{"position": "Software Engineer-Research Scientist", "company": "Intel Corporation", "profiles": ["Summary R&D expert in VLSI CAD area (algorithms, data models, flows, GUI, I/O); \n \nHigh expertise in software project management and team management, software architecture design, SCM, SQA; \n \nAdvanced UNIX programming, software architecture design, reverse engineering & refactoring; \n \nModerate expertise in MS Windows programming (C#), distributed and cross-platform s/w enginenring (Windows + Linux); Summary R&D expert in VLSI CAD area (algorithms, data models, flows, GUI, I/O); \n \nHigh expertise in software project management and team management, software architecture design, SCM, SQA; \n \nAdvanced UNIX programming, software architecture design, reverse engineering & refactoring; \n \nModerate expertise in MS Windows programming (C#), distributed and cross-platform s/w enginenring (Windows + Linux); R&D expert in VLSI CAD area (algorithms, data models, flows, GUI, I/O); \n \nHigh expertise in software project management and team management, software architecture design, SCM, SQA; \n \nAdvanced UNIX programming, software architecture design, reverse engineering & refactoring; \n \nModerate expertise in MS Windows programming (C#), distributed and cross-platform s/w enginenring (Windows + Linux); R&D expert in VLSI CAD area (algorithms, data models, flows, GUI, I/O); \n \nHigh expertise in software project management and team management, software architecture design, SCM, SQA; \n \nAdvanced UNIX programming, software architecture design, reverse engineering & refactoring; \n \nModerate expertise in MS Windows programming (C#), distributed and cross-platform s/w enginenring (Windows + Linux); Experience Staff Engineer Mentor Graphics October 2013  \u2013 Present (1 year 11 months) Moscow, Russian Federation Sr. Software Engineer Intel Corporation February 2013  \u2013  October 2013  (9 months) Research Scientist Intel Corporation March 2007  \u2013  February 2013  (6 years) VLSI CAD Software Project Manager Intel Corporation November 2005  \u2013  February 2007  (1 year 4 months) Sr. CAD Software Engineer Intel Corporation January 2004  \u2013  November 2005  (1 year 11 months) CAD Software Engineer Motorola February 1997  \u2013  January 2004  (7 years) software developer Institute for Operating Systems 1994  \u2013  1996  (2 years) Staff Engineer Mentor Graphics October 2013  \u2013 Present (1 year 11 months) Moscow, Russian Federation Staff Engineer Mentor Graphics October 2013  \u2013 Present (1 year 11 months) Moscow, Russian Federation Sr. Software Engineer Intel Corporation February 2013  \u2013  October 2013  (9 months) Sr. Software Engineer Intel Corporation February 2013  \u2013  October 2013  (9 months) Research Scientist Intel Corporation March 2007  \u2013  February 2013  (6 years) Research Scientist Intel Corporation March 2007  \u2013  February 2013  (6 years) VLSI CAD Software Project Manager Intel Corporation November 2005  \u2013  February 2007  (1 year 4 months) VLSI CAD Software Project Manager Intel Corporation November 2005  \u2013  February 2007  (1 year 4 months) Sr. CAD Software Engineer Intel Corporation January 2004  \u2013  November 2005  (1 year 11 months) Sr. CAD Software Engineer Intel Corporation January 2004  \u2013  November 2005  (1 year 11 months) CAD Software Engineer Motorola February 1997  \u2013  January 2004  (7 years) CAD Software Engineer Motorola February 1997  \u2013  January 2004  (7 years) software developer Institute for Operating Systems 1994  \u2013  1996  (2 years) software developer Institute for Operating Systems 1994  \u2013  1996  (2 years) Languages English Professional working proficiency \u0420\u0443\u0441\u0441\u043a\u0438\u0439 Native or bilingual proficiency English Professional working proficiency \u0420\u0443\u0441\u0441\u043a\u0438\u0439 Native or bilingual proficiency English Professional working proficiency \u0420\u0443\u0441\u0441\u043a\u0438\u0439 Native or bilingual proficiency Professional working proficiency Native or bilingual proficiency Skills VLSI CAD EDA Industrial Research Design Research Software Engineering Software Design Software Architectural... Software Development Software Quality... Software Project... Team Management Project Planning Programming Algorithms Object-oriented Software Unix Linux TCL Perl C++ Bash C XML Visual Studio C# UML Java Unix Shell Scripting GNU Make MySQL Semiconductors Semiconductor Industry Object Oriented Design Shell Scripting Computer Science STL Multithreading OOP VLSI Design Patterns Version Control Tools Debugging See 27+ \u00a0 \u00a0 See less Skills  VLSI CAD EDA Industrial Research Design Research Software Engineering Software Design Software Architectural... Software Development Software Quality... Software Project... Team Management Project Planning Programming Algorithms Object-oriented Software Unix Linux TCL Perl C++ Bash C XML Visual Studio C# UML Java Unix Shell Scripting GNU Make MySQL Semiconductors Semiconductor Industry Object Oriented Design Shell Scripting Computer Science STL Multithreading OOP VLSI Design Patterns Version Control Tools Debugging See 27+ \u00a0 \u00a0 See less VLSI CAD EDA Industrial Research Design Research Software Engineering Software Design Software Architectural... Software Development Software Quality... Software Project... Team Management Project Planning Programming Algorithms Object-oriented Software Unix Linux TCL Perl C++ Bash C XML Visual Studio C# UML Java Unix Shell Scripting GNU Make MySQL Semiconductors Semiconductor Industry Object Oriented Design Shell Scripting Computer Science STL Multithreading OOP VLSI Design Patterns Version Control Tools Debugging See 27+ \u00a0 \u00a0 See less VLSI CAD EDA Industrial Research Design Research Software Engineering Software Design Software Architectural... Software Development Software Quality... Software Project... Team Management Project Planning Programming Algorithms Object-oriented Software Unix Linux TCL Perl C++ Bash C XML Visual Studio C# UML Java Unix Shell Scripting GNU Make MySQL Semiconductors Semiconductor Industry Object Oriented Design Shell Scripting Computer Science STL Multithreading OOP VLSI Design Patterns Version Control Tools Debugging See 27+ \u00a0 \u00a0 See less Education Moscow Institute of Electronic Engineering 1991  \u2013 1996 National Research University of Electronic Technology (MIET) 1990  \u2013 1996 National Research University of Electronic Technology (MIET) 1990  \u2013 1996 Moscow Institute of Electronic Engineering 1991  \u2013 1996 Moscow Institute of Electronic Engineering 1991  \u2013 1996 Moscow Institute of Electronic Engineering 1991  \u2013 1996 National Research University of Electronic Technology (MIET) 1990  \u2013 1996 National Research University of Electronic Technology (MIET) 1990  \u2013 1996 National Research University of Electronic Technology (MIET) 1990  \u2013 1996 National Research University of Electronic Technology (MIET) 1990  \u2013 1996 National Research University of Electronic Technology (MIET) 1990  \u2013 1996 National Research University of Electronic Technology (MIET) 1990  \u2013 1996 ", "Experience Software Engineer Google February 2014  \u2013 Present (1 year 7 months) Mountain View, CA Research Scientist Intel Corporation June 2011  \u2013  January 2014  (2 years 8 months) Programming Systems Lab, Intel Labs \ncompiler/binary translation/microarchitecture research Software Engineer Texas Instruments September 2009  \u2013  June 2011  (1 year 10 months) C6000 compiler development Software Engineer Google February 2014  \u2013 Present (1 year 7 months) Mountain View, CA Software Engineer Google February 2014  \u2013 Present (1 year 7 months) Mountain View, CA Research Scientist Intel Corporation June 2011  \u2013  January 2014  (2 years 8 months) Programming Systems Lab, Intel Labs \ncompiler/binary translation/microarchitecture research Research Scientist Intel Corporation June 2011  \u2013  January 2014  (2 years 8 months) Programming Systems Lab, Intel Labs \ncompiler/binary translation/microarchitecture research Software Engineer Texas Instruments September 2009  \u2013  June 2011  (1 year 10 months) C6000 compiler development Software Engineer Texas Instruments September 2009  \u2013  June 2011  (1 year 10 months) C6000 compiler development Skills Compilers Binary Translation Computer Architecture Programming Languages Algorithms Dynamic Languages Parallel Programming Virtual Machines Programming Debugging Distributed Systems Perl Verilog Skills  Compilers Binary Translation Computer Architecture Programming Languages Algorithms Dynamic Languages Parallel Programming Virtual Machines Programming Debugging Distributed Systems Perl Verilog Compilers Binary Translation Computer Architecture Programming Languages Algorithms Dynamic Languages Parallel Programming Virtual Machines Programming Debugging Distributed Systems Perl Verilog Compilers Binary Translation Computer Architecture Programming Languages Algorithms Dynamic Languages Parallel Programming Virtual Machines Programming Debugging Distributed Systems Perl Verilog Education University of Michigan Ph.D.,  Computer Science and Engineering 2003  \u2013 2009 advised by Scott Mahlke Seoul National University B.S.,  Electrical Engineering 1995  \u2013 2002 University of Michigan Ph.D.,  Computer Science and Engineering 2003  \u2013 2009 advised by Scott Mahlke University of Michigan Ph.D.,  Computer Science and Engineering 2003  \u2013 2009 advised by Scott Mahlke University of Michigan Ph.D.,  Computer Science and Engineering 2003  \u2013 2009 advised by Scott Mahlke Seoul National University B.S.,  Electrical Engineering 1995  \u2013 2002 Seoul National University B.S.,  Electrical Engineering 1995  \u2013 2002 Seoul National University B.S.,  Electrical Engineering 1995  \u2013 2002 ", "Summary Creating new graphics technology, with particular interests in computer generated image rendering, both interactive and off-line. \n \nCombining in-depth knowledge of physics, CPU/GPU architecture and rendering algorithms to provide new levels of either photo-realistic or art directed imagery. \n \nSpecialties: Computer Graphics Software Engineering and R&D Summary Creating new graphics technology, with particular interests in computer generated image rendering, both interactive and off-line. \n \nCombining in-depth knowledge of physics, CPU/GPU architecture and rendering algorithms to provide new levels of either photo-realistic or art directed imagery. \n \nSpecialties: Computer Graphics Software Engineering and R&D Creating new graphics technology, with particular interests in computer generated image rendering, both interactive and off-line. \n \nCombining in-depth knowledge of physics, CPU/GPU architecture and rendering algorithms to provide new levels of either photo-realistic or art directed imagery. \n \nSpecialties: Computer Graphics Software Engineering and R&D Creating new graphics technology, with particular interests in computer generated image rendering, both interactive and off-line. \n \nCombining in-depth knowledge of physics, CPU/GPU architecture and rendering algorithms to provide new levels of either photo-realistic or art directed imagery. \n \nSpecialties: Computer Graphics Software Engineering and R&D Experience Software Engineer NVIDIA July 2015  \u2013 Present (2 months) Graphics Research Scientist Intel Corporation March 2015  \u2013  July 2015  (5 months) San Francisco Bay Area Software Engineering Technical Director Pixar Animation Studios January 2002  \u2013  February 2015  (13 years 2 months) Emeryville Current (Tools / GPU group) : \n- design and implement new interactive (GPU) features in our proprietary animation tools \n- develop core technology (GPU Catmull-Clark subdivision, 3D sculpting, PTex texturing) \n- formulate GP-GPU strategy \n \nPast : \n- design & optimize multi-threaded rendering APIs and code for Renderman \n- develop features and workflows for our proprietary production shading, lighting, rendering & paint software tools \n- production global technology on Incredibles, Cars, Ratatouille (ex: subsurface scattering BRDF shading for skin) \n- production shading on Incredibles, Ratatouille Technical Director The Walt Disney Company January 2000  \u2013  February 2002  (2 years 2 months) Burbank - technology R&D (The Secret Lab) : photo-realistic skin BSSRDF \n- look-dev technical Director (The Magic Lamp) : fur tools, shading pipeline, software \n- production lighting (Kangaroo Jack) Technical Director BBC February 1998  \u2013  October 1999  (1 year 9 months) London (UK) - our team of 4 created 90mn of CG effects for the series \"The Planets\" \n- responsible for all technical aspects of CG production (hardware, software) \n- shot production (modelling, lighting, shading, effects, rendering) \n- engineered all custom software (custom star rendering software, general tools...) Software Engineer NVIDIA July 2015  \u2013 Present (2 months) Software Engineer NVIDIA July 2015  \u2013 Present (2 months) Graphics Research Scientist Intel Corporation March 2015  \u2013  July 2015  (5 months) San Francisco Bay Area Graphics Research Scientist Intel Corporation March 2015  \u2013  July 2015  (5 months) San Francisco Bay Area Software Engineering Technical Director Pixar Animation Studios January 2002  \u2013  February 2015  (13 years 2 months) Emeryville Current (Tools / GPU group) : \n- design and implement new interactive (GPU) features in our proprietary animation tools \n- develop core technology (GPU Catmull-Clark subdivision, 3D sculpting, PTex texturing) \n- formulate GP-GPU strategy \n \nPast : \n- design & optimize multi-threaded rendering APIs and code for Renderman \n- develop features and workflows for our proprietary production shading, lighting, rendering & paint software tools \n- production global technology on Incredibles, Cars, Ratatouille (ex: subsurface scattering BRDF shading for skin) \n- production shading on Incredibles, Ratatouille Software Engineering Technical Director Pixar Animation Studios January 2002  \u2013  February 2015  (13 years 2 months) Emeryville Current (Tools / GPU group) : \n- design and implement new interactive (GPU) features in our proprietary animation tools \n- develop core technology (GPU Catmull-Clark subdivision, 3D sculpting, PTex texturing) \n- formulate GP-GPU strategy \n \nPast : \n- design & optimize multi-threaded rendering APIs and code for Renderman \n- develop features and workflows for our proprietary production shading, lighting, rendering & paint software tools \n- production global technology on Incredibles, Cars, Ratatouille (ex: subsurface scattering BRDF shading for skin) \n- production shading on Incredibles, Ratatouille Technical Director The Walt Disney Company January 2000  \u2013  February 2002  (2 years 2 months) Burbank - technology R&D (The Secret Lab) : photo-realistic skin BSSRDF \n- look-dev technical Director (The Magic Lamp) : fur tools, shading pipeline, software \n- production lighting (Kangaroo Jack) Technical Director The Walt Disney Company January 2000  \u2013  February 2002  (2 years 2 months) Burbank - technology R&D (The Secret Lab) : photo-realistic skin BSSRDF \n- look-dev technical Director (The Magic Lamp) : fur tools, shading pipeline, software \n- production lighting (Kangaroo Jack) Technical Director BBC February 1998  \u2013  October 1999  (1 year 9 months) London (UK) - our team of 4 created 90mn of CG effects for the series \"The Planets\" \n- responsible for all technical aspects of CG production (hardware, software) \n- shot production (modelling, lighting, shading, effects, rendering) \n- engineered all custom software (custom star rendering software, general tools...) Technical Director BBC February 1998  \u2013  October 1999  (1 year 9 months) London (UK) - our team of 4 created 90mn of CG effects for the series \"The Planets\" \n- responsible for all technical aspects of CG production (hardware, software) \n- shot production (modelling, lighting, shading, effects, rendering) \n- engineered all custom software (custom star rendering software, general tools...) Languages English Native or bilingual proficiency French Native or bilingual proficiency German Limited working proficiency English Native or bilingual proficiency French Native or bilingual proficiency German Limited working proficiency English Native or bilingual proficiency French Native or bilingual proficiency German Limited working proficiency Native or bilingual proficiency Native or bilingual proficiency Limited working proficiency Skills Software Engineering Computer Graphics Application Architecture High Performance... Multithreading C++ GPU GPGPU GLSL OpenGL OpenCL CUDA DirectX Shader Writing Subdivisions OpenGL ES Linux Mac OS X Maya Mudbox Renderman Object Oriented Modeling Stochastic Objective-C iPhone development iOS development Shaders Stochastic Methods Rendering Python Animation 3D Lighting Texturing OS X Visual Effects Compositing See 22+ \u00a0 \u00a0 See less Skills  Software Engineering Computer Graphics Application Architecture High Performance... Multithreading C++ GPU GPGPU GLSL OpenGL OpenCL CUDA DirectX Shader Writing Subdivisions OpenGL ES Linux Mac OS X Maya Mudbox Renderman Object Oriented Modeling Stochastic Objective-C iPhone development iOS development Shaders Stochastic Methods Rendering Python Animation 3D Lighting Texturing OS X Visual Effects Compositing See 22+ \u00a0 \u00a0 See less Software Engineering Computer Graphics Application Architecture High Performance... Multithreading C++ GPU GPGPU GLSL OpenGL OpenCL CUDA DirectX Shader Writing Subdivisions OpenGL ES Linux Mac OS X Maya Mudbox Renderman Object Oriented Modeling Stochastic Objective-C iPhone development iOS development Shaders Stochastic Methods Rendering Python Animation 3D Lighting Texturing OS X Visual Effects Compositing See 22+ \u00a0 \u00a0 See less Software Engineering Computer Graphics Application Architecture High Performance... Multithreading C++ GPU GPGPU GLSL OpenGL OpenCL CUDA DirectX Shader Writing Subdivisions OpenGL ES Linux Mac OS X Maya Mudbox Renderman Object Oriented Modeling Stochastic Objective-C iPhone development iOS development Shaders Stochastic Methods Rendering Python Animation 3D Lighting Texturing OS X Visual Effects Compositing See 22+ \u00a0 \u00a0 See less Education University of Teesside MSc,  Computer Science September 1994  \u2013 October 1996 Institut Universitaire de Technologie (IUT) Robert Schuman - Illkirch DUT,  Computer Science 1993  \u2013 1994 Institut Louis Pasteur - Strasbourg DEUG,  Mathematics / Physics 1991  \u2013 1992 Activities and Societies:\u00a0 minor in Astrophysics University of Teesside MSc,  Computer Science September 1994  \u2013 October 1996 University of Teesside MSc,  Computer Science September 1994  \u2013 October 1996 University of Teesside MSc,  Computer Science September 1994  \u2013 October 1996 Institut Universitaire de Technologie (IUT) Robert Schuman - Illkirch DUT,  Computer Science 1993  \u2013 1994 Institut Universitaire de Technologie (IUT) Robert Schuman - Illkirch DUT,  Computer Science 1993  \u2013 1994 Institut Universitaire de Technologie (IUT) Robert Schuman - Illkirch DUT,  Computer Science 1993  \u2013 1994 Institut Louis Pasteur - Strasbourg DEUG,  Mathematics / Physics 1991  \u2013 1992 Activities and Societies:\u00a0 minor in Astrophysics Institut Louis Pasteur - Strasbourg DEUG,  Mathematics / Physics 1991  \u2013 1992 Activities and Societies:\u00a0 minor in Astrophysics Institut Louis Pasteur - Strasbourg DEUG,  Mathematics / Physics 1991  \u2013 1992 Activities and Societies:\u00a0 minor in Astrophysics ", "Summary I am broadly interested in novel, unexplored projects with the potential to enable giant leaps in technological progress -- this is necessary to solve challenging scientific and social problems that are currently either highly inefficient, or just plain intractable. \n \nInterests: Algorithms, Emerging Technologies and Applications \n \nLatest CV maintained at: shrutipatil.weebly.com/cv Summary I am broadly interested in novel, unexplored projects with the potential to enable giant leaps in technological progress -- this is necessary to solve challenging scientific and social problems that are currently either highly inefficient, or just plain intractable. \n \nInterests: Algorithms, Emerging Technologies and Applications \n \nLatest CV maintained at: shrutipatil.weebly.com/cv I am broadly interested in novel, unexplored projects with the potential to enable giant leaps in technological progress -- this is necessary to solve challenging scientific and social problems that are currently either highly inefficient, or just plain intractable. \n \nInterests: Algorithms, Emerging Technologies and Applications \n \nLatest CV maintained at: shrutipatil.weebly.com/cv I am broadly interested in novel, unexplored projects with the potential to enable giant leaps in technological progress -- this is necessary to solve challenging scientific and social problems that are currently either highly inefficient, or just plain intractable. \n \nInterests: Algorithms, Emerging Technologies and Applications \n \nLatest CV maintained at: shrutipatil.weebly.com/cv Experience Software Engineer Google May 2015  \u2013 Present (4 months) Mountain View Postdoctoral Scholar University of California, San Diego March 2014  \u2013  May 2015  (1 year 3 months) Greater San Diego Area Power, performance and bandwidth optimizations in mobile systems (Android): Bandwidth optimization using user awareness. Power optimizations using non-volatile memories. Statistical analysis and mobile user characterization. Postdoctoral Research Associate Princeton University March 2013  \u2013  March 2014  (1 year 1 month) United States Developed LLVM-based compiler framework to analyze and optimize large-scale quantum programs; designed parallel quantum architectures, implemented instruction/task scheduling and resource estimation algorithms, developed critical path algorithms for large-scale quantum programs (with trillions of instructions) to achieve maximum parallelism. Research Scientist Intel Corporation January 2012  \u2013  March 2013  (1 year 3 months) Santa Clara, CA Microarchitectural Research Lab (MRL), Intel Labs.  \nModeled and analyzed performance of x86 microarchitectures; developed statistical techniques for design exploration of microarchitectural features; contributed to simulation framework for executing Android applications on Intel architectures. Graduate Technical Intern Intel Corporation August 2011  \u2013  December 2011  (5 months) Santa Clara, CA Microarchitectural Research Lab (MRL), Intel Labs. Characterized performance of x86 microarchitecture and analyzed bottlenecks. Graduate Technical Intern Intel June 2008  \u2013  August 2008  (3 months) Folsom, CA Architectural Research and Evaluation Team. \nModeled microarchitectures on Massively Parallel Architecture Array (MPAA); evaluated the design for accelerated hardware emulation. Graduate Technical Intern Intel May 2007  \u2013  August 2007  (4 months) Folsom, CA Simulation Acceleration Team. \nDeveloped algorithms for partitioning and mapping microarchitectural designs on multiple FPGAs (NP-Hard problem); devised heuristics for fast, acceptable solutions. Software Engineer Google May 2015  \u2013 Present (4 months) Mountain View Software Engineer Google May 2015  \u2013 Present (4 months) Mountain View Postdoctoral Scholar University of California, San Diego March 2014  \u2013  May 2015  (1 year 3 months) Greater San Diego Area Power, performance and bandwidth optimizations in mobile systems (Android): Bandwidth optimization using user awareness. Power optimizations using non-volatile memories. Statistical analysis and mobile user characterization. Postdoctoral Scholar University of California, San Diego March 2014  \u2013  May 2015  (1 year 3 months) Greater San Diego Area Power, performance and bandwidth optimizations in mobile systems (Android): Bandwidth optimization using user awareness. Power optimizations using non-volatile memories. Statistical analysis and mobile user characterization. Postdoctoral Research Associate Princeton University March 2013  \u2013  March 2014  (1 year 1 month) United States Developed LLVM-based compiler framework to analyze and optimize large-scale quantum programs; designed parallel quantum architectures, implemented instruction/task scheduling and resource estimation algorithms, developed critical path algorithms for large-scale quantum programs (with trillions of instructions) to achieve maximum parallelism. Postdoctoral Research Associate Princeton University March 2013  \u2013  March 2014  (1 year 1 month) United States Developed LLVM-based compiler framework to analyze and optimize large-scale quantum programs; designed parallel quantum architectures, implemented instruction/task scheduling and resource estimation algorithms, developed critical path algorithms for large-scale quantum programs (with trillions of instructions) to achieve maximum parallelism. Research Scientist Intel Corporation January 2012  \u2013  March 2013  (1 year 3 months) Santa Clara, CA Microarchitectural Research Lab (MRL), Intel Labs.  \nModeled and analyzed performance of x86 microarchitectures; developed statistical techniques for design exploration of microarchitectural features; contributed to simulation framework for executing Android applications on Intel architectures. Research Scientist Intel Corporation January 2012  \u2013  March 2013  (1 year 3 months) Santa Clara, CA Microarchitectural Research Lab (MRL), Intel Labs.  \nModeled and analyzed performance of x86 microarchitectures; developed statistical techniques for design exploration of microarchitectural features; contributed to simulation framework for executing Android applications on Intel architectures. Graduate Technical Intern Intel Corporation August 2011  \u2013  December 2011  (5 months) Santa Clara, CA Microarchitectural Research Lab (MRL), Intel Labs. Characterized performance of x86 microarchitecture and analyzed bottlenecks. Graduate Technical Intern Intel Corporation August 2011  \u2013  December 2011  (5 months) Santa Clara, CA Microarchitectural Research Lab (MRL), Intel Labs. Characterized performance of x86 microarchitecture and analyzed bottlenecks. Graduate Technical Intern Intel June 2008  \u2013  August 2008  (3 months) Folsom, CA Architectural Research and Evaluation Team. \nModeled microarchitectures on Massively Parallel Architecture Array (MPAA); evaluated the design for accelerated hardware emulation. Graduate Technical Intern Intel June 2008  \u2013  August 2008  (3 months) Folsom, CA Architectural Research and Evaluation Team. \nModeled microarchitectures on Massively Parallel Architecture Array (MPAA); evaluated the design for accelerated hardware emulation. Graduate Technical Intern Intel May 2007  \u2013  August 2007  (4 months) Folsom, CA Simulation Acceleration Team. \nDeveloped algorithms for partitioning and mapping microarchitectural designs on multiple FPGAs (NP-Hard problem); devised heuristics for fast, acceptable solutions. Graduate Technical Intern Intel May 2007  \u2013  August 2007  (4 months) Folsom, CA Simulation Acceleration Team. \nDeveloped algorithms for partitioning and mapping microarchitectural designs on multiple FPGAs (NP-Hard problem); devised heuristics for fast, acceptable solutions. Languages   Skills Algorithms Simulations C Matlab C++ Python FPGA Computer Architecture Perl Labview Nanotechnology High Performance... Research Verilog LaTeX Characterization VHDL Java HSPICE LLVM SystemC R See 7+ \u00a0 \u00a0 See less Skills  Algorithms Simulations C Matlab C++ Python FPGA Computer Architecture Perl Labview Nanotechnology High Performance... Research Verilog LaTeX Characterization VHDL Java HSPICE LLVM SystemC R See 7+ \u00a0 \u00a0 See less Algorithms Simulations C Matlab C++ Python FPGA Computer Architecture Perl Labview Nanotechnology High Performance... Research Verilog LaTeX Characterization VHDL Java HSPICE LLVM SystemC R See 7+ \u00a0 \u00a0 See less Algorithms Simulations C Matlab C++ Python FPGA Computer Architecture Perl Labview Nanotechnology High Performance... Research Verilog LaTeX Characterization VHDL Java HSPICE LLVM SystemC R See 7+ \u00a0 \u00a0 See less Education University of Minnesota-Twin Cities PhD,  Electrical Engineering , 3.9 2006  \u2013 2011 Dissertation: Development of Next-Generation Computing Systems Fabricated with Emerging Technologies (Spintronics and Carbon Nanotube based NEMS switches). \nProposed computing techniques with novel paradigms for unconventional architectures. University of Nevada-Las Vegas MS,  Electrical Engineering , 4.0 2004  \u2013 2006 Thesis: Maximizing Resource Utilization by Slicing of Superscalar Architectures \nDesigned control and datapath to increase execution parallelism for under utilized computational units. Activities and Societies:\u00a0 Tau Beta Pi University of Mumbai Bachelor of Engineering,  Computer Engineering , First Class with Distinction 2000  \u2013 2004 Senior Project I: Image Steganography \nSenior Project II: Automatic Text Summarization using Lexical Chains (Natural Language Processing) (more details at cuttingedge.sourceforge.net) Activities and Societies:\u00a0 VJTI College University of Minnesota-Twin Cities PhD,  Electrical Engineering , 3.9 2006  \u2013 2011 Dissertation: Development of Next-Generation Computing Systems Fabricated with Emerging Technologies (Spintronics and Carbon Nanotube based NEMS switches). \nProposed computing techniques with novel paradigms for unconventional architectures. University of Minnesota-Twin Cities PhD,  Electrical Engineering , 3.9 2006  \u2013 2011 Dissertation: Development of Next-Generation Computing Systems Fabricated with Emerging Technologies (Spintronics and Carbon Nanotube based NEMS switches). \nProposed computing techniques with novel paradigms for unconventional architectures. University of Minnesota-Twin Cities PhD,  Electrical Engineering , 3.9 2006  \u2013 2011 Dissertation: Development of Next-Generation Computing Systems Fabricated with Emerging Technologies (Spintronics and Carbon Nanotube based NEMS switches). \nProposed computing techniques with novel paradigms for unconventional architectures. University of Nevada-Las Vegas MS,  Electrical Engineering , 4.0 2004  \u2013 2006 Thesis: Maximizing Resource Utilization by Slicing of Superscalar Architectures \nDesigned control and datapath to increase execution parallelism for under utilized computational units. Activities and Societies:\u00a0 Tau Beta Pi University of Nevada-Las Vegas MS,  Electrical Engineering , 4.0 2004  \u2013 2006 Thesis: Maximizing Resource Utilization by Slicing of Superscalar Architectures \nDesigned control and datapath to increase execution parallelism for under utilized computational units. Activities and Societies:\u00a0 Tau Beta Pi University of Nevada-Las Vegas MS,  Electrical Engineering , 4.0 2004  \u2013 2006 Thesis: Maximizing Resource Utilization by Slicing of Superscalar Architectures \nDesigned control and datapath to increase execution parallelism for under utilized computational units. Activities and Societies:\u00a0 Tau Beta Pi University of Mumbai Bachelor of Engineering,  Computer Engineering , First Class with Distinction 2000  \u2013 2004 Senior Project I: Image Steganography \nSenior Project II: Automatic Text Summarization using Lexical Chains (Natural Language Processing) (more details at cuttingedge.sourceforge.net) Activities and Societies:\u00a0 VJTI College University of Mumbai Bachelor of Engineering,  Computer Engineering , First Class with Distinction 2000  \u2013 2004 Senior Project I: Image Steganography \nSenior Project II: Automatic Text Summarization using Lexical Chains (Natural Language Processing) (more details at cuttingedge.sourceforge.net) Activities and Societies:\u00a0 VJTI College University of Mumbai Bachelor of Engineering,  Computer Engineering , First Class with Distinction 2000  \u2013 2004 Senior Project I: Image Steganography \nSenior Project II: Automatic Text Summarization using Lexical Chains (Natural Language Processing) (more details at cuttingedge.sourceforge.net) Activities and Societies:\u00a0 VJTI College Honors & Awards 2014 Rising Stars in EECS Berkeley, CA October 2014 James Zeese Fellowship Award Dept. of Electrical and Computer Engineering, University of Minnesota August 2011 In recognition of PhD dissertation. National Talent Search Scholarship INDIA 1998 Rank 6, Regional Mathematics Olympiad Mumbai, INDIA 1998 Bombay Talent Search Award Mumbai, INDIA 1997 2014 Rising Stars in EECS Berkeley, CA October 2014 2014 Rising Stars in EECS Berkeley, CA October 2014 2014 Rising Stars in EECS Berkeley, CA October 2014 James Zeese Fellowship Award Dept. of Electrical and Computer Engineering, University of Minnesota August 2011 In recognition of PhD dissertation. James Zeese Fellowship Award Dept. of Electrical and Computer Engineering, University of Minnesota August 2011 In recognition of PhD dissertation. James Zeese Fellowship Award Dept. of Electrical and Computer Engineering, University of Minnesota August 2011 In recognition of PhD dissertation. National Talent Search Scholarship INDIA 1998 National Talent Search Scholarship INDIA 1998 National Talent Search Scholarship INDIA 1998 Rank 6, Regional Mathematics Olympiad Mumbai, INDIA 1998 Rank 6, Regional Mathematics Olympiad Mumbai, INDIA 1998 Rank 6, Regional Mathematics Olympiad Mumbai, INDIA 1998 Bombay Talent Search Award Mumbai, INDIA 1997 Bombay Talent Search Award Mumbai, INDIA 1997 Bombay Talent Search Award Mumbai, INDIA 1997 ", "Summary In 2007, Wei started his career as researcher at Intel China Research Center working on a wide range of projects from memory architecture, virtualization to SoC FPGA simulation/emulation with host device driver. In 2011, Wei moved to Intel Santa Clara for heterogeneous imaging library development, and later worked on improving Xeon production efficiency through HVM software development. In 2014, Wei moved to Intel SSG DPD for Intel proprietary software profiler (VTune/SEP/EMON) backend development.  \nWei has gained solid technical knowledge in system software, OS, device driver, computer architecture exploration/prototyping, performance tuning, HVM development. Summary In 2007, Wei started his career as researcher at Intel China Research Center working on a wide range of projects from memory architecture, virtualization to SoC FPGA simulation/emulation with host device driver. In 2011, Wei moved to Intel Santa Clara for heterogeneous imaging library development, and later worked on improving Xeon production efficiency through HVM software development. In 2014, Wei moved to Intel SSG DPD for Intel proprietary software profiler (VTune/SEP/EMON) backend development.  \nWei has gained solid technical knowledge in system software, OS, device driver, computer architecture exploration/prototyping, performance tuning, HVM development. In 2007, Wei started his career as researcher at Intel China Research Center working on a wide range of projects from memory architecture, virtualization to SoC FPGA simulation/emulation with host device driver. In 2011, Wei moved to Intel Santa Clara for heterogeneous imaging library development, and later worked on improving Xeon production efficiency through HVM software development. In 2014, Wei moved to Intel SSG DPD for Intel proprietary software profiler (VTune/SEP/EMON) backend development.  \nWei has gained solid technical knowledge in system software, OS, device driver, computer architecture exploration/prototyping, performance tuning, HVM development. In 2007, Wei started his career as researcher at Intel China Research Center working on a wide range of projects from memory architecture, virtualization to SoC FPGA simulation/emulation with host device driver. In 2011, Wei moved to Intel Santa Clara for heterogeneous imaging library development, and later worked on improving Xeon production efficiency through HVM software development. In 2014, Wei moved to Intel SSG DPD for Intel proprietary software profiler (VTune/SEP/EMON) backend development.  \nWei has gained solid technical knowledge in system software, OS, device driver, computer architecture exploration/prototyping, performance tuning, HVM development. Experience Software Engineer Nest Labs / Alphabet Inc. May 2015  \u2013 Present (4 months) San Francisco Bay Area Software developer on IoT system Sr. Software Engineer Intel Corporation December 2014  \u2013  May 2015  (6 months) San Francisco Bay Area -Work in SSG DPD on VTune performance profiling tool backend development \n-Linux driver development, Windows driver development (WDM, WDF, Mac I/O kit development, OS kernel debug, x86 assembly, Performance Management Interrupt handling, Jenkins, Scons, Parts) \n-Event based sampling/counting Sr. Software Engineer / Product Development Engineer Intel Corporation June 2012  \u2013  December 2014  (2 years 7 months) San Francisco Bay Area -Completely rewrite a converged Bin-Split calculation software for all IA products from SoC to Server processor (Python). \n-Write data acquisition and analysis software based on Machine Learning (Python, Perl, Weka, Java) \n-Develop Xeon processor Post-Si manufacturing flow software (HVM flow, SBFT) Research Scientist Intel Corporation August 2011  \u2013  June 2012  (11 months) San Francisco Bay Area Work on architecture exploration on heterogeneous embedded IA SoC for imaging processing pipeline \n-Consolidate ILP by applying SIMD optimization \n-Consolidate TLP by leveraging DMIP (Deferred Mode Image Processing ) \n-Workload analysis and offloading to DSP \n-GPGPU acceleration by Intel CM, OpenCL Research Scientist Intel Labs July 2009  \u2013  August 2011  (2 years 2 months) Beijing City, China -Android OS virtual machine migration profiling and Android process level migration (KVM, memory profiling, android middleware) \nProfile the current VM migration procedure and build a math model to figure out the vital factor in VM migration (20% part-time project collaborated with IT research. present the results at Intel TechFest 2011 sponsored by Intel Fellow Office), Android process migration with DMTCP support for both managed and native code (collaborated with Northeastern University in Boston) \n-IA SoC co-emulation Platform (SW/HW access interface in middleware, QEMU, FPGA hardware RTL design) \nSoftware-Hardware communication interface implemented in Linux middleware. Software-hardware co-emulation system design, including a software CPU core (derived from QEMU source), and FPGA fabric and I/O peripherals; Software Engineer Intel Corporation August 2008  \u2013  July 2009  (1 year) Beijing City, China -Enhanced virtual machine migration with security, reliability and 3D context(QEMU, OpenGL) \nprototype shown at 2010 Research@Intel Day event, software patch for QEMU \n-Virtual machine migration with I/O redirection (USB redirection, KVM) \ndemo shown at 2009 and 2010 Intel Developer Forum, software patch for KVM \n-SDO (service delivery operation) Project with Intel NBI (C#, web service) \nAgent side development, first PoC on software-as-a-service in Intel Research Intern Intel Labs June 2007  \u2013  July 2008  (1 year 2 months) Beijing City, China -Heterogeneous memory architecture modeling. (FSB protocol, C++)  \nAchievement: Academic publications; memory trace from working PC, Trace-driven memory model simulator(Casper) Research Assistant State Key Laboratory of Signal Acquiring and Processing September 2005  \u2013  July 2008  (2 years 11 months) Beijing City, China -Distributed simulation of Bistatic synthetic aperture radar (SAR) signal processing and imaging system (Radar imaging algorithm, Image registration algorithm, Computer Vision - SIFT, Distributed system, MPI, socket protocol, C++) \n-Software Receiver Simulator of BD-2 Radio Navigation Satellite System. (FPGA+DSP+PC Architecture) \n-Software Platform for SEPCT image reconstruction and de-noising. (C++, Matlab) Software Engineer Nest Labs / Alphabet Inc. May 2015  \u2013 Present (4 months) San Francisco Bay Area Software developer on IoT system Software Engineer Nest Labs / Alphabet Inc. May 2015  \u2013 Present (4 months) San Francisco Bay Area Software developer on IoT system Sr. Software Engineer Intel Corporation December 2014  \u2013  May 2015  (6 months) San Francisco Bay Area -Work in SSG DPD on VTune performance profiling tool backend development \n-Linux driver development, Windows driver development (WDM, WDF, Mac I/O kit development, OS kernel debug, x86 assembly, Performance Management Interrupt handling, Jenkins, Scons, Parts) \n-Event based sampling/counting Sr. Software Engineer Intel Corporation December 2014  \u2013  May 2015  (6 months) San Francisco Bay Area -Work in SSG DPD on VTune performance profiling tool backend development \n-Linux driver development, Windows driver development (WDM, WDF, Mac I/O kit development, OS kernel debug, x86 assembly, Performance Management Interrupt handling, Jenkins, Scons, Parts) \n-Event based sampling/counting Sr. Software Engineer / Product Development Engineer Intel Corporation June 2012  \u2013  December 2014  (2 years 7 months) San Francisco Bay Area -Completely rewrite a converged Bin-Split calculation software for all IA products from SoC to Server processor (Python). \n-Write data acquisition and analysis software based on Machine Learning (Python, Perl, Weka, Java) \n-Develop Xeon processor Post-Si manufacturing flow software (HVM flow, SBFT) Sr. Software Engineer / Product Development Engineer Intel Corporation June 2012  \u2013  December 2014  (2 years 7 months) San Francisco Bay Area -Completely rewrite a converged Bin-Split calculation software for all IA products from SoC to Server processor (Python). \n-Write data acquisition and analysis software based on Machine Learning (Python, Perl, Weka, Java) \n-Develop Xeon processor Post-Si manufacturing flow software (HVM flow, SBFT) Research Scientist Intel Corporation August 2011  \u2013  June 2012  (11 months) San Francisco Bay Area Work on architecture exploration on heterogeneous embedded IA SoC for imaging processing pipeline \n-Consolidate ILP by applying SIMD optimization \n-Consolidate TLP by leveraging DMIP (Deferred Mode Image Processing ) \n-Workload analysis and offloading to DSP \n-GPGPU acceleration by Intel CM, OpenCL Research Scientist Intel Corporation August 2011  \u2013  June 2012  (11 months) San Francisco Bay Area Work on architecture exploration on heterogeneous embedded IA SoC for imaging processing pipeline \n-Consolidate ILP by applying SIMD optimization \n-Consolidate TLP by leveraging DMIP (Deferred Mode Image Processing ) \n-Workload analysis and offloading to DSP \n-GPGPU acceleration by Intel CM, OpenCL Research Scientist Intel Labs July 2009  \u2013  August 2011  (2 years 2 months) Beijing City, China -Android OS virtual machine migration profiling and Android process level migration (KVM, memory profiling, android middleware) \nProfile the current VM migration procedure and build a math model to figure out the vital factor in VM migration (20% part-time project collaborated with IT research. present the results at Intel TechFest 2011 sponsored by Intel Fellow Office), Android process migration with DMTCP support for both managed and native code (collaborated with Northeastern University in Boston) \n-IA SoC co-emulation Platform (SW/HW access interface in middleware, QEMU, FPGA hardware RTL design) \nSoftware-Hardware communication interface implemented in Linux middleware. Software-hardware co-emulation system design, including a software CPU core (derived from QEMU source), and FPGA fabric and I/O peripherals; Research Scientist Intel Labs July 2009  \u2013  August 2011  (2 years 2 months) Beijing City, China -Android OS virtual machine migration profiling and Android process level migration (KVM, memory profiling, android middleware) \nProfile the current VM migration procedure and build a math model to figure out the vital factor in VM migration (20% part-time project collaborated with IT research. present the results at Intel TechFest 2011 sponsored by Intel Fellow Office), Android process migration with DMTCP support for both managed and native code (collaborated with Northeastern University in Boston) \n-IA SoC co-emulation Platform (SW/HW access interface in middleware, QEMU, FPGA hardware RTL design) \nSoftware-Hardware communication interface implemented in Linux middleware. Software-hardware co-emulation system design, including a software CPU core (derived from QEMU source), and FPGA fabric and I/O peripherals; Software Engineer Intel Corporation August 2008  \u2013  July 2009  (1 year) Beijing City, China -Enhanced virtual machine migration with security, reliability and 3D context(QEMU, OpenGL) \nprototype shown at 2010 Research@Intel Day event, software patch for QEMU \n-Virtual machine migration with I/O redirection (USB redirection, KVM) \ndemo shown at 2009 and 2010 Intel Developer Forum, software patch for KVM \n-SDO (service delivery operation) Project with Intel NBI (C#, web service) \nAgent side development, first PoC on software-as-a-service in Intel Software Engineer Intel Corporation August 2008  \u2013  July 2009  (1 year) Beijing City, China -Enhanced virtual machine migration with security, reliability and 3D context(QEMU, OpenGL) \nprototype shown at 2010 Research@Intel Day event, software patch for QEMU \n-Virtual machine migration with I/O redirection (USB redirection, KVM) \ndemo shown at 2009 and 2010 Intel Developer Forum, software patch for KVM \n-SDO (service delivery operation) Project with Intel NBI (C#, web service) \nAgent side development, first PoC on software-as-a-service in Intel Research Intern Intel Labs June 2007  \u2013  July 2008  (1 year 2 months) Beijing City, China -Heterogeneous memory architecture modeling. (FSB protocol, C++)  \nAchievement: Academic publications; memory trace from working PC, Trace-driven memory model simulator(Casper) Research Intern Intel Labs June 2007  \u2013  July 2008  (1 year 2 months) Beijing City, China -Heterogeneous memory architecture modeling. (FSB protocol, C++)  \nAchievement: Academic publications; memory trace from working PC, Trace-driven memory model simulator(Casper) Research Assistant State Key Laboratory of Signal Acquiring and Processing September 2005  \u2013  July 2008  (2 years 11 months) Beijing City, China -Distributed simulation of Bistatic synthetic aperture radar (SAR) signal processing and imaging system (Radar imaging algorithm, Image registration algorithm, Computer Vision - SIFT, Distributed system, MPI, socket protocol, C++) \n-Software Receiver Simulator of BD-2 Radio Navigation Satellite System. (FPGA+DSP+PC Architecture) \n-Software Platform for SEPCT image reconstruction and de-noising. (C++, Matlab) Research Assistant State Key Laboratory of Signal Acquiring and Processing September 2005  \u2013  July 2008  (2 years 11 months) Beijing City, China -Distributed simulation of Bistatic synthetic aperture radar (SAR) signal processing and imaging system (Radar imaging algorithm, Image registration algorithm, Computer Vision - SIFT, Distributed system, MPI, socket protocol, C++) \n-Software Receiver Simulator of BD-2 Radio Navigation Satellite System. (FPGA+DSP+PC Architecture) \n-Software Platform for SEPCT image reconstruction and de-noising. (C++, Matlab) Languages Chinese Native or bilingual proficiency English Full professional proficiency Chinese Native or bilingual proficiency English Full professional proficiency Chinese Native or bilingual proficiency English Full professional proficiency Native or bilingual proficiency Full professional proficiency Skills Intel Embedded Systems Digital Signal... GPGPU Image Processing SoC Computer Architecture High Performance... Parallel Computing Algorithms Linux Kernel Verilog Signal Processing C++ C Device Drivers FPGA ModelSim Debugging Parallel Programming VHDL HVM Rapid Prototyping Cloud Computing Virtualization X86 Virtualization x86 Assembly I/O Virtualization Remote I/O Perl .NET CLR Certified Scrum Master... Scrum QEMU Firmware ARM ASIC Python Windows Driver... See 24+ \u00a0 \u00a0 See less Skills  Intel Embedded Systems Digital Signal... GPGPU Image Processing SoC Computer Architecture High Performance... Parallel Computing Algorithms Linux Kernel Verilog Signal Processing C++ C Device Drivers FPGA ModelSim Debugging Parallel Programming VHDL HVM Rapid Prototyping Cloud Computing Virtualization X86 Virtualization x86 Assembly I/O Virtualization Remote I/O Perl .NET CLR Certified Scrum Master... Scrum QEMU Firmware ARM ASIC Python Windows Driver... See 24+ \u00a0 \u00a0 See less Intel Embedded Systems Digital Signal... GPGPU Image Processing SoC Computer Architecture High Performance... Parallel Computing Algorithms Linux Kernel Verilog Signal Processing C++ C Device Drivers FPGA ModelSim Debugging Parallel Programming VHDL HVM Rapid Prototyping Cloud Computing Virtualization X86 Virtualization x86 Assembly I/O Virtualization Remote I/O Perl .NET CLR Certified Scrum Master... Scrum QEMU Firmware ARM ASIC Python Windows Driver... See 24+ \u00a0 \u00a0 See less Intel Embedded Systems Digital Signal... GPGPU Image Processing SoC Computer Architecture High Performance... Parallel Computing Algorithms Linux Kernel Verilog Signal Processing C++ C Device Drivers FPGA ModelSim Debugging Parallel Programming VHDL HVM Rapid Prototyping Cloud Computing Virtualization X86 Virtualization x86 Assembly I/O Virtualization Remote I/O Perl .NET CLR Certified Scrum Master... Scrum QEMU Firmware ARM ASIC Python Windows Driver... See 24+ \u00a0 \u00a0 See less Education Beijing Institute of Technology Master\u2019s Degree,  Signals and Information Processing 2006  \u2013 2008 Activities and Societies:\u00a0 Distributed simulation of Bistatic synthetic aperture radar (SAR) signal processing and imaging system (Radar imaging algorithm ,  Distributed system ,  MPI ,  socket protocol ,  C++)\nSoftware Receiver Simulator of BD-2 Radio Navigation Satellite System (FPGA+DSP+PC Architecture.) Beijing Institute of Technology Bachelor\u2019s Degree,  Biomedical Engineering 2004  \u2013 2006 Activities and Societies:\u00a0 Software Platform for SEPCT image reconstruction and de-noising (C++ ,  Matlab) Beijing Institute of Technology Bachelor\u2019s Degree,  Electronic Engineering 2003  \u2013 2006 Beijing Institute of Technology Software Engineering 2002  \u2013 2003 Beijing Institute of Technology Master\u2019s Degree,  Signals and Information Processing 2006  \u2013 2008 Activities and Societies:\u00a0 Distributed simulation of Bistatic synthetic aperture radar (SAR) signal processing and imaging system (Radar imaging algorithm ,  Distributed system ,  MPI ,  socket protocol ,  C++)\nSoftware Receiver Simulator of BD-2 Radio Navigation Satellite System (FPGA+DSP+PC Architecture.) Beijing Institute of Technology Master\u2019s Degree,  Signals and Information Processing 2006  \u2013 2008 Activities and Societies:\u00a0 Distributed simulation of Bistatic synthetic aperture radar (SAR) signal processing and imaging system (Radar imaging algorithm ,  Distributed system ,  MPI ,  socket protocol ,  C++)\nSoftware Receiver Simulator of BD-2 Radio Navigation Satellite System (FPGA+DSP+PC Architecture.) Beijing Institute of Technology Master\u2019s Degree,  Signals and Information Processing 2006  \u2013 2008 Activities and Societies:\u00a0 Distributed simulation of Bistatic synthetic aperture radar (SAR) signal processing and imaging system (Radar imaging algorithm ,  Distributed system ,  MPI ,  socket protocol ,  C++)\nSoftware Receiver Simulator of BD-2 Radio Navigation Satellite System (FPGA+DSP+PC Architecture.) Beijing Institute of Technology Bachelor\u2019s Degree,  Biomedical Engineering 2004  \u2013 2006 Activities and Societies:\u00a0 Software Platform for SEPCT image reconstruction and de-noising (C++ ,  Matlab) Beijing Institute of Technology Bachelor\u2019s Degree,  Biomedical Engineering 2004  \u2013 2006 Activities and Societies:\u00a0 Software Platform for SEPCT image reconstruction and de-noising (C++ ,  Matlab) Beijing Institute of Technology Bachelor\u2019s Degree,  Biomedical Engineering 2004  \u2013 2006 Activities and Societies:\u00a0 Software Platform for SEPCT image reconstruction and de-noising (C++ ,  Matlab) Beijing Institute of Technology Bachelor\u2019s Degree,  Electronic Engineering 2003  \u2013 2006 Beijing Institute of Technology Bachelor\u2019s Degree,  Electronic Engineering 2003  \u2013 2006 Beijing Institute of Technology Bachelor\u2019s Degree,  Electronic Engineering 2003  \u2013 2006 Beijing Institute of Technology Software Engineering 2002  \u2013 2003 Beijing Institute of Technology Software Engineering 2002  \u2013 2003 Beijing Institute of Technology Software Engineering 2002  \u2013 2003 Honors & Awards Intel MDO Achievement Award Intel February 2015 Design and Implement UPS binning software Intel SDM DRA award Intel December 2013 Delivering Ivytown product  Intel IDGa DRA award Intel April 2013 Innovative solution to reduce silicon testing time Intel SDM department award Intel November 2012 Automated shmoo analysis tool development  Additional Honors & Awards 2005 International/US Mathematical Contest in Modeling, second prize (Honorable Mention) \n2005 National Undergraduate Electronic Design Contest, the first prize of Beijing Contest Zone (Score ranked No.2) \nSep 2008\tHP China Outstanding Graduate Student Award, 0.5% \nDec 2007\tOutstanding graduate student model award, 1% \nOct 2005\tOutstanding student award, 5% \nOct 2005 Scholarship sponsored by the school fond, Special Prize, 1% \nOct 2005\tRecommended for admission to Graduate school in advance, Rank 2/245 \nDec 2004\tOutstanding student award, 5% \nDec 2003\tOutstanding student model award, 1% \nDec 2003\tScholarship sponsored by BIT Alumni Fond, Third Prize, 3% \nOct 2003\tSpecial major re-choice offer for outstanding students, Rank 1/181 \n2002-2006\tOutstanding undergraduate scholarship, First Prize, 6 times in total, 10% Intel MDO Achievement Award Intel February 2015 Design and Implement UPS binning software Intel MDO Achievement Award Intel February 2015 Design and Implement UPS binning software Intel MDO Achievement Award Intel February 2015 Design and Implement UPS binning software Intel SDM DRA award Intel December 2013 Delivering Ivytown product  Intel SDM DRA award Intel December 2013 Delivering Ivytown product  Intel SDM DRA award Intel December 2013 Delivering Ivytown product  Intel IDGa DRA award Intel April 2013 Innovative solution to reduce silicon testing time Intel IDGa DRA award Intel April 2013 Innovative solution to reduce silicon testing time Intel IDGa DRA award Intel April 2013 Innovative solution to reduce silicon testing time Intel SDM department award Intel November 2012 Automated shmoo analysis tool development  Intel SDM department award Intel November 2012 Automated shmoo analysis tool development  Intel SDM department award Intel November 2012 Automated shmoo analysis tool development  Additional Honors & Awards 2005 International/US Mathematical Contest in Modeling, second prize (Honorable Mention) \n2005 National Undergraduate Electronic Design Contest, the first prize of Beijing Contest Zone (Score ranked No.2) \nSep 2008\tHP China Outstanding Graduate Student Award, 0.5% \nDec 2007\tOutstanding graduate student model award, 1% \nOct 2005\tOutstanding student award, 5% \nOct 2005 Scholarship sponsored by the school fond, Special Prize, 1% \nOct 2005\tRecommended for admission to Graduate school in advance, Rank 2/245 \nDec 2004\tOutstanding student award, 5% \nDec 2003\tOutstanding student model award, 1% \nDec 2003\tScholarship sponsored by BIT Alumni Fond, Third Prize, 3% \nOct 2003\tSpecial major re-choice offer for outstanding students, Rank 1/181 \n2002-2006\tOutstanding undergraduate scholarship, First Prize, 6 times in total, 10% Additional Honors & Awards 2005 International/US Mathematical Contest in Modeling, second prize (Honorable Mention) \n2005 National Undergraduate Electronic Design Contest, the first prize of Beijing Contest Zone (Score ranked No.2) \nSep 2008\tHP China Outstanding Graduate Student Award, 0.5% \nDec 2007\tOutstanding graduate student model award, 1% \nOct 2005\tOutstanding student award, 5% \nOct 2005 Scholarship sponsored by the school fond, Special Prize, 1% \nOct 2005\tRecommended for admission to Graduate school in advance, Rank 2/245 \nDec 2004\tOutstanding student award, 5% \nDec 2003\tOutstanding student model award, 1% \nDec 2003\tScholarship sponsored by BIT Alumni Fond, Third Prize, 3% \nOct 2003\tSpecial major re-choice offer for outstanding students, Rank 1/181 \n2002-2006\tOutstanding undergraduate scholarship, First Prize, 6 times in total, 10% Additional Honors & Awards 2005 International/US Mathematical Contest in Modeling, second prize (Honorable Mention) \n2005 National Undergraduate Electronic Design Contest, the first prize of Beijing Contest Zone (Score ranked No.2) \nSep 2008\tHP China Outstanding Graduate Student Award, 0.5% \nDec 2007\tOutstanding graduate student model award, 1% \nOct 2005\tOutstanding student award, 5% \nOct 2005 Scholarship sponsored by the school fond, Special Prize, 1% \nOct 2005\tRecommended for admission to Graduate school in advance, Rank 2/245 \nDec 2004\tOutstanding student award, 5% \nDec 2003\tOutstanding student model award, 1% \nDec 2003\tScholarship sponsored by BIT Alumni Fond, Third Prize, 3% \nOct 2003\tSpecial major re-choice offer for outstanding students, Rank 1/181 \n2002-2006\tOutstanding undergraduate scholarship, First Prize, 6 times in total, 10% ", "Summary Bakcground:  \n- ee,ce,cs \n \nSpecialties:  \n- linux kernel driver \n- networking and storage, SCSI, FC/FCoE, DCB, etc.  \n- data (block or fs) backup and restore \n- wireless sensor networks \n- robotics and control \n \nprogramming: \n- C, x86 ASM, somewhat scripting, somewhat matlab Summary Bakcground:  \n- ee,ce,cs \n \nSpecialties:  \n- linux kernel driver \n- networking and storage, SCSI, FC/FCoE, DCB, etc.  \n- data (block or fs) backup and restore \n- wireless sensor networks \n- robotics and control \n \nprogramming: \n- C, x86 ASM, somewhat scripting, somewhat matlab Bakcground:  \n- ee,ce,cs \n \nSpecialties:  \n- linux kernel driver \n- networking and storage, SCSI, FC/FCoE, DCB, etc.  \n- data (block or fs) backup and restore \n- wireless sensor networks \n- robotics and control \n \nprogramming: \n- C, x86 ASM, somewhat scripting, somewhat matlab Bakcground:  \n- ee,ce,cs \n \nSpecialties:  \n- linux kernel driver \n- networking and storage, SCSI, FC/FCoE, DCB, etc.  \n- data (block or fs) backup and restore \n- wireless sensor networks \n- robotics and control \n \nprogramming: \n- C, x86 ASM, somewhat scripting, somewhat matlab Experience Staff Research Scientist Intel Corporation June 2013  \u2013 Present (2 years 3 months) Hillsboro, OR - Big data analytics, Hadoop, HBase, Graph database, ML \n \n- Software defined storage, Ceph, Swift, OpenStack etc \n \n- Caching in storage systems \n \n- Multi-tenant cloud storage optimizations Staff Open Source Software Engineer Intel January 2011  \u2013  June 2013  (2 years 6 months) Portland, OR Storage SW lead for 40G product line. Desgined and implemented earlier Intel 40G driver stack for FCoE offload. Worked with kernel communicty on converged ethernet and data center bridging related technologies. Sr. Open Source Software Engineer Intel Corporation October 2007  \u2013  December 2010  (3 years 3 months) Portland, Oregon Area Worked on Fiber Channel over Ethernet (FCoE) for Intel 10G network adapter product line. Key developer for the Linux kernel FCoE transport framework understand SCSI subtree, which got upstreamed since 2.6.32 kernel.  \n \nI was the key engineer in extending Intel's 10G NIC driver (ixgbe) to support advanced storage offload functionalities for FCoE, working with Linux netdev, scsi, and open-fcoe communities to support generic offload engine for FCoE. \n \nI was also invovled for the original open-lldp project, whose original release supported both IEEE 802.1AB and Data Center Bridg (DCB) related TLVs. \n \nApart from the above, I also worked closely with Linux ditro engineers from Red Hat, SuSE, etc. to enable related kernel and user space features for converged ethernet technologies. \n \nApart from these projects, I also worked in several other storage related projects in the context of iSCSI, RDMA, NVMe, DCB, etc. Sr. R&D Engineer Unitrends August 2005  \u2013  October 2007  (2 years 3 months) 1. Design and implement networked backup and recovery system \n2. Design and implement file system level backup and recovery  \n3. Design and implement block level system level backup and recovery \n4. Design and implement continuous data protection system \n5. etc. Development Engineer CE-Infosys July 2000  \u2013  December 2001  (1 year 6 months) 1. Storage device encryption/decryption \n2. Virtual private network  \n3. USB/Smart card device driver \n4. Various device drivers for both Windows and Linux Staff Research Scientist Intel Corporation June 2013  \u2013 Present (2 years 3 months) Hillsboro, OR - Big data analytics, Hadoop, HBase, Graph database, ML \n \n- Software defined storage, Ceph, Swift, OpenStack etc \n \n- Caching in storage systems \n \n- Multi-tenant cloud storage optimizations Staff Research Scientist Intel Corporation June 2013  \u2013 Present (2 years 3 months) Hillsboro, OR - Big data analytics, Hadoop, HBase, Graph database, ML \n \n- Software defined storage, Ceph, Swift, OpenStack etc \n \n- Caching in storage systems \n \n- Multi-tenant cloud storage optimizations Staff Open Source Software Engineer Intel January 2011  \u2013  June 2013  (2 years 6 months) Portland, OR Storage SW lead for 40G product line. Desgined and implemented earlier Intel 40G driver stack for FCoE offload. Worked with kernel communicty on converged ethernet and data center bridging related technologies. Staff Open Source Software Engineer Intel January 2011  \u2013  June 2013  (2 years 6 months) Portland, OR Storage SW lead for 40G product line. Desgined and implemented earlier Intel 40G driver stack for FCoE offload. Worked with kernel communicty on converged ethernet and data center bridging related technologies. Sr. Open Source Software Engineer Intel Corporation October 2007  \u2013  December 2010  (3 years 3 months) Portland, Oregon Area Worked on Fiber Channel over Ethernet (FCoE) for Intel 10G network adapter product line. Key developer for the Linux kernel FCoE transport framework understand SCSI subtree, which got upstreamed since 2.6.32 kernel.  \n \nI was the key engineer in extending Intel's 10G NIC driver (ixgbe) to support advanced storage offload functionalities for FCoE, working with Linux netdev, scsi, and open-fcoe communities to support generic offload engine for FCoE. \n \nI was also invovled for the original open-lldp project, whose original release supported both IEEE 802.1AB and Data Center Bridg (DCB) related TLVs. \n \nApart from the above, I also worked closely with Linux ditro engineers from Red Hat, SuSE, etc. to enable related kernel and user space features for converged ethernet technologies. \n \nApart from these projects, I also worked in several other storage related projects in the context of iSCSI, RDMA, NVMe, DCB, etc. Sr. Open Source Software Engineer Intel Corporation October 2007  \u2013  December 2010  (3 years 3 months) Portland, Oregon Area Worked on Fiber Channel over Ethernet (FCoE) for Intel 10G network adapter product line. Key developer for the Linux kernel FCoE transport framework understand SCSI subtree, which got upstreamed since 2.6.32 kernel.  \n \nI was the key engineer in extending Intel's 10G NIC driver (ixgbe) to support advanced storage offload functionalities for FCoE, working with Linux netdev, scsi, and open-fcoe communities to support generic offload engine for FCoE. \n \nI was also invovled for the original open-lldp project, whose original release supported both IEEE 802.1AB and Data Center Bridg (DCB) related TLVs. \n \nApart from the above, I also worked closely with Linux ditro engineers from Red Hat, SuSE, etc. to enable related kernel and user space features for converged ethernet technologies. \n \nApart from these projects, I also worked in several other storage related projects in the context of iSCSI, RDMA, NVMe, DCB, etc. Sr. R&D Engineer Unitrends August 2005  \u2013  October 2007  (2 years 3 months) 1. Design and implement networked backup and recovery system \n2. Design and implement file system level backup and recovery  \n3. Design and implement block level system level backup and recovery \n4. Design and implement continuous data protection system \n5. etc. Sr. R&D Engineer Unitrends August 2005  \u2013  October 2007  (2 years 3 months) 1. Design and implement networked backup and recovery system \n2. Design and implement file system level backup and recovery  \n3. Design and implement block level system level backup and recovery \n4. Design and implement continuous data protection system \n5. etc. Development Engineer CE-Infosys July 2000  \u2013  December 2001  (1 year 6 months) 1. Storage device encryption/decryption \n2. Virtual private network  \n3. USB/Smart card device driver \n4. Various device drivers for both Windows and Linux Development Engineer CE-Infosys July 2000  \u2013  December 2001  (1 year 6 months) 1. Storage device encryption/decryption \n2. Virtual private network  \n3. USB/Smart card device driver \n4. Various device drivers for both Windows and Linux Languages English Professional working proficiency Chinese Native or bilingual proficiency English Professional working proficiency Chinese Native or bilingual proficiency English Professional working proficiency Chinese Native or bilingual proficiency Professional working proficiency Native or bilingual proficiency Skills Linux Storage Device Drivers C Linux Kernel Data Center Cloud Computing Networking Matlab VPN Fibre Channel Windows Embedded Systems Ethernet Debugging Virtualization Software Development See 2+ \u00a0 \u00a0 See less Skills  Linux Storage Device Drivers C Linux Kernel Data Center Cloud Computing Networking Matlab VPN Fibre Channel Windows Embedded Systems Ethernet Debugging Virtualization Software Development See 2+ \u00a0 \u00a0 See less Linux Storage Device Drivers C Linux Kernel Data Center Cloud Computing Networking Matlab VPN Fibre Channel Windows Embedded Systems Ethernet Debugging Virtualization Software Development See 2+ \u00a0 \u00a0 See less Linux Storage Device Drivers C Linux Kernel Data Center Cloud Computing Networking Matlab VPN Fibre Channel Windows Embedded Systems Ethernet Debugging Virtualization Software Development See 2+ \u00a0 \u00a0 See less Education Duke University Doctor of Philosophy (Ph.D.),  Computer Engineering 2002  \u2013 2004 Wireless Sensor Networks Nanyang Technological University Master's Degree,  Electrical and Electronics Engineering 1997  \u2013 2000 1. Indoor navigation for robotics \n2. Sensor fusion on robotics Sichuan University Bachelor's Degree,  Electrical and Electronics Engineering 1993  \u2013 1997 Automatic Control no 7 Duke University Doctor of Philosophy (Ph.D.),  Computer Engineering 2002  \u2013 2004 Wireless Sensor Networks Duke University Doctor of Philosophy (Ph.D.),  Computer Engineering 2002  \u2013 2004 Wireless Sensor Networks Duke University Doctor of Philosophy (Ph.D.),  Computer Engineering 2002  \u2013 2004 Wireless Sensor Networks Nanyang Technological University Master's Degree,  Electrical and Electronics Engineering 1997  \u2013 2000 1. Indoor navigation for robotics \n2. Sensor fusion on robotics Nanyang Technological University Master's Degree,  Electrical and Electronics Engineering 1997  \u2013 2000 1. Indoor navigation for robotics \n2. Sensor fusion on robotics Nanyang Technological University Master's Degree,  Electrical and Electronics Engineering 1997  \u2013 2000 1. Indoor navigation for robotics \n2. Sensor fusion on robotics Sichuan University Bachelor's Degree,  Electrical and Electronics Engineering 1993  \u2013 1997 Automatic Control Sichuan University Bachelor's Degree,  Electrical and Electronics Engineering 1993  \u2013 1997 Automatic Control Sichuan University Bachelor's Degree,  Electrical and Electronics Engineering 1993  \u2013 1997 Automatic Control no 7 no 7 no 7 ", "Summary I'm a technologist at heart who loves the challenges of transforming something unknown to something real. In an environment where competitive landscape is changing overnight, I believe that leadership is defined by solving customers' core problems with flawless execution and superior design.  \n \nI\u2019m a proven leader with a track record of successfully leading cross-functional teams to exceed business goals. Over my professional career, I have groomed myself in many different functions and developed the right balance of technology and business skills with a Masters in Computer Science from USC (Los Angeles) and a world renowned MBA from Haas School of Business (University of California, Berkeley). \n \nSpecialties: Product Management, Roadmap development, Key stakeholder management, Project life cycle, Go-to-market strategy, Business development, User experience, Competitive analysis, Technology evaluation, People management, Operational execution of multi-release/multi-product strategy. Summary I'm a technologist at heart who loves the challenges of transforming something unknown to something real. In an environment where competitive landscape is changing overnight, I believe that leadership is defined by solving customers' core problems with flawless execution and superior design.  \n \nI\u2019m a proven leader with a track record of successfully leading cross-functional teams to exceed business goals. Over my professional career, I have groomed myself in many different functions and developed the right balance of technology and business skills with a Masters in Computer Science from USC (Los Angeles) and a world renowned MBA from Haas School of Business (University of California, Berkeley). \n \nSpecialties: Product Management, Roadmap development, Key stakeholder management, Project life cycle, Go-to-market strategy, Business development, User experience, Competitive analysis, Technology evaluation, People management, Operational execution of multi-release/multi-product strategy. I'm a technologist at heart who loves the challenges of transforming something unknown to something real. In an environment where competitive landscape is changing overnight, I believe that leadership is defined by solving customers' core problems with flawless execution and superior design.  \n \nI\u2019m a proven leader with a track record of successfully leading cross-functional teams to exceed business goals. Over my professional career, I have groomed myself in many different functions and developed the right balance of technology and business skills with a Masters in Computer Science from USC (Los Angeles) and a world renowned MBA from Haas School of Business (University of California, Berkeley). \n \nSpecialties: Product Management, Roadmap development, Key stakeholder management, Project life cycle, Go-to-market strategy, Business development, User experience, Competitive analysis, Technology evaluation, People management, Operational execution of multi-release/multi-product strategy. I'm a technologist at heart who loves the challenges of transforming something unknown to something real. In an environment where competitive landscape is changing overnight, I believe that leadership is defined by solving customers' core problems with flawless execution and superior design.  \n \nI\u2019m a proven leader with a track record of successfully leading cross-functional teams to exceed business goals. Over my professional career, I have groomed myself in many different functions and developed the right balance of technology and business skills with a Masters in Computer Science from USC (Los Angeles) and a world renowned MBA from Haas School of Business (University of California, Berkeley). \n \nSpecialties: Product Management, Roadmap development, Key stakeholder management, Project life cycle, Go-to-market strategy, Business development, User experience, Competitive analysis, Technology evaluation, People management, Operational execution of multi-release/multi-product strategy. Experience Senior Product Manager Amazon April 2014  \u2013 Present (1 year 5 months) Greater Seattle Area Responsible for planning and execution of various post-paid wireless initiatives in US and International territories. \n \nDrive product strategy and creating a best in class experience for buying a mobile device with service.  \n \nConduct business analysis, including gathering business/customer requirements, technical inputs and market data, and translation of results into business priorities and functional specifications. \n \nLeading cross-functional teams and oversee product/technology coordination throughout the development life-cycle, from strategic definition to delivery. \n \nDrive a clear and well-defined process to assess priorities, generate requirements and ensure on-time delivery of key initiatives. \n \nManage the product relationships with Amazon and mobile service providers both local and international. Senior Strategic Planner Intel Corporation May 2012  \u2013  April 2014  (2 years) United States Promoted to lead partnering and influencing strategic deliverables for phone and tablet platform throughout silicon design organization. Serve in Product Management role and run critical initiatives in multiple areas, including augmented reality, to influence customer product adoptions. Oversee cross-functional group responsible for product and experience definition. Create business, execution, and go-to-market plans. Monitor emerging technologies to identify opportunities for M&A deals. \n\u2666 Completed an end-to-end smartphone product design targeted for emerging markets with unique differentiating features. \n\u2666 Invented and delivered Intel\u2019s first ever self-powered wearable to facilitate next-generation business. \n\u2666 Market expert on emerging market segment and go-to-person on evaluating new investment and concept development opportunity in Intel Silicon Design team. \n\u2666 Drafted critical statement of work (SOW) with two Augmented Reality vendors and assisted with contract negotiations. \n\u2666 Collaborated with leadership teams to develop a corporate-wide process to integrate user experience methodologies across all Intel platforms. Research and Development Manager Intel Corporation March 2008  \u2013  April 2012  (4 years 2 months) Hillsboro, Oregon Spearheaded business development, strategy design, relationship management, technology transfer to product roadmaps, and formulation of next-generation technology solutions. Supervised as many as 13 senior research personnel. Administered and co-managed operational and project budgets up to $1.1M. Established and directed Power Management Architecture team. Validated product strategies with external user design experience firm and delivered use case definitions. Formulated business value propositions for several power management technologies. \n\u2666 Led high-profile team that drove innovation, producing 10 papers, 46 inventions, and 17 patents. \n\u2666 Facilitated investments as large as $200M by analyzing business models of startups and advising Cleantech Investment Group on viable investment choices. \n\u2666 Oversaw team that created methodology for reducing technology adoption by one year, after formulating vision for establishing long-term collaboration between Intel Labs and Intel IT. \n\u2666 Researched and analyzed new market opportunity for home desktop and tablet lines. Prepared project proposal and business plan to acquire $200,000 in seed funding for first functional hardware platform prototype.  \n\u2666 Created new multi-million dollar business model for proprietary technology and delivered associated business plan to obtain $250,000 in seed funding from new business initiative (NBI). \n\u2666 Drove company-wide strategy to improve sustainable leadership in energy efficiency. Built successful relationships with Computer Engineering departments of University of California San Diego and other institutions to support 2015 corporate energy-efficiency charter.  \n\u2666 Delivered two power management initiatives with power savings up to 60% and revenues of more than $300M across all product segments.  \n\u2666 Achieved new power management solution for micro-server platform that improved energy efficiency by 30% and resulted in two product design wins with OEMs. Research Scientist Intel Corporation February 2004  \u2013  February 2008  (4 years 1 month) Portland, Oregon Area Oversaw one of Intel Labs' Top Five strategic priorities. Managed development and design of power management technologies and architectural solutions/frameworks. Supervised project teams \n \n\u2666 Lowered power consumption 20% for server products. Filed three patents for innovative algorithms. \n\u2666 Expedited technology implementations by three quarters, through formulation and implementation of critical processes to review technologies. \n\u2666 Lowered manufacturing costs 35% and streamlined the deployment schedule 90 days by simplifying the architecture design of a proof-of-concept platform Senior Software Engineer Intel Corporation February 2002  \u2013  January 2004  (2 years) Portland, Oregon Area Designed and developed backend software infrastructure and web solutions. Supervised staff of five. \n \n\u2666 Conducted make vs. buy analysis and proposed building in-house database. Led design activities and delivered first release, used by 20,000 employees, in only nine months. Database enabled CPU designers to improve batch process execution by 20% and improve backend processes. \n\u2666 Saved $3M in switching costs and increased bug tracking system performance 50% by analyzing complex bottlenecks and creating performance optimization solutions. \n\u2666 Lowered maintenance costs 30% by redesigning lab infrastructure used by 200 employees Software Engineer Intel Corporation February 2000  \u2013  January 2002  (2 years) Portland, Oregon Area Summary: Developed concepts, prototypes and product-ready software framework to deploy personalization technologies on desktop, handheld and mobile platforms. \n \n\u2666 Developed Apache server module extension to enable consumer profile based customization of web site content. Released the module as part of a major software release by Intel's Wireless Communication Group. \n\u2666 Designed and implemented Kerberos based authentication system for a distributed environment and was delivered to key customer. Software Engineer Zensar 1997  \u2013  1998  (1 year) Designed and developed a JSQL pre-compiler tool (similar to Oracle\u2019s SQLJ) for Object Manager Phase IV for Fujitsu (Japan) on behalf of ICIL Senior Product Manager Amazon April 2014  \u2013 Present (1 year 5 months) Greater Seattle Area Responsible for planning and execution of various post-paid wireless initiatives in US and International territories. \n \nDrive product strategy and creating a best in class experience for buying a mobile device with service.  \n \nConduct business analysis, including gathering business/customer requirements, technical inputs and market data, and translation of results into business priorities and functional specifications. \n \nLeading cross-functional teams and oversee product/technology coordination throughout the development life-cycle, from strategic definition to delivery. \n \nDrive a clear and well-defined process to assess priorities, generate requirements and ensure on-time delivery of key initiatives. \n \nManage the product relationships with Amazon and mobile service providers both local and international. Senior Product Manager Amazon April 2014  \u2013 Present (1 year 5 months) Greater Seattle Area Responsible for planning and execution of various post-paid wireless initiatives in US and International territories. \n \nDrive product strategy and creating a best in class experience for buying a mobile device with service.  \n \nConduct business analysis, including gathering business/customer requirements, technical inputs and market data, and translation of results into business priorities and functional specifications. \n \nLeading cross-functional teams and oversee product/technology coordination throughout the development life-cycle, from strategic definition to delivery. \n \nDrive a clear and well-defined process to assess priorities, generate requirements and ensure on-time delivery of key initiatives. \n \nManage the product relationships with Amazon and mobile service providers both local and international. Senior Strategic Planner Intel Corporation May 2012  \u2013  April 2014  (2 years) United States Promoted to lead partnering and influencing strategic deliverables for phone and tablet platform throughout silicon design organization. Serve in Product Management role and run critical initiatives in multiple areas, including augmented reality, to influence customer product adoptions. Oversee cross-functional group responsible for product and experience definition. Create business, execution, and go-to-market plans. Monitor emerging technologies to identify opportunities for M&A deals. \n\u2666 Completed an end-to-end smartphone product design targeted for emerging markets with unique differentiating features. \n\u2666 Invented and delivered Intel\u2019s first ever self-powered wearable to facilitate next-generation business. \n\u2666 Market expert on emerging market segment and go-to-person on evaluating new investment and concept development opportunity in Intel Silicon Design team. \n\u2666 Drafted critical statement of work (SOW) with two Augmented Reality vendors and assisted with contract negotiations. \n\u2666 Collaborated with leadership teams to develop a corporate-wide process to integrate user experience methodologies across all Intel platforms. Senior Strategic Planner Intel Corporation May 2012  \u2013  April 2014  (2 years) United States Promoted to lead partnering and influencing strategic deliverables for phone and tablet platform throughout silicon design organization. Serve in Product Management role and run critical initiatives in multiple areas, including augmented reality, to influence customer product adoptions. Oversee cross-functional group responsible for product and experience definition. Create business, execution, and go-to-market plans. Monitor emerging technologies to identify opportunities for M&A deals. \n\u2666 Completed an end-to-end smartphone product design targeted for emerging markets with unique differentiating features. \n\u2666 Invented and delivered Intel\u2019s first ever self-powered wearable to facilitate next-generation business. \n\u2666 Market expert on emerging market segment and go-to-person on evaluating new investment and concept development opportunity in Intel Silicon Design team. \n\u2666 Drafted critical statement of work (SOW) with two Augmented Reality vendors and assisted with contract negotiations. \n\u2666 Collaborated with leadership teams to develop a corporate-wide process to integrate user experience methodologies across all Intel platforms. Research and Development Manager Intel Corporation March 2008  \u2013  April 2012  (4 years 2 months) Hillsboro, Oregon Spearheaded business development, strategy design, relationship management, technology transfer to product roadmaps, and formulation of next-generation technology solutions. Supervised as many as 13 senior research personnel. Administered and co-managed operational and project budgets up to $1.1M. Established and directed Power Management Architecture team. Validated product strategies with external user design experience firm and delivered use case definitions. Formulated business value propositions for several power management technologies. \n\u2666 Led high-profile team that drove innovation, producing 10 papers, 46 inventions, and 17 patents. \n\u2666 Facilitated investments as large as $200M by analyzing business models of startups and advising Cleantech Investment Group on viable investment choices. \n\u2666 Oversaw team that created methodology for reducing technology adoption by one year, after formulating vision for establishing long-term collaboration between Intel Labs and Intel IT. \n\u2666 Researched and analyzed new market opportunity for home desktop and tablet lines. Prepared project proposal and business plan to acquire $200,000 in seed funding for first functional hardware platform prototype.  \n\u2666 Created new multi-million dollar business model for proprietary technology and delivered associated business plan to obtain $250,000 in seed funding from new business initiative (NBI). \n\u2666 Drove company-wide strategy to improve sustainable leadership in energy efficiency. Built successful relationships with Computer Engineering departments of University of California San Diego and other institutions to support 2015 corporate energy-efficiency charter.  \n\u2666 Delivered two power management initiatives with power savings up to 60% and revenues of more than $300M across all product segments.  \n\u2666 Achieved new power management solution for micro-server platform that improved energy efficiency by 30% and resulted in two product design wins with OEMs. Research and Development Manager Intel Corporation March 2008  \u2013  April 2012  (4 years 2 months) Hillsboro, Oregon Spearheaded business development, strategy design, relationship management, technology transfer to product roadmaps, and formulation of next-generation technology solutions. Supervised as many as 13 senior research personnel. Administered and co-managed operational and project budgets up to $1.1M. Established and directed Power Management Architecture team. Validated product strategies with external user design experience firm and delivered use case definitions. Formulated business value propositions for several power management technologies. \n\u2666 Led high-profile team that drove innovation, producing 10 papers, 46 inventions, and 17 patents. \n\u2666 Facilitated investments as large as $200M by analyzing business models of startups and advising Cleantech Investment Group on viable investment choices. \n\u2666 Oversaw team that created methodology for reducing technology adoption by one year, after formulating vision for establishing long-term collaboration between Intel Labs and Intel IT. \n\u2666 Researched and analyzed new market opportunity for home desktop and tablet lines. Prepared project proposal and business plan to acquire $200,000 in seed funding for first functional hardware platform prototype.  \n\u2666 Created new multi-million dollar business model for proprietary technology and delivered associated business plan to obtain $250,000 in seed funding from new business initiative (NBI). \n\u2666 Drove company-wide strategy to improve sustainable leadership in energy efficiency. Built successful relationships with Computer Engineering departments of University of California San Diego and other institutions to support 2015 corporate energy-efficiency charter.  \n\u2666 Delivered two power management initiatives with power savings up to 60% and revenues of more than $300M across all product segments.  \n\u2666 Achieved new power management solution for micro-server platform that improved energy efficiency by 30% and resulted in two product design wins with OEMs. Research Scientist Intel Corporation February 2004  \u2013  February 2008  (4 years 1 month) Portland, Oregon Area Oversaw one of Intel Labs' Top Five strategic priorities. Managed development and design of power management technologies and architectural solutions/frameworks. Supervised project teams \n \n\u2666 Lowered power consumption 20% for server products. Filed three patents for innovative algorithms. \n\u2666 Expedited technology implementations by three quarters, through formulation and implementation of critical processes to review technologies. \n\u2666 Lowered manufacturing costs 35% and streamlined the deployment schedule 90 days by simplifying the architecture design of a proof-of-concept platform Research Scientist Intel Corporation February 2004  \u2013  February 2008  (4 years 1 month) Portland, Oregon Area Oversaw one of Intel Labs' Top Five strategic priorities. Managed development and design of power management technologies and architectural solutions/frameworks. Supervised project teams \n \n\u2666 Lowered power consumption 20% for server products. Filed three patents for innovative algorithms. \n\u2666 Expedited technology implementations by three quarters, through formulation and implementation of critical processes to review technologies. \n\u2666 Lowered manufacturing costs 35% and streamlined the deployment schedule 90 days by simplifying the architecture design of a proof-of-concept platform Senior Software Engineer Intel Corporation February 2002  \u2013  January 2004  (2 years) Portland, Oregon Area Designed and developed backend software infrastructure and web solutions. Supervised staff of five. \n \n\u2666 Conducted make vs. buy analysis and proposed building in-house database. Led design activities and delivered first release, used by 20,000 employees, in only nine months. Database enabled CPU designers to improve batch process execution by 20% and improve backend processes. \n\u2666 Saved $3M in switching costs and increased bug tracking system performance 50% by analyzing complex bottlenecks and creating performance optimization solutions. \n\u2666 Lowered maintenance costs 30% by redesigning lab infrastructure used by 200 employees Senior Software Engineer Intel Corporation February 2002  \u2013  January 2004  (2 years) Portland, Oregon Area Designed and developed backend software infrastructure and web solutions. Supervised staff of five. \n \n\u2666 Conducted make vs. buy analysis and proposed building in-house database. Led design activities and delivered first release, used by 20,000 employees, in only nine months. Database enabled CPU designers to improve batch process execution by 20% and improve backend processes. \n\u2666 Saved $3M in switching costs and increased bug tracking system performance 50% by analyzing complex bottlenecks and creating performance optimization solutions. \n\u2666 Lowered maintenance costs 30% by redesigning lab infrastructure used by 200 employees Software Engineer Intel Corporation February 2000  \u2013  January 2002  (2 years) Portland, Oregon Area Summary: Developed concepts, prototypes and product-ready software framework to deploy personalization technologies on desktop, handheld and mobile platforms. \n \n\u2666 Developed Apache server module extension to enable consumer profile based customization of web site content. Released the module as part of a major software release by Intel's Wireless Communication Group. \n\u2666 Designed and implemented Kerberos based authentication system for a distributed environment and was delivered to key customer. Software Engineer Intel Corporation February 2000  \u2013  January 2002  (2 years) Portland, Oregon Area Summary: Developed concepts, prototypes and product-ready software framework to deploy personalization technologies on desktop, handheld and mobile platforms. \n \n\u2666 Developed Apache server module extension to enable consumer profile based customization of web site content. Released the module as part of a major software release by Intel's Wireless Communication Group. \n\u2666 Designed and implemented Kerberos based authentication system for a distributed environment and was delivered to key customer. Software Engineer Zensar 1997  \u2013  1998  (1 year) Designed and developed a JSQL pre-compiler tool (similar to Oracle\u2019s SQLJ) for Object Manager Phase IV for Fujitsu (Japan) on behalf of ICIL Software Engineer Zensar 1997  \u2013  1998  (1 year) Designed and developed a JSQL pre-compiler tool (similar to Oracle\u2019s SQLJ) for Object Manager Phase IV for Fujitsu (Japan) on behalf of ICIL Languages English Hindi Marathi English Hindi Marathi English Hindi Marathi Skills New Business Development Business Strategy Competitive Analysis Product Management Product Design Strategic Planning Emerging Technologies Marketing Strategy Written & Oral... Coaching Processors Computer Architecture Product Lifecycle... Cross-functional Team... Go-to-market Strategy Management Project Management Strategy Cloud Computing Mobile Devices Software Development Start-ups Leadership Enterprise Software See 9+ \u00a0 \u00a0 See less Skills  New Business Development Business Strategy Competitive Analysis Product Management Product Design Strategic Planning Emerging Technologies Marketing Strategy Written & Oral... Coaching Processors Computer Architecture Product Lifecycle... Cross-functional Team... Go-to-market Strategy Management Project Management Strategy Cloud Computing Mobile Devices Software Development Start-ups Leadership Enterprise Software See 9+ \u00a0 \u00a0 See less New Business Development Business Strategy Competitive Analysis Product Management Product Design Strategic Planning Emerging Technologies Marketing Strategy Written & Oral... Coaching Processors Computer Architecture Product Lifecycle... Cross-functional Team... Go-to-market Strategy Management Project Management Strategy Cloud Computing Mobile Devices Software Development Start-ups Leadership Enterprise Software See 9+ \u00a0 \u00a0 See less New Business Development Business Strategy Competitive Analysis Product Management Product Design Strategic Planning Emerging Technologies Marketing Strategy Written & Oral... Coaching Processors Computer Architecture Product Lifecycle... Cross-functional Team... Go-to-market Strategy Management Project Management Strategy Cloud Computing Mobile Devices Software Development Start-ups Leadership Enterprise Software See 9+ \u00a0 \u00a0 See less Education University of California, Berkeley - Walter A. Haas School of Business Master of Business Administration (M.B.A.),  Marketing ,  Strategy and Entrepreneurship 2009  \u2013 2012 Focus Areas: Strategy, Business Model Innovation and Entrepreneurship \n \n\u2666 Key member of team that redeveloped business model strategy for Lexity.com. Identified new revenue streams and presented recommendations. \n\u2666 Participated on team that developed accepted strategy for Yahoo! To increase user engagement on yahoo.com website an estimated 20%. Team delivered presentation to Yahoo! Executives. \n\u2666 Contributed to market and segment analysis for project involving creation of marketing strategy and determination of pricing for launching LG's 100\" flat screen TV. \n\u2666 Formulated business plans for real estate finance startup and energy management startup. Developed and delivered VC pitches. Personally prepared competitive analyses, business model definitions, and pro-forma statements. \n\u2666 Aided in development of marketing strategy proposal for increasing brand awareness of boutique fashion design company, Kajan Padraig. Recommended three proposals to CEO, all were adopted. University of Southern California MS,  Computer Science 1998  \u2013 2000 University of Pune BE,  Computer Science 1994  \u2013 1997 University of California, Berkeley - Walter A. Haas School of Business Master of Business Administration (M.B.A.),  Marketing ,  Strategy and Entrepreneurship 2009  \u2013 2012 Focus Areas: Strategy, Business Model Innovation and Entrepreneurship \n \n\u2666 Key member of team that redeveloped business model strategy for Lexity.com. Identified new revenue streams and presented recommendations. \n\u2666 Participated on team that developed accepted strategy for Yahoo! To increase user engagement on yahoo.com website an estimated 20%. Team delivered presentation to Yahoo! Executives. \n\u2666 Contributed to market and segment analysis for project involving creation of marketing strategy and determination of pricing for launching LG's 100\" flat screen TV. \n\u2666 Formulated business plans for real estate finance startup and energy management startup. Developed and delivered VC pitches. Personally prepared competitive analyses, business model definitions, and pro-forma statements. \n\u2666 Aided in development of marketing strategy proposal for increasing brand awareness of boutique fashion design company, Kajan Padraig. Recommended three proposals to CEO, all were adopted. University of California, Berkeley - Walter A. Haas School of Business Master of Business Administration (M.B.A.),  Marketing ,  Strategy and Entrepreneurship 2009  \u2013 2012 Focus Areas: Strategy, Business Model Innovation and Entrepreneurship \n \n\u2666 Key member of team that redeveloped business model strategy for Lexity.com. Identified new revenue streams and presented recommendations. \n\u2666 Participated on team that developed accepted strategy for Yahoo! To increase user engagement on yahoo.com website an estimated 20%. Team delivered presentation to Yahoo! Executives. \n\u2666 Contributed to market and segment analysis for project involving creation of marketing strategy and determination of pricing for launching LG's 100\" flat screen TV. \n\u2666 Formulated business plans for real estate finance startup and energy management startup. Developed and delivered VC pitches. Personally prepared competitive analyses, business model definitions, and pro-forma statements. \n\u2666 Aided in development of marketing strategy proposal for increasing brand awareness of boutique fashion design company, Kajan Padraig. Recommended three proposals to CEO, all were adopted. University of California, Berkeley - Walter A. Haas School of Business Master of Business Administration (M.B.A.),  Marketing ,  Strategy and Entrepreneurship 2009  \u2013 2012 Focus Areas: Strategy, Business Model Innovation and Entrepreneurship \n \n\u2666 Key member of team that redeveloped business model strategy for Lexity.com. Identified new revenue streams and presented recommendations. \n\u2666 Participated on team that developed accepted strategy for Yahoo! To increase user engagement on yahoo.com website an estimated 20%. Team delivered presentation to Yahoo! Executives. \n\u2666 Contributed to market and segment analysis for project involving creation of marketing strategy and determination of pricing for launching LG's 100\" flat screen TV. \n\u2666 Formulated business plans for real estate finance startup and energy management startup. Developed and delivered VC pitches. Personally prepared competitive analyses, business model definitions, and pro-forma statements. \n\u2666 Aided in development of marketing strategy proposal for increasing brand awareness of boutique fashion design company, Kajan Padraig. Recommended three proposals to CEO, all were adopted. University of Southern California MS,  Computer Science 1998  \u2013 2000 University of Southern California MS,  Computer Science 1998  \u2013 2000 University of Southern California MS,  Computer Science 1998  \u2013 2000 University of Pune BE,  Computer Science 1994  \u2013 1997 University of Pune BE,  Computer Science 1994  \u2013 1997 University of Pune BE,  Computer Science 1994  \u2013 1997 ", "Experience Staff Software Engineer Google September 2014  \u2013 Present (1 year) Kirkland, WA Cloud Security. Senior Research Scientist Intel Corporation 2008  \u2013  August 2014  (6 years) Portland, Oregon Area Define Security Architecture for future products as it relates to hardware, system software (OS, VMM), tool-chain, and application software. Senior Software Engineer Intel Corporation September 2004  \u2013  2008  (4 years) Staff Software Engineer Google September 2014  \u2013 Present (1 year) Kirkland, WA Cloud Security. Staff Software Engineer Google September 2014  \u2013 Present (1 year) Kirkland, WA Cloud Security. Senior Research Scientist Intel Corporation 2008  \u2013  August 2014  (6 years) Portland, Oregon Area Define Security Architecture for future products as it relates to hardware, system software (OS, VMM), tool-chain, and application software. Senior Research Scientist Intel Corporation 2008  \u2013  August 2014  (6 years) Portland, Oregon Area Define Security Architecture for future products as it relates to hardware, system software (OS, VMM), tool-chain, and application software. Senior Software Engineer Intel Corporation September 2004  \u2013  2008  (4 years) Senior Software Engineer Intel Corporation September 2004  \u2013  2008  (4 years) Skills Computer Architecture Cryptography Operating Systems Virtualization Intel Architecture System Software Graphics Computer Security System Architecture Perl Debugging Firmware Distributed Systems Embedded Systems Verilog Software Engineering Algorithms Processors C++ Software Development C Security See 7+ \u00a0 \u00a0 See less Skills  Computer Architecture Cryptography Operating Systems Virtualization Intel Architecture System Software Graphics Computer Security System Architecture Perl Debugging Firmware Distributed Systems Embedded Systems Verilog Software Engineering Algorithms Processors C++ Software Development C Security See 7+ \u00a0 \u00a0 See less Computer Architecture Cryptography Operating Systems Virtualization Intel Architecture System Software Graphics Computer Security System Architecture Perl Debugging Firmware Distributed Systems Embedded Systems Verilog Software Engineering Algorithms Processors C++ Software Development C Security See 7+ \u00a0 \u00a0 See less Computer Architecture Cryptography Operating Systems Virtualization Intel Architecture System Software Graphics Computer Security System Architecture Perl Debugging Firmware Distributed Systems Embedded Systems Verilog Software Engineering Algorithms Processors C++ Software Development C Security See 7+ \u00a0 \u00a0 See less Education Purdue University Doctor of Philosophy (Ph.D.),  Electrical Engineering 1998  \u2013 2002 Indian Institute of Technology, Bombay MTech,  Electrical Engineering 1993  \u2013 1998 Haribhai Devkaran Purdue University Doctor of Philosophy (Ph.D.),  Electrical Engineering 1998  \u2013 2002 Purdue University Doctor of Philosophy (Ph.D.),  Electrical Engineering 1998  \u2013 2002 Purdue University Doctor of Philosophy (Ph.D.),  Electrical Engineering 1998  \u2013 2002 Indian Institute of Technology, Bombay MTech,  Electrical Engineering 1993  \u2013 1998 Indian Institute of Technology, Bombay MTech,  Electrical Engineering 1993  \u2013 1998 Indian Institute of Technology, Bombay MTech,  Electrical Engineering 1993  \u2013 1998 Haribhai Devkaran Haribhai Devkaran Haribhai Devkaran ", "Summary I am a highly motivated software professional with more than six year of experience in developing cutting-edge technologies and three years of Ph.D. research experience in programming language theory and formal software verification. \n \nMy current work focuses on developing the Goanna static code analyser, which helps C/C++ developers in an industrial setting to write better/safer code with less bugs. \n \nPreviously, I have played key roles in projects developing private-preserving big-data infrastructure, innovative testing/debugging tools, Linux device drivers for new SoCs, Virtual Platforms for system-level simulation/co-emulation and compilation technology for advanced ISA features.  \n \nMy key technical skills and knowledge include:  \n \n\u25ba Software development skills in C/C++, OCaml, Scala, Java, Bash and Python  \n\u25ba Expertise in programming language theory, functional programming and formal verification \n\u25ba Substantial understanding of computer architecture and embedded system design  \n\u25ba Knowledge in parallel/distributed computing and Big Data infrastructures \n\u25ba Multiple domain knowledge drawing from diverse experience \n \nMy roles have also required technical skills, effective team-working and communication skills, attention to detail, love of learning, proactive attitude, dedication and the ability to deliver outstanding solutions in high pressure situations. Summary I am a highly motivated software professional with more than six year of experience in developing cutting-edge technologies and three years of Ph.D. research experience in programming language theory and formal software verification. \n \nMy current work focuses on developing the Goanna static code analyser, which helps C/C++ developers in an industrial setting to write better/safer code with less bugs. \n \nPreviously, I have played key roles in projects developing private-preserving big-data infrastructure, innovative testing/debugging tools, Linux device drivers for new SoCs, Virtual Platforms for system-level simulation/co-emulation and compilation technology for advanced ISA features.  \n \nMy key technical skills and knowledge include:  \n \n\u25ba Software development skills in C/C++, OCaml, Scala, Java, Bash and Python  \n\u25ba Expertise in programming language theory, functional programming and formal verification \n\u25ba Substantial understanding of computer architecture and embedded system design  \n\u25ba Knowledge in parallel/distributed computing and Big Data infrastructures \n\u25ba Multiple domain knowledge drawing from diverse experience \n \nMy roles have also required technical skills, effective team-working and communication skills, attention to detail, love of learning, proactive attitude, dedication and the ability to deliver outstanding solutions in high pressure situations. I am a highly motivated software professional with more than six year of experience in developing cutting-edge technologies and three years of Ph.D. research experience in programming language theory and formal software verification. \n \nMy current work focuses on developing the Goanna static code analyser, which helps C/C++ developers in an industrial setting to write better/safer code with less bugs. \n \nPreviously, I have played key roles in projects developing private-preserving big-data infrastructure, innovative testing/debugging tools, Linux device drivers for new SoCs, Virtual Platforms for system-level simulation/co-emulation and compilation technology for advanced ISA features.  \n \nMy key technical skills and knowledge include:  \n \n\u25ba Software development skills in C/C++, OCaml, Scala, Java, Bash and Python  \n\u25ba Expertise in programming language theory, functional programming and formal verification \n\u25ba Substantial understanding of computer architecture and embedded system design  \n\u25ba Knowledge in parallel/distributed computing and Big Data infrastructures \n\u25ba Multiple domain knowledge drawing from diverse experience \n \nMy roles have also required technical skills, effective team-working and communication skills, attention to detail, love of learning, proactive attitude, dedication and the ability to deliver outstanding solutions in high pressure situations. I am a highly motivated software professional with more than six year of experience in developing cutting-edge technologies and three years of Ph.D. research experience in programming language theory and formal software verification. \n \nMy current work focuses on developing the Goanna static code analyser, which helps C/C++ developers in an industrial setting to write better/safer code with less bugs. \n \nPreviously, I have played key roles in projects developing private-preserving big-data infrastructure, innovative testing/debugging tools, Linux device drivers for new SoCs, Virtual Platforms for system-level simulation/co-emulation and compilation technology for advanced ISA features.  \n \nMy key technical skills and knowledge include:  \n \n\u25ba Software development skills in C/C++, OCaml, Scala, Java, Bash and Python  \n\u25ba Expertise in programming language theory, functional programming and formal verification \n\u25ba Substantial understanding of computer architecture and embedded system design  \n\u25ba Knowledge in parallel/distributed computing and Big Data infrastructures \n\u25ba Multiple domain knowledge drawing from diverse experience \n \nMy roles have also required technical skills, effective team-working and communication skills, attention to detail, love of learning, proactive attitude, dedication and the ability to deliver outstanding solutions in high pressure situations. Experience Software Engineer NICTA November 2014  \u2013 Present (10 months) Sydney Area, Australia \u25cf Develop the Goanna static code analysis tool for software bug detection in C/C++ code. Research Scientist Intel Corporation July 2008  \u2013  August 2014  (6 years 2 months) Beijing, China Data Economy Lab, Intel Labs China (2014) \n\u25cf Investigated possible technical approaches for enforcing privacy protection with untrusted apps in the Spark\u2122 Big-Data processing framework through a combination of TPM-based approaches and formal methods including Information Flow Control and Program Veri\ufb01cation \n \nSystem Architecture Lab, Intel Labs China (2010 - 2014) \n\u25cf Developed innovative prototype tools for fast customisation of mobile devices, including kernel-level (mutable) Record & Replay using LLVM plugins and Symbolic-Execution-guided testing in the Simics simulator \n\u25cf Led the invention and development of a timed SystemC TLM and FPGA co-emulation platform for fast yet accurate pre-silicon system-level performance evaluation of co-designed SoCs with real application workloads \n\u25cf Ported a set of AHB devices and their Linux drivers to a prototype x86 SoC. Contributed to a patent-pending hardware-software solution for fast cross-architecture OS porting with minimal code modi\ufb01cation \n \nCompiler and Runtime Technology, Intel Labs China (2009 - 2010) \n\u25cf Studied and evaluated a system-level Dynamic Binary Translation system in a prototype co-designed processor, and provided recommendations for improvement. Investigated the safety and reliability of state-of-the-art Dynamic Binary Translation Systems \n \nProgramming Systems Lab, Corporate Technology Group (2008 - 2009\uff09 \n\u25cf Made a major contribution to the invention of a patent-pending compilation framework for an advanced Partial Vectorisation instruction set architecture Research Assistant University of Science and Technology of China September 2005  \u2013  June 2008  (2 years 10 months) China \u25cf Investigated advanced topics in programming language theory, especially Hoare-style formal program verification at assembly level (Proof-Carrying Code) \n\u25cf Contributed to the design of a general verification framework for garbage collectors and their interaction with mutators. Constructed machine-checkable formal correctness proofs of several garbage collectors using the Coq interactive proof assistant Software Engineer NICTA November 2014  \u2013 Present (10 months) Sydney Area, Australia \u25cf Develop the Goanna static code analysis tool for software bug detection in C/C++ code. Software Engineer NICTA November 2014  \u2013 Present (10 months) Sydney Area, Australia \u25cf Develop the Goanna static code analysis tool for software bug detection in C/C++ code. Research Scientist Intel Corporation July 2008  \u2013  August 2014  (6 years 2 months) Beijing, China Data Economy Lab, Intel Labs China (2014) \n\u25cf Investigated possible technical approaches for enforcing privacy protection with untrusted apps in the Spark\u2122 Big-Data processing framework through a combination of TPM-based approaches and formal methods including Information Flow Control and Program Veri\ufb01cation \n \nSystem Architecture Lab, Intel Labs China (2010 - 2014) \n\u25cf Developed innovative prototype tools for fast customisation of mobile devices, including kernel-level (mutable) Record & Replay using LLVM plugins and Symbolic-Execution-guided testing in the Simics simulator \n\u25cf Led the invention and development of a timed SystemC TLM and FPGA co-emulation platform for fast yet accurate pre-silicon system-level performance evaluation of co-designed SoCs with real application workloads \n\u25cf Ported a set of AHB devices and their Linux drivers to a prototype x86 SoC. Contributed to a patent-pending hardware-software solution for fast cross-architecture OS porting with minimal code modi\ufb01cation \n \nCompiler and Runtime Technology, Intel Labs China (2009 - 2010) \n\u25cf Studied and evaluated a system-level Dynamic Binary Translation system in a prototype co-designed processor, and provided recommendations for improvement. Investigated the safety and reliability of state-of-the-art Dynamic Binary Translation Systems \n \nProgramming Systems Lab, Corporate Technology Group (2008 - 2009\uff09 \n\u25cf Made a major contribution to the invention of a patent-pending compilation framework for an advanced Partial Vectorisation instruction set architecture Research Scientist Intel Corporation July 2008  \u2013  August 2014  (6 years 2 months) Beijing, China Data Economy Lab, Intel Labs China (2014) \n\u25cf Investigated possible technical approaches for enforcing privacy protection with untrusted apps in the Spark\u2122 Big-Data processing framework through a combination of TPM-based approaches and formal methods including Information Flow Control and Program Veri\ufb01cation \n \nSystem Architecture Lab, Intel Labs China (2010 - 2014) \n\u25cf Developed innovative prototype tools for fast customisation of mobile devices, including kernel-level (mutable) Record & Replay using LLVM plugins and Symbolic-Execution-guided testing in the Simics simulator \n\u25cf Led the invention and development of a timed SystemC TLM and FPGA co-emulation platform for fast yet accurate pre-silicon system-level performance evaluation of co-designed SoCs with real application workloads \n\u25cf Ported a set of AHB devices and their Linux drivers to a prototype x86 SoC. Contributed to a patent-pending hardware-software solution for fast cross-architecture OS porting with minimal code modi\ufb01cation \n \nCompiler and Runtime Technology, Intel Labs China (2009 - 2010) \n\u25cf Studied and evaluated a system-level Dynamic Binary Translation system in a prototype co-designed processor, and provided recommendations for improvement. Investigated the safety and reliability of state-of-the-art Dynamic Binary Translation Systems \n \nProgramming Systems Lab, Corporate Technology Group (2008 - 2009\uff09 \n\u25cf Made a major contribution to the invention of a patent-pending compilation framework for an advanced Partial Vectorisation instruction set architecture Research Assistant University of Science and Technology of China September 2005  \u2013  June 2008  (2 years 10 months) China \u25cf Investigated advanced topics in programming language theory, especially Hoare-style formal program verification at assembly level (Proof-Carrying Code) \n\u25cf Contributed to the design of a general verification framework for garbage collectors and their interaction with mutators. Constructed machine-checkable formal correctness proofs of several garbage collectors using the Coq interactive proof assistant Research Assistant University of Science and Technology of China September 2005  \u2013  June 2008  (2 years 10 months) China \u25cf Investigated advanced topics in programming language theory, especially Hoare-style formal program verification at assembly level (Proof-Carrying Code) \n\u25cf Contributed to the design of a general verification framework for garbage collectors and their interaction with mutators. Constructed machine-checkable formal correctness proofs of several garbage collectors using the Coq interactive proof assistant Languages Chinese Native or bilingual proficiency English Full professional proficiency Chinese Native or bilingual proficiency English Full professional proficiency Chinese Native or bilingual proficiency English Full professional proficiency Native or bilingual proficiency Full professional proficiency Skills Embedded Systems C C++ System Architecture Debugging Formal Verification Functional Programming Linux Kernel Embedded Software Parallel Computing Big Data Scala Programming Language... SystemC Simics TLM Algorithms Java OCaml Awk LaTeX Software Engineering Simulations Device Drivers Static Analysis See 10+ \u00a0 \u00a0 See less Skills  Embedded Systems C C++ System Architecture Debugging Formal Verification Functional Programming Linux Kernel Embedded Software Parallel Computing Big Data Scala Programming Language... SystemC Simics TLM Algorithms Java OCaml Awk LaTeX Software Engineering Simulations Device Drivers Static Analysis See 10+ \u00a0 \u00a0 See less Embedded Systems C C++ System Architecture Debugging Formal Verification Functional Programming Linux Kernel Embedded Software Parallel Computing Big Data Scala Programming Language... SystemC Simics TLM Algorithms Java OCaml Awk LaTeX Software Engineering Simulations Device Drivers Static Analysis See 10+ \u00a0 \u00a0 See less Embedded Systems C C++ System Architecture Debugging Formal Verification Functional Programming Linux Kernel Embedded Software Parallel Computing Big Data Scala Programming Language... SystemC Simics TLM Algorithms Java OCaml Awk LaTeX Software Engineering Simulations Device Drivers Static Analysis See 10+ \u00a0 \u00a0 See less Education University of Science and Technology of China Doctor of Engineering (D. E.),  Computer Software and Theory 2003  \u2013 2008 Thesis: Proof-Carrying Garbage Collection University of Science and Technology of China Bachelor of Engineering (BE),  Computer Science 1999  \u2013 2003 University of Science and Technology of China Doctor of Engineering (D. E.),  Computer Software and Theory 2003  \u2013 2008 Thesis: Proof-Carrying Garbage Collection University of Science and Technology of China Doctor of Engineering (D. E.),  Computer Software and Theory 2003  \u2013 2008 Thesis: Proof-Carrying Garbage Collection University of Science and Technology of China Doctor of Engineering (D. E.),  Computer Software and Theory 2003  \u2013 2008 Thesis: Proof-Carrying Garbage Collection University of Science and Technology of China Bachelor of Engineering (BE),  Computer Science 1999  \u2013 2003 University of Science and Technology of China Bachelor of Engineering (BE),  Computer Science 1999  \u2013 2003 University of Science and Technology of China Bachelor of Engineering (BE),  Computer Science 1999  \u2013 2003 Honors & Awards ", "Skills Parallel Computing C++ High Performance... Transactional Memory Parallel Programming Software Design Algorithms Parallel Algorithms Software Engineering Compilers Distributed Systems Programming Computer Architecture Object Oriented Design Computer Science Java Debugging C Perl Embedded Software Embedded Systems Python System Architecture Machine Learning See 9+ \u00a0 \u00a0 See less Skills  Parallel Computing C++ High Performance... Transactional Memory Parallel Programming Software Design Algorithms Parallel Algorithms Software Engineering Compilers Distributed Systems Programming Computer Architecture Object Oriented Design Computer Science Java Debugging C Perl Embedded Software Embedded Systems Python System Architecture Machine Learning See 9+ \u00a0 \u00a0 See less Parallel Computing C++ High Performance... Transactional Memory Parallel Programming Software Design Algorithms Parallel Algorithms Software Engineering Compilers Distributed Systems Programming Computer Architecture Object Oriented Design Computer Science Java Debugging C Perl Embedded Software Embedded Systems Python System Architecture Machine Learning See 9+ \u00a0 \u00a0 See less Parallel Computing C++ High Performance... Transactional Memory Parallel Programming Software Design Algorithms Parallel Algorithms Software Engineering Compilers Distributed Systems Programming Computer Architecture Object Oriented Design Computer Science Java Debugging C Perl Embedded Software Embedded Systems Python System Architecture Machine Learning See 9+ \u00a0 \u00a0 See less ", "Summary Specialties: Operating Systems design & implementation. Architecture and evaluation of complex, robust, distributed systems. Heterogeneous computing and storage systems. Microprocessor architecture, particularly focused on Intel Architecture. Programming skills in many languages including C, Java, Perl, Python. Summary Specialties: Operating Systems design & implementation. Architecture and evaluation of complex, robust, distributed systems. Heterogeneous computing and storage systems. Microprocessor architecture, particularly focused on Intel Architecture. Programming skills in many languages including C, Java, Perl, Python. Specialties: Operating Systems design & implementation. Architecture and evaluation of complex, robust, distributed systems. Heterogeneous computing and storage systems. Microprocessor architecture, particularly focused on Intel Architecture. Programming skills in many languages including C, Java, Perl, Python. Specialties: Operating Systems design & implementation. Architecture and evaluation of complex, robust, distributed systems. Heterogeneous computing and storage systems. Microprocessor architecture, particularly focused on Intel Architecture. Programming skills in many languages including C, Java, Perl, Python. Experience Senior Software Engineer Twitter January 2015  \u2013 Present (8 months) San Francisco, California Apache Mesos developer Senior Software Engineer Twitter January 2015  \u2013 Present (8 months) San Francisco, California Apache Mesos developer Senior Software Engineer Twitter January 2015  \u2013 Present (8 months) San Francisco, California Apache Mesos developer Skills System Architecture Software Development Algorithms Machine Learning Data Analysis Scalability Unix Perl Distributed Systems Linux Python Multithreading C Operating Systems Computer Architecture Linux Kernel Programming Computer Science Intel Debugging Software Engineering Shell Scripting Processors Kernel Research Java Embedded Software Embedded Systems TCP/IP Software Design Storage Device Drivers Virtualization Integration C++ Cloud Computing Data Mining Architecture High Performance... Systems Engineering Microprocessors See 26+ \u00a0 \u00a0 See less Skills  System Architecture Software Development Algorithms Machine Learning Data Analysis Scalability Unix Perl Distributed Systems Linux Python Multithreading C Operating Systems Computer Architecture Linux Kernel Programming Computer Science Intel Debugging Software Engineering Shell Scripting Processors Kernel Research Java Embedded Software Embedded Systems TCP/IP Software Design Storage Device Drivers Virtualization Integration C++ Cloud Computing Data Mining Architecture High Performance... Systems Engineering Microprocessors See 26+ \u00a0 \u00a0 See less System Architecture Software Development Algorithms Machine Learning Data Analysis Scalability Unix Perl Distributed Systems Linux Python Multithreading C Operating Systems Computer Architecture Linux Kernel Programming Computer Science Intel Debugging Software Engineering Shell Scripting Processors Kernel Research Java Embedded Software Embedded Systems TCP/IP Software Design Storage Device Drivers Virtualization Integration C++ Cloud Computing Data Mining Architecture High Performance... Systems Engineering Microprocessors See 26+ \u00a0 \u00a0 See less System Architecture Software Development Algorithms Machine Learning Data Analysis Scalability Unix Perl Distributed Systems Linux Python Multithreading C Operating Systems Computer Architecture Linux Kernel Programming Computer Science Intel Debugging Software Engineering Shell Scripting Processors Kernel Research Java Embedded Software Embedded Systems TCP/IP Software Design Storage Device Drivers Virtualization Integration C++ Cloud Computing Data Mining Architecture High Performance... Systems Engineering Microprocessors See 26+ \u00a0 \u00a0 See less ", "Experience Staff Software Engineer Google June 2010  \u2013 Present (5 years 3 months) Staff Software Engineer Google June 2010  \u2013 Present (5 years 3 months) Staff Software Engineer Google June 2010  \u2013 Present (5 years 3 months) Skills Software Development Start-ups Team Leadership Research Algorithms Distributed Systems Machine Learning Python Software Engineering C++ Perl Computer Science Linux Data Mining C Big Data Open Source See 2+ \u00a0 \u00a0 See less Skills  Software Development Start-ups Team Leadership Research Algorithms Distributed Systems Machine Learning Python Software Engineering C++ Perl Computer Science Linux Data Mining C Big Data Open Source See 2+ \u00a0 \u00a0 See less Software Development Start-ups Team Leadership Research Algorithms Distributed Systems Machine Learning Python Software Engineering C++ Perl Computer Science Linux Data Mining C Big Data Open Source See 2+ \u00a0 \u00a0 See less Software Development Start-ups Team Leadership Research Algorithms Distributed Systems Machine Learning Python Software Engineering C++ Perl Computer Science Linux Data Mining C Big Data Open Source See 2+ \u00a0 \u00a0 See less Education California Institute of Technology Engineering Management Classes 2001  \u2013 2002 Caltech PostDoc 1999  \u2013 2002 Scuola Normale Superiore Ph.D. 1995  \u2013 1999 Universit\u00e0 degli Studi di Firenze B.S. 1990  \u2013 1994 California Institute of Technology Engineering Management Classes 2001  \u2013 2002 California Institute of Technology Engineering Management Classes 2001  \u2013 2002 California Institute of Technology Engineering Management Classes 2001  \u2013 2002 Caltech PostDoc 1999  \u2013 2002 Caltech PostDoc 1999  \u2013 2002 Caltech PostDoc 1999  \u2013 2002 Scuola Normale Superiore Ph.D. 1995  \u2013 1999 Scuola Normale Superiore Ph.D. 1995  \u2013 1999 Scuola Normale Superiore Ph.D. 1995  \u2013 1999 Universit\u00e0 degli Studi di Firenze B.S. 1990  \u2013 1994 Universit\u00e0 degli Studi di Firenze B.S. 1990  \u2013 1994 Universit\u00e0 degli Studi di Firenze B.S. 1990  \u2013 1994 ", "Summary Key Professional Skills  \n\u2022\tExtensive programming experience in C/C++/Java, python, scripting languages, assembly code \n\u2022\tStrong knowledge of general machine learning algorithms, concepts, and applications \n\u2022\tSolid hands-on experience in natural language processing techniques \n\u2022\tExperience with Hadoop MapReduce, R programming, NoSQL databases, Octave \n\u2022\tGreat experience with simulator development for platform architecture modeling and performance analysis \n\u2022\tSubstantial academic experience with high performance computing and distributed systems \n\u2022\tGood Linux and VxWorks OS kernels experience \n\u2022\tGood knowledge of x86 instruction semantics, architectures, and micro-architectures  \n\u2022\tStrong ability to work independently and collaboratively on open-ended research projects and produce results \n\u2022\tExcellent verbal and written communication skills working with cross-functional teams and external vendors Summary Key Professional Skills  \n\u2022\tExtensive programming experience in C/C++/Java, python, scripting languages, assembly code \n\u2022\tStrong knowledge of general machine learning algorithms, concepts, and applications \n\u2022\tSolid hands-on experience in natural language processing techniques \n\u2022\tExperience with Hadoop MapReduce, R programming, NoSQL databases, Octave \n\u2022\tGreat experience with simulator development for platform architecture modeling and performance analysis \n\u2022\tSubstantial academic experience with high performance computing and distributed systems \n\u2022\tGood Linux and VxWorks OS kernels experience \n\u2022\tGood knowledge of x86 instruction semantics, architectures, and micro-architectures  \n\u2022\tStrong ability to work independently and collaboratively on open-ended research projects and produce results \n\u2022\tExcellent verbal and written communication skills working with cross-functional teams and external vendors Key Professional Skills  \n\u2022\tExtensive programming experience in C/C++/Java, python, scripting languages, assembly code \n\u2022\tStrong knowledge of general machine learning algorithms, concepts, and applications \n\u2022\tSolid hands-on experience in natural language processing techniques \n\u2022\tExperience with Hadoop MapReduce, R programming, NoSQL databases, Octave \n\u2022\tGreat experience with simulator development for platform architecture modeling and performance analysis \n\u2022\tSubstantial academic experience with high performance computing and distributed systems \n\u2022\tGood Linux and VxWorks OS kernels experience \n\u2022\tGood knowledge of x86 instruction semantics, architectures, and micro-architectures  \n\u2022\tStrong ability to work independently and collaboratively on open-ended research projects and produce results \n\u2022\tExcellent verbal and written communication skills working with cross-functional teams and external vendors Key Professional Skills  \n\u2022\tExtensive programming experience in C/C++/Java, python, scripting languages, assembly code \n\u2022\tStrong knowledge of general machine learning algorithms, concepts, and applications \n\u2022\tSolid hands-on experience in natural language processing techniques \n\u2022\tExperience with Hadoop MapReduce, R programming, NoSQL databases, Octave \n\u2022\tGreat experience with simulator development for platform architecture modeling and performance analysis \n\u2022\tSubstantial academic experience with high performance computing and distributed systems \n\u2022\tGood Linux and VxWorks OS kernels experience \n\u2022\tGood knowledge of x86 instruction semantics, architectures, and micro-architectures  \n\u2022\tStrong ability to work independently and collaboratively on open-ended research projects and produce results \n\u2022\tExcellent verbal and written communication skills working with cross-functional teams and external vendors Experience Sr Software Engineer (Big Data Analytics and Personalization) Yahoo July 2014  \u2013 Present (1 year 2 months) San Francisco Bay Area, Sunnyvale, CA Big Data analytics using machine learning algorithms for personalization and recommendation systems. Research Scientist Intel Corporation December 2005  \u2013  June 2014  (8 years 7 months) Santa Clara, California Key projects \n \n\u2022\tNatural Language Processing Research \nA key research contributor to an NLP research project and drove team direction for an intelligent personal assistant which uses NLP techniques to extract information from daily natural speech conversations, manages a personalized knowledge base, and intelligently queries and retrieves information according to context and personal preferences. Explored a broad range of techniques for text mining, information retrieval, and query search. Worked rapidly to build a PoC prototype for this intelligent personal assistant and successfully showed demonstrations to key stakeholders. Studied classic NLP tasks including rule-based and statistical machine translation techniques, text summarization, part-of-speech tagging, NER, parsing, chucking, web scraping.  \n \n\u2022\tInnovative System-on-Chip architecture research for wearable and IoT devices \nDelivered architecture components for an innovative SoC that is x86-compatible and meets low-power, low-area requirements for wearable and internet-of-things devices. Developed architecture, micro-architecture, and RTL. Guided software developers in compiler and application areas. Owned the definition, implementation, and verification of several key components in the architecture. \n \n\u2022\tCache architecture research for high performance parallel computing \n \n\u2022\tDistributed system architecture scalability study for virtual world applications (Second Life) \n \n\u2022\tLinux and VxWorks OS kernel research for Manycore platforms ASIC RTL and Firmware Design Engineer for SoC Embeded Systems Hewlett-Packard August 1998  \u2013  August 2002  (4 years 1 month) Sacramento, California Area Developed Verilog RTL design and pre-silicon verification for a network system-on-chip product line that used ARM processors with network controllers for Ethernet, USB, Firewire, and PCI. In post-silicon phase, developed firmware code in C and assembly for power-on self-test and bootstrap code for the OS. Worked closely with hardware and software developers. Participated in project planning. Recruited and mentored new team members. Recipient of the Hewlett Packard Above and Beyond Award for two years. Sr Software Engineer (Big Data Analytics and Personalization) Yahoo July 2014  \u2013 Present (1 year 2 months) San Francisco Bay Area, Sunnyvale, CA Big Data analytics using machine learning algorithms for personalization and recommendation systems. Sr Software Engineer (Big Data Analytics and Personalization) Yahoo July 2014  \u2013 Present (1 year 2 months) San Francisco Bay Area, Sunnyvale, CA Big Data analytics using machine learning algorithms for personalization and recommendation systems. Research Scientist Intel Corporation December 2005  \u2013  June 2014  (8 years 7 months) Santa Clara, California Key projects \n \n\u2022\tNatural Language Processing Research \nA key research contributor to an NLP research project and drove team direction for an intelligent personal assistant which uses NLP techniques to extract information from daily natural speech conversations, manages a personalized knowledge base, and intelligently queries and retrieves information according to context and personal preferences. Explored a broad range of techniques for text mining, information retrieval, and query search. Worked rapidly to build a PoC prototype for this intelligent personal assistant and successfully showed demonstrations to key stakeholders. Studied classic NLP tasks including rule-based and statistical machine translation techniques, text summarization, part-of-speech tagging, NER, parsing, chucking, web scraping.  \n \n\u2022\tInnovative System-on-Chip architecture research for wearable and IoT devices \nDelivered architecture components for an innovative SoC that is x86-compatible and meets low-power, low-area requirements for wearable and internet-of-things devices. Developed architecture, micro-architecture, and RTL. Guided software developers in compiler and application areas. Owned the definition, implementation, and verification of several key components in the architecture. \n \n\u2022\tCache architecture research for high performance parallel computing \n \n\u2022\tDistributed system architecture scalability study for virtual world applications (Second Life) \n \n\u2022\tLinux and VxWorks OS kernel research for Manycore platforms Research Scientist Intel Corporation December 2005  \u2013  June 2014  (8 years 7 months) Santa Clara, California Key projects \n \n\u2022\tNatural Language Processing Research \nA key research contributor to an NLP research project and drove team direction for an intelligent personal assistant which uses NLP techniques to extract information from daily natural speech conversations, manages a personalized knowledge base, and intelligently queries and retrieves information according to context and personal preferences. Explored a broad range of techniques for text mining, information retrieval, and query search. Worked rapidly to build a PoC prototype for this intelligent personal assistant and successfully showed demonstrations to key stakeholders. Studied classic NLP tasks including rule-based and statistical machine translation techniques, text summarization, part-of-speech tagging, NER, parsing, chucking, web scraping.  \n \n\u2022\tInnovative System-on-Chip architecture research for wearable and IoT devices \nDelivered architecture components for an innovative SoC that is x86-compatible and meets low-power, low-area requirements for wearable and internet-of-things devices. Developed architecture, micro-architecture, and RTL. Guided software developers in compiler and application areas. Owned the definition, implementation, and verification of several key components in the architecture. \n \n\u2022\tCache architecture research for high performance parallel computing \n \n\u2022\tDistributed system architecture scalability study for virtual world applications (Second Life) \n \n\u2022\tLinux and VxWorks OS kernel research for Manycore platforms ASIC RTL and Firmware Design Engineer for SoC Embeded Systems Hewlett-Packard August 1998  \u2013  August 2002  (4 years 1 month) Sacramento, California Area Developed Verilog RTL design and pre-silicon verification for a network system-on-chip product line that used ARM processors with network controllers for Ethernet, USB, Firewire, and PCI. In post-silicon phase, developed firmware code in C and assembly for power-on self-test and bootstrap code for the OS. Worked closely with hardware and software developers. Participated in project planning. Recruited and mentored new team members. Recipient of the Hewlett Packard Above and Beyond Award for two years. ASIC RTL and Firmware Design Engineer for SoC Embeded Systems Hewlett-Packard August 1998  \u2013  August 2002  (4 years 1 month) Sacramento, California Area Developed Verilog RTL design and pre-silicon verification for a network system-on-chip product line that used ARM processors with network controllers for Ethernet, USB, Firewire, and PCI. In post-silicon phase, developed firmware code in C and assembly for power-on self-test and bootstrap code for the OS. Worked closely with hardware and software developers. Participated in project planning. Recruited and mentored new team members. Recipient of the Hewlett Packard Above and Beyond Award for two years. Languages French Chinese French Chinese French Chinese Skills Big Data Natural Language... Machine Learning Information Extraction Computer Architecture High Performance... Linux Kernel Distributed Systems Skills  Big Data Natural Language... Machine Learning Information Extraction Computer Architecture High Performance... Linux Kernel Distributed Systems Big Data Natural Language... Machine Learning Information Extraction Computer Architecture High Performance... Linux Kernel Distributed Systems Big Data Natural Language... Machine Learning Information Extraction Computer Architecture High Performance... Linux Kernel Distributed Systems Education Purdue University Doctor of Philosophy (PhD) studies,  Computer Architecture , 3.55 2002  \u2013 2005 Enrolled in the PhD program in Computer Engineering, Purdue University, West Lafayette, Indiana,  \nRecipient of the prestigious 5-year GAANN Fellowship from U.S. Dept of Education \nCompleted all required coursework in high performance computing architecture \nAdvisor: Sam Midkiff/ T. N. Vijaykumar Activities and Societies:\u00a0 Eta Kappa Nu Engineering Honor Society\nGAANN Fellowship Purdue University Master of Science,  Computer Engineering , 3.55/4.0 2002  \u2013 2005 Research focus: compiler optimization for power efficiency in parallel computing \nAdvisor: Sam Midkiff Activities and Societies:\u00a0 Eta Kappa Nu California State University-Chico Bachelor of Science (BS),  Computer Engineering , 3.81 1995  \u2013 1998 Reuben Bond Scholarship \nDean\u2019s Honor List in every semester \nMagna Cum Laude (top 3% of College of Engineering) \nPresident of Eta Kappa Nu Engineering Honor Society Activities and Societies:\u00a0 President of Eta Kappa Nu Engineering Honor Society Purdue University Doctor of Philosophy (PhD) studies,  Computer Architecture , 3.55 2002  \u2013 2005 Enrolled in the PhD program in Computer Engineering, Purdue University, West Lafayette, Indiana,  \nRecipient of the prestigious 5-year GAANN Fellowship from U.S. Dept of Education \nCompleted all required coursework in high performance computing architecture \nAdvisor: Sam Midkiff/ T. N. Vijaykumar Activities and Societies:\u00a0 Eta Kappa Nu Engineering Honor Society\nGAANN Fellowship Purdue University Doctor of Philosophy (PhD) studies,  Computer Architecture , 3.55 2002  \u2013 2005 Enrolled in the PhD program in Computer Engineering, Purdue University, West Lafayette, Indiana,  \nRecipient of the prestigious 5-year GAANN Fellowship from U.S. Dept of Education \nCompleted all required coursework in high performance computing architecture \nAdvisor: Sam Midkiff/ T. N. Vijaykumar Activities and Societies:\u00a0 Eta Kappa Nu Engineering Honor Society\nGAANN Fellowship Purdue University Doctor of Philosophy (PhD) studies,  Computer Architecture , 3.55 2002  \u2013 2005 Enrolled in the PhD program in Computer Engineering, Purdue University, West Lafayette, Indiana,  \nRecipient of the prestigious 5-year GAANN Fellowship from U.S. Dept of Education \nCompleted all required coursework in high performance computing architecture \nAdvisor: Sam Midkiff/ T. N. Vijaykumar Activities and Societies:\u00a0 Eta Kappa Nu Engineering Honor Society\nGAANN Fellowship Purdue University Master of Science,  Computer Engineering , 3.55/4.0 2002  \u2013 2005 Research focus: compiler optimization for power efficiency in parallel computing \nAdvisor: Sam Midkiff Activities and Societies:\u00a0 Eta Kappa Nu Purdue University Master of Science,  Computer Engineering , 3.55/4.0 2002  \u2013 2005 Research focus: compiler optimization for power efficiency in parallel computing \nAdvisor: Sam Midkiff Activities and Societies:\u00a0 Eta Kappa Nu Purdue University Master of Science,  Computer Engineering , 3.55/4.0 2002  \u2013 2005 Research focus: compiler optimization for power efficiency in parallel computing \nAdvisor: Sam Midkiff Activities and Societies:\u00a0 Eta Kappa Nu California State University-Chico Bachelor of Science (BS),  Computer Engineering , 3.81 1995  \u2013 1998 Reuben Bond Scholarship \nDean\u2019s Honor List in every semester \nMagna Cum Laude (top 3% of College of Engineering) \nPresident of Eta Kappa Nu Engineering Honor Society Activities and Societies:\u00a0 President of Eta Kappa Nu Engineering Honor Society California State University-Chico Bachelor of Science (BS),  Computer Engineering , 3.81 1995  \u2013 1998 Reuben Bond Scholarship \nDean\u2019s Honor List in every semester \nMagna Cum Laude (top 3% of College of Engineering) \nPresident of Eta Kappa Nu Engineering Honor Society Activities and Societies:\u00a0 President of Eta Kappa Nu Engineering Honor Society California State University-Chico Bachelor of Science (BS),  Computer Engineering , 3.81 1995  \u2013 1998 Reuben Bond Scholarship \nDean\u2019s Honor List in every semester \nMagna Cum Laude (top 3% of College of Engineering) \nPresident of Eta Kappa Nu Engineering Honor Society Activities and Societies:\u00a0 President of Eta Kappa Nu Engineering Honor Society ", "Experience Technical Lead, Senior Software Engineer Google August 2011  \u2013 Present (4 years 1 month) Improving Java Virtual Machine performance, scalability, debuggability, and garbage collector / memory management issues. \nTech lead on server-side JVM Garbage Collection. Research Scientist Intel Corporation August 2010  \u2013  August 2011  (1 year 1 month) HW-based concurrency debugging. Computer Scientist University of Southern California / Information Sciences Institute July 2009  \u2013  August 2010  (1 year 2 months) Tile64 System Software Research Intern Intel Corporation May 2008  \u2013  May 2009  (1 year 1 month) HW supported parallel debugging.  \nSpeeding up JavaScript JIT compiler. Ph.D. Student University of Texas at Austin 2003  \u2013  2009  (6 years) Java Virtual Machine JIT, Monitoring & GC Visitor IBM 2008  \u2013  2008  (less than a year) JVM Scalability study Internship NVIDIA May 2006  \u2013  August 2006  (4 months) Mac OS X driver implementation for NVidia graphic chips Research Staff Infnis Co. Ltd. July 2002  \u2013  June 2003  (1 year) Implemented IPsec router on embedded Linux kernel Student Seoul National University 1995  \u2013  2002  (7 years) Played Starcraft R&D Manager Elex Computer Inc August 1998  \u2013  August 2001  (3 years 1 month) * Managed development of web-based education program on J2EE platform. Managed ~30 employees. \n* Manufactured personal computers and small business servers. Developed business including the factory, QC, R&D process, customer service. Technical Lead, Senior Software Engineer Google August 2011  \u2013 Present (4 years 1 month) Improving Java Virtual Machine performance, scalability, debuggability, and garbage collector / memory management issues. \nTech lead on server-side JVM Garbage Collection. Technical Lead, Senior Software Engineer Google August 2011  \u2013 Present (4 years 1 month) Improving Java Virtual Machine performance, scalability, debuggability, and garbage collector / memory management issues. \nTech lead on server-side JVM Garbage Collection. Research Scientist Intel Corporation August 2010  \u2013  August 2011  (1 year 1 month) HW-based concurrency debugging. Research Scientist Intel Corporation August 2010  \u2013  August 2011  (1 year 1 month) HW-based concurrency debugging. Computer Scientist University of Southern California / Information Sciences Institute July 2009  \u2013  August 2010  (1 year 2 months) Tile64 System Software Computer Scientist University of Southern California / Information Sciences Institute July 2009  \u2013  August 2010  (1 year 2 months) Tile64 System Software Research Intern Intel Corporation May 2008  \u2013  May 2009  (1 year 1 month) HW supported parallel debugging.  \nSpeeding up JavaScript JIT compiler. Research Intern Intel Corporation May 2008  \u2013  May 2009  (1 year 1 month) HW supported parallel debugging.  \nSpeeding up JavaScript JIT compiler. Ph.D. Student University of Texas at Austin 2003  \u2013  2009  (6 years) Java Virtual Machine JIT, Monitoring & GC Ph.D. Student University of Texas at Austin 2003  \u2013  2009  (6 years) Java Virtual Machine JIT, Monitoring & GC Visitor IBM 2008  \u2013  2008  (less than a year) JVM Scalability study Visitor IBM 2008  \u2013  2008  (less than a year) JVM Scalability study Internship NVIDIA May 2006  \u2013  August 2006  (4 months) Mac OS X driver implementation for NVidia graphic chips Internship NVIDIA May 2006  \u2013  August 2006  (4 months) Mac OS X driver implementation for NVidia graphic chips Research Staff Infnis Co. Ltd. July 2002  \u2013  June 2003  (1 year) Implemented IPsec router on embedded Linux kernel Research Staff Infnis Co. Ltd. July 2002  \u2013  June 2003  (1 year) Implemented IPsec router on embedded Linux kernel Student Seoul National University 1995  \u2013  2002  (7 years) Played Starcraft Student Seoul National University 1995  \u2013  2002  (7 years) Played Starcraft R&D Manager Elex Computer Inc August 1998  \u2013  August 2001  (3 years 1 month) * Managed development of web-based education program on J2EE platform. Managed ~30 employees. \n* Manufactured personal computers and small business servers. Developed business including the factory, QC, R&D process, customer service. R&D Manager Elex Computer Inc August 1998  \u2013  August 2001  (3 years 1 month) * Managed development of web-based education program on J2EE platform. Managed ~30 employees. \n* Manufactured personal computers and small business servers. Developed business including the factory, QC, R&D process, customer service. Languages Korean Native or bilingual proficiency English Full professional proficiency Korean Native or bilingual proficiency English Full professional proficiency Korean Native or bilingual proficiency English Full professional proficiency Native or bilingual proficiency Full professional proficiency Skills Garbage Collection Memory Management runtime systems Java Performance Scalability Compilers C++ Java C Python Linux JavaScript Debugging Computer Science Parallel Computing dynamic analysis Software Engineering Parallel Programming Virtual Machines Algorithms Distributed Systems Computer Architecture Machine Learning See 8+ \u00a0 \u00a0 See less Skills  Garbage Collection Memory Management runtime systems Java Performance Scalability Compilers C++ Java C Python Linux JavaScript Debugging Computer Science Parallel Computing dynamic analysis Software Engineering Parallel Programming Virtual Machines Algorithms Distributed Systems Computer Architecture Machine Learning See 8+ \u00a0 \u00a0 See less Garbage Collection Memory Management runtime systems Java Performance Scalability Compilers C++ Java C Python Linux JavaScript Debugging Computer Science Parallel Computing dynamic analysis Software Engineering Parallel Programming Virtual Machines Algorithms Distributed Systems Computer Architecture Machine Learning See 8+ \u00a0 \u00a0 See less Garbage Collection Memory Management runtime systems Java Performance Scalability Compilers C++ Java C Python Linux JavaScript Debugging Computer Science Parallel Computing dynamic analysis Software Engineering Parallel Programming Virtual Machines Algorithms Distributed Systems Computer Architecture Machine Learning See 8+ \u00a0 \u00a0 See less Education The University of Texas at Austin Ph.D.,  Computer Science 2003  \u2013 2009 Seoul National University BS,  Computer Science and Engineering 1995  \u2013 2002 Seoul Science High School 1992  \u2013 1995 The University of Texas at Austin Ph.D.,  Computer Science 2003  \u2013 2009 The University of Texas at Austin Ph.D.,  Computer Science 2003  \u2013 2009 The University of Texas at Austin Ph.D.,  Computer Science 2003  \u2013 2009 Seoul National University BS,  Computer Science and Engineering 1995  \u2013 2002 Seoul National University BS,  Computer Science and Engineering 1995  \u2013 2002 Seoul National University BS,  Computer Science and Engineering 1995  \u2013 2002 Seoul Science High School 1992  \u2013 1995 Seoul Science High School 1992  \u2013 1995 Seoul Science High School 1992  \u2013 1995 Honors & Awards ", "Summary Specialties:FPGA design, digital hardware design, system emulation, real-time systems, system software Summary Specialties:FPGA design, digital hardware design, system emulation, real-time systems, system software Specialties:FPGA design, digital hardware design, system emulation, real-time systems, system software Specialties:FPGA design, digital hardware design, system emulation, real-time systems, system software Experience Embedded Systems Software Engineer IAV May 2014  \u2013 Present (1 year 4 months) Gifhorn Embedded SW development in the context of electric vehicles (model based design, tool chain development, testing, driver development) Senior Research Scientist Intel Corporation April 2012  \u2013  April 2014  (2 years 1 month) Braunschweig, Germany Research and prototyping of novel CPU- and system architectures Component Design Engineer Intel February 2007  \u2013  March 2012  (5 years 2 months) Braunschweig, Germany - research within Intel Labs with focus on memory subsystem \n- FPGA based pre-silicon emulation (multi FPGA, multi-clock domain) \n- development of FPGA based research vehicles (full system emulation) Intern Mentor Graphics April 2001  \u2013  May 2002  (1 year 2 months) Nuremberg and Wilsonville developing solutions to management part libraries for PCB design tools Software engineer FASTEC GmbH, Paderborn, Germany April 1999  \u2013  April 2001  (2 years 1 month) - Automation engineering, software development for the LON field bus \nsystem using Echolon NeuronC and Borland Delphi Embedded Systems Software Engineer IAV May 2014  \u2013 Present (1 year 4 months) Gifhorn Embedded SW development in the context of electric vehicles (model based design, tool chain development, testing, driver development) Embedded Systems Software Engineer IAV May 2014  \u2013 Present (1 year 4 months) Gifhorn Embedded SW development in the context of electric vehicles (model based design, tool chain development, testing, driver development) Senior Research Scientist Intel Corporation April 2012  \u2013  April 2014  (2 years 1 month) Braunschweig, Germany Research and prototyping of novel CPU- and system architectures Senior Research Scientist Intel Corporation April 2012  \u2013  April 2014  (2 years 1 month) Braunschweig, Germany Research and prototyping of novel CPU- and system architectures Component Design Engineer Intel February 2007  \u2013  March 2012  (5 years 2 months) Braunschweig, Germany - research within Intel Labs with focus on memory subsystem \n- FPGA based pre-silicon emulation (multi FPGA, multi-clock domain) \n- development of FPGA based research vehicles (full system emulation) Component Design Engineer Intel February 2007  \u2013  March 2012  (5 years 2 months) Braunschweig, Germany - research within Intel Labs with focus on memory subsystem \n- FPGA based pre-silicon emulation (multi FPGA, multi-clock domain) \n- development of FPGA based research vehicles (full system emulation) Intern Mentor Graphics April 2001  \u2013  May 2002  (1 year 2 months) Nuremberg and Wilsonville developing solutions to management part libraries for PCB design tools Intern Mentor Graphics April 2001  \u2013  May 2002  (1 year 2 months) Nuremberg and Wilsonville developing solutions to management part libraries for PCB design tools Software engineer FASTEC GmbH, Paderborn, Germany April 1999  \u2013  April 2001  (2 years 1 month) - Automation engineering, software development for the LON field bus \nsystem using Echolon NeuronC and Borland Delphi Software engineer FASTEC GmbH, Paderborn, Germany April 1999  \u2013  April 2001  (2 years 1 month) - Automation engineering, software development for the LON field bus \nsystem using Echolon NeuronC and Borland Delphi Skills FPGA prototyping C++ Firmware Verilog Functional Verification RTL design Embedded Systems Emulation Real Time Parallel Computing Data Compression Microarchitecture Perl Python Java Assembler Linux Xilinx ISE Simics PIN Cache Coherency Matlab SoC FPGA Software Development Digital Electronics Computer Architecture ASIC VHDL SystemVerilog Project Management ModelSim Formal Verification See 18+ \u00a0 \u00a0 See less Skills  FPGA prototyping C++ Firmware Verilog Functional Verification RTL design Embedded Systems Emulation Real Time Parallel Computing Data Compression Microarchitecture Perl Python Java Assembler Linux Xilinx ISE Simics PIN Cache Coherency Matlab SoC FPGA Software Development Digital Electronics Computer Architecture ASIC VHDL SystemVerilog Project Management ModelSim Formal Verification See 18+ \u00a0 \u00a0 See less FPGA prototyping C++ Firmware Verilog Functional Verification RTL design Embedded Systems Emulation Real Time Parallel Computing Data Compression Microarchitecture Perl Python Java Assembler Linux Xilinx ISE Simics PIN Cache Coherency Matlab SoC FPGA Software Development Digital Electronics Computer Architecture ASIC VHDL SystemVerilog Project Management ModelSim Formal Verification See 18+ \u00a0 \u00a0 See less FPGA prototyping C++ Firmware Verilog Functional Verification RTL design Embedded Systems Emulation Real Time Parallel Computing Data Compression Microarchitecture Perl Python Java Assembler Linux Xilinx ISE Simics PIN Cache Coherency Matlab SoC FPGA Software Development Digital Electronics Computer Architecture ASIC VHDL SystemVerilog Project Management ModelSim Formal Verification See 18+ \u00a0 \u00a0 See less Education University of Paderborn Dr. rer. nat. (~PhD),  Computer Science , summa cum laude 2002  \u2013 2006 - Employed as full time researcher in the Computer Engineering group \nunder Prof. Dr. Marco Platzner (July 2005\u2013Feb. 2007) \n- Funded as full time researcher in the Design of Parallel Systems \ngroup of Prof. Dr. Franz J. Rammig University of Paderborn Dipl.-Ing.,  Computer Engineering 1996  \u2013 2002 University of Paderborn Dr. rer. nat. (~PhD),  Computer Science , summa cum laude 2002  \u2013 2006 - Employed as full time researcher in the Computer Engineering group \nunder Prof. Dr. Marco Platzner (July 2005\u2013Feb. 2007) \n- Funded as full time researcher in the Design of Parallel Systems \ngroup of Prof. Dr. Franz J. Rammig University of Paderborn Dr. rer. nat. (~PhD),  Computer Science , summa cum laude 2002  \u2013 2006 - Employed as full time researcher in the Computer Engineering group \nunder Prof. Dr. Marco Platzner (July 2005\u2013Feb. 2007) \n- Funded as full time researcher in the Design of Parallel Systems \ngroup of Prof. Dr. Franz J. Rammig University of Paderborn Dr. rer. nat. (~PhD),  Computer Science , summa cum laude 2002  \u2013 2006 - Employed as full time researcher in the Computer Engineering group \nunder Prof. Dr. Marco Platzner (July 2005\u2013Feb. 2007) \n- Funded as full time researcher in the Design of Parallel Systems \ngroup of Prof. Dr. Franz J. Rammig University of Paderborn Dipl.-Ing.,  Computer Engineering 1996  \u2013 2002 University of Paderborn Dipl.-Ing.,  Computer Engineering 1996  \u2013 2002 University of Paderborn Dipl.-Ing.,  Computer Engineering 1996  \u2013 2002 Honors & Awards High 5 Bonus Award Intel April 2013 5 patent applications filed within one year Germany Microprocessor Lab Award of Excellence October 2013 High 5 Bonus Award Intel April 2013 5 patent applications filed within one year High 5 Bonus Award Intel April 2013 5 patent applications filed within one year High 5 Bonus Award Intel April 2013 5 patent applications filed within one year Germany Microprocessor Lab Award of Excellence October 2013 Germany Microprocessor Lab Award of Excellence October 2013 Germany Microprocessor Lab Award of Excellence October 2013 ", "Skills Debugging Embedded Systems C Perl Firmware Embedded Software C++ Intel Software Engineering Multithreading Algorithms Software Development Computer Architecture Shell Scripting JavaScript Linux Web Services See 2+ \u00a0 \u00a0 See less Skills  Debugging Embedded Systems C Perl Firmware Embedded Software C++ Intel Software Engineering Multithreading Algorithms Software Development Computer Architecture Shell Scripting JavaScript Linux Web Services See 2+ \u00a0 \u00a0 See less Debugging Embedded Systems C Perl Firmware Embedded Software C++ Intel Software Engineering Multithreading Algorithms Software Development Computer Architecture Shell Scripting JavaScript Linux Web Services See 2+ \u00a0 \u00a0 See less Debugging Embedded Systems C Perl Firmware Embedded Software C++ Intel Software Engineering Multithreading Algorithms Software Development Computer Architecture Shell Scripting JavaScript Linux Web Services See 2+ \u00a0 \u00a0 See less ", "Languages English English English Skills Emulation X86 Perl Visual C++ C++ Assembly C Python Linux Compilers Windows Optimization Communications Audits Intel Software Engineering Manufacturing Debugging Computer Architecture Embedded Systems Optimizations Algorithms Parallel Computing Simulations ARM High Performance... Linux Kernel Multithreading Parallel Programming Device Drivers Distributed Systems Processors Software Design Software Testing Life... See 18+ \u00a0 \u00a0 See less Skills  Emulation X86 Perl Visual C++ C++ Assembly C Python Linux Compilers Windows Optimization Communications Audits Intel Software Engineering Manufacturing Debugging Computer Architecture Embedded Systems Optimizations Algorithms Parallel Computing Simulations ARM High Performance... Linux Kernel Multithreading Parallel Programming Device Drivers Distributed Systems Processors Software Design Software Testing Life... See 18+ \u00a0 \u00a0 See less Emulation X86 Perl Visual C++ C++ Assembly C Python Linux Compilers Windows Optimization Communications Audits Intel Software Engineering Manufacturing Debugging Computer Architecture Embedded Systems Optimizations Algorithms Parallel Computing Simulations ARM High Performance... Linux Kernel Multithreading Parallel Programming Device Drivers Distributed Systems Processors Software Design Software Testing Life... See 18+ \u00a0 \u00a0 See less Emulation X86 Perl Visual C++ C++ Assembly C Python Linux Compilers Windows Optimization Communications Audits Intel Software Engineering Manufacturing Debugging Computer Architecture Embedded Systems Optimizations Algorithms Parallel Computing Simulations ARM High Performance... Linux Kernel Multithreading Parallel Programming Device Drivers Distributed Systems Processors Software Design Software Testing Life... See 18+ \u00a0 \u00a0 See less ", "Experience Software Engineer Google January 2014  \u2013 Present (1 year 8 months) Aarhus, Denmark Software Engineer Google January 2014  \u2013 Present (1 year 8 months) Aarhus, Denmark Software Engineer Google January 2014  \u2013 Present (1 year 8 months) Aarhus, Denmark Languages German English German English German English Skills Compiler Construction Distributed Systems Type Systems Parallel Computing Parallel Programming Software Engineering Compilers Web Technologies C Java JavaScript ML Computer Science Runtimes High Performance... University Teaching Haskell See 2+ \u00a0 \u00a0 See less Skills  Compiler Construction Distributed Systems Type Systems Parallel Computing Parallel Programming Software Engineering Compilers Web Technologies C Java JavaScript ML Computer Science Runtimes High Performance... University Teaching Haskell See 2+ \u00a0 \u00a0 See less Compiler Construction Distributed Systems Type Systems Parallel Computing Parallel Programming Software Engineering Compilers Web Technologies C Java JavaScript ML Computer Science Runtimes High Performance... University Teaching Haskell See 2+ \u00a0 \u00a0 See less Compiler Construction Distributed Systems Type Systems Parallel Computing Parallel Programming Software Engineering Compilers Web Technologies C Java JavaScript ML Computer Science Runtimes High Performance... University Teaching Haskell See 2+ \u00a0 \u00a0 See less Honors & Awards ", "Skills Computer Architecture Processors High Performance... Compilers Parallel Programming Programming Languages Debugging Algorithms Parallel Computing Programming Computer Science Distributed Systems Multithreading Device Drivers Verilog C See 1+ \u00a0 \u00a0 See less Skills  Computer Architecture Processors High Performance... Compilers Parallel Programming Programming Languages Debugging Algorithms Parallel Computing Programming Computer Science Distributed Systems Multithreading Device Drivers Verilog C See 1+ \u00a0 \u00a0 See less Computer Architecture Processors High Performance... Compilers Parallel Programming Programming Languages Debugging Algorithms Parallel Computing Programming Computer Science Distributed Systems Multithreading Device Drivers Verilog C See 1+ \u00a0 \u00a0 See less Computer Architecture Processors High Performance... Compilers Parallel Programming Programming Languages Debugging Algorithms Parallel Computing Programming Computer Science Distributed Systems Multithreading Device Drivers Verilog C See 1+ \u00a0 \u00a0 See less ", "Summary Software engineer with experience in data mining, simulation, and software validation. Summary Software engineer with experience in data mining, simulation, and software validation. Software engineer with experience in data mining, simulation, and software validation. Software engineer with experience in data mining, simulation, and software validation. Experience Software Engineer Intel Corporation May 2013  \u2013 Present (2 years 4 months) Santa Clara, CA Working on simulation and software validation. Research Scientist Intel Corporation October 2011  \u2013  January 2013  (1 year 4 months) Barcelona Area, Spain Worked on design methodologies for next generation systems. Software Engineer Intel Corporation May 2013  \u2013 Present (2 years 4 months) Santa Clara, CA Working on simulation and software validation. Software Engineer Intel Corporation May 2013  \u2013 Present (2 years 4 months) Santa Clara, CA Working on simulation and software validation. Research Scientist Intel Corporation October 2011  \u2013  January 2013  (1 year 4 months) Barcelona Area, Spain Worked on design methodologies for next generation systems. Research Scientist Intel Corporation October 2011  \u2013  January 2013  (1 year 4 months) Barcelona Area, Spain Worked on design methodologies for next generation systems. Skills Software Engineering Computer Architecture Simulation Software Software Verification C++ Java Data Mining Wireless Networking Databases Algorithms C Linux Python C  Simulations Testing Computer Science Debugging Programming See 4+ \u00a0 \u00a0 See less Skills  Software Engineering Computer Architecture Simulation Software Software Verification C++ Java Data Mining Wireless Networking Databases Algorithms C Linux Python C  Simulations Testing Computer Science Debugging Programming See 4+ \u00a0 \u00a0 See less Software Engineering Computer Architecture Simulation Software Software Verification C++ Java Data Mining Wireless Networking Databases Algorithms C Linux Python C  Simulations Testing Computer Science Debugging Programming See 4+ \u00a0 \u00a0 See less Software Engineering Computer Architecture Simulation Software Software Verification C++ Java Data Mining Wireless Networking Databases Algorithms C Linux Python C  Simulations Testing Computer Science Debugging Programming See 4+ \u00a0 \u00a0 See less Education The University of Edinburgh Doctor of Philosophy (Ph.D.),  Computer Science 2012 The University of Edinburgh Master's degree,  Computer Science 2006 University of Crete Bachelor's degree,  Computer Science 2004 The University of Edinburgh Doctor of Philosophy (Ph.D.),  Computer Science 2012 The University of Edinburgh Doctor of Philosophy (Ph.D.),  Computer Science 2012 The University of Edinburgh Doctor of Philosophy (Ph.D.),  Computer Science 2012 The University of Edinburgh Master's degree,  Computer Science 2006 The University of Edinburgh Master's degree,  Computer Science 2006 The University of Edinburgh Master's degree,  Computer Science 2006 University of Crete Bachelor's degree,  Computer Science 2004 University of Crete Bachelor's degree,  Computer Science 2004 University of Crete Bachelor's degree,  Computer Science 2004 ", "Experience Software Engineer NerdWallet 2015  \u2013 Present (less than a year) San Francisco Bay Area Software Developer - Architect Oracle Labs 2014  \u2013  2015  (1 year) Redwood Shores QA Architect LinkedIn 2009  \u2013  2014  (5 years) Mountain View CA USA Data Scientist LinkedIn 2009  \u2013  2014  (5 years) Mountain View CA USA CEO Alogon 2003  \u2013  2009  (6 years) Palo Alto CA USA QA Consultant Betable 2008  \u2013  2008  (less than a year) QA Consultant Spock 2007  \u2013  2008  (1 year) Consultant Jigsaw 2007  \u2013  2008  (1 year) Conusltant LRN 2003  \u2013  2007  (4 years) Consultant Rhythm NewMedia 2004  \u2013  2006  (2 years) Founder and VP Engineering Stratify, Inc 1999  \u2013  2003  (4 years) Research Scientist Intel Corporation 1995  \u2013  1999  (4 years) Software Engineer NerdWallet 2015  \u2013 Present (less than a year) San Francisco Bay Area Software Engineer NerdWallet 2015  \u2013 Present (less than a year) San Francisco Bay Area Software Developer - Architect Oracle Labs 2014  \u2013  2015  (1 year) Redwood Shores Software Developer - Architect Oracle Labs 2014  \u2013  2015  (1 year) Redwood Shores QA Architect LinkedIn 2009  \u2013  2014  (5 years) Mountain View CA USA QA Architect LinkedIn 2009  \u2013  2014  (5 years) Mountain View CA USA Data Scientist LinkedIn 2009  \u2013  2014  (5 years) Mountain View CA USA Data Scientist LinkedIn 2009  \u2013  2014  (5 years) Mountain View CA USA CEO Alogon 2003  \u2013  2009  (6 years) Palo Alto CA USA CEO Alogon 2003  \u2013  2009  (6 years) Palo Alto CA USA QA Consultant Betable 2008  \u2013  2008  (less than a year) QA Consultant Betable 2008  \u2013  2008  (less than a year) QA Consultant Spock 2007  \u2013  2008  (1 year) QA Consultant Spock 2007  \u2013  2008  (1 year) Consultant Jigsaw 2007  \u2013  2008  (1 year) Consultant Jigsaw 2007  \u2013  2008  (1 year) Conusltant LRN 2003  \u2013  2007  (4 years) Conusltant LRN 2003  \u2013  2007  (4 years) Consultant Rhythm NewMedia 2004  \u2013  2006  (2 years) Consultant Rhythm NewMedia 2004  \u2013  2006  (2 years) Founder and VP Engineering Stratify, Inc 1999  \u2013  2003  (4 years) Founder and VP Engineering Stratify, Inc 1999  \u2013  2003  (4 years) Research Scientist Intel Corporation 1995  \u2013  1999  (4 years) Research Scientist Intel Corporation 1995  \u2013  1999  (4 years) Education University of California, Davis Ph.D.,  Computer Science 1987  \u2013 1991 University of California, Davis M.S.,  Computer Science 1986  \u2013 1987 Indian Institute of Technology, Bombay B. Tech.,  Computer Science 1980  \u2013 1985 Bombay Scottish Orphanage Society's High School Stanford University University of California, Davis Ph.D.,  Computer Science 1987  \u2013 1991 University of California, Davis Ph.D.,  Computer Science 1987  \u2013 1991 University of California, Davis Ph.D.,  Computer Science 1987  \u2013 1991 University of California, Davis M.S.,  Computer Science 1986  \u2013 1987 University of California, Davis M.S.,  Computer Science 1986  \u2013 1987 University of California, Davis M.S.,  Computer Science 1986  \u2013 1987 Indian Institute of Technology, Bombay B. Tech.,  Computer Science 1980  \u2013 1985 Indian Institute of Technology, Bombay B. Tech.,  Computer Science 1980  \u2013 1985 Indian Institute of Technology, Bombay B. Tech.,  Computer Science 1980  \u2013 1985 Bombay Scottish Orphanage Society's High School Bombay Scottish Orphanage Society's High School Bombay Scottish Orphanage Society's High School Stanford University Stanford University Stanford University "]}