# This file contains Verilog codes done in Lab
