0.7
2020.2
Nov  8 2024
22:36:55
/home/yonggi/Project_verilog/risc-v-ver.3/core_pkg.sv,1751474701,systemVerilog,/home/yonggi/Project_verilog/risc-v-ver.3/rtl/2.ID_Stage/ID_stage.sv;/home/yonggi/Project_verilog/risc-v-ver.3/rtl/2.ID_Stage/immediate_generator.sv;/home/yonggi/Project_verilog/risc-v-ver.3/rtl/2.ID_Stage/register_file.sv;/home/yonggi/Project_verilog/risc-v-ver.3/rtl/6.Control_Unit/main_control_unit.sv;/home/yonggi/Project_verilog/risc-v-ver.3/tb/2.ID_Stage/tb_ID_stage.sv,/home/yonggi/Project_verilog/risc-v-ver.3/rtl/2.ID_Stage/ID_stage.sv,,$unit_core_pkg_sv_1236983435;core_pkg,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/rtl/2.ID_Stage/ID_stage.sv,1751474115,systemVerilog,,/home/yonggi/Project_verilog/risc-v-ver.3/rtl/2.ID_Stage/immediate_generator.sv,,ID_stage,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/rtl/2.ID_Stage/immediate_generator.sv,1751464436,systemVerilog,,/home/yonggi/Project_verilog/risc-v-ver.3/rtl/6.Control_Unit/main_control_unit.sv,,immediate_generator,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/rtl/2.ID_Stage/register_file.sv,1751469554,systemVerilog,,/home/yonggi/Project_verilog/risc-v-ver.3/tb/2.ID_Stage/tb_ID_stage.sv,,register_file,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/rtl/6.Control_Unit/main_control_unit.sv,1751474500,systemVerilog,,/home/yonggi/Project_verilog/risc-v-ver.3/rtl/2.ID_Stage/register_file.sv,,main_control_unit,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/tb/2.ID_Stage/tb_ID_stage.sv,1751474908,systemVerilog,,,,tb_ID_stage,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/vivado_sim_project/riscv_simulation.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,uvm,,,,,,
