## Introduction
In this directory , I have implemented FIFO-Buffer based on VHDL language. This implementation is divided into 3 part ( fifo regfile, fifo controller, fifo buffer ). Indeed, fifo-buffer is combination of regfile and controller. Another test-bench file is provided in order to test simulate this implemetation. The output results are shown in following sections:

### Implementation report

![report](https://github.com/navidpourhadi/Digital-systems-design/blob/main/FIFO%20Buffer/images/report.JPG)


### RTL regfile

![RTL_regfile](https://github.com/navidpourhadi/Digital-systems-design/blob/main/FIFO%20Buffer/images/rtl_regfile.JPG)


### RTL controller

![RTL_controller](https://github.com/navidpourhadi/Digital-systems-design/blob/main/FIFO%20Buffer/images/rtl_controller.JPG)



### RTL FIFO_Buffer

![RTL_FIFO](https://github.com/navidpourhadi/Digital-systems-design/blob/main/FIFO%20Buffer/images/rtl.JPG)



### Postmapping

![Postmapping](https://github.com/navidpourhadi/Digital-systems-design/blob/main/FIFO%20Buffer/images/postmapping.JPG)

### Simulation

![Simulation](https://github.com/navidpourhadi/Digital-systems-design/blob/main/FIFO%20Buffer/images/simulation.JPG)




