Return-Path: <linux-kernel+bounces-720473-lists+linux-kernel=lfdr.de@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from am.mirrors.kernel.org (am.mirrors.kernel.org [147.75.80.249])
	by mail.lfdr.de (Postfix) with ESMTPS id AE84FAFBC47
	for <lists+linux-kernel@lfdr.de>; Mon,  7 Jul 2025 22:08:54 +0200 (CEST)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by am.mirrors.kernel.org (Postfix) with ESMTPS id 51D99188798F
	for <lists+linux-kernel@lfdr.de>; Mon,  7 Jul 2025 20:09:11 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id BA5E72153D3;
	Mon,  7 Jul 2025 20:08:46 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="Vc85Wdae"
Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.12])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 577AE194094;
	Mon,  7 Jul 2025 20:08:44 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=192.198.163.12
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1751918926; cv=none; b=c5ZGvz4EEqYE1LPmqvGQGAniBVjtrthBOFGsrrSBWdyZGSJv8SxZJ/HBGTO2mlBWOSqy1KkZDSHNpshstgM0LEw+b8ysWny4UODzd6UQxrSxwlCunW2DbwB89lkdPv6LrbyIjGCRSN+zwJKVzuNEtthB9OUOZTCCsBQ0cofvppY=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1751918926; c=relaxed/simple;
	bh=GGxMnwhlSQzSmmbU3Hn+qxBOAf7EK96DC7JYOwlgycA=;
	h=Message-ID:Date:MIME-Version:Subject:To:References:From:
	 In-Reply-To:Content-Type; b=dAaLwQ8pJpM+yg5TiAe7/UoiTKKg7MBd+Gyby6S59K0offJ/7GWjcapUXGRPoQdFL+seNSGkenTJFSOk9dm38JT6Xgp5CWOLNEON2yrbPatS/86R4UikaM5/QQ6HvIQgBNfJagv4XR7wknipV9pGYhsHL15MvnGyPnxD9WM/Ci4=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com; spf=none smtp.mailfrom=linux.intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=Vc85Wdae; arc=none smtp.client-ip=192.198.163.12
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com
Authentication-Results: smtp.subspace.kernel.org; spf=none smtp.mailfrom=linux.intel.com
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
  d=intel.com; i=@intel.com; q=dns/txt; s=Intel;
  t=1751918924; x=1783454924;
  h=message-id:date:mime-version:subject:to:references:from:
   in-reply-to:content-transfer-encoding;
  bh=GGxMnwhlSQzSmmbU3Hn+qxBOAf7EK96DC7JYOwlgycA=;
  b=Vc85Wdae9FwfvsVQJOF6LHYhtHvj6dMHX2hn+9OyykqQAdqGCZMv0w9+
   gH8QHe9wM//ltvTEo0zIt+ztdx+H4Ow5Bei72ufbVbnE/ollH7IxEu6OS
   /9et5rxCztw2jqaOBBqDNvHdWb9l88TAKvdW1NmjfjbQfXjRtkgcoR0PO
   IiDNf11eirzmWqTWak4gxdWOnYra3NmvU+obPn5W6+NGYuBQLUXhd+4UN
   91Q1AB1YiDhTikBBj+o42XIFtLFehM4akJBMq5sI/uOI02oqgbBxYhDDv
   fvZSEME6MurAf/svSKzwyzN61r5txNW2RXdCKT7MJYrWJ0uo0hOmTMyST
   g==;
X-CSE-ConnectionGUID: OZyqO2sFSseNkoFgN9PLLw==
X-CSE-MsgGUID: c/9UtRCnROqxMHftun/j8Q==
X-IronPort-AV: E=McAfee;i="6800,10657,11487"; a="57950594"
X-IronPort-AV: E=Sophos;i="6.16,295,1744095600"; 
   d="scan'208";a="57950594"
Received: from orviesa006.jf.intel.com ([10.64.159.146])
  by fmvoesa106.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Jul 2025 13:08:44 -0700
X-CSE-ConnectionGUID: IxPkQrUsQESjdugxUR+Kjg==
X-CSE-MsgGUID: xZtmFXG3QPiuhgMabQgsdA==
X-ExtLoop1: 1
X-IronPort-AV: E=Sophos;i="6.16,295,1744095600"; 
   d="scan'208";a="154708162"
Received: from linux.intel.com ([10.54.29.200])
  by orviesa006.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Jul 2025 13:08:43 -0700
Received: from [10.246.167.181] (kliang2-mobl1.ccr.corp.intel.com [10.246.167.181])
	(using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits)
	 key-exchange X25519 server-signature RSA-PSS (4096 bits) server-digest SHA256)
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 2488B20B571C;
	Mon,  7 Jul 2025 13:08:43 -0700 (PDT)
Message-ID: <e2bed31a-d1c0-4a27-a1a5-cb9fd9622103@linux.intel.com>
Date: Mon, 7 Jul 2025 13:08:42 -0700
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH V3 1/4] perf/x86/intel/uncore: Support MSR portal for
 discovery tables
To: "Mi, Dapeng" <dapeng1.mi@linux.intel.com>, peterz@infradead.org,
 mingo@redhat.com, acme@kernel.org, namhyung@kernel.org, irogers@google.com,
 linux-kernel@vger.kernel.org, linux-perf-users@vger.kernel.org
References: <20250703165614.606446-1-kan.liang@linux.intel.com>
 <20250703165614.606446-2-kan.liang@linux.intel.com>
 <45caa98c-d84e-4e8f-acd8-c255ec339c6f@linux.intel.com>
Content-Language: en-US
From: "Liang, Kan" <kan.liang@linux.intel.com>
In-Reply-To: <45caa98c-d84e-4e8f-acd8-c255ec339c6f@linux.intel.com>
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 7bit



On 2025-07-03 6:04 p.m., Mi, Dapeng wrote:
> 
> On 7/4/2025 12:56 AM, kan.liang@linux.intel.com wrote:
>> From: Kan Liang <kan.liang@linux.intel.com>
>>
>> Starting from the Panther Lake, the discovery table mechanism is also
>> supported in client platforms. The difference is that the portal of the
>> global discovery table is retrieved from an MSR.
>>
>> The layout of discovery tables are the same as the server platforms.
>> Factor out __parse_discovery_table() to parse discover tables.
>>
>> The uncore PMON is Die scope. Need to parse the discovery tables for
>> each die.
>>
>> Signed-off-by: Kan Liang <kan.liang@linux.intel.com>
>> ---
>>  arch/x86/events/intel/uncore_discovery.c | 87 ++++++++++++++++++------
>>  arch/x86/events/intel/uncore_discovery.h |  3 +
>>  2 files changed, 70 insertions(+), 20 deletions(-)
>>
>> diff --git a/arch/x86/events/intel/uncore_discovery.c b/arch/x86/events/intel/uncore_discovery.c
>> index 571e44b49691..8680f66c3e34 100644
>> --- a/arch/x86/events/intel/uncore_discovery.c
>> +++ b/arch/x86/events/intel/uncore_discovery.c
>> @@ -273,32 +273,15 @@ uncore_ignore_unit(struct uncore_unit_discovery *unit, int *ignore)
>>  	return false;
>>  }
>>  
>> -static int parse_discovery_table(struct pci_dev *dev, int die,
>> -				 u32 bar_offset, bool *parsed,
>> -				 int *ignore)
>> +static int __parse_discovery_table(resource_size_t addr, int die,
>> +				   bool *parsed, int *ignore)
>>  {
>>  	struct uncore_global_discovery global;
>>  	struct uncore_unit_discovery unit;
>>  	void __iomem *io_addr;
>> -	resource_size_t addr;
>>  	unsigned long size;
>> -	u32 val;
>>  	int i;
>>  
>> -	pci_read_config_dword(dev, bar_offset, &val);
>> -
>> -	if (val & ~PCI_BASE_ADDRESS_MEM_MASK & ~PCI_BASE_ADDRESS_MEM_TYPE_64)
>> -		return -EINVAL;
>> -
>> -	addr = (resource_size_t)(val & PCI_BASE_ADDRESS_MEM_MASK);
>> -#ifdef CONFIG_PHYS_ADDR_T_64BIT
>> -	if ((val & PCI_BASE_ADDRESS_MEM_TYPE_MASK) == PCI_BASE_ADDRESS_MEM_TYPE_64) {
>> -		u32 val2;
>> -
>> -		pci_read_config_dword(dev, bar_offset + 4, &val2);
>> -		addr |= ((resource_size_t)val2) << 32;
>> -	}
>> -#endif
>>  	size = UNCORE_DISCOVERY_GLOBAL_MAP_SIZE;
>>  	io_addr = ioremap(addr, size);
>>  	if (!io_addr)
>> @@ -341,7 +324,32 @@ static int parse_discovery_table(struct pci_dev *dev, int die,
>>  	return 0;
>>  }
>>  
>> -bool intel_uncore_has_discovery_tables(int *ignore)
>> +static int parse_discovery_table(struct pci_dev *dev, int die,
>> +				 u32 bar_offset, bool *parsed,
>> +				 int *ignore)
>> +{
>> +	resource_size_t addr;
>> +	u32 val;
>> +
>> +	pci_read_config_dword(dev, bar_offset, &val);
>> +
>> +	if (val & ~PCI_BASE_ADDRESS_MEM_MASK & ~PCI_BASE_ADDRESS_MEM_TYPE_64)
>> +		return -EINVAL;
>> +
>> +	addr = (resource_size_t)(val & PCI_BASE_ADDRESS_MEM_MASK);
>> +#ifdef CONFIG_PHYS_ADDR_T_64BIT
>> +	if ((val & PCI_BASE_ADDRESS_MEM_TYPE_MASK) == PCI_BASE_ADDRESS_MEM_TYPE_64) {
>> +		u32 val2;
>> +
>> +		pci_read_config_dword(dev, bar_offset + 4, &val2);
>> +		addr |= ((resource_size_t)val2) << 32;
>> +	}
>> +#endif
>> +
>> +	return __parse_discovery_table(addr, die, parsed, ignore);
>> +}
>> +
>> +static bool intel_uncore_has_discovery_tables_pci(int *ignore)
>>  {
>>  	u32 device, val, entry_id, bar_offset;
>>  	int die, dvsec = 0, ret = true;
>> @@ -390,6 +398,45 @@ bool intel_uncore_has_discovery_tables(int *ignore)
>>  	return ret;
>>  }
>>  
>> +static bool intel_uncore_has_discovery_tables_msr(int *ignore)
>> +{
>> +	unsigned long *die_mask;
>> +	bool parsed = false;
>> +	int cpu, die;
>> +	u64 base;
>> +
>> +	die_mask = kcalloc(BITS_TO_LONGS(__uncore_max_dies),
> 
> Better use uncore_max_dies() instead of __uncore_max_dies.

They are the same thing, but the rest of the codes consistently use the
uncore_max_dies() to retrieve the number of the max dies.
I will update it in V4.

Thanks,
Kan>
> 
>> +			   sizeof(unsigned long), GFP_KERNEL);
>> +	if (!die_mask)
>> +		return false;
>> +
>> +	cpus_read_lock();
>> +	for_each_online_cpu(cpu) {
>> +		die = topology_logical_die_id(cpu);
>> +		if (__test_and_set_bit(die, die_mask))
>> +			continue;
>> +
>> +		if (rdmsrq_safe_on_cpu(cpu, UNCORE_DISCOVERY_MSR, &base))
>> +			continue;
>> +
>> +		if (!base)
>> +			continue;
>> +
>> +		__parse_discovery_table(base, die, &parsed, ignore);
>> +	}
>> +
>> +	cpus_read_unlock();
>> +
>> +	kfree(die_mask);
>> +	return parsed;
>> +}
>> +
>> +bool intel_uncore_has_discovery_tables(int *ignore)
>> +{
>> +	return intel_uncore_has_discovery_tables_msr(ignore) ||
>> +	       intel_uncore_has_discovery_tables_pci(ignore);
>> +}
>> +
>>  void intel_uncore_clear_discovery_tables(void)
>>  {
>>  	struct intel_uncore_discovery_type *type, *next;
>> diff --git a/arch/x86/events/intel/uncore_discovery.h b/arch/x86/events/intel/uncore_discovery.h
>> index 0e94aa7db8e7..690f737e6837 100644
>> --- a/arch/x86/events/intel/uncore_discovery.h
>> +++ b/arch/x86/events/intel/uncore_discovery.h
>> @@ -1,5 +1,8 @@
>>  /* SPDX-License-Identifier: GPL-2.0-only */
>>  
>> +/* Store the full address of the global discovery table */
>> +#define UNCORE_DISCOVERY_MSR			0x201e
>> +
>>  /* Generic device ID of a discovery table device */
>>  #define UNCORE_DISCOVERY_TABLE_DEVICE		0x09a7
>>  /* Capability ID for a discovery table device */
> 


