#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Sep 26 15:17:57 2025
# Process ID: 1408490
# Current directory: /home/miglioranza/Polyphase_Filter_FI/Polyphase_Filter_FI.runs/synth_1
# Command line: vivado -log Pipelined_Polyphase_Filter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Pipelined_Polyphase_Filter.tcl
# Log file: /home/miglioranza/Polyphase_Filter_FI/Polyphase_Filter_FI.runs/synth_1/Pipelined_Polyphase_Filter.vds
# Journal file: /home/miglioranza/Polyphase_Filter_FI/Polyphase_Filter_FI.runs/synth_1/vivado.jou
# Running On: uxsrv005, OS: Linux, CPU Frequency: 3712.784 MHz, CPU Physical cores: 8, Host memory: 101335 MB
#-----------------------------------------------------------
source Pipelined_Polyphase_Filter.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3064.996 ; gain = 2.016 ; free physical = 48570 ; free virtual = 107732
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/miglioranza/Polyphase_Filter_FI'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/miglioranza/Polyphase_Filter_FI' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/miglioranza/Polyphase_Filter_FI/Polyphase_Filter_FI.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental /home/miglioranza/Polyphase_Filter_FI/Polyphase_Filter_FI.srcs/utils_1/imports/synth_1/Pipelined_Polyphase_Filter.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/miglioranza/Polyphase_Filter_FI/Polyphase_Filter_FI.srcs/utils_1/imports/synth_1/Pipelined_Polyphase_Filter.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Pipelined_Polyphase_Filter -part xczu28dr-ffvg1517-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1408701
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3466.422 ; gain = 229.656 ; free physical = 47264 ; free virtual = 106425
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Pipelined_Polyphase_Filter' [/home/miglioranza/Multi-rate_Filter/Pipelined_Polyphase_Filter.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element tmp_reg was removed.  [/home/miglioranza/Multi-rate_Filter/Pipelined_Polyphase_Filter.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'Pipelined_Polyphase_Filter' (1#1) [/home/miglioranza/Multi-rate_Filter/Pipelined_Polyphase_Filter.vhd:53]
WARNING: [Synth 8-7129] Port FIFO_reset in module Pipelined_Polyphase_Filter is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3503.391 ; gain = 266.625 ; free physical = 46390 ; free virtual = 105551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3521.203 ; gain = 284.438 ; free physical = 46284 ; free virtual = 105445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3521.203 ; gain = 284.438 ; free physical = 46284 ; free virtual = 105445
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3521.203 ; gain = 0.000 ; free physical = 46276 ; free virtual = 105437
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/miglioranza/Polyphase_Filter_FI/Polyphase_Filter_FI.srcs/constrs_1/new/Polyphase_filter.xdc]
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3720.828 ; gain = 23.812 ; free physical = 47038 ; free virtual = 106199
Finished Parsing XDC File [/home/miglioranza/Polyphase_Filter_FI/Polyphase_Filter_FI.srcs/constrs_1/new/Polyphase_filter.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3720.828 ; gain = 0.000 ; free physical = 47038 ; free virtual = 106199
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3720.828 ; gain = 0.000 ; free physical = 47038 ; free virtual = 106199
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3720.828 ; gain = 484.062 ; free physical = 47214 ; free virtual = 106376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3720.828 ; gain = 484.062 ; free physical = 47214 ; free virtual = 106376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3720.828 ; gain = 484.062 ; free physical = 47214 ; free virtual = 106376
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_reg_Q_reg[0]' and it is trimmed from '36' to '16' bits. [/home/miglioranza/Multi-rate_Filter/Pipelined_Polyphase_Filter.vhd:164]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_reg_Q_reg[1]' and it is trimmed from '36' to '16' bits. [/home/miglioranza/Multi-rate_Filter/Pipelined_Polyphase_Filter.vhd:164]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_reg_Q_reg[2]' and it is trimmed from '36' to '16' bits. [/home/miglioranza/Multi-rate_Filter/Pipelined_Polyphase_Filter.vhd:164]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_reg_Q_reg[3]' and it is trimmed from '36' to '16' bits. [/home/miglioranza/Multi-rate_Filter/Pipelined_Polyphase_Filter.vhd:164]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_reg_Q_reg[4]' and it is trimmed from '36' to '16' bits. [/home/miglioranza/Multi-rate_Filter/Pipelined_Polyphase_Filter.vhd:164]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_reg_Q_reg[5]' and it is trimmed from '36' to '16' bits. [/home/miglioranza/Multi-rate_Filter/Pipelined_Polyphase_Filter.vhd:164]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_reg_Q_reg[6]' and it is trimmed from '36' to '16' bits. [/home/miglioranza/Multi-rate_Filter/Pipelined_Polyphase_Filter.vhd:164]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_reg_Q_reg[7]' and it is trimmed from '36' to '16' bits. [/home/miglioranza/Multi-rate_Filter/Pipelined_Polyphase_Filter.vhd:164]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_reg_Q_reg[8]' and it is trimmed from '36' to '16' bits. [/home/miglioranza/Multi-rate_Filter/Pipelined_Polyphase_Filter.vhd:164]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_reg_Q_reg[9]' and it is trimmed from '36' to '16' bits. [/home/miglioranza/Multi-rate_Filter/Pipelined_Polyphase_Filter.vhd:164]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_reg_Q_reg[10]' and it is trimmed from '36' to '16' bits. [/home/miglioranza/Multi-rate_Filter/Pipelined_Polyphase_Filter.vhd:164]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_reg_Q_reg[11]' and it is trimmed from '36' to '16' bits. [/home/miglioranza/Multi-rate_Filter/Pipelined_Polyphase_Filter.vhd:164]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_reg_Q_reg[12]' and it is trimmed from '36' to '16' bits. [/home/miglioranza/Multi-rate_Filter/Pipelined_Polyphase_Filter.vhd:164]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_reg_Q_reg[13]' and it is trimmed from '36' to '16' bits. [/home/miglioranza/Multi-rate_Filter/Pipelined_Polyphase_Filter.vhd:164]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_reg_Q_reg[14]' and it is trimmed from '36' to '16' bits. [/home/miglioranza/Multi-rate_Filter/Pipelined_Polyphase_Filter.vhd:164]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3720.828 ; gain = 484.062 ; free physical = 47206 ; free virtual = 106368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 17    
	               16 Bit    Registers := 23    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input   15 Bit        Muxes := 1     
	   5 Input   15 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_reg_I_reg[15]0, operation Mode is: A2*B.
DSP Report: register data_input_I_reg is absorbed into DSP mul_reg_I_reg[15]0.
DSP Report: operator mul_reg_I_reg[15]0 is absorbed into DSP mul_reg_I_reg[15]0.
DSP Report: Generating DSP mul_reg_I_reg[11]0, operation Mode is: C+A2*B.
DSP Report: register data_input_I_reg is absorbed into DSP mul_reg_I_reg[11]0.
DSP Report: operator mul_reg_I_reg[11]0 is absorbed into DSP mul_reg_I_reg[11]0.
DSP Report: operator mul_reg_I_reg[11]1 is absorbed into DSP mul_reg_I_reg[11]0.
DSP Report: Generating DSP mul_reg_I_reg[7]0, operation Mode is: C+A2*B.
DSP Report: register data_input_I_reg is absorbed into DSP mul_reg_I_reg[7]0.
DSP Report: operator mul_reg_I_reg[7]0 is absorbed into DSP mul_reg_I_reg[7]0.
DSP Report: operator mul_reg_I_reg[7]1 is absorbed into DSP mul_reg_I_reg[7]0.
DSP Report: Generating DSP mul_reg_I_reg[3]0, operation Mode is: C+A2*B.
DSP Report: register data_input_I_reg is absorbed into DSP mul_reg_I_reg[3]0.
DSP Report: operator mul_reg_I_reg[3]0 is absorbed into DSP mul_reg_I_reg[3]0.
DSP Report: operator mul_reg_I_reg[3]1 is absorbed into DSP mul_reg_I_reg[3]0.
DSP Report: Generating DSP mul_reg_Q_reg[15]0, operation Mode is: A2*B.
DSP Report: register data_input_Q_reg is absorbed into DSP mul_reg_Q_reg[15]0.
DSP Report: operator mul_reg_Q_reg[15]0 is absorbed into DSP mul_reg_Q_reg[15]0.
DSP Report: Generating DSP mul_reg_Q_reg[11], operation Mode is: (C'+A2*B)'.
DSP Report: register data_input_Q_reg is absorbed into DSP mul_reg_Q_reg[11].
DSP Report: register mul_reg_Q_reg[12] is absorbed into DSP mul_reg_Q_reg[11].
DSP Report: register mul_reg_Q_reg[11] is absorbed into DSP mul_reg_Q_reg[11].
DSP Report: operator mul_reg_Q_reg[11]0 is absorbed into DSP mul_reg_Q_reg[11].
DSP Report: operator mul_reg_Q_reg[11]1 is absorbed into DSP mul_reg_Q_reg[11].
DSP Report: Generating DSP mul_reg_Q_reg[7], operation Mode is: (C'+A2*B)'.
DSP Report: register mul_reg_Q_reg[8] is absorbed into DSP mul_reg_Q_reg[7].
DSP Report: register data_input_Q_reg is absorbed into DSP mul_reg_Q_reg[7].
DSP Report: register mul_reg_Q_reg[7] is absorbed into DSP mul_reg_Q_reg[7].
DSP Report: operator mul_reg_Q_reg[7]0 is absorbed into DSP mul_reg_Q_reg[7].
DSP Report: operator mul_reg_Q_reg[7]1 is absorbed into DSP mul_reg_Q_reg[7].
DSP Report: Generating DSP mul_reg_Q_reg[3], operation Mode is: (C'+A2*B)'.
DSP Report: register mul_reg_Q_reg[4] is absorbed into DSP mul_reg_Q_reg[3].
DSP Report: register data_input_Q_reg is absorbed into DSP mul_reg_Q_reg[3].
DSP Report: register mul_reg_Q_reg[3] is absorbed into DSP mul_reg_Q_reg[3].
DSP Report: operator mul_reg_Q_reg[3]0 is absorbed into DSP mul_reg_Q_reg[3].
DSP Report: operator mul_reg_Q_reg[3]1 is absorbed into DSP mul_reg_Q_reg[3].
WARNING: [Synth 8-7129] Port FIFO_reset in module Pipelined_Polyphase_Filter is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3720.828 ; gain = 484.062 ; free physical = 47196 ; free virtual = 106361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Pipelined_Polyphase_Filter | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Pipelined_Polyphase_Filter | C+A2*B      | 16     | 16     | 36     | -      | 36     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|Pipelined_Polyphase_Filter | C+A2*B      | 16     | 16     | 36     | -      | 36     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|Pipelined_Polyphase_Filter | C+A2*B      | 16     | 16     | 36     | -      | 36     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|Pipelined_Polyphase_Filter | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Pipelined_Polyphase_Filter | (C'+A2*B)'  | 16     | 16     | 16     | -      | 16     | 1    | 0    | 1    | -    | -     | 0    | 1    | 
|Pipelined_Polyphase_Filter | (C'+A2*B)'  | 16     | 16     | 16     | -      | 16     | 1    | 0    | 1    | -    | -     | 0    | 1    | 
|Pipelined_Polyphase_Filter | (C'+A2*B)'  | 16     | 16     | 16     | -      | 16     | 1    | 0    | 1    | -    | -     | 0    | 1    | 
+---------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 3974.738 ; gain = 737.973 ; free physical = 46690 ; free virtual = 105855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
INFO: [Common 17-14] Message 'Synth 8-6779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 3974.738 ; gain = 737.973 ; free physical = 46687 ; free virtual = 105853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 3982.746 ; gain = 745.980 ; free physical = 46685 ; free virtual = 105850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 3989.684 ; gain = 752.918 ; free physical = 46685 ; free virtual = 105850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 3989.684 ; gain = 752.918 ; free physical = 46685 ; free virtual = 105850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 3989.684 ; gain = 752.918 ; free physical = 46685 ; free virtual = 105850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 3989.684 ; gain = 752.918 ; free physical = 46685 ; free virtual = 105850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 3989.684 ; gain = 752.918 ; free physical = 46685 ; free virtual = 105850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 3989.684 ; gain = 752.918 ; free physical = 46685 ; free virtual = 105850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                | RTL Name             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Pipelined_Polyphase_Filter | mul_reg_Q_reg[0][15] | 3      | 16    | NO           | NO                 | NO                | 16     | 0       | 
+---------------------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |DSP_ALU         |     8|
|3     |DSP_A_B_DATA    |     8|
|4     |DSP_C_DATA      |     8|
|6     |DSP_MULTIPLIER  |     8|
|7     |DSP_M_DATA      |     8|
|8     |DSP_OUTPUT      |     8|
|9     |DSP_PREADD      |     8|
|10    |DSP_PREADD_DATA |     8|
|11    |LUT1            |     3|
|12    |LUT2            |   133|
|13    |LUT3            |     1|
|14    |SRL16E          |    16|
|15    |FDCE            |   378|
|16    |FDRE            |   120|
|17    |IBUF            |    35|
|18    |OBUF            |    33|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 3989.684 ; gain = 752.918 ; free physical = 46685 ; free virtual = 105850
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2216 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 3989.684 ; gain = 553.293 ; free physical = 46726 ; free virtual = 105891
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 3989.691 ; gain = 752.918 ; free physical = 46726 ; free virtual = 105891
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3995.621 ; gain = 0.000 ; free physical = 46820 ; free virtual = 105986
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4090.297 ; gain = 0.000 ; free physical = 46730 ; free virtual = 105895
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 8 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 35 instances

Synth Design complete, checksum: 7c588ce1
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 122 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:01:17 . Memory (MB): peak = 4090.297 ; gain = 1025.301 ; free physical = 46878 ; free virtual = 106043
INFO: [Common 17-1381] The checkpoint '/home/miglioranza/Polyphase_Filter_FI/Polyphase_Filter_FI.runs/synth_1/Pipelined_Polyphase_Filter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Pipelined_Polyphase_Filter_utilization_synth.rpt -pb Pipelined_Polyphase_Filter_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep 26 15:19:41 2025...
