
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.700694                       # Number of seconds simulated
sim_ticks                                700694106500                       # Number of ticks simulated
final_tick                               1201023467000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 235243                       # Simulator instruction rate (inst/s)
host_op_rate                                   235243                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               54944400                       # Simulator tick rate (ticks/s)
host_mem_usage                                2332616                       # Number of bytes of host memory used
host_seconds                                 12752.78                       # Real time elapsed on the host
sim_insts                                  3000000001                       # Number of instructions simulated
sim_ops                                    3000000001                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        49216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     33625280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           33674496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        49216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         49216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     26551424                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        26551424                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          769                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       525395                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              526164                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        414866                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             414866                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        70239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     47988530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              48058769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        70239                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            70239                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        37893032                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             37893032                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        37893032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        70239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     47988530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             85951800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      526164                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                     414866                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                    526164                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                   414866                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                   33674496                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                26551424                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd             33674496                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr             26551424                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                     36                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0               32815                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1               32773                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2               32637                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3               33328                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4               32715                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5               32987                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6               32885                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7               32476                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8               33315                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9               32876                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10              32684                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11              32821                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12              33148                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13              32885                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14              32844                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15              32939                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0               26129                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1               25946                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2               25769                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3               25993                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4               25795                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5               26066                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6               25755                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7               25462                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8               26058                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9               25766                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10              25830                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11              26000                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12              26252                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13              26060                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14              25939                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15              26046                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  700691735000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                526164                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6               414866                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                  518189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                   17829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                   18038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                   18038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                   18038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                   18038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                   18038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                   18038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                   18038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                   18038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                   18038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                  18038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                  18038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                  18038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                  18038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                  18038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  18037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  18037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       907341                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     66.372682                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    65.626221                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    13.646203                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64          875051     96.44%     96.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128          31707      3.49%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192            341      0.04%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256            100      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320             58      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384             21      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448             17      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512              9      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576              6      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640              5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704              7      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768              3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832              5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896              2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960              1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088             2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       907341                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                   7331640500                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat             30657488000                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                 2630640000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat               20695207500                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     13935.09                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  39334.93                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                58270.02                       # Average memory access latency
system.mem_ctrls.avgRdBW                        48.06                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                        37.89                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                48.06                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                37.89                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.67                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.04                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.93                       # Average write queue length over time
system.mem_ctrls.readRowHits                    32441                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1197                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  6.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.29                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     744600.85                       # Average gap between requests
system.membus.throughput                     85951800                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq              490816                       # Transaction distribution
system.membus.trans_dist::ReadResp             490816                       # Transaction distribution
system.membus.trans_dist::Writeback            414866                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35348                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35348                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1467194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1467194                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port     60225920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total            60225920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus               60225920                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy          2129979000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2497454500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       591538968                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    492860341                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     36049944                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    306281450                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       288115015                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     94.068712                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        27423609                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect       364918                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            612974311                       # DTB read hits
system.switch_cpus.dtb.read_misses            2541034                       # DTB read misses
system.switch_cpus.dtb.read_acv                     1                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        615515345                       # DTB read accesses
system.switch_cpus.dtb.write_hits           184520966                       # DTB write hits
system.switch_cpus.dtb.write_misses           2236798                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       186757764                       # DTB write accesses
system.switch_cpus.dtb.data_hits            797495277                       # DTB hits
system.switch_cpus.dtb.data_misses            4777832                       # DTB misses
system.switch_cpus.dtb.data_acv                     1                       # DTB access violations
system.switch_cpus.dtb.data_accesses        802273109                       # DTB accesses
system.switch_cpus.itb.fetch_hits           477985454                       # ITB hits
system.switch_cpus.itb.fetch_misses               248                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       477985702                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                   15                       # Number of system calls
system.switch_cpus.numCycles               1401388213                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    500655960                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             3295249698                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           591538968                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    315538624                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             625253479                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       157629575                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      122366816                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles           57                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         2714                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         477985454                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      15519823                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1368336462                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.408216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.121812                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        743082983     54.31%     54.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         56465406      4.13%     58.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         57940431      4.23%     62.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         37061069      2.71%     65.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        144142426     10.53%     75.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         33572960      2.45%     78.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         37202453      2.72%     81.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         26878871      1.96%     83.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        231989863     16.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1368336462                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.422109                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.351418                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        531740999                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     114044711                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         593430511                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      10250784                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles      118869456                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     55965449                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred       1265971                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     3172177803                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       2484990                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles      118869456                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        555326584                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        20727645                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     66987382                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         580374329                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      26051065                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     3072672033                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         94303                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          52222                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      19263399                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   2280845296                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3948736829                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   3931516819                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups     17220010                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1500908499                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        779936777                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      3759126                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          224                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          78144072                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    691569266                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    206209945                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     10844310                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2476644                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2833110701                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded          362                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2518057122                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      8660347                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    814003696                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    506523135                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          287                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1368336462                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.840232                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.897410                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    497907722     36.39%     36.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    203218852     14.85%     51.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    219171905     16.02%     67.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    155013504     11.33%     78.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    148052221     10.82%     89.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     73390159      5.36%     94.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     52805400      3.86%     98.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     14751723      1.08%     99.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      4024976      0.29%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1368336462                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        12440679     26.95%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       22642823     49.05%     76.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      11080980     24.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass      1763554      0.07%      0.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1676841386     66.59%     66.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1048328      0.04%     66.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      4408894      0.18%     66.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            1      0.00%     66.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      2645354      0.11%     66.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     66.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv       881769      0.04%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    640403129     25.43%     92.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    190064706      7.55%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2518057122                       # Type of FU issued
system.switch_cpus.iq.rate                   1.796831                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            46164482                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018333                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   6432160162                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   3633613228                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2398719924                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     27115369                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     13578990                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     13322107                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2548735227                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        13722823                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     14691962                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    203587802                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       389311                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        82259                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     47938244                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          138                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked         6167                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles      118869456                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        10154821                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        340866                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2875124719                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts     13878025                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     691569266                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    206209945                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          213                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          62266                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         32677                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        82259                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     23691421                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     18027475                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     41718896                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2460975497                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     615519667                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     57081621                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              42013656                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            802288758                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        425174686                       # Number of branches executed
system.switch_cpus.iew.exec_stores          186769091                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.756098                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2431028118                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2412042031                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1495906193                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1886112097                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.721180                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.793116                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    797483257                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls           75                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     34861995                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1249467006                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.624795                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.389700                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    601405792     48.13%     48.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    265126583     21.22%     69.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    110941906      8.88%     78.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     46447560      3.72%     81.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     47571307      3.81%     85.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     42499095      3.40%     89.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     27487173      2.20%     91.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     27830204      2.23%     93.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     80157386      6.42%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1249467006                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2030127332                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2030127332                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              646253159                       # Number of memory references committed
system.switch_cpus.commit.loads             487981459                       # Number of loads committed
system.switch_cpus.commit.membars                  30                       # Number of memory barriers committed
system.switch_cpus.commit.branches          355694384                       # Number of branches committed
system.switch_cpus.commit.fp_insts           13226860                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1972407282                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     16638159                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      80157386                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           3977896217                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5774912289                       # The number of ROB writes
system.switch_cpus.timesIdled                  326109                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                33051751                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.700694                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.700694                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.427156                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.427156                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       3195728017                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1827148376                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads           8969960                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          8817747                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         1764011                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         881828                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1               282                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2               282                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.008606                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008606                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                 2402045502                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         634718.479192                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          634718.479192                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            2315.546190                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                    526275                       # number of replacements
system.l2.tags.tagsinuse                 32264.209863                       # Cycle average of tags in use
system.l2.tags.total_refs                     3033243                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    558549                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.430576                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3198.563298                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    82.875802                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 27561.453317                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         51.761573                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1369.555872                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.097612                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.002529                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.841109                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001580                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.041796                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984626                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst       652420                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data       565181                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1217601                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1399934                       # number of Writeback hits
system.l2.Writeback_hits::total               1399934                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       735287                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                735287                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        652420                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       1300468                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1952888                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       652420                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      1300468                       # number of overall hits
system.l2.overall_hits::total                 1952888                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          769                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       490047                       # number of ReadReq misses
system.l2.ReadReq_misses::total                490816                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data        35348                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35348                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          769                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       525395                       # number of demand (read+write) misses
system.l2.demand_misses::total                 526164                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          769                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       525395                       # number of overall misses
system.l2.overall_misses::total                526164                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     70963250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  45678407500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     45749370750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   2530733750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2530733750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     70963250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  48209141250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      48280104500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     70963250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  48209141250                       # number of overall miss cycles
system.l2.overall_miss_latency::total     48280104500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       653189                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      1055228                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1708417                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1399934                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1399934                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       770635                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            770635                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       653189                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      1825863                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2479052                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       653189                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      1825863                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2479052                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.001177                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.464399                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.287293                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.045869                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.045869                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.001177                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.287752                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.212244                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.001177                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.287752                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.212244                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 92279.908973                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 93212.299024                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 93210.838176                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 71594.821489                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71594.821489                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 92279.908973                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 91757.898819                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91758.661748                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 92279.908973                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 91757.898819                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91758.661748                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               414866                       # number of writebacks
system.l2.writebacks::total                    414866                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          769                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       490047                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           490816                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        35348                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35348                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          769                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       525395                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            526164                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          769                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       525395                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           526164                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     62125750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  40046071500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  40108197250                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   2124670250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2124670250                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     62125750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  42170741750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  42232867500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     62125750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  42170741750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  42232867500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.001177                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.464399                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.287293                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.045869                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.045869                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.001177                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.287752                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.212244                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.001177                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.287752                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.212244                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 80787.711313                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 81718.838193                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 81717.379323                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 60107.226717                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60107.226717                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 80787.711313                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 80264.832650                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80265.596848                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 80787.711313                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 80264.832650                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80265.596848                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   354298833                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            1708417                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1708417                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1399934                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           770635                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          770635                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1306378                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5051660                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6358038                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     41804096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    206451008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          248255104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             248255104                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         3339427000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         980047600                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2868318000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2402046933                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 12461080.835345                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  12461080.835345                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     157.356710                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements            653174                       # number of replacements
system.cpu.icache.tags.tagsinuse          1010.279957                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1318564931                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            654186                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2015.581090                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   265.886412                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst   744.393545                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.259655                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.726947                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.986602                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    477331693                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       477331693                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    477331693                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        477331693                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    477331693                       # number of overall hits
system.cpu.icache.overall_hits::total       477331693                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       653761                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        653761                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       653761                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         653761                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       653761                       # number of overall misses
system.cpu.icache.overall_misses::total        653761                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   3358690350                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3358690350                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   3358690350                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3358690350                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   3358690350                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3358690350                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    477985454                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    477985454                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    477985454                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    477985454                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    477985454                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    477985454                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.001368                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001368                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.001368                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001368                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.001368                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001368                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst  5137.489618                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5137.489618                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst  5137.489618                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5137.489618                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst  5137.489618                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5137.489618                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          610                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          122                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          572                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          572                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          572                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          572                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          572                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          572                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       653189                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       653189                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       653189                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       653189                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       653189                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       653189                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   2030752400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2030752400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   2030752400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2030752400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   2030752400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2030752400                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.001367                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001367                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.001367                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001367                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.001367                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001367                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst  3108.981321                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  3108.981321                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst  3108.981321                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  3108.981321                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst  3108.981321                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  3108.981321                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           76                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            3                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.074219                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.002930                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2         2402046934                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 17294764.937369                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  17294764.937369                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      77.955970                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           1825863                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1021                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           866384260                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1826884                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            474.241528                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   973.520980                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data    47.479020                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.950704                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.046366                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997070                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    596596564                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       596596564                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    155516397                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      155516397                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data           27                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           27                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data           30                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           30                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    752112961                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        752112961                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    752112961                       # number of overall hits
system.cpu.dcache.overall_hits::total       752112961                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      1683104                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1683104                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      2755273                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2755273                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      4438377                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4438377                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      4438377                       # number of overall misses
system.cpu.dcache.overall_misses::total       4438377                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  86606403250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  86606403250                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  22342286612                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22342286612                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data       254250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       254250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 108948689862                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 108948689862                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 108948689862                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 108948689862                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    598279668                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    598279668                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    158271670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    158271670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data           30                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           30                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    756551338                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    756551338                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    756551338                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    756551338                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.002813                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002813                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.017409                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017409                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.005867                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005867                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.005867                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005867                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 51456.358757                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51456.358757                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data  8108.919375                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8108.919375                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data        84750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        84750                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 24546.966123                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24546.966123                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 24546.966123                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24546.966123                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        35181                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          885                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5094                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.906360                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          885                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1399934                       # number of writebacks
system.cpu.dcache.writebacks::total           1399934                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       627721                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       627721                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      1984793                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1984793                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      2612514                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2612514                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      2612514                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2612514                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      1055383                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1055383                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       770480                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       770480                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      1825863                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1825863                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      1825863                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1825863                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  47895197250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  47895197250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   4891884961                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4891884961                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  52787082211                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  52787082211                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  52787082211                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  52787082211                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.001764                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001764                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.004868                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004868                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002413                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002413                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002413                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002413                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 45381.816127                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45381.816127                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  6349.139447                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  6349.139447                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 28910.757385                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28910.757385                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 28910.757385                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28910.757385                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
