
---------- Begin Simulation Statistics ----------
final_tick                               188558817500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    778                       # Simulator instruction rate (inst/s)
host_mem_usage                               37662812                       # Number of bytes of host memory used
host_op_rate                                      798                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                172084.54                       # Real time elapsed on the host
host_tick_rate                                 473854                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   133856808                       # Number of instructions simulated
sim_ops                                     137387562                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.081543                       # Number of seconds simulated
sim_ticks                                 81542868125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             74.665214                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  350984                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               470077                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               7291                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             25730                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            413655                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              68651                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           83627                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            14976                       # Number of indirect misses.
system.cpu.branchPred.lookups                  759072                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  130000                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7850                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4253002                       # Number of instructions committed
system.cpu.committedOps                       4807275                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.184458                       # CPI: cycles per instruction
system.cpu.discardedOps                         78914                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2231130                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1133314                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           533522                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        11897731                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.238980                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     7292                       # number of quiesce instructions executed
system.cpu.numCycles                         17796510                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      7292                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2677612     55.70%     55.70% # Class of committed instruction
system.cpu.op_class_0::IntMult                  15253      0.32%     56.02% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::MemRead                1281169     26.65%     82.67% # Class of committed instruction
system.cpu.op_class_0::MemWrite                833241     17.33%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4807275                       # Class of committed instruction
system.cpu.quiesceCycles                    112672079                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5898779                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           37                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7621                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         15370                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             3437243                       # Transaction distribution
system.membus.trans_dist::ReadResp            3442683                       # Transaction distribution
system.membus.trans_dist::WriteReq            2010945                       # Transaction distribution
system.membus.trans_dist::WriteResp           2010945                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4854                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2744                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2310                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2310                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            249                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5207                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          579                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          579                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        29278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        22383                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       114516                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       166345                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     10752566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total     10752566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10919490                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        58556                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       787712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       161097                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1011397                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    344080820                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    344080820                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               345108153                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5460490                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000011                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003315                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5460430    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      60      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5460490                       # Request fanout histogram
system.membus.reqLayer6.occupancy         14631295500                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy           145810999                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              663937                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            28444250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy          122291067                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        21317925965                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             26.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1248750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2411100                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       602775                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3013875                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       602775                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2411100                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3013875                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3013875                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3013875                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      6027750                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      3958784                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      3958784                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      6983114                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      6983113                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          630                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        39820                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        73442                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total       114516                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       122976                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       159840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        73728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     21474069                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     21547797                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3274                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3274                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     21883795                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          990                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        43802                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio       115411                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       161097                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1967196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2557020                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1179648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    343585036                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    344764684                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        52300                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        52300                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    348468989                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        37395840001                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.9                       # Network utilization (%)
system.acctest.local_bus.numRequests         24178567                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          725                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.22                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  29999162449                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  18861769000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       737280                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       165888                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      4822200                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      1808325                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      2411100                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      9041625                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      2411100                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      1808325                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      4219425                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      4822200                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      4219425                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      4219425                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     13261049                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        52300                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       199756                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1637                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149093                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      1808325                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      4219425                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        6027750                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      1808325                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       641380                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       2449705                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      1808325                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      6027750                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       641380                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total       8477455                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      3429923                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      3429907                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1946368                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1946368                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        43056                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     10700182                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1648                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total     10752566                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1377372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    342405388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        52300                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    344080820                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      6675268                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      6675268    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      6675268                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy  15884679625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  19095870000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     35945184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1179648                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38107872                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984156                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967196                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8986296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        36864                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9053880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276528                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    440813339                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     12055499                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     14466599                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    467335438                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     12055499                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     12069185                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     24124685                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    452868839                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     24124685                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     14466599                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    491460123                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    228786188                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma    123338752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    352518156                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    130482176                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    220246284                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    350728460                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     57196547                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      3854336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     61063171                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     32620544                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      6882699                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     39503243                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      2411100                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2805716714                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1512563328                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2411100                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4323102242                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1600166624                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2700987702                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4301154326                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      2411100                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4405883338                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4213551030                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2411100                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8624256568                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15936                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4032                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19968                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15936                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15936                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          249                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           63                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          312                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       195431                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        49446                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         244877                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       195431                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       195431                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       195431                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        49446                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        244877                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       394332                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    219066700                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        52428                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         477056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          219990516                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       310656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma    123338752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       124878208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         6168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      3422920                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          822                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7454                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3437364                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4854                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1927168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1951222                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      4835886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2686521888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       642950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5850371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2697851094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3809726                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     12055499                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1512563328                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      2411100                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       602775                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1531442429                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3809726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     16891385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4199085216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      2411100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       602775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       642950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5850371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4229293523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4854.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     21528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   5349828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000360567500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2954                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2954                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6172590                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2079594                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3437377                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1951222                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3437377                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1951222                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    268                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            214814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            214818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            214793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            214820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            214838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            214849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            214838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            214788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            214810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            214810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           214913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           214856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           214771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           214762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           214809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           214818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            121937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            121945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            121945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            121950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            121943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            121943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            121948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            121948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            121965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            121944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           122005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           121990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           121933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           121944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           121935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           121935                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 111497838360                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                17185535000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            201721897110                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32439.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58689.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      4530                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3207022                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1816044                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     6                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3437371                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1951222                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   14967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3027886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  120971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  120528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  119704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     413                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 144179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 331884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 315853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 147186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  49452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  45358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  40165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  42210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  45155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  41412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  38596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  30598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  26063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  25578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  26027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  30649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  29667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  27094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  24051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  19892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  17745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  17319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  17090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  16970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  16922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  16834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  16827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  16892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  17194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  18155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  19105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  21641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  20885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  19323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  18083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  17963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  17886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  17757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  17708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  17763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  17793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   6480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   5362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   7521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  11376                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       365249                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    944.147231                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   871.253285                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   228.322708                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8854      2.42%      2.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7929      2.17%      4.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4948      1.35%      5.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5959      1.63%      7.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6564      1.80%      9.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5093      1.39%     10.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4911      1.34%     12.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6356      1.74%     13.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       314635     86.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       365249                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2954                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1163.531144                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1020.366400                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1059     35.85%     35.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.03%     35.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.07%     35.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      0.10%     36.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            8      0.27%     36.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            5      0.17%     36.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            6      0.20%     36.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          490     16.59%     53.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.03%     53.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.03%     53.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.03%     53.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.03%     53.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.03%     53.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175         1348     45.63%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            3      0.10%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            7      0.24%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            3      0.10%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295           14      0.47%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2954                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2954                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     660.531483                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    234.133817                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    483.679968                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1025     34.70%     34.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            22      0.74%     35.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             4      0.14%     35.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      0.17%     35.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.07%     35.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            5      0.17%     35.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.07%     36.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.03%     36.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.03%     36.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.07%     36.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.03%     36.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.07%     36.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.03%     36.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.03%     36.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.03%     36.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            2      0.07%     36.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.03%     36.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.03%     36.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023          106      3.59%     40.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1769     59.88%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2954                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              219974848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               124877440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               219991348                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            124878208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2697.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1531.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2697.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1531.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.96                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   81542881250                       # Total gap between requests
system.mem_ctrls.avgGap                      15132.48                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       394332                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    219049996                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        52748                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       476992                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       312128                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       983040                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma    123338752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        46912                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 4835885.823828446679                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2686317038.348594188690                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 646874.474897555658                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5849585.757381035015                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3827778.040889213327                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 12055499.427528874949                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1512563328.173956155777                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 2411099.885505774990                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 575304.757837152691                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         6168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      3422927                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          828                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7454                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4854                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1927168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    582795430                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 200768655440                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     78169235                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    292277005                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  32470021970                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  11891871090                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1558309384720                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3914658035                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   1045907930                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     94486.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58654.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     94407.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39210.76                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6689332.92                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    774210.36                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    808600.70                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1274302.75                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   1361859.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         180226441.799982                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         125791755.599993                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        6251238356.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       2711694097.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     780623518.500191                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1660070020.049848                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     381619627.800068                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       12091263817.500481                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        148.281071                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  19223851875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4411050000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  57908550750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions               14584                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          7292                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9657570.179649                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2529388.168745                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         7292    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        10750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12441750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            7292                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    118135815750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  70423001750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1566428                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1566428                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1566428                       # number of overall hits
system.cpu.icache.overall_hits::total         1566428                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          249                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            249                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          249                       # number of overall misses
system.cpu.icache.overall_misses::total           249                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10817500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10817500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10817500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10817500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1566677                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1566677                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1566677                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1566677                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000159                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000159                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000159                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000159                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43443.775100                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43443.775100                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43443.775100                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43443.775100                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          249                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          249                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          249                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          249                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10419375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10419375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10419375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10419375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000159                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000159                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000159                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000159                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41844.879518                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41844.879518                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41844.879518                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41844.879518                       # average overall mshr miss latency
system.cpu.icache.replacements                     81                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1566428                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1566428                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          249                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           249                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10817500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10817500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1566677                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1566677                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000159                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000159                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43443.775100                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43443.775100                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          249                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          249                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10419375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10419375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000159                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000159                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41844.879518                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41844.879518                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           447.288133                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8347878                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                81                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          103060.222222                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   447.288133                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.873610                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.873610                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          452                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3133603                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3133603                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2044575                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2044575                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2044575                       # number of overall hits
system.cpu.dcache.overall_hits::total         2044575                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9660                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9660                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9660                       # number of overall misses
system.cpu.dcache.overall_misses::total          9660                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    690446375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    690446375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    690446375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    690446375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2054235                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2054235                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2054235                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2054235                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004702                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004702                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004702                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004702                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71474.780021                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71474.780021                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71474.780021                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71474.780021                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4854                       # number of writebacks
system.cpu.dcache.writebacks::total              4854                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2143                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2143                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2143                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2143                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         7517                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7517                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7517                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7517                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        71897                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        71897                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    540017250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    540017250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    540017250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    540017250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    158965125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    158965125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003659                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003659                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003659                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003659                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71839.463882                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71839.463882                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71839.463882                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71839.463882                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2211.011934                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2211.011934                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   7517                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1280509                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1280509                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5223                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5223                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    392337750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    392337750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1285732                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1285732                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004062                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004062                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75117.317634                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75117.317634                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5207                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5207                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         7320                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         7320                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    383391750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    383391750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    158965125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    158965125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004050                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004050                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73630.065297                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73630.065297                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21716.547131                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21716.547131                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       764066                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         764066                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4437                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4437                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    298108625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    298108625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       768503                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       768503                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005774                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005774                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67186.978815                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67186.978815                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2127                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2127                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2310                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2310                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        64577                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        64577                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    156625500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    156625500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003006                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003006                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67803.246753                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67803.246753                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              234461                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7517                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.190768                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          377                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8224457                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8224457                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 188558817500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               188561301250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    778                       # Simulator instruction rate (inst/s)
host_mem_usage                               37662812                       # Number of bytes of host memory used
host_op_rate                                      798                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                172085.48                       # Real time elapsed on the host
host_tick_rate                                 473865                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   133858766                       # Number of instructions simulated
sim_ops                                     137389981                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.081545                       # Number of seconds simulated
sim_ticks                                 81545351875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             74.658697                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  351087                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               470256                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               7291                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             25748                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            413703                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              68651                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           83627                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            14976                       # Number of indirect misses.
system.cpu.branchPred.lookups                  759366                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  130095                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7850                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4254960                       # Number of instructions committed
system.cpu.committedOps                       4809694                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.183467                       # CPI: cycles per instruction
system.cpu.discardedOps                         78966                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2232317                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1133813                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           533713                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        11899370                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.239036                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     7292                       # number of quiesce instructions executed
system.cpu.numCycles                         17800484                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      7292                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2679008     55.70%     55.70% # Class of committed instruction
system.cpu.op_class_0::IntMult                  15253      0.32%     56.02% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.02% # Class of committed instruction
system.cpu.op_class_0::MemRead                1281730     26.65%     82.67% # Class of committed instruction
system.cpu.op_class_0::MemWrite                833702     17.33%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4809694                       # Class of committed instruction
system.cpu.quiesceCycles                    112672079                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5901114                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           37                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7631                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         15390                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             3437517                       # Transaction distribution
system.membus.trans_dist::ReadResp            3442968                       # Transaction distribution
system.membus.trans_dist::WriteReq            2010945                       # Transaction distribution
system.membus.trans_dist::WriteResp           2010945                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4860                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2748                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2310                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2310                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            252                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5214                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        29278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        22404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       114516                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       166366                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     10753115                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total     10753115                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10920069                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        58556                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       788544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       161097                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1012229                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    344098420                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    344098420                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               345126777                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5460774                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000011                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003315                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5460714    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      60      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5460774                       # Request fanout histogram
system.membus.reqLayer6.occupancy         14631673625                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy           145810999                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              671812                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            28444250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy          122329172                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        21319374575                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             26.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1263750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2411026                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       602757                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3013783                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       602757                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2411026                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3013783                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3013783                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3013783                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      6027566                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      3958784                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      3958784                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      6983662                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      6983661                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          630                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        39820                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        73442                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total       114516                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       122976                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       159840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        73728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     21474614                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     21548342                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3825                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3825                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     21884891                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          990                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        43802                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio       115411                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       161097                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1967196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2557020                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1179648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    343593740                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    344773388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        61132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        61132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    348486525                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        37397617001                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.9                       # Network utilization (%)
system.acctest.local_bus.numRequests         24179663                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          725                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.22                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  30000833449                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  18862317000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       737280                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       165888                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      4822053                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      1808270                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      2411026                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      9041349                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      2411026                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      1808270                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      4219296                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      4822053                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      4219296                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      4219296                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     13260645                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        61132                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       208588                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1913                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149369                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      1808270                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      4219296                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        6027566                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      1808270                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       749669                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       2557939                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      1808270                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      6027566                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       749669                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total       8585505                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      3430197                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      3430182                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1946368                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1946368                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        43056                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     10700455                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1924                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total     10753115                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1377372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    342414156                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        61132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    344098420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      6675555                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      6675555    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      6675555                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy  15885028625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  19097245000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     35945184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1179648                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38107872                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984156                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967196                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8986296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        36864                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9053880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276528                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    440799913                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     12055132                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     14466159                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    467321204                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     12055132                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     12068818                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     24123950                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    452855045                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     24123950                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     14466159                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    491445154                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    228786188                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma    123338752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    352518156                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    130482176                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    220254988                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    350737164                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     57196547                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      3854336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     61063171                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     32620544                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      6882971                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     39503515                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      2411026                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2805631256                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1512517258                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2411026                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4322970567                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1600117885                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2701012172                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4301130058                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      2411026                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4405749141                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4213529430                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2411026                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8624100624                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16128                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4032                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        20160                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16128                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16128                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          252                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           63                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          315                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       197780                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        49445                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         247224                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       197780                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       197780                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       197780                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        49445                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        247224                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       394332                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    219075532                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        61324                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         477504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          220008692                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       311040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma    123338752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       124878592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         6168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      3423058                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          961                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7461                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3437648                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4860                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1927168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1951228                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      4835739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2686548368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       752023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5855686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2697991816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3814319                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     12055132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1512517258                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      2411026                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       602757                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1531400492                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3814319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     16890871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4199065626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      2411026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       602757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       752023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5855686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4229392308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4860.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     21528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   5349964.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       966.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000360567500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2955                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2955                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6172904                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2079609                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3437658                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1951228                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3437658                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1951228                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    268                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            214814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            214818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            214793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            214820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            214838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            214850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            214859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            214820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            214842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            214842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           214938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           214884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           214803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           214794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           214843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           214832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            121937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            121945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            121948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            121958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            121947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            121944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            121948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            121948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            121965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            121944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           122005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           121990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           121933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           121944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           121935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           121935                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 111521000615                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                17186950000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            201752488115                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32443.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58693.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      4530                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3207279                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1816059                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     6                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3437652                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1951228                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   14967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3027886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  120971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  120528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  119707                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    572                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 144179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 331884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 315853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 147186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  49453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  45359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  40166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  42211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  45156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  41412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  38596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  30598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  26063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  25578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  26027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  30649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  29667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  27095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  24051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  19892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  17745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  17319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  17090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  16970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  16922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  16834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  16827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  16892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  17194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  18155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  19105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  21641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  20885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  19323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  18083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  17963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  17886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  17757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  17708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  17763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  17793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   6480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   5362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   7521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  11376                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       365278                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    944.130093                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   871.219778                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   228.346027                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8858      2.43%      2.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7930      2.17%      4.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4950      1.36%      5.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5959      1.63%      7.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6567      1.80%      9.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5095      1.39%     10.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4912      1.34%     12.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6356      1.74%     13.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       314651     86.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       365278                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2955                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1163.161421                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1020.391626                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1060     35.87%     35.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.03%     35.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.07%     35.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      0.10%     36.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            8      0.27%     36.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            5      0.17%     36.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            6      0.20%     36.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          490     16.58%     53.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.03%     53.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.03%     53.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.03%     53.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.03%     53.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.03%     53.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175         1348     45.62%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            3      0.10%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            7      0.24%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            3      0.10%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295           14      0.47%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2955                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2955                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     660.313367                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    233.921307                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    483.743421                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1026     34.72%     34.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            22      0.74%     35.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             4      0.14%     35.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      0.17%     35.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.07%     35.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            5      0.17%     36.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.07%     36.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.03%     36.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.03%     36.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.07%     36.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.03%     36.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.07%     36.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.03%     36.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.03%     36.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.03%     36.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            2      0.07%     36.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.03%     36.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.03%     36.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023          106      3.59%     40.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1769     59.86%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2955                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              219992960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               124878464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               220009332                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            124878592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2697.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1531.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2698.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1531.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.96                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   81545364750                       # Total gap between requests
system.mem_ctrls.avgGap                      15132.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       394332                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    219058764                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        61644                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       477440                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       312128                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       983040                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma    123338752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        47936                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 4835738.529946713708                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2686342740.120771408081                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 755947.440075964434                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5854901.463076186366                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3827661.452469512355                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 12055132.234966518357                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1512517257.747132539749                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 2411026.446993303951                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 587844.664322260534                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         6168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      3423063                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          966                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7461                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4860                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1927168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    582795430                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 200783442960                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     93265825                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    292983900                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  32470021970                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  11891871090                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1558309384720                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3914658035                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   1065860810                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     94486.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58656.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     96548.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39268.72                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6681074.48                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    774210.36                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    808600.70                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1274302.75                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   1387839.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         180239764.274982                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         125801743.199993                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6251756700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       2711716333.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     780660682.200191                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1660136175.974848                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     381620315.100068                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       12091931714.250481                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        148.284745                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  19223851875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4411260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  57910824500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions               14584                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          7292                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9657570.179649                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2529388.168745                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         7292    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        10750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12441750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            7292                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    118138299500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  70423001750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1567053                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1567053                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1567053                       # number of overall hits
system.cpu.icache.overall_hits::total         1567053                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          252                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            252                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          252                       # number of overall misses
system.cpu.icache.overall_misses::total           252                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10946875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10946875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10946875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10946875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1567305                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1567305                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1567305                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1567305                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000161                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000161                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000161                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000161                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43439.980159                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43439.980159                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43439.980159                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43439.980159                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          252                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          252                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          252                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          252                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10543875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10543875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10543875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10543875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000161                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000161                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000161                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000161                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41840.773810                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41840.773810                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41840.773810                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41840.773810                       # average overall mshr miss latency
system.cpu.icache.replacements                     84                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1567053                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1567053                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          252                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           252                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10946875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10946875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1567305                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1567305                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000161                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000161                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43439.980159                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43439.980159                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          252                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          252                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10543875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10543875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000161                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000161                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41840.773810                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41840.773810                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           447.288307                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            35359788                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               537                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          65846.905028                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   447.288307                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.873610                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.873610                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          449                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3134862                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3134862                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2045607                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2045607                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2045607                       # number of overall hits
system.cpu.dcache.overall_hits::total         2045607                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9667                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9667                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9667                       # number of overall misses
system.cpu.dcache.overall_misses::total          9667                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    691388875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    691388875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    691388875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    691388875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2055274                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2055274                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2055274                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2055274                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004704                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004704                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004704                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004704                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71520.520844                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71520.520844                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71520.520844                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71520.520844                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4860                       # number of writebacks
system.cpu.dcache.writebacks::total              4860                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2143                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2143                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2143                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2143                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         7524                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7524                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7524                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7524                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        71897                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        71897                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    540948500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    540948500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    540948500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    540948500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    158965125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    158965125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003661                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003661                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003661                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003661                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71896.398192                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71896.398192                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71896.398192                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71896.398192                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2211.011934                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2211.011934                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   7524                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1281080                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1281080                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5230                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5230                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    393280250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    393280250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1286310                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1286310                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004066                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004066                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75196.988528                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75196.988528                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5214                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5214                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         7320                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         7320                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    384323000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    384323000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    158965125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    158965125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004053                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004053                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73709.819716                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73709.819716                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21716.547131                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21716.547131                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       764527                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         764527                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4437                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4437                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    298108625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    298108625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       768964                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       768964                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005770                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005770                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67186.978815                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67186.978815                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2127                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2127                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2310                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2310                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        64577                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        64577                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    156625500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    156625500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003004                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003004                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67803.246753                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67803.246753                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2056873                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              8036                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            255.957317                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          370                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8228620                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8228620                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 188561301250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
