#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1834550 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1849640 .scope module, "tb" "tb" 3 102;
 .timescale -12 -12;
L_0x1838340 .functor NOT 1, L_0x1894c20, C4<0>, C4<0>, C4<0>;
L_0x1832670 .functor XOR 1, L_0x1894840, L_0x1894970, C4<0>, C4<0>;
L_0x1832930 .functor XOR 1, L_0x1832670, L_0x1894ab0, C4<0>, C4<0>;
v0x18836b0_0 .net *"_ivl_10", 0 0, L_0x1894ab0;  1 drivers
v0x18837b0_0 .net *"_ivl_12", 0 0, L_0x1832930;  1 drivers
v0x1883890_0 .net *"_ivl_2", 0 0, L_0x18947a0;  1 drivers
v0x1883950_0 .net *"_ivl_4", 0 0, L_0x1894840;  1 drivers
v0x1883a30_0 .net *"_ivl_6", 0 0, L_0x1894970;  1 drivers
v0x1883b60_0 .net *"_ivl_8", 0 0, L_0x1832670;  1 drivers
v0x1883c40_0 .net "areset", 0 0, L_0x1832430;  1 drivers
v0x1883ce0_0 .var "clk", 0 0;
v0x1883d80_0 .var/2u "stats1", 159 0;
v0x1883ef0_0 .var/2u "strobe", 0 0;
v0x1883fb0_0 .net "tb_match", 0 0, L_0x1894c20;  1 drivers
v0x1884050_0 .net "tb_mismatch", 0 0, L_0x1838340;  1 drivers
v0x18840f0_0 .net "wavedrom_enable", 0 0, v0x18826b0_0;  1 drivers
v0x1884190_0 .net "wavedrom_title", 511 0, v0x18827a0_0;  1 drivers
v0x1884230_0 .net "x", 0 0, v0x1882880_0;  1 drivers
v0x18842d0_0 .net "z_dut", 0 0, v0x1883310_0;  1 drivers
v0x18843a0_0 .net "z_ref", 0 0, L_0x1894610;  1 drivers
L_0x18947a0 .concat [ 1 0 0 0], L_0x1894610;
L_0x1894840 .concat [ 1 0 0 0], L_0x1894610;
L_0x1894970 .concat [ 1 0 0 0], v0x1883310_0;
L_0x1894ab0 .concat [ 1 0 0 0], L_0x1894610;
L_0x1894c20 .cmp/eeq 1, L_0x18947a0, L_0x1832930;
S_0x1853770 .scope module, "good1" "reference_module" 3 143, 3 4 0, S_0x1849640;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0x183c8d0 .param/l "A" 0 3 11, +C4<00000000000000000000000000000000>;
P_0x183c910 .param/l "B" 0 3 11, +C4<00000000000000000000000000000001>;
P_0x183c950 .param/l "C" 0 3 11, +C4<00000000000000000000000000000010>;
v0x1837f10_0 .net *"_ivl_0", 31 0, L_0x18844a0;  1 drivers
L_0x7f271732d018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1838250_0 .net *"_ivl_3", 29 0, L_0x7f271732d018;  1 drivers
L_0x7f271732d060 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1838450_0 .net/2u *"_ivl_4", 31 0, L_0x7f271732d060;  1 drivers
v0x18324a0_0 .net "areset", 0 0, L_0x1832430;  alias, 1 drivers
v0x1832740_0 .net "clk", 0 0, v0x1883ce0_0;  1 drivers
v0x1832a00_0 .var "state", 1 0;
v0x1833200_0 .net "x", 0 0, v0x1882880_0;  alias, 1 drivers
v0x1881640_0 .net "z", 0 0, L_0x1894610;  alias, 1 drivers
E_0x1847670 .event posedge, v0x18324a0_0, v0x1832740_0;
L_0x18844a0 .concat [ 2 30 0 0], v0x1832a00_0, L_0x7f271732d018;
L_0x1894610 .cmp/eq 32, L_0x18844a0, L_0x7f271732d060;
S_0x1881780 .scope module, "stim1" "stimulus_gen" 3 138, 3 30 0, S_0x1849640;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "areset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0x1832430 .functor BUFZ 1, v0x1882540_0, C4<0>, C4<0>, C4<0>;
v0x18823a0_0 .net "areset", 0 0, L_0x1832430;  alias, 1 drivers
v0x1882470_0 .net "clk", 0 0, v0x1883ce0_0;  alias, 1 drivers
v0x1882540_0 .var "reset", 0 0;
v0x1882610_0 .net "tb_match", 0 0, L_0x1894c20;  alias, 1 drivers
v0x18826b0_0 .var "wavedrom_enable", 0 0;
v0x18827a0_0 .var "wavedrom_title", 511 0;
v0x1882880_0 .var "x", 0 0;
E_0x1846e90/0 .event negedge, v0x1832740_0;
E_0x1846e90/1 .event posedge, v0x1832740_0;
E_0x1846e90 .event/or E_0x1846e90/0, E_0x1846e90/1;
S_0x1881950 .scope task, "reset_test" "reset_test" 3 53, 3 53 0, S_0x1881780;
 .timescale -12 -12;
v0x1881bb0_0 .var/2u "arfail", 0 0;
v0x1881c90_0 .var "async", 0 0;
v0x1881d50_0 .var/2u "datafail", 0 0;
v0x1881df0_0 .var/2u "srfail", 0 0;
E_0x182a9f0 .event posedge, v0x1832740_0;
E_0x1863ae0 .event negedge, v0x1832740_0;
TD_tb.stim1.reset_test ;
    %wait E_0x182a9f0;
    %wait E_0x182a9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1882540_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x182a9f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x1863ae0;
    %load/vec4 v0x1882610_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1881d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1882540_0, 0;
    %wait E_0x182a9f0;
    %load/vec4 v0x1882610_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1881bb0_0, 0, 1;
    %wait E_0x182a9f0;
    %load/vec4 v0x1882610_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1881df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1882540_0, 0;
    %load/vec4 v0x1881df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 67 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1881bb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1881c90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1881d50_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1881c90_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 69 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1881eb0 .scope task, "wavedrom_start" "wavedrom_start" 3 45, 3 45 0, S_0x1881780;
 .timescale -12 -12;
v0x18820b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1882190 .scope task, "wavedrom_stop" "wavedrom_stop" 3 48, 3 48 0, S_0x1881780;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18829c0 .scope module, "top_module1" "top_module" 3 149, 4 1 0, S_0x1849640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
v0x1882cb0_0 .net "areset", 0 0, L_0x1832430;  alias, 1 drivers
v0x1882dc0_0 .net "clk", 0 0, v0x1883ce0_0;  alias, 1 drivers
v0x1882ed0_0 .var "next_state", 2 0;
v0x1882f70_0 .var "start", 0 0;
v0x1883030_0 .var "state", 2 0;
v0x1883160_0 .var "temp_z", 0 0;
v0x1883220_0 .net "x", 0 0, v0x1882880_0;  alias, 1 drivers
v0x1883310_0 .var "z", 0 0;
E_0x1846c30 .event anyedge, v0x1883030_0, v0x1882f70_0, v0x1833200_0;
S_0x1883450 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 157, 3 157 0, S_0x1849640;
 .timescale -12 -12;
E_0x1883630 .event anyedge, v0x1883ef0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1883ef0_0;
    %nor/r;
    %assign/vec4 v0x1883ef0_0, 0;
    %wait E_0x1883630;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1881780;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1882880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1882540_0, 0;
    %wait E_0x182a9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1882540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1882880_0, 0;
    %wait E_0x182a9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1882880_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1881c90_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1881950;
    %join;
    %wait E_0x1863ae0;
    %wait E_0x182a9f0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1882880_0, 0;
    %assign/vec4 v0x1882540_0, 0;
    %wait E_0x182a9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1882880_0, 0;
    %assign/vec4 v0x1882540_0, 0;
    %wait E_0x182a9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1882880_0, 0;
    %assign/vec4 v0x1882540_0, 0;
    %wait E_0x182a9f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1882880_0, 0;
    %assign/vec4 v0x1882540_0, 0;
    %wait E_0x182a9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1882880_0, 0;
    %assign/vec4 v0x1882540_0, 0;
    %wait E_0x182a9f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1882880_0, 0;
    %assign/vec4 v0x1882540_0, 0;
    %wait E_0x182a9f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1882880_0, 0;
    %assign/vec4 v0x1882540_0, 0;
    %wait E_0x182a9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1882880_0, 0;
    %assign/vec4 v0x1882540_0, 0;
    %wait E_0x182a9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1882880_0, 0;
    %assign/vec4 v0x1882540_0, 0;
    %wait E_0x1863ae0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1882190;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1846e90;
    %vpi_func 3 95 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func 3 95 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x1882880_0, 0;
    %assign/vec4 v0x1882540_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 97 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1853770;
T_5 ;
    %wait E_0x1847670;
    %load/vec4 v0x18324a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1832a00_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1832a00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x1833200_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.6, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_5.7, 8;
T_5.6 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.7, 8;
 ; End of false expr.
    %blend;
T_5.7;
    %pad/s 2;
    %assign/vec4 v0x1832a00_0, 0;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x1833200_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.9, 8;
T_5.8 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.9, 8;
 ; End of false expr.
    %blend;
T_5.9;
    %pad/s 2;
    %assign/vec4 v0x1832a00_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x1833200_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.11, 8;
T_5.10 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.11, 8;
 ; End of false expr.
    %blend;
T_5.11;
    %pad/s 2;
    %assign/vec4 v0x1832a00_0, 0;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x18829c0;
T_6 ;
    %wait E_0x1847670;
    %load/vec4 v0x1882cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1882f70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1883030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1883160_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1882cb0_0;
    %inv;
    %assign/vec4 v0x1882f70_0, 0;
    %load/vec4 v0x1882ed0_0;
    %assign/vec4 v0x1883030_0, 0;
    %load/vec4 v0x1883160_0;
    %assign/vec4 v0x1883310_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x18829c0;
T_7 ;
    %wait E_0x1846c30;
    %load/vec4 v0x1883030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1882ed0_0, 0, 3;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v0x1882f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0x1883220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1882ed0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1883160_0, 0;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1882ed0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1883160_0, 0;
T_7.9 ;
T_7.6 ;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v0x1882f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %load/vec4 v0x1883220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1882ed0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1883160_0, 0;
T_7.12 ;
    %jmp T_7.11;
T_7.10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1882ed0_0, 0, 3;
T_7.11 ;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0x1882f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.14, 8;
    %load/vec4 v0x1883220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.16, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1882ed0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1883160_0, 0;
    %jmp T_7.17;
T_7.16 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1882ed0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1883160_0, 0;
T_7.17 ;
T_7.14 ;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0x1882f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.18, 8;
    %load/vec4 v0x1883220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.20, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1882ed0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1883160_0, 0;
T_7.20 ;
    %jmp T_7.19;
T_7.18 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1882ed0_0, 0, 3;
T_7.19 ;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1849640;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1883ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1883ef0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x1849640;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x1883ce0_0;
    %inv;
    %store/vec4 v0x1883ce0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x1849640;
T_10 ;
    %vpi_call/w 3 130 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 131 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1882470_0, v0x1884050_0, v0x1883ce0_0, v0x1883c40_0, v0x1884230_0, v0x18843a0_0, v0x18842d0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x1849640;
T_11 ;
    %load/vec4 v0x1883d80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x1883d80_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1883d80_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 166 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 167 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_11.1 ;
    %load/vec4 v0x1883d80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1883d80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 169 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 170 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1883d80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1883d80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 171 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x1849640;
T_12 ;
    %wait E_0x1846e90;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1883d80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1883d80_0, 4, 32;
    %load/vec4 v0x1883fb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1883d80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1883d80_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1883d80_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1883d80_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x18843a0_0;
    %load/vec4 v0x18843a0_0;
    %load/vec4 v0x18842d0_0;
    %xor;
    %load/vec4 v0x18843a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x1883d80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 186 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1883d80_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x1883d80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1883d80_0, 4, 32;
T_12.4 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q5a/ece241_2014_q5a_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth10/human/ece241_2014_q5a/iter10/response0/top_module.sv";
