<html>
<head>
<title>FPGA - RPi Registers</title>
<style>table,td { border: 1px solid black; }</style>
</head>
<body>
<font face='sans-serif'><a href='index.html'>&lt;&lt; RPi Registers Index</a><br><br>
<h1>Register Region: FPGA (<code>0x7e20b600</code>)</h1>
<h2>Info</h2>
<table><tr><th>Name</th><th>Value</th></tr>
<tr><td>&nbsp;base&nbsp;</td><td><code>&nbsp;0x7e20b600&nbsp;</code></td></tr>
<tr><td>&nbsp;id&nbsp;</td><td><code>&nbsp;0x66706761&nbsp;</code></td></tr>
</table>

<h2>Registers</h2>
<table><tr><th>Register Name</th><th>Address</th><th>Type</th><th>Width</th><th>Mask</th><th>Reset</th></tr>
<tr><td>&nbsp;FPGA_VERSION&nbsp;</td><td><code>&nbsp;0x7e20b600&nbsp;</code></td><td align=center>&nbsp;RO&nbsp;</td><td align=center>&nbsp;32&nbsp;</td><td><code>&nbsp;0xffffffff&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_SCRATCH&nbsp;</td><td><code>&nbsp;0x7e20b604&nbsp;</code></td><td align=center>&nbsp;RW&nbsp;</td><td align=center>&nbsp;32&nbsp;</td><td><code>&nbsp;0xffffffff&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;<a href='#fpga_ctrl0'>FPGA_CTRL0</a>&nbsp;</td><td><code>&nbsp;0x7e20b608&nbsp;</code></td><td align=center>&nbsp;RW&nbsp;</td><td align=center>&nbsp;36&nbsp;</td><td><code>&nbsp;0xfffff3fff&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;<a href='#fpga_status0'>FPGA_STATUS0</a>&nbsp;</td><td><code>&nbsp;0x7e20b60c&nbsp;</code></td><td align=center>&nbsp;RO&nbsp;</td><td align=center>&nbsp;32&nbsp;</td><td><code>&nbsp;0xfff800ff&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;<a href='#fpga_dcm_wr_data'>FPGA_DCM_WR_DATA</a>&nbsp;</td><td><code>&nbsp;0x7e20b610&nbsp;</code></td><td align=center>&nbsp;RW&nbsp;</td><td align=center>&nbsp;24&nbsp;</td><td><code>&nbsp;0x00ffffff&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;<a href='#fpga_dcm_ctrl'>FPGA_DCM_CTRL</a>&nbsp;</td><td><code>&nbsp;0x7e20b614&nbsp;</code></td><td align=center>&nbsp;RW&nbsp;</td><td align=center>&nbsp;32&nbsp;</td><td><code>&nbsp;0xff0fffff&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;<a href='#fpga_dcm_rd_data'>FPGA_DCM_RD_DATA</a>&nbsp;</td><td><code>&nbsp;0x7e20b618&nbsp;</code></td><td align=center>&nbsp;RO&nbsp;</td><td align=center>&nbsp;16&nbsp;</td><td><code>&nbsp;0x0000ffff&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_MB_XSYS_BUILD_NUM&nbsp;</td><td><code>&nbsp;0x7e20b700&nbsp;</code></td><td align=center>&nbsp;RO&nbsp;</td><td align=center>&nbsp;32&nbsp;</td><td><code>&nbsp;0xffffffff&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_MB_XC0_BUILD_NUM&nbsp;</td><td><code>&nbsp;0x7e20b704&nbsp;</code></td><td align=center>&nbsp;RO&nbsp;</td><td align=center>&nbsp;32&nbsp;</td><td><code>&nbsp;0xffffffff&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_MB_XC1_BUILD_NUM&nbsp;</td><td><code>&nbsp;0x7e20b708&nbsp;</code></td><td align=center>&nbsp;RO&nbsp;</td><td align=center>&nbsp;32&nbsp;</td><td><code>&nbsp;0xffffffff&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_MB_XPERI_BUILD_NUM&nbsp;</td><td><code>&nbsp;0x7e20b70c&nbsp;</code></td><td align=center>&nbsp;RO&nbsp;</td><td align=center>&nbsp;32&nbsp;</td><td><code>&nbsp;0xffffffff&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_MB_XH264_BUILD_NUM&nbsp;</td><td><code>&nbsp;0x7e20b710&nbsp;</code></td><td align=center>&nbsp;RO&nbsp;</td><td align=center>&nbsp;32&nbsp;</td><td><code>&nbsp;0xffffffff&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_MB_XV3D_BUILD_NUM&nbsp;</td><td><code>&nbsp;0x7e20b714&nbsp;</code></td><td align=center>&nbsp;RO&nbsp;</td><td align=center>&nbsp;32&nbsp;</td><td><code>&nbsp;0xffffffff&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_MB_XSLC1_BUILD_NUM&nbsp;</td><td><code>&nbsp;0x7e20b718&nbsp;</code></td><td align=center>&nbsp;RO&nbsp;</td><td align=center>&nbsp;32&nbsp;</td><td><code>&nbsp;0xffffffff&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_MB_XSLC2_BUILD_NUM&nbsp;</td><td><code>&nbsp;0x7e20b71c&nbsp;</code></td><td align=center>&nbsp;RO&nbsp;</td><td align=center>&nbsp;32&nbsp;</td><td><code>&nbsp;0xffffffff&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_MB_XSLC3_BUILD_NUM&nbsp;</td><td><code>&nbsp;0x7e20b720&nbsp;</code></td><td align=center>&nbsp;RO&nbsp;</td><td align=center>&nbsp;32&nbsp;</td><td><code>&nbsp;0xffffffff&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_MB_CORE_CLK_FREQ&nbsp;</td><td><code>&nbsp;0x7e20b724&nbsp;</code></td><td align=center>&nbsp;RO&nbsp;</td><td align=center>&nbsp;32&nbsp;</td><td><code>&nbsp;0xffffffff&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_MB_SDC_CLK_FREQ&nbsp;</td><td><code>&nbsp;0x7e20b728&nbsp;</code></td><td align=center>&nbsp;RO&nbsp;</td><td align=center>&nbsp;32&nbsp;</td><td><code>&nbsp;0xffffffff&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_MB_SDC_H264_FREQ&nbsp;</td><td><code>&nbsp;0x7e20b72c&nbsp;</code></td><td align=center>&nbsp;RO&nbsp;</td><td align=center>&nbsp;32&nbsp;</td><td><code>&nbsp;0xffffffff&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_MB_SDC_V3D_FREQ&nbsp;</td><td><code>&nbsp;0x7e20b730&nbsp;</code></td><td align=center>&nbsp;RO&nbsp;</td><td align=center>&nbsp;32&nbsp;</td><td><code>&nbsp;0xffffffff&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_MB_SDC_ISP_FREQ&nbsp;</td><td><code>&nbsp;0x7e20b734&nbsp;</code></td><td align=center>&nbsp;RO&nbsp;</td><td align=center>&nbsp;32&nbsp;</td><td><code>&nbsp;0xffffffff&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
</table>

<h2>Unsupported Defines</h2>
<table><tr><th>Define</th><th>Value</th></tr>
<tr><td>&nbsp;FPGA_A0_BASE&nbsp;</td><td align=center><code>&nbsp;0x7e213000&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_B0_BASE&nbsp;</td><td align=center><code>&nbsp;0x7e214000&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_CTRL0_OFFSET&nbsp;</td><td align=center><code>&nbsp;0x08&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_MB_BASE&nbsp;</td><td align=center><code>&nbsp;0x7e20b700&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_STATUS0_OFFSET&nbsp;</td><td align=center><code>&nbsp;0x0C&nbsp;</code></td></tr>
</table>

<h2>Register info</h2>
<h3><a name='fpga_ctrl0'>FPGA_CTRL0</a></h3>
<h4>Address: <code>0x7e20b608</code></h4>
<table><tr><th>Field Name</th><th>Start Bit</th><th>End Bit</th><th>Set</th><th>Clear</th><th>Reset</th></tr>
<tr><td>&nbsp;FPGA_CTRL0_CAM_CTL0&nbsp;</td><td align=center>&nbsp;0&nbsp;</td><td align=center>&nbsp;0&nbsp;</td><td><code>&nbsp;0x00000001&nbsp;</code></td><td><code>&nbsp;0xfffffffe&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_CTRL0_DIS_CTL0&nbsp;</td><td align=center>&nbsp;0&nbsp;</td><td align=center>&nbsp;0&nbsp;</td><td><code>&nbsp;0x00000001&nbsp;</code></td><td><code>&nbsp;0xfffffffe&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;missing definiton&nbsp;</td><td align=center>&nbsp;1&nbsp;</td><td align=center>&nbsp;-1&nbsp;</td><td><code>&nbsp;NA&nbsp;</code></td><td><code>&nbsp;NA&nbsp;</code></td><td align=center><code>&nbsp;NA&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_CTRL0_CAM_CTL1&nbsp;</td><td align=center>&nbsp;1&nbsp;</td><td align=center>&nbsp;1&nbsp;</td><td><code>&nbsp;0x00000002&nbsp;</code></td><td><code>&nbsp;0xfffffffd&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_CTRL0_DIS_BL&nbsp;</td><td align=center>&nbsp;1&nbsp;</td><td align=center>&nbsp;1&nbsp;</td><td><code>&nbsp;0x00000002&nbsp;</code></td><td><code>&nbsp;0xfffffffd&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_CTRL0_DIS_CTL2&nbsp;</td><td align=center>&nbsp;2&nbsp;</td><td align=center>&nbsp;2&nbsp;</td><td><code>&nbsp;0x00000004&nbsp;</code></td><td><code>&nbsp;0xfffffffb&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_CTRL0_CAM_CTL2&nbsp;</td><td align=center>&nbsp;2&nbsp;</td><td align=center>&nbsp;2&nbsp;</td><td><code>&nbsp;0x00000004&nbsp;</code></td><td><code>&nbsp;0xfffffffb&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;missing definiton&nbsp;</td><td align=center>&nbsp;2&nbsp;</td><td align=center>&nbsp;0&nbsp;</td><td><code>&nbsp;NA&nbsp;</code></td><td><code>&nbsp;NA&nbsp;</code></td><td align=center><code>&nbsp;NA&nbsp;</code></td></tr>
<tr><td>&nbsp;missing definiton&nbsp;</td><td align=center>&nbsp;3&nbsp;</td><td align=center>&nbsp;1&nbsp;</td><td><code>&nbsp;NA&nbsp;</code></td><td><code>&nbsp;NA&nbsp;</code></td><td align=center><code>&nbsp;NA&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_CTRL0_DIS_RST&nbsp;</td><td align=center>&nbsp;3&nbsp;</td><td align=center>&nbsp;3&nbsp;</td><td><code>&nbsp;0x00000008&nbsp;</code></td><td><code>&nbsp;0xfffffff7&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_CTRL0_SD_PSU_EN&nbsp;</td><td align=center>&nbsp;4&nbsp;</td><td align=center>&nbsp;4&nbsp;</td><td><code>&nbsp;0x00000010&nbsp;</code></td><td><code>&nbsp;0xffffffef&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_CTRL0_DIS_SW_SPI&nbsp;</td><td align=center>&nbsp;5&nbsp;</td><td align=center>&nbsp;5&nbsp;</td><td><code>&nbsp;0x00000020&nbsp;</code></td><td><code>&nbsp;0xffffffdf&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_CTRL0_SW_SPI_SCL&nbsp;</td><td align=center>&nbsp;6&nbsp;</td><td align=center>&nbsp;6&nbsp;</td><td><code>&nbsp;0x00000040&nbsp;</code></td><td><code>&nbsp;0xffffffbf&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_CTRL0_SW_SPI_SDA_O&nbsp;</td><td align=center>&nbsp;7&nbsp;</td><td align=center>&nbsp;7&nbsp;</td><td><code>&nbsp;0x00000080&nbsp;</code></td><td><code>&nbsp;0xffffff7f&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_CTRL0_SW_SPI_CS&nbsp;</td><td align=center>&nbsp;8&nbsp;</td><td align=center>&nbsp;8&nbsp;</td><td><code>&nbsp;0x00000100&nbsp;</code></td><td><code>&nbsp;0xfffffeff&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_CTRL0_SPI0_SEL_A&nbsp;</td><td align=center>&nbsp;9&nbsp;</td><td align=center>&nbsp;9&nbsp;</td><td><code>&nbsp;0x00000200&nbsp;</code></td><td><code>&nbsp;0xfffffdff&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_CTRL0_SPI1_SEL&nbsp;</td><td align=center>&nbsp;10&nbsp;</td><td align=center>&nbsp;10&nbsp;</td><td><code>&nbsp;0x00000400&nbsp;</code></td><td><code>&nbsp;0xfffffbff&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_CTRL0_DISP_BUFFER&nbsp;</td><td align=center>&nbsp;11&nbsp;</td><td align=center>&nbsp;11&nbsp;</td><td><code>&nbsp;0x00000800&nbsp;</code></td><td><code>&nbsp;0xfffff7ff&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_CTRL0_SPI0_SEL_B&nbsp;</td><td align=center>&nbsp;12&nbsp;</td><td align=center>&nbsp;12&nbsp;</td><td><code>&nbsp;0x00001000&nbsp;</code></td><td><code>&nbsp;0xffffefff&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_CTRL0_TV_ACTIVITY&nbsp;</td><td align=center>&nbsp;13&nbsp;</td><td align=center>&nbsp;13&nbsp;</td><td><code>&nbsp;0x00002000&nbsp;</code></td><td><code>&nbsp;0xffffdfff&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;missing definiton&nbsp;</td><td align=center>&nbsp;14&nbsp;</td><td align=center>&nbsp;15&nbsp;</td><td><code>&nbsp;NA&nbsp;</code></td><td><code>&nbsp;NA&nbsp;</code></td><td align=center><code>&nbsp;NA&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_CTRL0_TERMEN_DO&nbsp;</td><td align=center>&nbsp;16&nbsp;</td><td align=center>&nbsp;16&nbsp;</td><td><code>&nbsp;0x00010000&nbsp;</code></td><td><code>&nbsp;0xfffeffff&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_CTRL0_TERMEN_CLK&nbsp;</td><td align=center>&nbsp;17&nbsp;</td><td align=center>&nbsp;17&nbsp;</td><td><code>&nbsp;0x00020000&nbsp;</code></td><td><code>&nbsp;0xfffdffff&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_CTRL0_LV_SPARE_OUT&nbsp;</td><td align=center>&nbsp;18&nbsp;</td><td align=center>&nbsp;19&nbsp;</td><td><code>&nbsp;0x000c0000&nbsp;</code></td><td><code>&nbsp;0xfff3ffff&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_CTRL0_SPARE_OUT&nbsp;</td><td align=center>&nbsp;20&nbsp;</td><td align=center>&nbsp;31&nbsp;</td><td><code>&nbsp;0xfff00000&nbsp;</code></td><td><code>&nbsp;0x000fffff&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
</table><br>

<h3><a name='fpga_status0'>FPGA_STATUS0</a></h3>
<h4>Address: <code>0x7e20b60c</code></h4>
<table><tr><th>Field Name</th><th>Start Bit</th><th>End Bit</th><th>Set</th><th>Clear</th><th>Reset</th></tr>
<tr><td>&nbsp;FPGA_STATUS0_HW_ID&nbsp;</td><td align=center>&nbsp;0&nbsp;</td><td align=center>&nbsp;3&nbsp;</td><td><code>&nbsp;0x0000000f&nbsp;</code></td><td><code>&nbsp;0xfffffff0&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_STATUS0_SD_WP&nbsp;</td><td align=center>&nbsp;4&nbsp;</td><td align=center>&nbsp;4&nbsp;</td><td><code>&nbsp;0x00000010&nbsp;</code></td><td><code>&nbsp;0xffffffef&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_STATUS0_SD_CD&nbsp;</td><td align=center>&nbsp;5&nbsp;</td><td align=center>&nbsp;5&nbsp;</td><td><code>&nbsp;0x00000020&nbsp;</code></td><td><code>&nbsp;0xffffffdf&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_STATUS0_NAND_RNB&nbsp;</td><td align=center>&nbsp;6&nbsp;</td><td align=center>&nbsp;6&nbsp;</td><td><code>&nbsp;0x00000040&nbsp;</code></td><td><code>&nbsp;0xffffffbf&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_STATUS0_SW_SPI_SPI_IN&nbsp;</td><td align=center>&nbsp;7&nbsp;</td><td align=center>&nbsp;7&nbsp;</td><td><code>&nbsp;0x00000080&nbsp;</code></td><td><code>&nbsp;0xffffff7f&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;missing definiton&nbsp;</td><td align=center>&nbsp;8&nbsp;</td><td align=center>&nbsp;18&nbsp;</td><td><code>&nbsp;NA&nbsp;</code></td><td><code>&nbsp;NA&nbsp;</code></td><td align=center><code>&nbsp;NA&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_STATUS0_SPARE_IN&nbsp;</td><td align=center>&nbsp;19&nbsp;</td><td align=center>&nbsp;31&nbsp;</td><td><code>&nbsp;0xfff80000&nbsp;</code></td><td><code>&nbsp;0x0007ffff&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
</table><br>

<h3><a name='fpga_dcm_wr_data'>FPGA_DCM_WR_DATA</a></h3>
<h4>Address: <code>0x7e20b610</code></h4>
<table><tr><th>Field Name</th><th>Start Bit</th><th>End Bit</th><th>Set</th><th>Clear</th><th>Reset</th></tr>
<tr><td>&nbsp;FPGA_DCM_WR_DATA_DATA&nbsp;</td><td align=center>&nbsp;0&nbsp;</td><td align=center>&nbsp;15&nbsp;</td><td><code>&nbsp;0x0000ffff&nbsp;</code></td><td><code>&nbsp;0xffff0000&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_DCM_WR_DATA_ADDRESS&nbsp;</td><td align=center>&nbsp;16&nbsp;</td><td align=center>&nbsp;23&nbsp;</td><td><code>&nbsp;0x00ff0000&nbsp;</code></td><td><code>&nbsp;0xff00ffff&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
</table><br>

<h3><a name='fpga_dcm_ctrl'>FPGA_DCM_CTRL</a></h3>
<h4>Address: <code>0x7e20b614</code></h4>
<table><tr><th>Field Name</th><th>Start Bit</th><th>End Bit</th><th>Set</th><th>Clear</th><th>Reset</th></tr>
<tr><td>&nbsp;FPGA_DCM_CTRL_REMOTE_RST&nbsp;</td><td align=center>&nbsp;0&nbsp;</td><td align=center>&nbsp;4&nbsp;</td><td><code>&nbsp;0x0000001f&nbsp;</code></td><td><code>&nbsp;0xffffffe0&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;missing definiton&nbsp;</td><td align=center>&nbsp;5&nbsp;</td><td align=center>&nbsp;7&nbsp;</td><td><code>&nbsp;NA&nbsp;</code></td><td><code>&nbsp;NA&nbsp;</code></td><td align=center><code>&nbsp;NA&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_DCM_CTRL_REMOTE_EN&nbsp;</td><td align=center>&nbsp;8&nbsp;</td><td align=center>&nbsp;12&nbsp;</td><td><code>&nbsp;0x00001f00&nbsp;</code></td><td><code>&nbsp;0xffffe0ff&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;missing definiton&nbsp;</td><td align=center>&nbsp;13&nbsp;</td><td align=center>&nbsp;15&nbsp;</td><td><code>&nbsp;NA&nbsp;</code></td><td><code>&nbsp;NA&nbsp;</code></td><td align=center><code>&nbsp;NA&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_DCM_CTRL_PERI_RST&nbsp;</td><td align=center>&nbsp;16&nbsp;</td><td align=center>&nbsp;19&nbsp;</td><td><code>&nbsp;0x000f0000&nbsp;</code></td><td><code>&nbsp;0xfff0ffff&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;missing definiton&nbsp;</td><td align=center>&nbsp;20&nbsp;</td><td align=center>&nbsp;23&nbsp;</td><td><code>&nbsp;NA&nbsp;</code></td><td><code>&nbsp;NA&nbsp;</code></td><td align=center><code>&nbsp;NA&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_DCM_CTRL_PERI_EN&nbsp;</td><td align=center>&nbsp;24&nbsp;</td><td align=center>&nbsp;27&nbsp;</td><td><code>&nbsp;0x0f000000&nbsp;</code></td><td><code>&nbsp;0xf0ffffff&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
<tr><td>&nbsp;FPGA_DCM_CTRL_PERI_WR_EN&nbsp;</td><td align=center>&nbsp;28&nbsp;</td><td align=center>&nbsp;31&nbsp;</td><td><code>&nbsp;0xf0000000&nbsp;</code></td><td><code>&nbsp;0x0fffffff&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
</table><br>

<h3><a name='fpga_dcm_rd_data'>FPGA_DCM_RD_DATA</a></h3>
<h4>Address: <code>0x7e20b618</code></h4>
<table><tr><th>Field Name</th><th>Start Bit</th><th>End Bit</th><th>Set</th><th>Clear</th><th>Reset</th></tr>
<tr><td>&nbsp;FPGA_DCM_RD_DATA_DATA&nbsp;</td><td align=center>&nbsp;0&nbsp;</td><td align=center>&nbsp;15&nbsp;</td><td><code>&nbsp;0x0000ffff&nbsp;</code></td><td><code>&nbsp;0xffff0000&nbsp;</code></td><td align=center><code>&nbsp;&nbsp;</code></td></tr>
</table><br>

<br><br><a href='index.html'>&lt;&lt; RPi Registers Index</a>
</font>
</body>
</html>
