# NOR logic gates (4001)
#
#           +----------4001----------+
# in_01  -1-|>-+---\         ignored-|-14-
#           |  | or |o-+             |
# in_02  -2-|>-+---/   |      /---+-<|-13- in_13
#           |          |  +-o| or |  |
# out_03 -3-|<---------+   |  \---+-<|-12- in_12
#           |              |         |
# out_04 -4-|<---------+  +--------->|-11- out_11
#           |          |             |
# in_05  -5-|>-+---\   |  +--------->|-10- out_10
#           |  | or |o-+  |          |
# in_06  -6-|>-+---/      |   /---+-<|-9-  in_09
#           |             +-o| or |  |
#        -7-|-ignored         \---+-<|-8-  in_08
#           +------------------------+

#        -1-|>-+---\
#          |  | or |o-+ ---- -3-|<--------- out_03
# in_02 -2-|>-+---/       |
#       |------------------|
#        -5-|>-+---\
#          |  | or |o-+ ---- -4-|<--------- out_04
# in_06 -6-|>-+---/       |
#       |------------------|
#       -8-|>-+---\
#          |  | or |o-+ ---- -10-|<--------- out_10
# in_09 -9-|>-+---/       |
#       |------------------|
#        -12-|>-+---\
#          |  | or |o-+ ---- -11-|<--------- out_14
# in_13 -13-|>-+---/       |
#       |------------------|
#       in_01

.chipsets:
input in_02
output out_03
output out_04
input in_06
input in_09
output out_10
output out_11
input in_13
4001 gate

.links:
gate:11 gate:1
in_02:1 gate:2
out_03:1 gate:3
out_04:1 gate:4
gate:3 gate:5
in_06:1 gate:6
gate:4 gate:8
in_09:1 gate:9
out_10:1 gate:10
out_11:1 gate:11
gate:10 gate:12
in_13:1 gate:13
