#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001f73ba9a060 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001f73ba98020 .scope module, "tb_alu_sub_16" "tb_alu_sub_16" 3 3;
 .timescale -9 -12;
v000001f73bb597f0_0 .net "ALUFlags", 4 0, v000001f73bb53170_0;  1 drivers
v000001f73bb583f0_0 .var "a", 15 0;
v000001f73bb58710_0 .var "b", 15 0;
v000001f73bb59390_0 .var "expected", 15 0;
v000001f73bb587b0_0 .var "expectedFlags", 4 0;
v000001f73bb59430_0 .var "op", 1 0;
v000001f73bb58a30_0 .net "y", 15 0, v000001f73bb594d0_0;  1 drivers
S_000001f73ba98de0 .scope module, "DUT" "alu" 3 14, 4 8 0, S_000001f73ba98020;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "op";
    .port_info 3 /OUTPUT 16 "y";
    .port_info 4 /OUTPUT 5 "ALUFlags";
P_000001f73ba988c0 .param/l "BS" 1 4 31, +C4<00000000000000000000000000001111>;
P_000001f73ba988f8 .param/l "EBS" 1 4 30, +C4<00000000000000000000000000000100>;
P_000001f73ba98930 .param/l "EXP_BITS" 1 4 24, +C4<00000000000000000000000000000101>;
P_000001f73ba98968 .param/l "FRAC_BITS" 1 4 25, +C4<00000000000000000000000000001010>;
P_000001f73ba989a0 .param/l "MBS" 1 4 29, +C4<00000000000000000000000000001001>;
P_000001f73ba989d8 .param/l "SIGN_POS" 1 4 26, +C4<00000000000000000000000000001111>;
P_000001f73ba98a10 .param/l "system" 0 4 8, +C4<00000000000000000000000000010000>;
L_000001f73bc3a0d0 .functor NOT 1, L_000001f73bc01880, C4<0>, C4<0>, C4<0>;
L_000001f73bc3aed0 .functor AND 1, L_000001f73bc08720, L_000001f73bc07320, C4<1>, C4<1>;
L_000001f73bc3af40 .functor AND 1, L_000001f73bc082c0, L_000001f73bc08900, C4<1>, C4<1>;
L_000001f73bc3b330 .functor OR 1, L_000001f73bc3b9c0, L_000001f73bc3abc0, C4<0>, C4<0>;
L_000001f73bc3baa0 .functor OR 1, L_000001f73bc3b090, L_000001f73bc3ba30, C4<0>, C4<0>;
v000001f73bb53170_0 .var "ALUFlags", 4 0;
v000001f73bb53210_0 .net *"_ivl_1", 0 0, L_000001f73bc01880;  1 drivers
L_000001f73bb94048 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001f73bb532b0_0 .net/2u *"_ivl_12", 4 0, L_000001f73bb94048;  1 drivers
v000001f73bb53ad0_0 .net *"_ivl_14", 0 0, L_000001f73bc08720;  1 drivers
L_000001f73bb94090 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001f73bb57b30_0 .net/2u *"_ivl_16", 9 0, L_000001f73bb94090;  1 drivers
v000001f73bb56f50_0 .net *"_ivl_18", 0 0, L_000001f73bc07320;  1 drivers
v000001f73bb574f0_0 .net *"_ivl_2", 0 0, L_000001f73bc3a0d0;  1 drivers
L_000001f73bb940d8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f73bb57630_0 .net/2u *"_ivl_22", 4 0, L_000001f73bb940d8;  1 drivers
v000001f73bb56230_0 .net *"_ivl_24", 0 0, L_000001f73bc082c0;  1 drivers
L_000001f73bb94120 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001f73bb562d0_0 .net/2u *"_ivl_26", 9 0, L_000001f73bb94120;  1 drivers
v000001f73bb565f0_0 .net *"_ivl_28", 0 0, L_000001f73bc08900;  1 drivers
v000001f73bb56370_0 .net *"_ivl_5", 14 0, L_000001f73bc00980;  1 drivers
v000001f73bb57bd0_0 .net "a", 15 0, v000001f73bb583f0_0;  1 drivers
v000001f73bb57e50_0 .var "a_exp", 4 0;
v000001f73bb55b50_0 .var "a_frac", 9 0;
v000001f73bb564b0_0 .var "a_is_zero", 0 0;
v000001f73bb55bf0_0 .net "add_y", 15 0, L_000001f73bbf4860;  1 drivers
v000001f73bb56910_0 .net "any_neg_inf", 0 0, L_000001f73bc3baa0;  1 drivers
v000001f73bb56050_0 .net "any_pos_inf", 0 0, L_000001f73bc3b330;  1 drivers
v000001f73bb56ff0_0 .net "b", 15 0, v000001f73bb58710_0;  1 drivers
v000001f73bb55970_0 .var "b_exp", 4 0;
v000001f73bb579f0_0 .var "b_frac", 9 0;
v000001f73bb57590_0 .var "b_is_zero", 0 0;
v000001f73bb55c90_0 .net "div_y", 15 0, L_000001f73bc06d80;  1 drivers
v000001f73bb56870_0 .var "inx", 0 0;
v000001f73bb57090_0 .net "is_inv_a", 0 0, L_000001f73bc3b3a0;  1 drivers
v000001f73bb55a10_0 .net "is_inv_b", 0 0, L_000001f73bc3a4c0;  1 drivers
v000001f73bb56c30_0 .net "is_neg_inf_a", 0 0, L_000001f73bc3b090;  1 drivers
v000001f73bb55d30_0 .net "is_neg_inf_b", 0 0, L_000001f73bc3ba30;  1 drivers
v000001f73bb57810_0 .net "is_pos_inf_a", 0 0, L_000001f73bc3b9c0;  1 drivers
v000001f73bb57ef0_0 .net "is_pos_inf_b", 0 0, L_000001f73bc3abc0;  1 drivers
v000001f73bb578b0_0 .net "is_special", 0 0, L_000001f73ba68420;  1 drivers
v000001f73bb56d70_0 .net "iv_div", 0 0, L_000001f73bc3b870;  1 drivers
v000001f73bb55dd0_0 .net "iv_mul", 0 0, L_000001f73bc38a80;  1 drivers
v000001f73bb57c70_0 .var "iv_sel", 0 0;
v000001f73bb57270_0 .net "ix_add", 0 0, L_000001f73bc0a610;  1 drivers
v000001f73bb56cd0_0 .net "ix_div", 0 0, L_000001f73bc07280;  1 drivers
v000001f73bb56550_0 .net "ix_mul", 0 0, L_000001f73bc03720;  1 drivers
v000001f73bb55e70_0 .var "ix_sel", 0 0;
v000001f73bb55f10_0 .net "ix_sub", 0 0, L_000001f73bc38e00;  1 drivers
v000001f73bb55ab0_0 .net "mul_y", 15 0, L_000001f73bc03ae0;  1 drivers
v000001f73bb55fb0_0 .net "op", 1 0, v000001f73bb59430_0;  1 drivers
v000001f73bb57db0_0 .net "ov_add", 0 0, L_000001f73bbf54e0;  1 drivers
v000001f73bb569b0_0 .net "ov_div", 0 0, L_000001f73bc078c0;  1 drivers
v000001f73bb57130_0 .net "ov_mul", 0 0, L_000001f73bc04760;  1 drivers
v000001f73bb56690_0 .var "ov_raw", 0 0;
v000001f73bb560f0_0 .net "ov_sub", 0 0, L_000001f73bc011a0;  1 drivers
v000001f73bb573b0_0 .var "ovf", 0 0;
v000001f73bb56190_0 .var "r_exp", 4 0;
v000001f73bb57770_0 .var "r_frac", 9 0;
v000001f73bb56410_0 .var "r_is_inf", 0 0;
v000001f73bb567d0_0 .var "r_is_sub", 0 0;
v000001f73bb56e10_0 .var "r_is_zero", 0 0;
v000001f73bb56a50_0 .var "sign_res", 0 0;
v000001f73bb57a90_0 .net "sp_exp", 4 0, L_000001f73bc07500;  1 drivers
v000001f73bb571d0_0 .net "sp_frac", 9 0, L_000001f73bc08860;  1 drivers
v000001f73bb57d10_0 .net "special_div_zero", 0 0, L_000001f73ba69370;  1 drivers
v000001f73bb56730_0 .net "special_invalid", 0 0, L_000001f73ba68f80;  1 drivers
v000001f73bb57f90_0 .net "special_is_denorm", 0 0, L_000001f73bc3af40;  1 drivers
v000001f73bb56af0_0 .net "special_is_inf", 0 0, L_000001f73bc3aed0;  1 drivers
v000001f73bb56b90_0 .net "special_result", 15 0, v000001f73bb55290_0;  1 drivers
v000001f73bb56eb0_0 .net "sub_y", 15 0, L_000001f73bc016a0;  1 drivers
v000001f73bb57450_0 .net "un_add", 0 0, L_000001f73bc0a920;  1 drivers
v000001f73bb57310_0 .net "un_div", 0 0, L_000001f73bc071e0;  1 drivers
v000001f73bb576d0_0 .net "un_mul", 0 0, L_000001f73bc04260;  1 drivers
v000001f73bb57950_0 .var "un_raw", 0 0;
v000001f73bb58030_0 .net "un_sub", 0 0, L_000001f73bc39ff0;  1 drivers
v000001f73bb558d0_0 .var "unf", 0 0;
v000001f73bb594d0_0 .var "y", 15 0;
v000001f73bb59570_0 .var "y_pre", 15 0;
v000001f73bb58e90_0 .var "y_sel", 15 0;
E_000001f73b9f40b0/0 .event anyedge, v000001f73bb20d50_0, v000001f73bb20cb0_0, v000001f73bb57e50_0, v000001f73bb55b50_0;
E_000001f73b9f40b0/1 .event anyedge, v000001f73bb55970_0, v000001f73bb579f0_0, v000001f73bb54610_0, v000001f73bb530d0_0;
E_000001f73b9f40b0/2 .event anyedge, v000001f73bb549d0_0, v000001f73bb555b0_0, v000001f73bb6ee70_0, v000001f73bb70db0_0;
E_000001f73b9f40b0/3 .event anyedge, v000001f73bb56af0_0, v000001f73bb56910_0, v000001f73bb56050_0, v000001f73bb57f90_0;
E_000001f73b9f40b0/4 .event anyedge, v000001f73bb55650_0, v000001f73bb212f0_0, v000001f73bb23870_0, v000001f73bb23f50_0;
E_000001f73b9f40b0/5 .event anyedge, v000001f73bb249f0_0, v000001f73bb6cd50_0, v000001f73bb6e830_0, v000001f73bb6f910_0;
E_000001f73b9f40b0/6 .event anyedge, v000001f73bb70590_0, v000001f73bb35930_0, v000001f73bb39e90_0, v000001f73bb1b990_0;
E_000001f73b9f40b0/7 .event anyedge, v000001f73bb388b0_0, v000001f73bb38270_0, v000001f73bb1abd0_0, v000001f73bb1cbb0_0;
E_000001f73b9f40b0/8 .event anyedge, v000001f73bb1a090_0, v000001f73bb1d1f0_0, v000001f73bb1cf70_0, v000001f73bb58e90_0;
E_000001f73b9f40b0/9 .event anyedge, v000001f73bb56690_0, v000001f73bb56a50_0, v000001f73bb57950_0, v000001f73bb59570_0;
E_000001f73b9f40b0/10 .event anyedge, v000001f73bb56190_0, v000001f73bb57770_0, v000001f73bb56410_0, v000001f73bb567d0_0;
E_000001f73b9f40b0/11 .event anyedge, v000001f73bb56e10_0, v000001f73bb564b0_0, v000001f73bb57590_0, v000001f73bb55e70_0;
E_000001f73b9f40b0/12 .event anyedge, v000001f73bb573b0_0, v000001f73bb558d0_0, v000001f73bb57c70_0, v000001f73bb56870_0;
E_000001f73b9f40b0 .event/or E_000001f73b9f40b0/0, E_000001f73b9f40b0/1, E_000001f73b9f40b0/2, E_000001f73b9f40b0/3, E_000001f73b9f40b0/4, E_000001f73b9f40b0/5, E_000001f73b9f40b0/6, E_000001f73b9f40b0/7, E_000001f73b9f40b0/8, E_000001f73b9f40b0/9, E_000001f73b9f40b0/10, E_000001f73b9f40b0/11, E_000001f73b9f40b0/12;
L_000001f73bc01880 .part v000001f73bb58710_0, 15, 1;
L_000001f73bc00980 .part v000001f73bb58710_0, 0, 15;
L_000001f73bc00a20 .concat [ 15 1 0 0], L_000001f73bc00980, L_000001f73bc3a0d0;
L_000001f73bc07500 .part v000001f73bb55290_0, 10, 5;
L_000001f73bc08860 .part v000001f73bb55290_0, 0, 10;
L_000001f73bc08720 .cmp/eq 5, L_000001f73bc07500, L_000001f73bb94048;
L_000001f73bc07320 .cmp/eq 10, L_000001f73bc08860, L_000001f73bb94090;
L_000001f73bc082c0 .cmp/eq 5, L_000001f73bc07500, L_000001f73bb940d8;
L_000001f73bc08900 .cmp/ne 10, L_000001f73bc08860, L_000001f73bb94120;
S_000001f73baa2e00 .scope module, "U_ADD" "Suma16Bits" 4 55, 5 227 0, S_000001f73ba98de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "S";
    .port_info 1 /INPUT 16 "R";
    .port_info 2 /OUTPUT 16 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inexact";
P_000001f73ba9f990 .param/l "BS" 0 5 227, +C4<00000000000000000000000000001111>;
P_000001f73ba9f9c8 .param/l "EBS" 0 5 227, +C4<00000000000000000000000000000100>;
P_000001f73ba9fa00 .param/l "MBS" 0 5 227, +C4<00000000000000000000000000001001>;
L_000001f73ba6aa30 .functor OR 1, L_000001f73bbedf60, L_000001f73bbec0c0, C4<0>, C4<0>;
L_000001f73ba69920 .functor OR 1, L_000001f73bbec520, L_000001f73bbee000, C4<0>, C4<0>;
L_000001f73ba6a8e0 .functor XOR 1, L_000001f73bbed740, L_000001f73bbebbc0, C4<0>, C4<0>;
L_000001f73ba69ae0 .functor AND 1, L_000001f73ba6a8e0, L_000001f73bbec3e0, C4<1>, C4<1>;
L_000001f73ba6ac60 .functor AND 1, L_000001f73ba69ae0, L_000001f73bbebb20, C4<1>, C4<1>;
L_000001f73ba6acd0 .functor NOT 10, L_000001f73bb5a510, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000001f73ba69b50 .functor AND 1, L_000001f73bbecf20, L_000001f73bbed2e0, C4<1>, C4<1>;
L_000001f73ba69df0 .functor NOT 10, L_000001f73bb5a290, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000001f73ba69fb0 .functor AND 1, L_000001f73ba69b50, L_000001f73bbec020, C4<1>, C4<1>;
L_000001f73ba6bec0 .functor NOT 5, L_000001f73bb58cb0, C4<00000>, C4<00000>, C4<00000>;
L_000001f73ba6bf30 .functor AND 1, L_000001f73ba69fb0, L_000001f73bbed240, C4<1>, C4<1>;
L_000001f73ba6b440 .functor NOT 5, L_000001f73bb58670, C4<00000>, C4<00000>, C4<00000>;
L_000001f73ba6b6e0 .functor AND 1, L_000001f73ba6bf30, L_000001f73bbec160, C4<1>, C4<1>;
L_000001f73ba6b600 .functor OR 1, L_000001f73ba6ac60, L_000001f73ba6b6e0, C4<0>, C4<0>;
L_000001f73bc0abc0 .functor AND 1, L_000001f73ba6a8e0, L_000001f73ba6b600, C4<1>, C4<1>;
L_000001f73bc0a610 .functor BUFZ 1, L_000001f73ba69920, C4<0>, C4<0>, C4<0>;
L_000001f73bc0a920 .functor AND 1, L_000001f73bbf58a0, L_000001f73bc0a610, C4<1>, C4<1>;
v000001f73bb212f0_0 .net "F", 15 0, L_000001f73bbf4860;  alias, 1 drivers
v000001f73bb20cb0_0 .net "R", 15 0, v000001f73bb58710_0;  alias, 1 drivers
v000001f73bb20d50_0 .net "S", 15 0, v000001f73bb583f0_0;  alias, 1 drivers
v000001f73bb21f70_0 .net *"_ivl_109", 0 0, L_000001f73bc0abc0;  1 drivers
L_000001f73bb91fa8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f73bb20df0_0 .net/2u *"_ivl_110", 0 0, L_000001f73bb91fa8;  1 drivers
v000001f73bb21cf0_0 .net *"_ivl_112", 0 0, L_000001f73bbf5300;  1 drivers
L_000001f73bb91ff0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f73bb20f30_0 .net/2u *"_ivl_116", 4 0, L_000001f73bb91ff0;  1 drivers
v000001f73bb21e30_0 .net *"_ivl_118", 4 0, L_000001f73bbf5760;  1 drivers
L_000001f73bb92038 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001f73bb21b10_0 .net/2u *"_ivl_123", 9 0, L_000001f73bb92038;  1 drivers
v000001f73bb21bb0_0 .net *"_ivl_125", 9 0, L_000001f73bbf5800;  1 drivers
L_000001f73bb92080 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001f73bb21430_0 .net/2u *"_ivl_129", 4 0, L_000001f73bb92080;  1 drivers
L_000001f73bb920c8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f73bb21390_0 .net/2u *"_ivl_133", 4 0, L_000001f73bb920c8;  1 drivers
v000001f73bb214d0_0 .net *"_ivl_135", 0 0, L_000001f73bbf58a0;  1 drivers
L_000001f73bb919c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f73bb21570_0 .net/2u *"_ivl_16", 0 0, L_000001f73bb919c0;  1 drivers
v000001f73bb21610_0 .net *"_ivl_18", 10 0, L_000001f73bbec340;  1 drivers
L_000001f73bb91a08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f73bb216b0_0 .net/2u *"_ivl_22", 0 0, L_000001f73bb91a08;  1 drivers
v000001f73bb21c50_0 .net *"_ivl_24", 10 0, L_000001f73bbed380;  1 drivers
L_000001f73bb91a50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f73bb21d90_0 .net/2u *"_ivl_28", 0 0, L_000001f73bb91a50;  1 drivers
L_000001f73bb91a98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f73bb21ed0_0 .net/2u *"_ivl_32", 0 0, L_000001f73bb91a98;  1 drivers
v000001f73bb22010_0 .net *"_ivl_41", 9 0, L_000001f73bbed9c0;  1 drivers
v000001f73bb221f0_0 .net *"_ivl_45", 9 0, L_000001f73bbeda60;  1 drivers
v000001f73bb239b0_0 .net *"_ivl_52", 0 0, L_000001f73bbecc00;  1 drivers
v000001f73bb23410_0 .net *"_ivl_54", 0 0, L_000001f73bbebda0;  1 drivers
v000001f73bb22dd0_0 .net *"_ivl_56", 0 0, L_000001f73bbecde0;  1 drivers
v000001f73bb23690_0 .net *"_ivl_58", 0 0, L_000001f73bbebe40;  1 drivers
v000001f73bb24130_0 .net *"_ivl_60", 0 0, L_000001f73bbecca0;  1 drivers
v000001f73bb23230_0 .net *"_ivl_62", 0 0, L_000001f73bbece80;  1 drivers
v000001f73bb24090_0 .net *"_ivl_66", 0 0, L_000001f73bbec3e0;  1 drivers
v000001f73bb22f10_0 .net *"_ivl_69", 0 0, L_000001f73ba69ae0;  1 drivers
v000001f73bb241d0_0 .net *"_ivl_70", 0 0, L_000001f73bbebb20;  1 drivers
v000001f73bb23190_0 .net *"_ivl_73", 0 0, L_000001f73ba6ac60;  1 drivers
v000001f73bb25210_0 .net *"_ivl_75", 0 0, L_000001f73bbecf20;  1 drivers
v000001f73bb22bf0_0 .net *"_ivl_76", 9 0, L_000001f73ba6acd0;  1 drivers
v000001f73bb22c90_0 .net *"_ivl_79", 0 0, L_000001f73bbed2e0;  1 drivers
v000001f73bb24bd0_0 .net *"_ivl_81", 0 0, L_000001f73ba69b50;  1 drivers
v000001f73bb24810_0 .net *"_ivl_82", 9 0, L_000001f73ba69df0;  1 drivers
v000001f73bb24270_0 .net *"_ivl_85", 0 0, L_000001f73bbec020;  1 drivers
v000001f73bb230f0_0 .net *"_ivl_87", 0 0, L_000001f73ba69fb0;  1 drivers
v000001f73bb250d0_0 .net *"_ivl_88", 4 0, L_000001f73ba6bec0;  1 drivers
v000001f73bb22e70_0 .net *"_ivl_91", 0 0, L_000001f73bbed240;  1 drivers
v000001f73bb22fb0_0 .net *"_ivl_93", 0 0, L_000001f73ba6bf30;  1 drivers
v000001f73bb24ef0_0 .net *"_ivl_94", 4 0, L_000001f73ba6b440;  1 drivers
v000001f73bb23af0_0 .net *"_ivl_97", 0 0, L_000001f73bbec160;  1 drivers
v000001f73bb248b0_0 .net *"_ivl_99", 0 0, L_000001f73ba6b6e0;  1 drivers
v000001f73bb24310_0 .net "boolean1", 0 0, L_000001f73bbed4c0;  1 drivers
v000001f73bb23910_0 .net "boolean2", 0 0, L_000001f73ba6a8e0;  1 drivers
v000001f73bb252b0_0 .net "diff_exp1", 4 0, L_000001f73bb58ad0;  1 drivers
v000001f73bb23730_0 .net "diff_exp2", 4 0, L_000001f73bbede20;  1 drivers
v000001f73bb232d0_0 .net "e1", 4 0, L_000001f73bb58cb0;  1 drivers
v000001f73bb23370_0 .net "e2", 4 0, L_000001f73bb58670;  1 drivers
v000001f73bb246d0_0 .net "exp_aux", 4 0, L_000001f73bbee0a0;  1 drivers
v000001f73bb22b50_0 .net "exp_sum_add", 4 0, L_000001f73ba64910;  1 drivers
v000001f73bb243b0_0 .net "exp_sum_sub", 4 0, L_000001f73bc0a6f0;  1 drivers
v000001f73bb23550_0 .net "final_exp", 4 0, L_000001f73bbf5260;  1 drivers
v000001f73bb24450_0 .net "g1", 0 0, L_000001f73bbed1a0;  1 drivers
v000001f73bb234b0_0 .net "g1_shift", 0 0, L_000001f73bbec660;  1 drivers
v000001f73bb25170_0 .net "g2", 0 0, L_000001f73bbed420;  1 drivers
v000001f73bb23a50_0 .net "g2_shift", 0 0, L_000001f73bbecac0;  1 drivers
v000001f73bb23870_0 .net "inexact", 0 0, L_000001f73bc0a610;  alias, 1 drivers
v000001f73bb235f0_0 .net "inexact_m1", 0 0, L_000001f73bbec520;  1 drivers
v000001f73bb22d30_0 .net "inexact_m2", 0 0, L_000001f73bbee000;  1 drivers
v000001f73bb23050_0 .net "is_same_exp", 0 0, L_000001f73bbed6a0;  1 drivers
v000001f73bb237d0_0 .net "is_zero_result", 0 0, L_000001f73ba6b600;  1 drivers
v000001f73bb24a90_0 .net "lost_align", 0 0, L_000001f73ba69920;  1 drivers
v000001f73bb24b30_0 .net "m1_10", 9 0, L_000001f73bbec5c0;  1 drivers
v000001f73bb244f0_0 .net "m1_11", 10 0, L_000001f73bbed920;  1 drivers
v000001f73bb23cd0_0 .net "m1_init", 9 0, L_000001f73bb5a510;  1 drivers
v000001f73bb23b90_0 .net "m1_shift", 10 0, L_000001f73bbedec0;  1 drivers
v000001f73bb24590_0 .net "m2_10", 9 0, L_000001f73bbedb00;  1 drivers
v000001f73bb23c30_0 .net "m2_11", 10 0, L_000001f73bbeba80;  1 drivers
v000001f73bb24c70_0 .net "m2_init", 9 0, L_000001f73bb5a290;  1 drivers
v000001f73bb23d70_0 .net "m2_shift", 10 0, L_000001f73bbec7a0;  1 drivers
v000001f73bb23e10_0 .net "op_sum", 9 0, L_000001f73bbf42c0;  1 drivers
v000001f73bb24630_0 .net "op_sum_add", 9 0, L_000001f73ba646e0;  1 drivers
v000001f73bb23eb0_0 .net "op_sum_sub", 9 0, L_000001f73bc09960;  1 drivers
v000001f73bb23f50_0 .net "overflow", 0 0, L_000001f73bbf54e0;  alias, 1 drivers
v000001f73bb24d10_0 .net "s1", 0 0, L_000001f73bbed740;  1 drivers
v000001f73bb23ff0_0 .net "s2", 0 0, L_000001f73bbebbc0;  1 drivers
v000001f73bb24db0_0 .net "sign", 0 0, L_000001f73bbeb940;  1 drivers
v000001f73bb24770_0 .net "sticky_for_round", 0 0, L_000001f73ba6aa30;  1 drivers
v000001f73bb24950_0 .net "sticky_m1", 0 0, L_000001f73bbedf60;  1 drivers
v000001f73bb24e50_0 .net "sticky_m2", 0 0, L_000001f73bbec0c0;  1 drivers
v000001f73bb249f0_0 .net "underflow", 0 0, L_000001f73bc0a920;  alias, 1 drivers
L_000001f73bb5a510 .part v000001f73bb583f0_0, 0, 10;
L_000001f73bb5a290 .part v000001f73bb58710_0, 0, 10;
L_000001f73bb58cb0 .part v000001f73bb583f0_0, 10, 5;
L_000001f73bb58670 .part v000001f73bb58710_0, 10, 5;
L_000001f73bbed740 .part v000001f73bb583f0_0, 15, 1;
L_000001f73bbebbc0 .part v000001f73bb58710_0, 15, 1;
L_000001f73bbed4c0 .cmp/gt 5, L_000001f73bb58cb0, L_000001f73bb58670;
L_000001f73bbed6a0 .cmp/eq 5, L_000001f73bb58cb0, L_000001f73bb58670;
L_000001f73bbec340 .concat [ 10 1 0 0], L_000001f73bb5a510, L_000001f73bb919c0;
L_000001f73bbed920 .functor MUXZ 11, L_000001f73bbedec0, L_000001f73bbec340, L_000001f73bbed4c0, C4<>;
L_000001f73bbed380 .concat [ 10 1 0 0], L_000001f73bb5a290, L_000001f73bb91a08;
L_000001f73bbeba80 .functor MUXZ 11, L_000001f73bbed380, L_000001f73bbec7a0, L_000001f73bbed4c0, C4<>;
L_000001f73bbed1a0 .functor MUXZ 1, L_000001f73bbec660, L_000001f73bb91a50, L_000001f73bbed4c0, C4<>;
L_000001f73bbed420 .functor MUXZ 1, L_000001f73bb91a98, L_000001f73bbecac0, L_000001f73bbed4c0, C4<>;
L_000001f73bbed9c0 .part L_000001f73bbedec0, 0, 10;
L_000001f73bbec5c0 .functor MUXZ 10, L_000001f73bbed9c0, L_000001f73bb5a510, L_000001f73bbed4c0, C4<>;
L_000001f73bbeda60 .part L_000001f73bbec7a0, 0, 10;
L_000001f73bbedb00 .functor MUXZ 10, L_000001f73bb5a290, L_000001f73bbeda60, L_000001f73bbed4c0, C4<>;
L_000001f73bbee0a0 .functor MUXZ 5, L_000001f73bb58670, L_000001f73bb58cb0, L_000001f73bbed4c0, C4<>;
L_000001f73bbecc00 .cmp/gt 5, L_000001f73bb58cb0, L_000001f73bb58670;
L_000001f73bbebda0 .cmp/gt 5, L_000001f73bb58670, L_000001f73bb58cb0;
L_000001f73bbecde0 .cmp/ge 10, L_000001f73bb5a510, L_000001f73bb5a290;
L_000001f73bbebe40 .functor MUXZ 1, L_000001f73bbebbc0, L_000001f73bbed740, L_000001f73bbecde0, C4<>;
L_000001f73bbecca0 .functor MUXZ 1, L_000001f73bbebe40, L_000001f73bbebbc0, L_000001f73bbebda0, C4<>;
L_000001f73bbece80 .functor MUXZ 1, L_000001f73bbecca0, L_000001f73bbed740, L_000001f73bbecc00, C4<>;
L_000001f73bbeb940 .functor MUXZ 1, L_000001f73bbed740, L_000001f73bbece80, L_000001f73ba6a8e0, C4<>;
L_000001f73bbec3e0 .cmp/eq 10, L_000001f73bb5a510, L_000001f73bb5a290;
L_000001f73bbebb20 .cmp/eq 5, L_000001f73bb58cb0, L_000001f73bb58670;
L_000001f73bbecf20 .reduce/nor L_000001f73ba6a8e0;
L_000001f73bbed2e0 .reduce/and L_000001f73ba6acd0;
L_000001f73bbec020 .reduce/and L_000001f73ba69df0;
L_000001f73bbed240 .reduce/and L_000001f73ba6bec0;
L_000001f73bbec160 .reduce/and L_000001f73ba6b440;
L_000001f73bbf42c0 .functor MUXZ 10, L_000001f73ba646e0, L_000001f73bc09960, L_000001f73ba6a8e0, C4<>;
L_000001f73bbf5260 .functor MUXZ 5, L_000001f73ba64910, L_000001f73bc0a6f0, L_000001f73ba6a8e0, C4<>;
L_000001f73bbf5300 .functor MUXZ 1, L_000001f73bbeb940, L_000001f73bb91fa8, L_000001f73bc0abc0, C4<>;
L_000001f73bbf5760 .functor MUXZ 5, L_000001f73bbf5260, L_000001f73bb91ff0, L_000001f73ba6b600, C4<>;
L_000001f73bbf4860 .concat8 [ 10 5 1 0], L_000001f73bbf5800, L_000001f73bbf5760, L_000001f73bbf5300;
L_000001f73bbf5800 .functor MUXZ 10, L_000001f73bbf42c0, L_000001f73bb92038, L_000001f73ba6b600, C4<>;
L_000001f73bbf54e0 .cmp/eq 5, L_000001f73bbf5260, L_000001f73bb92080;
L_000001f73bbf58a0 .cmp/eq 5, L_000001f73bbf5260, L_000001f73bb920c8;
S_000001f73baa50f0 .scope module, "mshift1" "right_shift_pf_sum" 5 257, 5 61 0, S_000001f73baa2e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "mantisa";
    .port_info 1 /INPUT 5 "shifts";
    .port_info 2 /OUTPUT 11 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_000001f73ba9e2c0 .param/l "BS" 0 5 61, +C4<00000000000000000000000000001111>;
P_000001f73ba9e2f8 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000100>;
P_000001f73ba9e330 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000001001>;
v000001f73ba35070_0 .net "F", 10 0, L_000001f73bbedec0;  alias, 1 drivers
L_000001f73bb918a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f73ba3a890_0 .net/2u *"_ivl_0", 0 0, L_000001f73bb918a0;  1 drivers
v000001f73ba3cd70_0 .net *"_ivl_13", 8 0, L_000001f73bbedce0;  1 drivers
v000001f73ba3b3d0_0 .net *"_ivl_17", 9 0, L_000001f73bbebd00;  1 drivers
L_000001f73bb918e8 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001f73ba3b330_0 .net/2u *"_ivl_2", 9 0, L_000001f73bb918e8;  1 drivers
v000001f73ba3b470_0 .net "full_value", 20 0, L_000001f73bbedba0;  1 drivers
v000001f73ba3a9d0_0 .net "guard_bit", 0 0, L_000001f73bbec660;  alias, 1 drivers
v000001f73ba3ab10_0 .net "inexact_flag", 0 0, L_000001f73bbec520;  alias, 1 drivers
v000001f73ba3af70_0 .net "mantisa", 9 0, L_000001f73bb5a510;  alias, 1 drivers
v000001f73ba3c5f0_0 .net "shifted", 20 0, L_000001f73bbed7e0;  1 drivers
v000001f73ba3c370_0 .net "shifts", 4 0, L_000001f73bbede20;  alias, 1 drivers
v000001f73ba3b790_0 .net "sticky_bits", 0 0, L_000001f73bbedf60;  alias, 1 drivers
L_000001f73bbedba0 .concat [ 10 10 1 0], L_000001f73bb918e8, L_000001f73bb5a510, L_000001f73bb918a0;
L_000001f73bbed7e0 .shift/r 21, L_000001f73bbedba0, L_000001f73bbede20;
L_000001f73bbedec0 .part L_000001f73bbed7e0, 10, 11;
L_000001f73bbec660 .part L_000001f73bbed7e0, 9, 1;
L_000001f73bbedce0 .part L_000001f73bbed7e0, 0, 9;
L_000001f73bbedf60 .reduce/or L_000001f73bbedce0;
L_000001f73bbebd00 .part L_000001f73bbed7e0, 0, 10;
L_000001f73bbec520 .reduce/or L_000001f73bbebd00;
S_000001f73baa5280 .scope module, "mshift2" "right_shift_pf_sum" 5 260, 5 61 0, S_000001f73baa2e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "mantisa";
    .port_info 1 /INPUT 5 "shifts";
    .port_info 2 /OUTPUT 11 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_000001f73ba98a50 .param/l "BS" 0 5 61, +C4<00000000000000000000000000001111>;
P_000001f73ba98a88 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000100>;
P_000001f73ba98ac0 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000001001>;
v000001f73ba3b830_0 .net "F", 10 0, L_000001f73bbec7a0;  alias, 1 drivers
L_000001f73bb91930 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f73ba3b8d0_0 .net/2u *"_ivl_0", 0 0, L_000001f73bb91930;  1 drivers
v000001f73ba3bb50_0 .net *"_ivl_13", 8 0, L_000001f73bbec480;  1 drivers
v000001f73ba3bd30_0 .net *"_ivl_17", 9 0, L_000001f73bbecd40;  1 drivers
L_000001f73bb91978 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001f73ba3bdd0_0 .net/2u *"_ivl_2", 9 0, L_000001f73bb91978;  1 drivers
v000001f73ba3c690_0 .net "full_value", 20 0, L_000001f73bbec980;  1 drivers
v000001f73ba3be70_0 .net "guard_bit", 0 0, L_000001f73bbecac0;  alias, 1 drivers
v000001f73ba3c410_0 .net "inexact_flag", 0 0, L_000001f73bbee000;  alias, 1 drivers
v000001f73ba3c4b0_0 .net "mantisa", 9 0, L_000001f73bb5a290;  alias, 1 drivers
v000001f73ba3c730_0 .net "shifted", 20 0, L_000001f73bbeb9e0;  1 drivers
v000001f73ba3dbd0_0 .net "shifts", 4 0, L_000001f73bb58ad0;  alias, 1 drivers
v000001f73ba3de50_0 .net "sticky_bits", 0 0, L_000001f73bbec0c0;  alias, 1 drivers
L_000001f73bbec980 .concat [ 10 10 1 0], L_000001f73bb91978, L_000001f73bb5a290, L_000001f73bb91930;
L_000001f73bbeb9e0 .shift/r 21, L_000001f73bbec980, L_000001f73bb58ad0;
L_000001f73bbec7a0 .part L_000001f73bbeb9e0, 10, 11;
L_000001f73bbecac0 .part L_000001f73bbeb9e0, 9, 1;
L_000001f73bbec480 .part L_000001f73bbeb9e0, 0, 9;
L_000001f73bbec0c0 .reduce/or L_000001f73bbec480;
L_000001f73bbecd40 .part L_000001f73bbeb9e0, 0, 10;
L_000001f73bbee000 .reduce/or L_000001f73bbecd40;
S_000001f73b6b8e30 .scope module, "rm" "RestaMantisa" 5 302, 5 130 0, S_000001f73baa2e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "S";
    .port_info 1 /INPUT 10 "R";
    .port_info 2 /INPUT 1 "is_same_exp";
    .port_info 3 /INPUT 1 "is_mayus_exp";
    .port_info 4 /INPUT 5 "ExpIn";
    .port_info 5 /OUTPUT 5 "ExpOut";
    .port_info 6 /OUTPUT 10 "F";
P_000001f73baa2270 .param/l "BS" 0 5 130, +C4<00000000000000000000000000001111>;
P_000001f73baa22a8 .param/l "EBS" 0 5 130, +C4<00000000000000000000000000000100>;
P_000001f73baa22e0 .param/l "MBS" 0 5 130, +C4<00000000000000000000000000001001>;
L_000001f73bc0fa10 .functor AND 1, L_000001f73bbf3f00, L_000001f73bbf3be0, C4<1>, C4<1>;
L_000001f73bc0f2a0 .functor AND 1, L_000001f73bbed6a0, L_000001f73bbf33c0, C4<1>, C4<1>;
L_000001f73bc0fd20 .functor OR 1, L_000001f73bc0fa10, L_000001f73bc0f2a0, C4<0>, C4<0>;
L_000001f73bc0f770 .functor AND 1, L_000001f73bbf4d60, L_000001f73bbf53a0, C4<1>, C4<1>;
L_000001f73bc0e660 .functor OR 1, L_000001f73bc0f770, L_000001f73bbed6a0, C4<0>, C4<0>;
L_000001f73bc0ec10 .functor AND 1, L_000001f73bbed4c0, L_000001f73bbf3b40, C4<1>, C4<1>;
L_000001f73bc0eba0 .functor OR 1, L_000001f73bc0e660, L_000001f73bc0ec10, C4<0>, C4<0>;
L_000001f73bc0e970 .functor OR 1, L_000001f73bbed4c0, L_000001f73bbf3500, C4<0>, C4<0>;
L_000001f73bc0a6f0 .functor BUFZ 5, L_000001f73bbf4220, C4<00000>, C4<00000>, C4<00000>;
L_000001f73bc09960 .functor BUFZ 10, L_000001f73bbf4ae0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v000001f73bafe9c0_0 .net "Debe", 10 0, L_000001f73bbf2380;  1 drivers
v000001f73bafe7e0_0 .net "Debe_e", 10 0, L_000001f73bbf24c0;  1 drivers
v000001f73bafea60_0 .net "ExpAux", 4 0, L_000001f73bbf3640;  1 drivers
v000001f73bafc620_0 .net "ExpFinal", 4 0, L_000001f73bbf4220;  1 drivers
v000001f73bafcee0_0 .net "ExpIn", 4 0, L_000001f73bbee0a0;  alias, 1 drivers
v000001f73bafd340_0 .net "ExpOut", 4 0, L_000001f73bc0a6f0;  alias, 1 drivers
v000001f73bafc3a0_0 .net "ExpOutTemp", 4 0, L_000001f73bbf40e0;  1 drivers
v000001f73bafc440_0 .net "F", 9 0, L_000001f73bc09960;  alias, 1 drivers
v000001f73bafdf20_0 .net "FFinal", 9 0, L_000001f73bbf4ae0;  1 drivers
v000001f73bafdd40_0 .net "FTemp", 9 0, L_000001f73bbf4180;  1 drivers
v000001f73bafd480_0 .net "FToRound", 14 0, L_000001f73bbf3aa0;  1 drivers
v000001f73bafd520_0 .net "F_aux", 9 0, L_000001f73bbf1700;  1 drivers
v000001f73bafd5c0_0 .net "F_aux_e", 9 0, L_000001f73bbf2240;  1 drivers
v000001f73bafe4c0_0 .net "F_to_use", 9 0, L_000001f73bbf3c80;  1 drivers
v000001f73bafd660_0 .net "R", 9 0, L_000001f73bbedb00;  alias, 1 drivers
v000001f73bafde80_0 .net "S", 9 0, L_000001f73bbec5c0;  alias, 1 drivers
L_000001f73bb91d20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f73bafd7a0_0 .net/2u *"_ivl_145", 0 0, L_000001f73bb91d20;  1 drivers
L_000001f73bb91d68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f73bafd840_0 .net/2u *"_ivl_150", 0 0, L_000001f73bb91d68;  1 drivers
v000001f73bafd8e0_0 .net *"_ivl_157", 0 0, L_000001f73bbf3f00;  1 drivers
v000001f73bafe060_0 .net *"_ivl_159", 0 0, L_000001f73bbf3be0;  1 drivers
v000001f73bafe560_0 .net *"_ivl_161", 0 0, L_000001f73bc0fa10;  1 drivers
v000001f73bafe100_0 .net *"_ivl_163", 0 0, L_000001f73bbf33c0;  1 drivers
v000001f73bafc300_0 .net *"_ivl_165", 0 0, L_000001f73bc0f2a0;  1 drivers
v000001f73bb00180_0 .net *"_ivl_169", 0 0, L_000001f73bbf4d60;  1 drivers
v000001f73bb00720_0 .net *"_ivl_171", 0 0, L_000001f73bbf53a0;  1 drivers
v000001f73bafef60_0 .net *"_ivl_173", 0 0, L_000001f73bc0f770;  1 drivers
v000001f73bb00ea0_0 .net *"_ivl_175", 0 0, L_000001f73bc0e660;  1 drivers
v000001f73baff000_0 .net *"_ivl_177", 0 0, L_000001f73bbf3b40;  1 drivers
v000001f73bb00860_0 .net *"_ivl_179", 0 0, L_000001f73bc0ec10;  1 drivers
v000001f73bb002c0_0 .net *"_ivl_184", 0 0, L_000001f73bbf3500;  1 drivers
v000001f73baff8c0_0 .net *"_ivl_187", 0 0, L_000001f73bc0e970;  1 drivers
v000001f73bb011c0_0 .net *"_ivl_192", 9 0, L_000001f73bbf4ea0;  1 drivers
L_000001f73bb91df8 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v000001f73baff640_0 .net/2u *"_ivl_196", 31 0, L_000001f73bb91df8;  1 drivers
v000001f73baff0a0_0 .net *"_ivl_198", 31 0, L_000001f73bbf4f40;  1 drivers
L_000001f73bb91e40 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f73baff280_0 .net *"_ivl_201", 26 0, L_000001f73bb91e40;  1 drivers
v000001f73bb00680_0 .net *"_ivl_202", 31 0, L_000001f73bbf5440;  1 drivers
v000001f73bafff00_0 .net *"_ivl_207", 4 0, L_000001f73bbf4fe0;  1 drivers
v000001f73baff500_0 .net "cond_F_shift", 0 0, L_000001f73bc0eba0;  1 drivers
v000001f73baff5a0_0 .net "cond_idx", 0 0, L_000001f73bc0fd20;  1 drivers
v000001f73bb00900_0 .net "idx", 4 0, L_000001f73bbf2600;  1 drivers
v000001f73baff460_0 .net "idx_e", 4 0, L_000001f73bbf35a0;  1 drivers
v000001f73baff6e0_0 .net "idx_to_use", 4 0, L_000001f73bbf3780;  1 drivers
v000001f73baff820_0 .net "is_mayus_exp", 0 0, L_000001f73bbed4c0;  alias, 1 drivers
v000001f73baff780_0 .net "is_same_exp", 0 0, L_000001f73bbed6a0;  alias, 1 drivers
v000001f73bb01260_0 .net "lost_bits", 9 0, L_000001f73bbf3d20;  1 drivers
L_000001f73bbefb80 .part L_000001f73bbec5c0, 0, 1;
L_000001f73bbf1520 .part L_000001f73bbedb00, 0, 1;
L_000001f73bbf26a0 .part L_000001f73bbf2380, 0, 1;
L_000001f73bbf15c0 .part L_000001f73bbedb00, 0, 1;
L_000001f73bbf2420 .part L_000001f73bbec5c0, 0, 1;
L_000001f73bbf27e0 .part L_000001f73bbf24c0, 0, 1;
L_000001f73bbf2740 .part L_000001f73bbec5c0, 1, 1;
L_000001f73bbf1a20 .part L_000001f73bbedb00, 1, 1;
L_000001f73bbf2060 .part L_000001f73bbf2380, 1, 1;
L_000001f73bbf0bc0 .part L_000001f73bbedb00, 1, 1;
L_000001f73bbf1840 .part L_000001f73bbec5c0, 1, 1;
L_000001f73bbf10c0 .part L_000001f73bbf24c0, 1, 1;
L_000001f73bbf2e20 .part L_000001f73bbec5c0, 2, 1;
L_000001f73bbf2880 .part L_000001f73bbedb00, 2, 1;
L_000001f73bbf1660 .part L_000001f73bbf2380, 2, 1;
L_000001f73bbf1d40 .part L_000001f73bbedb00, 2, 1;
L_000001f73bbf0f80 .part L_000001f73bbec5c0, 2, 1;
L_000001f73bbf22e0 .part L_000001f73bbf24c0, 2, 1;
L_000001f73bbf09e0 .part L_000001f73bbec5c0, 3, 1;
L_000001f73bbf0a80 .part L_000001f73bbedb00, 3, 1;
L_000001f73bbf2560 .part L_000001f73bbf2380, 3, 1;
L_000001f73bbf2d80 .part L_000001f73bbedb00, 3, 1;
L_000001f73bbf13e0 .part L_000001f73bbec5c0, 3, 1;
L_000001f73bbf2920 .part L_000001f73bbf24c0, 3, 1;
L_000001f73bbf2ba0 .part L_000001f73bbec5c0, 4, 1;
L_000001f73bbf0b20 .part L_000001f73bbedb00, 4, 1;
L_000001f73bbf29c0 .part L_000001f73bbf2380, 4, 1;
L_000001f73bbf1340 .part L_000001f73bbedb00, 4, 1;
L_000001f73bbf1b60 .part L_000001f73bbec5c0, 4, 1;
L_000001f73bbf2ce0 .part L_000001f73bbf24c0, 4, 1;
L_000001f73bbf1480 .part L_000001f73bbec5c0, 5, 1;
L_000001f73bbf2ec0 .part L_000001f73bbedb00, 5, 1;
L_000001f73bbf2f60 .part L_000001f73bbf2380, 5, 1;
L_000001f73bbf3000 .part L_000001f73bbedb00, 5, 1;
L_000001f73bbf30a0 .part L_000001f73bbec5c0, 5, 1;
L_000001f73bbf2a60 .part L_000001f73bbf24c0, 5, 1;
L_000001f73bbf1020 .part L_000001f73bbec5c0, 6, 1;
L_000001f73bbf0940 .part L_000001f73bbedb00, 6, 1;
L_000001f73bbf1ca0 .part L_000001f73bbf2380, 6, 1;
L_000001f73bbf18e0 .part L_000001f73bbedb00, 6, 1;
L_000001f73bbf2b00 .part L_000001f73bbec5c0, 6, 1;
L_000001f73bbf2c40 .part L_000001f73bbf24c0, 6, 1;
L_000001f73bbf0c60 .part L_000001f73bbec5c0, 7, 1;
L_000001f73bbf0d00 .part L_000001f73bbedb00, 7, 1;
L_000001f73bbf1980 .part L_000001f73bbf2380, 7, 1;
L_000001f73bbf0da0 .part L_000001f73bbedb00, 7, 1;
L_000001f73bbf1160 .part L_000001f73bbec5c0, 7, 1;
L_000001f73bbf0e40 .part L_000001f73bbf24c0, 7, 1;
L_000001f73bbf17a0 .part L_000001f73bbec5c0, 8, 1;
L_000001f73bbf0ee0 .part L_000001f73bbedb00, 8, 1;
L_000001f73bbf1de0 .part L_000001f73bbf2380, 8, 1;
L_000001f73bbf1200 .part L_000001f73bbedb00, 8, 1;
L_000001f73bbf1e80 .part L_000001f73bbec5c0, 8, 1;
L_000001f73bbf1f20 .part L_000001f73bbf24c0, 8, 1;
L_000001f73bbf1fc0 .part L_000001f73bbec5c0, 9, 1;
L_000001f73bbf1ac0 .part L_000001f73bbedb00, 9, 1;
L_000001f73bbf12a0 .part L_000001f73bbf2380, 9, 1;
LS_000001f73bbf1700_0_0 .concat8 [ 1 1 1 1], L_000001f73bc0bdb0, L_000001f73bc0b170, L_000001f73bc0bc60, L_000001f73bc0c6e0;
LS_000001f73bbf1700_0_4 .concat8 [ 1 1 1 1], L_000001f73bc0cd70, L_000001f73bc0d6a0, L_000001f73bc0d5c0, L_000001f73bc0e6d0;
LS_000001f73bbf1700_0_8 .concat8 [ 1 1 0 0], L_000001f73bc0f000, L_000001f73bc10030;
L_000001f73bbf1700 .concat8 [ 4 4 2 0], LS_000001f73bbf1700_0_0, LS_000001f73bbf1700_0_4, LS_000001f73bbf1700_0_8;
L_000001f73bbf1c00 .part L_000001f73bbedb00, 9, 1;
L_000001f73bbf2100 .part L_000001f73bbec5c0, 9, 1;
L_000001f73bbf21a0 .part L_000001f73bbf24c0, 9, 1;
LS_000001f73bbf2240_0_0 .concat8 [ 1 1 1 1], L_000001f73bc0c7c0, L_000001f73bc0aed0, L_000001f73bc0c1a0, L_000001f73bc0d710;
LS_000001f73bbf2240_0_4 .concat8 [ 1 1 1 1], L_000001f73bc0dcc0, L_000001f73bc0df60, L_000001f73bc0de80, L_000001f73bc0e820;
LS_000001f73bbf2240_0_8 .concat8 [ 1 1 0 0], L_000001f73bc0f0e0, L_000001f73bc0f1c0;
L_000001f73bbf2240 .concat8 [ 4 4 2 0], LS_000001f73bbf2240_0_0, LS_000001f73bbf2240_0_4, LS_000001f73bbf2240_0_8;
LS_000001f73bbf2380_0_0 .concat8 [ 1 1 1 1], L_000001f73bb91d20, L_000001f73bc0c590, L_000001f73bc0ba30, L_000001f73bc0c3d0;
LS_000001f73bbf2380_0_4 .concat8 [ 1 1 1 1], L_000001f73bc0c520, L_000001f73bc0d080, L_000001f73bc0d400, L_000001f73bc0dbe0;
LS_000001f73bbf2380_0_8 .concat8 [ 1 1 1 0], L_000001f73bc0e270, L_000001f73bc0e890, L_000001f73bc0edd0;
L_000001f73bbf2380 .concat8 [ 4 4 3 0], LS_000001f73bbf2380_0_0, LS_000001f73bbf2380_0_4, LS_000001f73bbf2380_0_8;
LS_000001f73bbf24c0_0_0 .concat8 [ 1 1 1 1], L_000001f73bb91d68, L_000001f73bc0bf70, L_000001f73bc0b640, L_000001f73bc0b720;
LS_000001f73bbf24c0_0_4 .concat8 [ 1 1 1 1], L_000001f73bc0dc50, L_000001f73bc0cb40, L_000001f73bc0d550, L_000001f73bc0e430;
LS_000001f73bbf24c0_0_8 .concat8 [ 1 1 1 0], L_000001f73bc0fe00, L_000001f73bc0ef20, L_000001f73bc0f690;
L_000001f73bbf24c0 .concat8 [ 4 4 3 0], LS_000001f73bbf24c0_0_0, LS_000001f73bbf24c0_0_4, LS_000001f73bbf24c0_0_8;
L_000001f73bbf2600 .ufunc/vec4 TD_tb_alu_sub_16.DUT.U_ADD.rm.first_one_9bits, 5, L_000001f73bbf1700 (v000001f73ba3dd10_0) S_000001f73b6b8fc0;
L_000001f73bbf35a0 .ufunc/vec4 TD_tb_alu_sub_16.DUT.U_ADD.rm.first_one_9bits, 5, L_000001f73bbf2240 (v000001f73ba3dd10_0) S_000001f73b6b8fc0;
L_000001f73bbf3f00 .reduce/nor L_000001f73bbed4c0;
L_000001f73bbf3be0 .reduce/nor L_000001f73bbed6a0;
L_000001f73bbf33c0 .part L_000001f73bbf2380, 10, 1;
L_000001f73bbf4d60 .reduce/nor L_000001f73bbed4c0;
L_000001f73bbf53a0 .part L_000001f73bbf24c0, 10, 1;
L_000001f73bbf3b40 .part L_000001f73bbf2380, 10, 1;
L_000001f73bbf3780 .functor MUXZ 5, L_000001f73bbf2600, L_000001f73bbf35a0, L_000001f73bc0fd20, C4<>;
L_000001f73bbf3500 .cmp/ge 10, L_000001f73bbec5c0, L_000001f73bbedb00;
L_000001f73bbf3c80 .functor MUXZ 10, L_000001f73bbf2240, L_000001f73bbf1700, L_000001f73bc0e970, C4<>;
L_000001f73bbf40e0 .functor MUXZ 5, L_000001f73bbee0a0, L_000001f73bbf3640, L_000001f73bc0eba0, C4<>;
L_000001f73bbf4ea0 .shift/l 10, L_000001f73bbf3c80, L_000001f73bbf3780;
L_000001f73bbf4180 .functor MUXZ 10, L_000001f73bbf3c80, L_000001f73bbf4ea0, L_000001f73bc0eba0, C4<>;
L_000001f73bbf4f40 .concat [ 5 27 0 0], L_000001f73bbf3780, L_000001f73bb91e40;
L_000001f73bbf5440 .arith/sub 32, L_000001f73bb91df8, L_000001f73bbf4f40;
L_000001f73bbf3d20 .shift/r 10, L_000001f73bbf3c80, L_000001f73bbf5440;
L_000001f73bbf4fe0 .part L_000001f73bbf3d20, 0, 5;
L_000001f73bbf3aa0 .concat [ 5 10 0 0], L_000001f73bbf4fe0, L_000001f73bbf4180;
S_000001f73b6b8fc0 .scope function.vec4.s5, "first_one_9bits" "first_one_9bits" 5 142, 5 142 0, S_000001f73b6b8e30;
 .timescale -9 -12;
; Variable first_one_9bits is vec4 return value of scope S_000001f73b6b8fc0
v000001f73ba3dc70_0 .var "found", 0 0;
v000001f73ba3d4f0_0 .var/i "idx", 31 0;
v000001f73ba3dd10_0 .var "val", 9 0;
TD_tb_alu_sub_16.DUT.U_ADD.rm.first_one_9bits ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f73ba3dc70_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 9, 0, 32;
    %store/vec4 v000001f73ba3d4f0_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001f73ba3d4f0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001f73ba3dd10_0;
    %load/vec4 v000001f73ba3d4f0_0;
    %part/s 1;
    %load/vec4 v000001f73ba3dc70_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 10, 0, 32;
    %load/vec4 v000001f73ba3d4f0_0;
    %sub;
    %pad/s 5;
    %ret/vec4 0, 0, 5;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f73ba3dc70_0, 0, 1;
T_0.2 ;
    %load/vec4 v000001f73ba3d4f0_0;
    %subi 1, 0, 32;
    %store/vec4 v000001f73ba3d4f0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000001f73b6b9150 .scope generate, "genblk1[0]" "genblk1[0]" 5 168, 5 168 0, S_000001f73b6b8e30;
 .timescale -9 -12;
P_000001f73b9f4470 .param/l "i" 0 5 168, +C4<00>;
S_000001f73b6cdc90 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001f73b6b9150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73ba64980 .functor NOT 1, L_000001f73bbefb80, C4<0>, C4<0>, C4<0>;
L_000001f73ba649f0 .functor AND 1, L_000001f73ba64980, L_000001f73bbf1520, C4<1>, C4<1>;
L_000001f73ba6bad0 .functor NOT 1, L_000001f73bbefb80, C4<0>, C4<0>, C4<0>;
L_000001f73b9daf00 .functor AND 1, L_000001f73ba6bad0, L_000001f73bbf26a0, C4<1>, C4<1>;
L_000001f73b9dc470 .functor OR 1, L_000001f73ba649f0, L_000001f73b9daf00, C4<0>, C4<0>;
L_000001f73bc0b410 .functor AND 1, L_000001f73bbf1520, L_000001f73bbf26a0, C4<1>, C4<1>;
L_000001f73bc0c590 .functor OR 1, L_000001f73b9dc470, L_000001f73bc0b410, C4<0>, C4<0>;
L_000001f73bc0b480 .functor XOR 1, L_000001f73bbefb80, L_000001f73bbf1520, C4<0>, C4<0>;
L_000001f73bc0bdb0 .functor XOR 1, L_000001f73bc0b480, L_000001f73bbf26a0, C4<0>, C4<0>;
v000001f73ba3d770_0 .net "Debe", 0 0, L_000001f73bc0c590;  1 drivers
v000001f73ba3db30_0 .net "Din", 0 0, L_000001f73bbf26a0;  1 drivers
v000001f73ba3def0_0 .net "Dout", 0 0, L_000001f73bc0bdb0;  1 drivers
v000001f73ba3d950_0 .net "Ri", 0 0, L_000001f73bbf1520;  1 drivers
v000001f73ba3d8b0_0 .net "Si", 0 0, L_000001f73bbefb80;  1 drivers
v000001f73ba3d1d0_0 .net *"_ivl_0", 0 0, L_000001f73ba64980;  1 drivers
v000001f73ba3d9f0_0 .net *"_ivl_10", 0 0, L_000001f73bc0b410;  1 drivers
v000001f73ba3d450_0 .net *"_ivl_14", 0 0, L_000001f73bc0b480;  1 drivers
v000001f73ba3da90_0 .net *"_ivl_2", 0 0, L_000001f73ba649f0;  1 drivers
v000001f73ba3ddb0_0 .net *"_ivl_4", 0 0, L_000001f73ba6bad0;  1 drivers
v000001f73ba3d310_0 .net *"_ivl_6", 0 0, L_000001f73b9daf00;  1 drivers
v000001f73ba3d590_0 .net *"_ivl_8", 0 0, L_000001f73b9dc470;  1 drivers
S_000001f73b6cde20 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001f73b6b9150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc0c0c0 .functor NOT 1, L_000001f73bbf15c0, C4<0>, C4<0>, C4<0>;
L_000001f73bc0b800 .functor AND 1, L_000001f73bc0c0c0, L_000001f73bbf2420, C4<1>, C4<1>;
L_000001f73bc0baa0 .functor NOT 1, L_000001f73bbf15c0, C4<0>, C4<0>, C4<0>;
L_000001f73bc0b4f0 .functor AND 1, L_000001f73bc0baa0, L_000001f73bbf27e0, C4<1>, C4<1>;
L_000001f73bc0b3a0 .functor OR 1, L_000001f73bc0b800, L_000001f73bc0b4f0, C4<0>, C4<0>;
L_000001f73bc0c2f0 .functor AND 1, L_000001f73bbf2420, L_000001f73bbf27e0, C4<1>, C4<1>;
L_000001f73bc0bf70 .functor OR 1, L_000001f73bc0b3a0, L_000001f73bc0c2f0, C4<0>, C4<0>;
L_000001f73bc0adf0 .functor XOR 1, L_000001f73bbf15c0, L_000001f73bbf2420, C4<0>, C4<0>;
L_000001f73bc0c7c0 .functor XOR 1, L_000001f73bc0adf0, L_000001f73bbf27e0, C4<0>, C4<0>;
v000001f73ba3d6d0_0 .net "Debe", 0 0, L_000001f73bc0bf70;  1 drivers
v000001f73ba3d090_0 .net "Din", 0 0, L_000001f73bbf27e0;  1 drivers
v000001f73ba3d130_0 .net "Dout", 0 0, L_000001f73bc0c7c0;  1 drivers
v000001f73ba3d3b0_0 .net "Ri", 0 0, L_000001f73bbf2420;  1 drivers
v000001f73ba3d630_0 .net "Si", 0 0, L_000001f73bbf15c0;  1 drivers
v000001f73ba3d810_0 .net *"_ivl_0", 0 0, L_000001f73bc0c0c0;  1 drivers
v000001f73ba2e770_0 .net *"_ivl_10", 0 0, L_000001f73bc0c2f0;  1 drivers
v000001f73ba2e270_0 .net *"_ivl_14", 0 0, L_000001f73bc0adf0;  1 drivers
v000001f73ba2f2b0_0 .net *"_ivl_2", 0 0, L_000001f73bc0b800;  1 drivers
v000001f73ba2e310_0 .net *"_ivl_4", 0 0, L_000001f73bc0baa0;  1 drivers
v000001f73ba2f210_0 .net *"_ivl_6", 0 0, L_000001f73bc0b4f0;  1 drivers
v000001f73ba30430_0 .net *"_ivl_8", 0 0, L_000001f73bc0b3a0;  1 drivers
S_000001f73b6cdfb0 .scope generate, "genblk1[1]" "genblk1[1]" 5 168, 5 168 0, S_000001f73b6b8e30;
 .timescale -9 -12;
P_000001f73b9f43b0 .param/l "i" 0 5 168, +C4<01>;
S_000001f73baf28c0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001f73b6cdfb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc0b020 .functor NOT 1, L_000001f73bbf2740, C4<0>, C4<0>, C4<0>;
L_000001f73bc0c360 .functor AND 1, L_000001f73bc0b020, L_000001f73bbf1a20, C4<1>, C4<1>;
L_000001f73bc0bd40 .functor NOT 1, L_000001f73bbf2740, C4<0>, C4<0>, C4<0>;
L_000001f73bc0b100 .functor AND 1, L_000001f73bc0bd40, L_000001f73bbf2060, C4<1>, C4<1>;
L_000001f73bc0b6b0 .functor OR 1, L_000001f73bc0c360, L_000001f73bc0b100, C4<0>, C4<0>;
L_000001f73bc0c050 .functor AND 1, L_000001f73bbf1a20, L_000001f73bbf2060, C4<1>, C4<1>;
L_000001f73bc0ba30 .functor OR 1, L_000001f73bc0b6b0, L_000001f73bc0c050, C4<0>, C4<0>;
L_000001f73bc0bb10 .functor XOR 1, L_000001f73bbf2740, L_000001f73bbf1a20, C4<0>, C4<0>;
L_000001f73bc0b170 .functor XOR 1, L_000001f73bc0bb10, L_000001f73bbf2060, C4<0>, C4<0>;
v000001f73ba2fd50_0 .net "Debe", 0 0, L_000001f73bc0ba30;  1 drivers
v000001f73ba2f710_0 .net "Din", 0 0, L_000001f73bbf2060;  1 drivers
v000001f73ba2e810_0 .net "Dout", 0 0, L_000001f73bc0b170;  1 drivers
v000001f73ba2ec70_0 .net "Ri", 0 0, L_000001f73bbf1a20;  1 drivers
v000001f73ba2eef0_0 .net "Si", 0 0, L_000001f73bbf2740;  1 drivers
v000001f73ba304d0_0 .net *"_ivl_0", 0 0, L_000001f73bc0b020;  1 drivers
v000001f73ba2f030_0 .net *"_ivl_10", 0 0, L_000001f73bc0c050;  1 drivers
v000001f73ba2ee50_0 .net *"_ivl_14", 0 0, L_000001f73bc0bb10;  1 drivers
v000001f73ba2fad0_0 .net *"_ivl_2", 0 0, L_000001f73bc0c360;  1 drivers
v000001f73ba2ffd0_0 .net *"_ivl_4", 0 0, L_000001f73bc0bd40;  1 drivers
v000001f73ba2fe90_0 .net *"_ivl_6", 0 0, L_000001f73bc0b100;  1 drivers
v000001f73ba2e3b0_0 .net *"_ivl_8", 0 0, L_000001f73bc0b6b0;  1 drivers
S_000001f73baf2280 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001f73b6cdfb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc0af40 .functor NOT 1, L_000001f73bbf0bc0, C4<0>, C4<0>, C4<0>;
L_000001f73bc0b8e0 .functor AND 1, L_000001f73bc0af40, L_000001f73bbf1840, C4<1>, C4<1>;
L_000001f73bc0b560 .functor NOT 1, L_000001f73bbf0bc0, C4<0>, C4<0>, C4<0>;
L_000001f73bc0b9c0 .functor AND 1, L_000001f73bc0b560, L_000001f73bbf10c0, C4<1>, C4<1>;
L_000001f73bc0b5d0 .functor OR 1, L_000001f73bc0b8e0, L_000001f73bc0b9c0, C4<0>, C4<0>;
L_000001f73bc0bb80 .functor AND 1, L_000001f73bbf1840, L_000001f73bbf10c0, C4<1>, C4<1>;
L_000001f73bc0b640 .functor OR 1, L_000001f73bc0b5d0, L_000001f73bc0bb80, C4<0>, C4<0>;
L_000001f73bc0c600 .functor XOR 1, L_000001f73bbf0bc0, L_000001f73bbf1840, C4<0>, C4<0>;
L_000001f73bc0aed0 .functor XOR 1, L_000001f73bc0c600, L_000001f73bbf10c0, C4<0>, C4<0>;
v000001f73ba2fdf0_0 .net "Debe", 0 0, L_000001f73bc0b640;  1 drivers
v000001f73ba2e9f0_0 .net "Din", 0 0, L_000001f73bbf10c0;  1 drivers
v000001f73ba2ea90_0 .net "Dout", 0 0, L_000001f73bc0aed0;  1 drivers
v000001f73ba2edb0_0 .net "Ri", 0 0, L_000001f73bbf1840;  1 drivers
v000001f73ba2eb30_0 .net "Si", 0 0, L_000001f73bbf0bc0;  1 drivers
v000001f73ba302f0_0 .net *"_ivl_0", 0 0, L_000001f73bc0af40;  1 drivers
v000001f73ba30610_0 .net *"_ivl_10", 0 0, L_000001f73bc0bb80;  1 drivers
v000001f73ba2e450_0 .net *"_ivl_14", 0 0, L_000001f73bc0c600;  1 drivers
v000001f73ba2e630_0 .net *"_ivl_2", 0 0, L_000001f73bc0b8e0;  1 drivers
v000001f73ba2f350_0 .net *"_ivl_4", 0 0, L_000001f73bc0b560;  1 drivers
v000001f73ba2e8b0_0 .net *"_ivl_6", 0 0, L_000001f73bc0b9c0;  1 drivers
v000001f73ba2f7b0_0 .net *"_ivl_8", 0 0, L_000001f73bc0b5d0;  1 drivers
S_000001f73baf1ab0 .scope generate, "genblk1[2]" "genblk1[2]" 5 168, 5 168 0, S_000001f73b6b8e30;
 .timescale -9 -12;
P_000001f73b9f44f0 .param/l "i" 0 5 168, +C4<010>;
S_000001f73baf1c40 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001f73baf1ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc0ad80 .functor NOT 1, L_000001f73bbf2e20, C4<0>, C4<0>, C4<0>;
L_000001f73bc0b790 .functor AND 1, L_000001f73bc0ad80, L_000001f73bbf2880, C4<1>, C4<1>;
L_000001f73bc0b870 .functor NOT 1, L_000001f73bbf2e20, C4<0>, C4<0>, C4<0>;
L_000001f73bc0b250 .functor AND 1, L_000001f73bc0b870, L_000001f73bbf1660, C4<1>, C4<1>;
L_000001f73bc0b950 .functor OR 1, L_000001f73bc0b790, L_000001f73bc0b250, C4<0>, C4<0>;
L_000001f73bc0bbf0 .functor AND 1, L_000001f73bbf2880, L_000001f73bbf1660, C4<1>, C4<1>;
L_000001f73bc0c3d0 .functor OR 1, L_000001f73bc0b950, L_000001f73bc0bbf0, C4<0>, C4<0>;
L_000001f73bc0bfe0 .functor XOR 1, L_000001f73bbf2e20, L_000001f73bbf2880, C4<0>, C4<0>;
L_000001f73bc0bc60 .functor XOR 1, L_000001f73bc0bfe0, L_000001f73bbf1660, C4<0>, C4<0>;
v000001f73ba2f170_0 .net "Debe", 0 0, L_000001f73bc0c3d0;  1 drivers
v000001f73ba2ebd0_0 .net "Din", 0 0, L_000001f73bbf1660;  1 drivers
v000001f73ba2e1d0_0 .net "Dout", 0 0, L_000001f73bc0bc60;  1 drivers
v000001f73ba2ef90_0 .net "Ri", 0 0, L_000001f73bbf2880;  1 drivers
v000001f73ba2f670_0 .net "Si", 0 0, L_000001f73bbf2e20;  1 drivers
v000001f73ba2f0d0_0 .net *"_ivl_0", 0 0, L_000001f73bc0ad80;  1 drivers
v000001f73ba30070_0 .net *"_ivl_10", 0 0, L_000001f73bc0bbf0;  1 drivers
v000001f73ba30390_0 .net *"_ivl_14", 0 0, L_000001f73bc0bfe0;  1 drivers
v000001f73ba2e590_0 .net *"_ivl_2", 0 0, L_000001f73bc0b790;  1 drivers
v000001f73ba30110_0 .net *"_ivl_4", 0 0, L_000001f73bc0b870;  1 drivers
v000001f73ba2e950_0 .net *"_ivl_6", 0 0, L_000001f73bc0b250;  1 drivers
v000001f73ba2f850_0 .net *"_ivl_8", 0 0, L_000001f73bc0b950;  1 drivers
S_000001f73baf20f0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001f73baf1ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc0bcd0 .functor NOT 1, L_000001f73bbf1d40, C4<0>, C4<0>, C4<0>;
L_000001f73bc0c280 .functor AND 1, L_000001f73bc0bcd0, L_000001f73bbf0f80, C4<1>, C4<1>;
L_000001f73bc0be20 .functor NOT 1, L_000001f73bbf1d40, C4<0>, C4<0>, C4<0>;
L_000001f73bc0be90 .functor AND 1, L_000001f73bc0be20, L_000001f73bbf22e0, C4<1>, C4<1>;
L_000001f73bc0bf00 .functor OR 1, L_000001f73bc0c280, L_000001f73bc0be90, C4<0>, C4<0>;
L_000001f73bc0c130 .functor AND 1, L_000001f73bbf0f80, L_000001f73bbf22e0, C4<1>, C4<1>;
L_000001f73bc0b720 .functor OR 1, L_000001f73bc0bf00, L_000001f73bc0c130, C4<0>, C4<0>;
L_000001f73bc0c440 .functor XOR 1, L_000001f73bbf1d40, L_000001f73bbf0f80, C4<0>, C4<0>;
L_000001f73bc0c1a0 .functor XOR 1, L_000001f73bc0c440, L_000001f73bbf22e0, C4<0>, C4<0>;
v000001f73ba307f0_0 .net "Debe", 0 0, L_000001f73bc0b720;  1 drivers
v000001f73ba301b0_0 .net "Din", 0 0, L_000001f73bbf22e0;  1 drivers
v000001f73ba2f5d0_0 .net "Dout", 0 0, L_000001f73bc0c1a0;  1 drivers
v000001f73ba2f8f0_0 .net "Ri", 0 0, L_000001f73bbf0f80;  1 drivers
v000001f73ba2e4f0_0 .net "Si", 0 0, L_000001f73bbf1d40;  1 drivers
v000001f73ba2ff30_0 .net *"_ivl_0", 0 0, L_000001f73bc0bcd0;  1 drivers
v000001f73ba2fa30_0 .net *"_ivl_10", 0 0, L_000001f73bc0c130;  1 drivers
v000001f73ba306b0_0 .net *"_ivl_14", 0 0, L_000001f73bc0c440;  1 drivers
v000001f73ba2fb70_0 .net *"_ivl_2", 0 0, L_000001f73bc0c280;  1 drivers
v000001f73ba30570_0 .net *"_ivl_4", 0 0, L_000001f73bc0be20;  1 drivers
v000001f73ba2f990_0 .net *"_ivl_6", 0 0, L_000001f73bc0be90;  1 drivers
v000001f73ba2f3f0_0 .net *"_ivl_8", 0 0, L_000001f73bc0bf00;  1 drivers
S_000001f73baf2410 .scope generate, "genblk1[3]" "genblk1[3]" 5 168, 5 168 0, S_000001f73b6b8e30;
 .timescale -9 -12;
P_000001f73b9f4530 .param/l "i" 0 5 168, +C4<011>;
S_000001f73baf1dd0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001f73baf2410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc0c750 .functor NOT 1, L_000001f73bbf09e0, C4<0>, C4<0>, C4<0>;
L_000001f73bc0c830 .functor AND 1, L_000001f73bc0c750, L_000001f73bbf0a80, C4<1>, C4<1>;
L_000001f73bc0b1e0 .functor NOT 1, L_000001f73bbf09e0, C4<0>, C4<0>, C4<0>;
L_000001f73bc0c210 .functor AND 1, L_000001f73bc0b1e0, L_000001f73bbf2560, C4<1>, C4<1>;
L_000001f73bc0c4b0 .functor OR 1, L_000001f73bc0c830, L_000001f73bc0c210, C4<0>, C4<0>;
L_000001f73bc0afb0 .functor AND 1, L_000001f73bbf0a80, L_000001f73bbf2560, C4<1>, C4<1>;
L_000001f73bc0c520 .functor OR 1, L_000001f73bc0c4b0, L_000001f73bc0afb0, C4<0>, C4<0>;
L_000001f73bc0c670 .functor XOR 1, L_000001f73bbf09e0, L_000001f73bbf0a80, C4<0>, C4<0>;
L_000001f73bc0c6e0 .functor XOR 1, L_000001f73bc0c670, L_000001f73bbf2560, C4<0>, C4<0>;
v000001f73ba2fc10_0 .net "Debe", 0 0, L_000001f73bc0c520;  1 drivers
v000001f73ba2ed10_0 .net "Din", 0 0, L_000001f73bbf2560;  1 drivers
v000001f73ba2f490_0 .net "Dout", 0 0, L_000001f73bc0c6e0;  1 drivers
v000001f73ba2f530_0 .net "Ri", 0 0, L_000001f73bbf0a80;  1 drivers
v000001f73ba2fcb0_0 .net "Si", 0 0, L_000001f73bbf09e0;  1 drivers
v000001f73ba2e130_0 .net *"_ivl_0", 0 0, L_000001f73bc0c750;  1 drivers
v000001f73ba2e6d0_0 .net *"_ivl_10", 0 0, L_000001f73bc0afb0;  1 drivers
v000001f73ba30250_0 .net *"_ivl_14", 0 0, L_000001f73bc0c670;  1 drivers
v000001f73ba30750_0 .net *"_ivl_2", 0 0, L_000001f73bc0c830;  1 drivers
v000001f73ba2e090_0 .net *"_ivl_4", 0 0, L_000001f73bc0b1e0;  1 drivers
v000001f73ba31470_0 .net *"_ivl_6", 0 0, L_000001f73bc0c210;  1 drivers
v000001f73ba30cf0_0 .net *"_ivl_8", 0 0, L_000001f73bc0c4b0;  1 drivers
S_000001f73baf1f60 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001f73baf2410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc0c8a0 .functor NOT 1, L_000001f73bbf2d80, C4<0>, C4<0>, C4<0>;
L_000001f73bc0ad10 .functor AND 1, L_000001f73bc0c8a0, L_000001f73bbf13e0, C4<1>, C4<1>;
L_000001f73bc0ae60 .functor NOT 1, L_000001f73bbf2d80, C4<0>, C4<0>, C4<0>;
L_000001f73bc0b090 .functor AND 1, L_000001f73bc0ae60, L_000001f73bbf2920, C4<1>, C4<1>;
L_000001f73bc0b2c0 .functor OR 1, L_000001f73bc0ad10, L_000001f73bc0b090, C4<0>, C4<0>;
L_000001f73bc0b330 .functor AND 1, L_000001f73bbf13e0, L_000001f73bbf2920, C4<1>, C4<1>;
L_000001f73bc0dc50 .functor OR 1, L_000001f73bc0b2c0, L_000001f73bc0b330, C4<0>, C4<0>;
L_000001f73bc0d010 .functor XOR 1, L_000001f73bbf2d80, L_000001f73bbf13e0, C4<0>, C4<0>;
L_000001f73bc0d710 .functor XOR 1, L_000001f73bc0d010, L_000001f73bbf2920, C4<0>, C4<0>;
v000001f73ba318d0_0 .net "Debe", 0 0, L_000001f73bc0dc50;  1 drivers
v000001f73ba32c30_0 .net "Din", 0 0, L_000001f73bbf2920;  1 drivers
v000001f73ba32a50_0 .net "Dout", 0 0, L_000001f73bc0d710;  1 drivers
v000001f73ba329b0_0 .net "Ri", 0 0, L_000001f73bbf13e0;  1 drivers
v000001f73ba32410_0 .net "Si", 0 0, L_000001f73bbf2d80;  1 drivers
v000001f73ba31c90_0 .net *"_ivl_0", 0 0, L_000001f73bc0c8a0;  1 drivers
v000001f73ba31290_0 .net *"_ivl_10", 0 0, L_000001f73bc0b330;  1 drivers
v000001f73ba32af0_0 .net *"_ivl_14", 0 0, L_000001f73bc0d010;  1 drivers
v000001f73ba31330_0 .net *"_ivl_2", 0 0, L_000001f73bc0ad10;  1 drivers
v000001f73ba313d0_0 .net *"_ivl_4", 0 0, L_000001f73bc0ae60;  1 drivers
v000001f73ba315b0_0 .net *"_ivl_6", 0 0, L_000001f73bc0b090;  1 drivers
v000001f73ba32b90_0 .net *"_ivl_8", 0 0, L_000001f73bc0b2c0;  1 drivers
S_000001f73baf25a0 .scope generate, "genblk1[4]" "genblk1[4]" 5 168, 5 168 0, S_000001f73b6b8e30;
 .timescale -9 -12;
P_000001f73b9f4870 .param/l "i" 0 5 168, +C4<0100>;
S_000001f73baf2730 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001f73baf25a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc0d4e0 .functor NOT 1, L_000001f73bbf2ba0, C4<0>, C4<0>, C4<0>;
L_000001f73bc0d9b0 .functor AND 1, L_000001f73bc0d4e0, L_000001f73bbf0b20, C4<1>, C4<1>;
L_000001f73bc0d780 .functor NOT 1, L_000001f73bbf2ba0, C4<0>, C4<0>, C4<0>;
L_000001f73bc0cc90 .functor AND 1, L_000001f73bc0d780, L_000001f73bbf29c0, C4<1>, C4<1>;
L_000001f73bc0d7f0 .functor OR 1, L_000001f73bc0d9b0, L_000001f73bc0cc90, C4<0>, C4<0>;
L_000001f73bc0c910 .functor AND 1, L_000001f73bbf0b20, L_000001f73bbf29c0, C4<1>, C4<1>;
L_000001f73bc0d080 .functor OR 1, L_000001f73bc0d7f0, L_000001f73bc0c910, C4<0>, C4<0>;
L_000001f73bc0cbb0 .functor XOR 1, L_000001f73bbf2ba0, L_000001f73bbf0b20, C4<0>, C4<0>;
L_000001f73bc0cd70 .functor XOR 1, L_000001f73bc0cbb0, L_000001f73bbf29c0, C4<0>, C4<0>;
v000001f73ba31f10_0 .net "Debe", 0 0, L_000001f73bc0d080;  1 drivers
v000001f73ba316f0_0 .net "Din", 0 0, L_000001f73bbf29c0;  1 drivers
v000001f73ba32cd0_0 .net "Dout", 0 0, L_000001f73bc0cd70;  1 drivers
v000001f73ba32eb0_0 .net "Ri", 0 0, L_000001f73bbf0b20;  1 drivers
v000001f73ba32d70_0 .net "Si", 0 0, L_000001f73bbf2ba0;  1 drivers
v000001f73ba31510_0 .net *"_ivl_0", 0 0, L_000001f73bc0d4e0;  1 drivers
v000001f73ba309d0_0 .net *"_ivl_10", 0 0, L_000001f73bc0c910;  1 drivers
v000001f73ba31d30_0 .net *"_ivl_14", 0 0, L_000001f73bc0cbb0;  1 drivers
v000001f73ba327d0_0 .net *"_ivl_2", 0 0, L_000001f73bc0d9b0;  1 drivers
v000001f73ba32870_0 .net *"_ivl_4", 0 0, L_000001f73bc0d780;  1 drivers
v000001f73ba311f0_0 .net *"_ivl_6", 0 0, L_000001f73bc0cc90;  1 drivers
v000001f73ba32e10_0 .net *"_ivl_8", 0 0, L_000001f73bc0d7f0;  1 drivers
S_000001f73baf2de0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001f73baf25a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc0dd30 .functor NOT 1, L_000001f73bbf1340, C4<0>, C4<0>, C4<0>;
L_000001f73bc0e0b0 .functor AND 1, L_000001f73bc0dd30, L_000001f73bbf1b60, C4<1>, C4<1>;
L_000001f73bc0d320 .functor NOT 1, L_000001f73bbf1340, C4<0>, C4<0>, C4<0>;
L_000001f73bc0cc20 .functor AND 1, L_000001f73bc0d320, L_000001f73bbf2ce0, C4<1>, C4<1>;
L_000001f73bc0d0f0 .functor OR 1, L_000001f73bc0e0b0, L_000001f73bc0cc20, C4<0>, C4<0>;
L_000001f73bc0d2b0 .functor AND 1, L_000001f73bbf1b60, L_000001f73bbf2ce0, C4<1>, C4<1>;
L_000001f73bc0cb40 .functor OR 1, L_000001f73bc0d0f0, L_000001f73bc0d2b0, C4<0>, C4<0>;
L_000001f73bc0d860 .functor XOR 1, L_000001f73bbf1340, L_000001f73bbf1b60, C4<0>, C4<0>;
L_000001f73bc0dcc0 .functor XOR 1, L_000001f73bc0d860, L_000001f73bbf2ce0, C4<0>, C4<0>;
v000001f73ba31a10_0 .net "Debe", 0 0, L_000001f73bc0cb40;  1 drivers
v000001f73ba30f70_0 .net "Din", 0 0, L_000001f73bbf2ce0;  1 drivers
v000001f73ba31fb0_0 .net "Dout", 0 0, L_000001f73bc0dcc0;  1 drivers
v000001f73ba31790_0 .net "Ri", 0 0, L_000001f73bbf1b60;  1 drivers
v000001f73ba32730_0 .net "Si", 0 0, L_000001f73bbf1340;  1 drivers
v000001f73ba32050_0 .net *"_ivl_0", 0 0, L_000001f73bc0dd30;  1 drivers
v000001f73ba32f50_0 .net *"_ivl_10", 0 0, L_000001f73bc0d2b0;  1 drivers
v000001f73ba31650_0 .net *"_ivl_14", 0 0, L_000001f73bc0d860;  1 drivers
v000001f73ba30a70_0 .net *"_ivl_2", 0 0, L_000001f73bc0e0b0;  1 drivers
v000001f73ba30b10_0 .net *"_ivl_4", 0 0, L_000001f73bc0d320;  1 drivers
v000001f73ba31830_0 .net *"_ivl_6", 0 0, L_000001f73bc0cc20;  1 drivers
v000001f73ba32910_0 .net *"_ivl_8", 0 0, L_000001f73bc0d0f0;  1 drivers
S_000001f73baf4230 .scope generate, "genblk1[5]" "genblk1[5]" 5 168, 5 168 0, S_000001f73b6b8e30;
 .timescale -9 -12;
P_000001f73b9f4730 .param/l "i" 0 5 168, +C4<0101>;
S_000001f73baf2f70 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001f73baf4230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc0da20 .functor NOT 1, L_000001f73bbf1480, C4<0>, C4<0>, C4<0>;
L_000001f73bc0e2e0 .functor AND 1, L_000001f73bc0da20, L_000001f73bbf2ec0, C4<1>, C4<1>;
L_000001f73bc0def0 .functor NOT 1, L_000001f73bbf1480, C4<0>, C4<0>, C4<0>;
L_000001f73bc0e190 .functor AND 1, L_000001f73bc0def0, L_000001f73bbf2f60, C4<1>, C4<1>;
L_000001f73bc0cde0 .functor OR 1, L_000001f73bc0e2e0, L_000001f73bc0e190, C4<0>, C4<0>;
L_000001f73bc0d390 .functor AND 1, L_000001f73bbf2ec0, L_000001f73bbf2f60, C4<1>, C4<1>;
L_000001f73bc0d400 .functor OR 1, L_000001f73bc0cde0, L_000001f73bc0d390, C4<0>, C4<0>;
L_000001f73bc0d940 .functor XOR 1, L_000001f73bbf1480, L_000001f73bbf2ec0, C4<0>, C4<0>;
L_000001f73bc0d6a0 .functor XOR 1, L_000001f73bc0d940, L_000001f73bbf2f60, C4<0>, C4<0>;
v000001f73ba30bb0_0 .net "Debe", 0 0, L_000001f73bc0d400;  1 drivers
v000001f73ba32ff0_0 .net "Din", 0 0, L_000001f73bbf2f60;  1 drivers
v000001f73ba30890_0 .net "Dout", 0 0, L_000001f73bc0d6a0;  1 drivers
v000001f73ba31970_0 .net "Ri", 0 0, L_000001f73bbf2ec0;  1 drivers
v000001f73ba30c50_0 .net "Si", 0 0, L_000001f73bbf1480;  1 drivers
v000001f73ba31ab0_0 .net *"_ivl_0", 0 0, L_000001f73bc0da20;  1 drivers
v000001f73ba324b0_0 .net *"_ivl_10", 0 0, L_000001f73bc0d390;  1 drivers
v000001f73ba30930_0 .net *"_ivl_14", 0 0, L_000001f73bc0d940;  1 drivers
v000001f73ba31010_0 .net *"_ivl_2", 0 0, L_000001f73bc0e2e0;  1 drivers
v000001f73ba31bf0_0 .net *"_ivl_4", 0 0, L_000001f73bc0def0;  1 drivers
v000001f73ba32550_0 .net *"_ivl_6", 0 0, L_000001f73bc0e190;  1 drivers
v000001f73ba30d90_0 .net *"_ivl_8", 0 0, L_000001f73bc0cde0;  1 drivers
S_000001f73baf40a0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001f73baf4230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc0cfa0 .functor NOT 1, L_000001f73bbf3000, C4<0>, C4<0>, C4<0>;
L_000001f73bc0db00 .functor AND 1, L_000001f73bc0cfa0, L_000001f73bbf30a0, C4<1>, C4<1>;
L_000001f73bc0cd00 .functor NOT 1, L_000001f73bbf3000, C4<0>, C4<0>, C4<0>;
L_000001f73bc0d470 .functor AND 1, L_000001f73bc0cd00, L_000001f73bbf2a60, C4<1>, C4<1>;
L_000001f73bc0e3c0 .functor OR 1, L_000001f73bc0db00, L_000001f73bc0d470, C4<0>, C4<0>;
L_000001f73bc0d160 .functor AND 1, L_000001f73bbf30a0, L_000001f73bbf2a60, C4<1>, C4<1>;
L_000001f73bc0d550 .functor OR 1, L_000001f73bc0e3c0, L_000001f73bc0d160, C4<0>, C4<0>;
L_000001f73bc0c980 .functor XOR 1, L_000001f73bbf3000, L_000001f73bbf30a0, C4<0>, C4<0>;
L_000001f73bc0df60 .functor XOR 1, L_000001f73bc0c980, L_000001f73bbf2a60, C4<0>, C4<0>;
v000001f73ba31b50_0 .net "Debe", 0 0, L_000001f73bc0d550;  1 drivers
v000001f73ba32230_0 .net "Din", 0 0, L_000001f73bbf2a60;  1 drivers
v000001f73ba310b0_0 .net "Dout", 0 0, L_000001f73bc0df60;  1 drivers
v000001f73ba30e30_0 .net "Ri", 0 0, L_000001f73bbf30a0;  1 drivers
v000001f73ba31dd0_0 .net "Si", 0 0, L_000001f73bbf3000;  1 drivers
v000001f73ba320f0_0 .net *"_ivl_0", 0 0, L_000001f73bc0cfa0;  1 drivers
v000001f73ba30ed0_0 .net *"_ivl_10", 0 0, L_000001f73bc0d160;  1 drivers
v000001f73ba31150_0 .net *"_ivl_14", 0 0, L_000001f73bc0c980;  1 drivers
v000001f73ba325f0_0 .net *"_ivl_2", 0 0, L_000001f73bc0db00;  1 drivers
v000001f73ba31e70_0 .net *"_ivl_4", 0 0, L_000001f73bc0cd00;  1 drivers
v000001f73ba322d0_0 .net *"_ivl_6", 0 0, L_000001f73bc0d470;  1 drivers
v000001f73ba32190_0 .net *"_ivl_8", 0 0, L_000001f73bc0e3c0;  1 drivers
S_000001f73baf3100 .scope generate, "genblk1[6]" "genblk1[6]" 5 168, 5 168 0, S_000001f73b6b8e30;
 .timescale -9 -12;
P_000001f73b9f4970 .param/l "i" 0 5 168, +C4<0110>;
S_000001f73baf38d0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001f73baf3100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc0ce50 .functor NOT 1, L_000001f73bbf1020, C4<0>, C4<0>, C4<0>;
L_000001f73bc0dda0 .functor AND 1, L_000001f73bc0ce50, L_000001f73bbf0940, C4<1>, C4<1>;
L_000001f73bc0cad0 .functor NOT 1, L_000001f73bbf1020, C4<0>, C4<0>, C4<0>;
L_000001f73bc0e350 .functor AND 1, L_000001f73bc0cad0, L_000001f73bbf1ca0, C4<1>, C4<1>;
L_000001f73bc0cec0 .functor OR 1, L_000001f73bc0dda0, L_000001f73bc0e350, C4<0>, C4<0>;
L_000001f73bc0db70 .functor AND 1, L_000001f73bbf0940, L_000001f73bbf1ca0, C4<1>, C4<1>;
L_000001f73bc0dbe0 .functor OR 1, L_000001f73bc0cec0, L_000001f73bc0db70, C4<0>, C4<0>;
L_000001f73bc0cf30 .functor XOR 1, L_000001f73bbf1020, L_000001f73bbf0940, C4<0>, C4<0>;
L_000001f73bc0d5c0 .functor XOR 1, L_000001f73bc0cf30, L_000001f73bbf1ca0, C4<0>, C4<0>;
v000001f73ba32370_0 .net "Debe", 0 0, L_000001f73bc0dbe0;  1 drivers
v000001f73ba32690_0 .net "Din", 0 0, L_000001f73bbf1ca0;  1 drivers
v000001f73b7afe80_0 .net "Dout", 0 0, L_000001f73bc0d5c0;  1 drivers
v000001f73b7b0f60_0 .net "Ri", 0 0, L_000001f73bbf0940;  1 drivers
v000001f73b7b06a0_0 .net "Si", 0 0, L_000001f73bbf1020;  1 drivers
v000001f73b7b0e20_0 .net *"_ivl_0", 0 0, L_000001f73bc0ce50;  1 drivers
v000001f73b7b0880_0 .net *"_ivl_10", 0 0, L_000001f73bc0db70;  1 drivers
v000001f73b7b1000_0 .net *"_ivl_14", 0 0, L_000001f73bc0cf30;  1 drivers
v000001f73b8715e0_0 .net *"_ivl_2", 0 0, L_000001f73bc0dda0;  1 drivers
v000001f73b8726c0_0 .net *"_ivl_4", 0 0, L_000001f73bc0cad0;  1 drivers
v000001f73b870dc0_0 .net *"_ivl_6", 0 0, L_000001f73bc0e350;  1 drivers
v000001f73b871860_0 .net *"_ivl_8", 0 0, L_000001f73bc0cec0;  1 drivers
S_000001f73baf43c0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001f73baf3100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc0d630 .functor NOT 1, L_000001f73bbf18e0, C4<0>, C4<0>, C4<0>;
L_000001f73bc0c9f0 .functor AND 1, L_000001f73bc0d630, L_000001f73bbf2b00, C4<1>, C4<1>;
L_000001f73bc0d1d0 .functor NOT 1, L_000001f73bbf18e0, C4<0>, C4<0>, C4<0>;
L_000001f73bc0d8d0 .functor AND 1, L_000001f73bc0d1d0, L_000001f73bbf2c40, C4<1>, C4<1>;
L_000001f73bc0da90 .functor OR 1, L_000001f73bc0c9f0, L_000001f73bc0d8d0, C4<0>, C4<0>;
L_000001f73bc0ca60 .functor AND 1, L_000001f73bbf2b00, L_000001f73bbf2c40, C4<1>, C4<1>;
L_000001f73bc0e430 .functor OR 1, L_000001f73bc0da90, L_000001f73bc0ca60, C4<0>, C4<0>;
L_000001f73bc0de10 .functor XOR 1, L_000001f73bbf18e0, L_000001f73bbf2b00, C4<0>, C4<0>;
L_000001f73bc0de80 .functor XOR 1, L_000001f73bc0de10, L_000001f73bbf2c40, C4<0>, C4<0>;
v000001f73b74bcf0_0 .net "Debe", 0 0, L_000001f73bc0e430;  1 drivers
v000001f73b74c150_0 .net "Din", 0 0, L_000001f73bbf2c40;  1 drivers
v000001f73baf9740_0 .net "Dout", 0 0, L_000001f73bc0de80;  1 drivers
v000001f73baf9100_0 .net "Ri", 0 0, L_000001f73bbf2b00;  1 drivers
v000001f73baf94c0_0 .net "Si", 0 0, L_000001f73bbf18e0;  1 drivers
v000001f73baf9420_0 .net *"_ivl_0", 0 0, L_000001f73bc0d630;  1 drivers
v000001f73baf9560_0 .net *"_ivl_10", 0 0, L_000001f73bc0ca60;  1 drivers
v000001f73baf9600_0 .net *"_ivl_14", 0 0, L_000001f73bc0de10;  1 drivers
v000001f73baf8f20_0 .net *"_ivl_2", 0 0, L_000001f73bc0c9f0;  1 drivers
v000001f73baf8a20_0 .net *"_ivl_4", 0 0, L_000001f73bc0d1d0;  1 drivers
v000001f73baf8520_0 .net *"_ivl_6", 0 0, L_000001f73bc0d8d0;  1 drivers
v000001f73baf8200_0 .net *"_ivl_8", 0 0, L_000001f73bc0da90;  1 drivers
S_000001f73baf4550 .scope generate, "genblk1[7]" "genblk1[7]" 5 168, 5 168 0, S_000001f73b6b8e30;
 .timescale -9 -12;
P_000001f73b9f49f0 .param/l "i" 0 5 168, +C4<0111>;
S_000001f73baf3a60 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001f73baf4550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc0dfd0 .functor NOT 1, L_000001f73bbf0c60, C4<0>, C4<0>, C4<0>;
L_000001f73bc0e040 .functor AND 1, L_000001f73bc0dfd0, L_000001f73bbf0d00, C4<1>, C4<1>;
L_000001f73bc0d240 .functor NOT 1, L_000001f73bbf0c60, C4<0>, C4<0>, C4<0>;
L_000001f73bc0e4a0 .functor AND 1, L_000001f73bc0d240, L_000001f73bbf1980, C4<1>, C4<1>;
L_000001f73bc0e120 .functor OR 1, L_000001f73bc0e040, L_000001f73bc0e4a0, C4<0>, C4<0>;
L_000001f73bc0e200 .functor AND 1, L_000001f73bbf0d00, L_000001f73bbf1980, C4<1>, C4<1>;
L_000001f73bc0e270 .functor OR 1, L_000001f73bc0e120, L_000001f73bc0e200, C4<0>, C4<0>;
L_000001f73bc0fd90 .functor XOR 1, L_000001f73bbf0c60, L_000001f73bbf0d00, C4<0>, C4<0>;
L_000001f73bc0e6d0 .functor XOR 1, L_000001f73bc0fd90, L_000001f73bbf1980, C4<0>, C4<0>;
v000001f73baf87a0_0 .net "Debe", 0 0, L_000001f73bc0e270;  1 drivers
v000001f73baf7b20_0 .net "Din", 0 0, L_000001f73bbf1980;  1 drivers
v000001f73baf8ca0_0 .net "Dout", 0 0, L_000001f73bc0e6d0;  1 drivers
v000001f73baf8de0_0 .net "Ri", 0 0, L_000001f73bbf0d00;  1 drivers
v000001f73baf8840_0 .net "Si", 0 0, L_000001f73bbf0c60;  1 drivers
v000001f73baf76c0_0 .net *"_ivl_0", 0 0, L_000001f73bc0dfd0;  1 drivers
v000001f73baf8340_0 .net *"_ivl_10", 0 0, L_000001f73bc0e200;  1 drivers
v000001f73baf82a0_0 .net *"_ivl_14", 0 0, L_000001f73bc0fd90;  1 drivers
v000001f73baf9920_0 .net *"_ivl_2", 0 0, L_000001f73bc0e040;  1 drivers
v000001f73baf7e40_0 .net *"_ivl_4", 0 0, L_000001f73bc0d240;  1 drivers
v000001f73baf7440_0 .net *"_ivl_6", 0 0, L_000001f73bc0e4a0;  1 drivers
v000001f73baf8020_0 .net *"_ivl_8", 0 0, L_000001f73bc0e120;  1 drivers
S_000001f73baf3290 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001f73baf4550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc0fbd0 .functor NOT 1, L_000001f73bbf0da0, C4<0>, C4<0>, C4<0>;
L_000001f73bc0f9a0 .functor AND 1, L_000001f73bc0fbd0, L_000001f73bbf1160, C4<1>, C4<1>;
L_000001f73bc0e740 .functor NOT 1, L_000001f73bbf0da0, C4<0>, C4<0>, C4<0>;
L_000001f73bc0f540 .functor AND 1, L_000001f73bc0e740, L_000001f73bbf0e40, C4<1>, C4<1>;
L_000001f73bc0e7b0 .functor OR 1, L_000001f73bc0f9a0, L_000001f73bc0f540, C4<0>, C4<0>;
L_000001f73bc0faf0 .functor AND 1, L_000001f73bbf1160, L_000001f73bbf0e40, C4<1>, C4<1>;
L_000001f73bc0fe00 .functor OR 1, L_000001f73bc0e7b0, L_000001f73bc0faf0, C4<0>, C4<0>;
L_000001f73bc0ed60 .functor XOR 1, L_000001f73bbf0da0, L_000001f73bbf1160, C4<0>, C4<0>;
L_000001f73bc0e820 .functor XOR 1, L_000001f73bc0ed60, L_000001f73bbf0e40, C4<0>, C4<0>;
v000001f73baf7800_0 .net "Debe", 0 0, L_000001f73bc0fe00;  1 drivers
v000001f73baf8980_0 .net "Din", 0 0, L_000001f73bbf0e40;  1 drivers
v000001f73baf8160_0 .net "Dout", 0 0, L_000001f73bc0e820;  1 drivers
v000001f73baf78a0_0 .net "Ri", 0 0, L_000001f73bbf1160;  1 drivers
v000001f73baf96a0_0 .net "Si", 0 0, L_000001f73bbf0da0;  1 drivers
v000001f73baf8fc0_0 .net *"_ivl_0", 0 0, L_000001f73bc0fbd0;  1 drivers
v000001f73baf91a0_0 .net *"_ivl_10", 0 0, L_000001f73bc0faf0;  1 drivers
v000001f73baf74e0_0 .net *"_ivl_14", 0 0, L_000001f73bc0ed60;  1 drivers
v000001f73baf7940_0 .net *"_ivl_2", 0 0, L_000001f73bc0f9a0;  1 drivers
v000001f73baf9240_0 .net *"_ivl_4", 0 0, L_000001f73bc0e740;  1 drivers
v000001f73baf88e0_0 .net *"_ivl_6", 0 0, L_000001f73bc0f540;  1 drivers
v000001f73baf8ac0_0 .net *"_ivl_8", 0 0, L_000001f73bc0e7b0;  1 drivers
S_000001f73baf46e0 .scope generate, "genblk1[8]" "genblk1[8]" 5 168, 5 168 0, S_000001f73b6b8e30;
 .timescale -9 -12;
P_000001f73b9f4a30 .param/l "i" 0 5 168, +C4<01000>;
S_000001f73baf3f10 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001f73baf46e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc0f5b0 .functor NOT 1, L_000001f73bbf17a0, C4<0>, C4<0>, C4<0>;
L_000001f73bc0f310 .functor AND 1, L_000001f73bc0f5b0, L_000001f73bbf0ee0, C4<1>, C4<1>;
L_000001f73bc0fa80 .functor NOT 1, L_000001f73bbf17a0, C4<0>, C4<0>, C4<0>;
L_000001f73bc0ef90 .functor AND 1, L_000001f73bc0fa80, L_000001f73bbf1de0, C4<1>, C4<1>;
L_000001f73bc0fc40 .functor OR 1, L_000001f73bc0f310, L_000001f73bc0ef90, C4<0>, C4<0>;
L_000001f73bc0fcb0 .functor AND 1, L_000001f73bbf0ee0, L_000001f73bbf1de0, C4<1>, C4<1>;
L_000001f73bc0e890 .functor OR 1, L_000001f73bc0fc40, L_000001f73bc0fcb0, C4<0>, C4<0>;
L_000001f73bc0fe70 .functor XOR 1, L_000001f73bbf17a0, L_000001f73bbf0ee0, C4<0>, C4<0>;
L_000001f73bc0f000 .functor XOR 1, L_000001f73bc0fe70, L_000001f73bbf1de0, C4<0>, C4<0>;
v000001f73baf8b60_0 .net "Debe", 0 0, L_000001f73bc0e890;  1 drivers
v000001f73baf83e0_0 .net "Din", 0 0, L_000001f73bbf1de0;  1 drivers
v000001f73baf80c0_0 .net "Dout", 0 0, L_000001f73bc0f000;  1 drivers
v000001f73baf7d00_0 .net "Ri", 0 0, L_000001f73bbf0ee0;  1 drivers
v000001f73baf7580_0 .net "Si", 0 0, L_000001f73bbf17a0;  1 drivers
v000001f73baf85c0_0 .net *"_ivl_0", 0 0, L_000001f73bc0f5b0;  1 drivers
v000001f73baf9880_0 .net *"_ivl_10", 0 0, L_000001f73bc0fcb0;  1 drivers
v000001f73baf99c0_0 .net *"_ivl_14", 0 0, L_000001f73bc0fe70;  1 drivers
v000001f73baf8e80_0 .net *"_ivl_2", 0 0, L_000001f73bc0f310;  1 drivers
v000001f73baf8480_0 .net *"_ivl_4", 0 0, L_000001f73bc0fa80;  1 drivers
v000001f73baf92e0_0 .net *"_ivl_6", 0 0, L_000001f73bc0ef90;  1 drivers
v000001f73baf7760_0 .net *"_ivl_8", 0 0, L_000001f73bc0fc40;  1 drivers
S_000001f73baf2ac0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001f73baf46e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc0f850 .functor NOT 1, L_000001f73bbf1200, C4<0>, C4<0>, C4<0>;
L_000001f73bc100a0 .functor AND 1, L_000001f73bc0f850, L_000001f73bbf1e80, C4<1>, C4<1>;
L_000001f73bc0fee0 .functor NOT 1, L_000001f73bbf1200, C4<0>, C4<0>, C4<0>;
L_000001f73bc0e580 .functor AND 1, L_000001f73bc0fee0, L_000001f73bbf1f20, C4<1>, C4<1>;
L_000001f73bc0ff50 .functor OR 1, L_000001f73bc100a0, L_000001f73bc0e580, C4<0>, C4<0>;
L_000001f73bc0e9e0 .functor AND 1, L_000001f73bbf1e80, L_000001f73bbf1f20, C4<1>, C4<1>;
L_000001f73bc0ef20 .functor OR 1, L_000001f73bc0ff50, L_000001f73bc0e9e0, C4<0>, C4<0>;
L_000001f73bc0f070 .functor XOR 1, L_000001f73bbf1200, L_000001f73bbf1e80, C4<0>, C4<0>;
L_000001f73bc0f0e0 .functor XOR 1, L_000001f73bc0f070, L_000001f73bbf1f20, C4<0>, C4<0>;
v000001f73baf79e0_0 .net "Debe", 0 0, L_000001f73bc0ef20;  1 drivers
v000001f73baf8660_0 .net "Din", 0 0, L_000001f73bbf1f20;  1 drivers
v000001f73baf9a60_0 .net "Dout", 0 0, L_000001f73bc0f0e0;  1 drivers
v000001f73baf7620_0 .net "Ri", 0 0, L_000001f73bbf1e80;  1 drivers
v000001f73baf7a80_0 .net "Si", 0 0, L_000001f73bbf1200;  1 drivers
v000001f73baf9380_0 .net *"_ivl_0", 0 0, L_000001f73bc0f850;  1 drivers
v000001f73baf7bc0_0 .net *"_ivl_10", 0 0, L_000001f73bc0e9e0;  1 drivers
v000001f73baf8c00_0 .net *"_ivl_14", 0 0, L_000001f73bc0f070;  1 drivers
v000001f73baf8700_0 .net *"_ivl_2", 0 0, L_000001f73bc100a0;  1 drivers
v000001f73baf7ee0_0 .net *"_ivl_4", 0 0, L_000001f73bc0fee0;  1 drivers
v000001f73baf7c60_0 .net *"_ivl_6", 0 0, L_000001f73bc0e580;  1 drivers
v000001f73baf7da0_0 .net *"_ivl_8", 0 0, L_000001f73bc0ff50;  1 drivers
S_000001f73baf3420 .scope generate, "genblk1[9]" "genblk1[9]" 5 168, 5 168 0, S_000001f73b6b8e30;
 .timescale -9 -12;
P_000001f73b9f4d30 .param/l "i" 0 5 168, +C4<01001>;
S_000001f73baf35b0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001f73baf3420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc0ecf0 .functor NOT 1, L_000001f73bbf1fc0, C4<0>, C4<0>, C4<0>;
L_000001f73bc0f380 .functor AND 1, L_000001f73bc0ecf0, L_000001f73bbf1ac0, C4<1>, C4<1>;
L_000001f73bc0f700 .functor NOT 1, L_000001f73bbf1fc0, C4<0>, C4<0>, C4<0>;
L_000001f73bc0f3f0 .functor AND 1, L_000001f73bc0f700, L_000001f73bbf12a0, C4<1>, C4<1>;
L_000001f73bc0f150 .functor OR 1, L_000001f73bc0f380, L_000001f73bc0f3f0, C4<0>, C4<0>;
L_000001f73bc0ffc0 .functor AND 1, L_000001f73bbf1ac0, L_000001f73bbf12a0, C4<1>, C4<1>;
L_000001f73bc0edd0 .functor OR 1, L_000001f73bc0f150, L_000001f73bc0ffc0, C4<0>, C4<0>;
L_000001f73bc0eeb0 .functor XOR 1, L_000001f73bbf1fc0, L_000001f73bbf1ac0, C4<0>, C4<0>;
L_000001f73bc10030 .functor XOR 1, L_000001f73bc0eeb0, L_000001f73bbf12a0, C4<0>, C4<0>;
v000001f73baf8d40_0 .net "Debe", 0 0, L_000001f73bc0edd0;  1 drivers
v000001f73baf7f80_0 .net "Din", 0 0, L_000001f73bbf12a0;  1 drivers
v000001f73baf97e0_0 .net "Dout", 0 0, L_000001f73bc10030;  1 drivers
v000001f73baf7300_0 .net "Ri", 0 0, L_000001f73bbf1ac0;  1 drivers
v000001f73baf73a0_0 .net "Si", 0 0, L_000001f73bbf1fc0;  1 drivers
v000001f73baf9060_0 .net *"_ivl_0", 0 0, L_000001f73bc0ecf0;  1 drivers
v000001f73bafa3c0_0 .net *"_ivl_10", 0 0, L_000001f73bc0ffc0;  1 drivers
v000001f73bafb400_0 .net *"_ivl_14", 0 0, L_000001f73bc0eeb0;  1 drivers
v000001f73bafa280_0 .net *"_ivl_2", 0 0, L_000001f73bc0f380;  1 drivers
v000001f73baf9ba0_0 .net *"_ivl_4", 0 0, L_000001f73bc0f700;  1 drivers
v000001f73bafb9a0_0 .net *"_ivl_6", 0 0, L_000001f73bc0f3f0;  1 drivers
v000001f73bafb2c0_0 .net *"_ivl_8", 0 0, L_000001f73bc0f150;  1 drivers
S_000001f73baf2c50 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001f73baf3420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc0f620 .functor NOT 1, L_000001f73bbf1c00, C4<0>, C4<0>, C4<0>;
L_000001f73bc0f8c0 .functor AND 1, L_000001f73bc0f620, L_000001f73bbf2100, C4<1>, C4<1>;
L_000001f73bc0f230 .functor NOT 1, L_000001f73bbf1c00, C4<0>, C4<0>, C4<0>;
L_000001f73bc0f460 .functor AND 1, L_000001f73bc0f230, L_000001f73bbf21a0, C4<1>, C4<1>;
L_000001f73bc0e510 .functor OR 1, L_000001f73bc0f8c0, L_000001f73bc0f460, C4<0>, C4<0>;
L_000001f73bc0e5f0 .functor AND 1, L_000001f73bbf2100, L_000001f73bbf21a0, C4<1>, C4<1>;
L_000001f73bc0f690 .functor OR 1, L_000001f73bc0e510, L_000001f73bc0e5f0, C4<0>, C4<0>;
L_000001f73bc0f4d0 .functor XOR 1, L_000001f73bbf1c00, L_000001f73bbf2100, C4<0>, C4<0>;
L_000001f73bc0f1c0 .functor XOR 1, L_000001f73bc0f4d0, L_000001f73bbf21a0, C4<0>, C4<0>;
v000001f73bafaf00_0 .net "Debe", 0 0, L_000001f73bc0f690;  1 drivers
v000001f73bafbd60_0 .net "Din", 0 0, L_000001f73bbf21a0;  1 drivers
v000001f73bafb720_0 .net "Dout", 0 0, L_000001f73bc0f1c0;  1 drivers
v000001f73bafb860_0 .net "Ri", 0 0, L_000001f73bbf2100;  1 drivers
v000001f73bafa500_0 .net "Si", 0 0, L_000001f73bbf1c00;  1 drivers
v000001f73bafc080_0 .net *"_ivl_0", 0 0, L_000001f73bc0f620;  1 drivers
v000001f73bafafa0_0 .net *"_ivl_10", 0 0, L_000001f73bc0e5f0;  1 drivers
v000001f73bafa5a0_0 .net *"_ivl_14", 0 0, L_000001f73bc0f4d0;  1 drivers
v000001f73bafbe00_0 .net *"_ivl_2", 0 0, L_000001f73bc0f8c0;  1 drivers
v000001f73baf9c40_0 .net *"_ivl_4", 0 0, L_000001f73bc0f230;  1 drivers
v000001f73bafba40_0 .net *"_ivl_6", 0 0, L_000001f73bc0f460;  1 drivers
v000001f73bafb0e0_0 .net *"_ivl_8", 0 0, L_000001f73bc0e510;  1 drivers
S_000001f73baf4870 .scope module, "rounder" "RoundNearestEven" 5 209, 6 22 0, S_000001f73b6b8e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "ms";
    .port_info 1 /INPUT 5 "exp";
    .port_info 2 /OUTPUT 10 "ms_round";
    .port_info 3 /OUTPUT 5 "exp_round";
P_000001f73baa5410 .param/l "BS" 0 6 22, +C4<00000000000000000000000000001111>;
P_000001f73baa5448 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000100>;
P_000001f73baa5480 .param/l "FSIZE" 0 6 22, +C4<00000000000000000000000000001110>;
P_000001f73baa54b8 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000001001>;
L_000001f73bc09880 .functor NOT 1, L_000001f73bbf5080, C4<0>, C4<0>, C4<0>;
L_000001f73bc0a4c0 .functor OR 1, L_000001f73bbf36e0, L_000001f73bbf5120, C4<0>, C4<0>;
L_000001f73bc098f0 .functor AND 1, L_000001f73bbf49a0, L_000001f73bc0a4c0, C4<1>, C4<1>;
v000001f73baf9e20_0 .net *"_ivl_11", 9 0, L_000001f73bbf5620;  1 drivers
v000001f73bafb040_0 .net *"_ivl_12", 10 0, L_000001f73bbf38c0;  1 drivers
L_000001f73bb91e88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f73bafa640_0 .net *"_ivl_15", 0 0, L_000001f73bb91e88;  1 drivers
v000001f73bafc120_0 .net *"_ivl_17", 0 0, L_000001f73bbf5120;  1 drivers
v000001f73bafa460_0 .net *"_ivl_19", 0 0, L_000001f73bc0a4c0;  1 drivers
v000001f73bafbea0_0 .net *"_ivl_21", 0 0, L_000001f73bc098f0;  1 drivers
L_000001f73bb91ed0 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v000001f73bafb4a0_0 .net/2u *"_ivl_22", 10 0, L_000001f73bb91ed0;  1 drivers
L_000001f73bb91f18 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v000001f73bafb5e0_0 .net/2u *"_ivl_24", 10 0, L_000001f73bb91f18;  1 drivers
v000001f73bafa0a0_0 .net *"_ivl_26", 10 0, L_000001f73bbf4720;  1 drivers
v000001f73baf9ce0_0 .net *"_ivl_3", 3 0, L_000001f73bbf3820;  1 drivers
v000001f73baf9d80_0 .net *"_ivl_33", 0 0, L_000001f73bbf3dc0;  1 drivers
v000001f73bafbfe0_0 .net *"_ivl_34", 4 0, L_000001f73bbf4c20;  1 drivers
L_000001f73bb91f60 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001f73bafbae0_0 .net *"_ivl_37", 3 0, L_000001f73bb91f60;  1 drivers
v000001f73bafa780_0 .net *"_ivl_7", 0 0, L_000001f73bbf5080;  1 drivers
v000001f73bafb180_0 .net "boolean", 0 0, L_000001f73bbf36e0;  1 drivers
v000001f73bafa820_0 .net "exp", 4 0, L_000001f73bbf40e0;  alias, 1 drivers
v000001f73bafb7c0_0 .net "exp_round", 4 0, L_000001f73bbf4220;  alias, 1 drivers
v000001f73bafb680_0 .net "guard", 0 0, L_000001f73bbf49a0;  1 drivers
v000001f73bafa320_0 .net "is_even", 0 0, L_000001f73bc09880;  1 drivers
v000001f73bafbf40_0 .net "ms", 14 0, L_000001f73bbf3aa0;  alias, 1 drivers
v000001f73bafa000_0 .net "ms_round", 9 0, L_000001f73bbf4ae0;  alias, 1 drivers
v000001f73bafb220_0 .net "temp", 10 0, L_000001f73bbf47c0;  1 drivers
L_000001f73bbf49a0 .part L_000001f73bbf3aa0, 4, 1;
L_000001f73bbf3820 .part L_000001f73bbf3aa0, 0, 4;
L_000001f73bbf36e0 .reduce/or L_000001f73bbf3820;
L_000001f73bbf5080 .part L_000001f73bbf3aa0, 5, 1;
L_000001f73bbf5620 .part L_000001f73bbf3aa0, 5, 10;
L_000001f73bbf38c0 .concat [ 10 1 0 0], L_000001f73bbf5620, L_000001f73bb91e88;
L_000001f73bbf5120 .reduce/nor L_000001f73bc09880;
L_000001f73bbf4720 .functor MUXZ 11, L_000001f73bb91f18, L_000001f73bb91ed0, L_000001f73bc098f0, C4<>;
L_000001f73bbf47c0 .arith/sum 11, L_000001f73bbf38c0, L_000001f73bbf4720;
L_000001f73bbf4ae0 .part L_000001f73bbf47c0, 0, 10;
L_000001f73bbf3dc0 .part L_000001f73bbf47c0, 10, 1;
L_000001f73bbf4c20 .concat [ 1 4 0 0], L_000001f73bbf3dc0, L_000001f73bb91f60;
L_000001f73bbf4220 .arith/sum 5, L_000001f73bbf40e0, L_000001f73bbf4c20;
S_000001f73baf3740 .scope module, "sub_exp" "RestaExp_sum" 5 195, 5 19 0, S_000001f73b6b8e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "S";
    .port_info 1 /INPUT 5 "R";
    .port_info 2 /OUTPUT 5 "F";
P_000001f73baa2320 .param/l "BS" 0 5 19, +C4<00000000000000000000000000001111>;
P_000001f73baa2358 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000100>;
P_000001f73baa2390 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000001001>;
v000001f73bafdca0_0 .net "Debe", 5 0, L_000001f73bbf3460;  1 drivers
v000001f73bafd3e0_0 .net "F", 4 0, L_000001f73bbf3640;  alias, 1 drivers
v000001f73bafdfc0_0 .net "R", 4 0, L_000001f73bbf3780;  alias, 1 drivers
v000001f73bafd2a0_0 .net "S", 4 0, L_000001f73bbee0a0;  alias, 1 drivers
L_000001f73bb91db0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f73bafce40_0 .net/2u *"_ivl_39", 0 0, L_000001f73bb91db0;  1 drivers
L_000001f73bbf4b80 .part L_000001f73bbee0a0, 0, 1;
L_000001f73bbf3320 .part L_000001f73bbf3780, 0, 1;
L_000001f73bbf3280 .part L_000001f73bbf3460, 0, 1;
L_000001f73bbf56c0 .part L_000001f73bbee0a0, 1, 1;
L_000001f73bbf4cc0 .part L_000001f73bbf3780, 1, 1;
L_000001f73bbf4e00 .part L_000001f73bbf3460, 1, 1;
L_000001f73bbf4680 .part L_000001f73bbee0a0, 2, 1;
L_000001f73bbf3fa0 .part L_000001f73bbf3780, 2, 1;
L_000001f73bbf31e0 .part L_000001f73bbf3460, 2, 1;
L_000001f73bbf4540 .part L_000001f73bbee0a0, 3, 1;
L_000001f73bbf45e0 .part L_000001f73bbf3780, 3, 1;
L_000001f73bbf4040 .part L_000001f73bbf3460, 3, 1;
L_000001f73bbf3a00 .part L_000001f73bbee0a0, 4, 1;
L_000001f73bbf5580 .part L_000001f73bbf3780, 4, 1;
L_000001f73bbf51c0 .part L_000001f73bbf3460, 4, 1;
LS_000001f73bbf3640_0_0 .concat8 [ 1 1 1 1], L_000001f73bc10880, L_000001f73bc101f0, L_000001f73bc108f0, L_000001f73bc10500;
LS_000001f73bbf3640_0_4 .concat8 [ 1 0 0 0], L_000001f73bc0a060;
L_000001f73bbf3640 .concat8 [ 4 1 0 0], LS_000001f73bbf3640_0_0, LS_000001f73bbf3640_0_4;
LS_000001f73bbf3460_0_0 .concat8 [ 1 1 1 1], L_000001f73bb91db0, L_000001f73bc0ee40, L_000001f73bc10a40, L_000001f73bc10340;
LS_000001f73bbf3460_0_4 .concat8 [ 1 1 0 0], L_000001f73bc10420, L_000001f73bc097a0;
L_000001f73bbf3460 .concat8 [ 4 2 0 0], LS_000001f73bbf3460_0_0, LS_000001f73bbf3460_0_4;
S_000001f73baf3bf0 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000001f73baf3740;
 .timescale -9 -12;
P_000001f73b9f4d70 .param/l "i" 0 5 28, +C4<00>;
S_000001f73baf3d80 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f73baf3bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc0f7e0 .functor NOT 1, L_000001f73bbf4b80, C4<0>, C4<0>, C4<0>;
L_000001f73bc0ea50 .functor AND 1, L_000001f73bc0f7e0, L_000001f73bbf3320, C4<1>, C4<1>;
L_000001f73bc0fb60 .functor NOT 1, L_000001f73bbf4b80, C4<0>, C4<0>, C4<0>;
L_000001f73bc0eac0 .functor AND 1, L_000001f73bc0fb60, L_000001f73bbf3280, C4<1>, C4<1>;
L_000001f73bc0eb30 .functor OR 1, L_000001f73bc0ea50, L_000001f73bc0eac0, C4<0>, C4<0>;
L_000001f73bc0ec80 .functor AND 1, L_000001f73bbf3320, L_000001f73bbf3280, C4<1>, C4<1>;
L_000001f73bc0ee40 .functor OR 1, L_000001f73bc0eb30, L_000001f73bc0ec80, C4<0>, C4<0>;
L_000001f73bc10ea0 .functor XOR 1, L_000001f73bbf4b80, L_000001f73bbf3320, C4<0>, C4<0>;
L_000001f73bc10880 .functor XOR 1, L_000001f73bc10ea0, L_000001f73bbf3280, C4<0>, C4<0>;
v000001f73bafadc0_0 .net "Debe", 0 0, L_000001f73bc0ee40;  1 drivers
v000001f73bafa8c0_0 .net "Din", 0 0, L_000001f73bbf3280;  1 drivers
v000001f73bafbb80_0 .net "Dout", 0 0, L_000001f73bc10880;  1 drivers
v000001f73bafb360_0 .net "Ri", 0 0, L_000001f73bbf3320;  1 drivers
v000001f73bafb540_0 .net "Si", 0 0, L_000001f73bbf4b80;  1 drivers
v000001f73bafc1c0_0 .net *"_ivl_0", 0 0, L_000001f73bc0f7e0;  1 drivers
v000001f73bafb900_0 .net *"_ivl_10", 0 0, L_000001f73bc0ec80;  1 drivers
v000001f73bafabe0_0 .net *"_ivl_14", 0 0, L_000001f73bc10ea0;  1 drivers
v000001f73bafa960_0 .net *"_ivl_2", 0 0, L_000001f73bc0ea50;  1 drivers
v000001f73bafc260_0 .net *"_ivl_4", 0 0, L_000001f73bc0fb60;  1 drivers
v000001f73bafbc20_0 .net *"_ivl_6", 0 0, L_000001f73bc0eac0;  1 drivers
v000001f73bafa6e0_0 .net *"_ivl_8", 0 0, L_000001f73bc0eb30;  1 drivers
S_000001f73bb04f90 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000001f73baf3740;
 .timescale -9 -12;
P_000001f73b9f5cf0 .param/l "i" 0 5 28, +C4<01>;
S_000001f73bb05120 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f73bb04f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc10f80 .functor NOT 1, L_000001f73bbf56c0, C4<0>, C4<0>, C4<0>;
L_000001f73bc10570 .functor AND 1, L_000001f73bc10f80, L_000001f73bbf4cc0, C4<1>, C4<1>;
L_000001f73bc10180 .functor NOT 1, L_000001f73bbf56c0, C4<0>, C4<0>, C4<0>;
L_000001f73bc10f10 .functor AND 1, L_000001f73bc10180, L_000001f73bbf4e00, C4<1>, C4<1>;
L_000001f73bc10ce0 .functor OR 1, L_000001f73bc10570, L_000001f73bc10f10, C4<0>, C4<0>;
L_000001f73bc109d0 .functor AND 1, L_000001f73bbf4cc0, L_000001f73bbf4e00, C4<1>, C4<1>;
L_000001f73bc10a40 .functor OR 1, L_000001f73bc10ce0, L_000001f73bc109d0, C4<0>, C4<0>;
L_000001f73bc10ab0 .functor XOR 1, L_000001f73bbf56c0, L_000001f73bbf4cc0, C4<0>, C4<0>;
L_000001f73bc101f0 .functor XOR 1, L_000001f73bc10ab0, L_000001f73bbf4e00, C4<0>, C4<0>;
v000001f73baf9ec0_0 .net "Debe", 0 0, L_000001f73bc10a40;  1 drivers
v000001f73baf9f60_0 .net "Din", 0 0, L_000001f73bbf4e00;  1 drivers
v000001f73bafbcc0_0 .net "Dout", 0 0, L_000001f73bc101f0;  1 drivers
v000001f73baf9b00_0 .net "Ri", 0 0, L_000001f73bbf4cc0;  1 drivers
v000001f73bafae60_0 .net "Si", 0 0, L_000001f73bbf56c0;  1 drivers
v000001f73bafa140_0 .net *"_ivl_0", 0 0, L_000001f73bc10f80;  1 drivers
v000001f73bafa1e0_0 .net *"_ivl_10", 0 0, L_000001f73bc109d0;  1 drivers
v000001f73bafaa00_0 .net *"_ivl_14", 0 0, L_000001f73bc10ab0;  1 drivers
v000001f73bafaaa0_0 .net *"_ivl_2", 0 0, L_000001f73bc10570;  1 drivers
v000001f73bafab40_0 .net *"_ivl_4", 0 0, L_000001f73bc10180;  1 drivers
v000001f73bafac80_0 .net *"_ivl_6", 0 0, L_000001f73bc10f10;  1 drivers
v000001f73bafad20_0 .net *"_ivl_8", 0 0, L_000001f73bc10ce0;  1 drivers
S_000001f73bb063e0 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000001f73baf3740;
 .timescale -9 -12;
P_000001f73b9f51b0 .param/l "i" 0 5 28, +C4<010>;
S_000001f73bb05c10 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f73bb063e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc10ff0 .functor NOT 1, L_000001f73bbf4680, C4<0>, C4<0>, C4<0>;
L_000001f73bc10d50 .functor AND 1, L_000001f73bc10ff0, L_000001f73bbf3fa0, C4<1>, C4<1>;
L_000001f73bc10110 .functor NOT 1, L_000001f73bbf4680, C4<0>, C4<0>, C4<0>;
L_000001f73bc10b90 .functor AND 1, L_000001f73bc10110, L_000001f73bbf31e0, C4<1>, C4<1>;
L_000001f73bc107a0 .functor OR 1, L_000001f73bc10d50, L_000001f73bc10b90, C4<0>, C4<0>;
L_000001f73bc10960 .functor AND 1, L_000001f73bbf3fa0, L_000001f73bbf31e0, C4<1>, C4<1>;
L_000001f73bc10340 .functor OR 1, L_000001f73bc107a0, L_000001f73bc10960, C4<0>, C4<0>;
L_000001f73bc10810 .functor XOR 1, L_000001f73bbf4680, L_000001f73bbf3fa0, C4<0>, C4<0>;
L_000001f73bc108f0 .functor XOR 1, L_000001f73bc10810, L_000001f73bbf31e0, C4<0>, C4<0>;
v000001f73bafcd00_0 .net "Debe", 0 0, L_000001f73bc10340;  1 drivers
v000001f73bafd020_0 .net "Din", 0 0, L_000001f73bbf31e0;  1 drivers
v000001f73bafe600_0 .net "Dout", 0 0, L_000001f73bc108f0;  1 drivers
v000001f73bafc6c0_0 .net "Ri", 0 0, L_000001f73bbf3fa0;  1 drivers
v000001f73bafe880_0 .net "Si", 0 0, L_000001f73bbf4680;  1 drivers
v000001f73bafc580_0 .net *"_ivl_0", 0 0, L_000001f73bc10ff0;  1 drivers
v000001f73bafc8a0_0 .net *"_ivl_10", 0 0, L_000001f73bc10960;  1 drivers
v000001f73bafe920_0 .net *"_ivl_14", 0 0, L_000001f73bc10810;  1 drivers
v000001f73bafc760_0 .net *"_ivl_2", 0 0, L_000001f73bc10d50;  1 drivers
v000001f73bafd980_0 .net *"_ivl_4", 0 0, L_000001f73bc10110;  1 drivers
v000001f73bafd160_0 .net *"_ivl_6", 0 0, L_000001f73bc10b90;  1 drivers
v000001f73bafe420_0 .net *"_ivl_8", 0 0, L_000001f73bc107a0;  1 drivers
S_000001f73bb05da0 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000001f73baf3740;
 .timescale -9 -12;
P_000001f73b9f5230 .param/l "i" 0 5 28, +C4<011>;
S_000001f73bb05a80 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f73bb05da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc102d0 .functor NOT 1, L_000001f73bbf4540, C4<0>, C4<0>, C4<0>;
L_000001f73bc103b0 .functor AND 1, L_000001f73bc102d0, L_000001f73bbf45e0, C4<1>, C4<1>;
L_000001f73bc10b20 .functor NOT 1, L_000001f73bbf4540, C4<0>, C4<0>, C4<0>;
L_000001f73bc10c00 .functor AND 1, L_000001f73bc10b20, L_000001f73bbf4040, C4<1>, C4<1>;
L_000001f73bc10490 .functor OR 1, L_000001f73bc103b0, L_000001f73bc10c00, C4<0>, C4<0>;
L_000001f73bc10dc0 .functor AND 1, L_000001f73bbf45e0, L_000001f73bbf4040, C4<1>, C4<1>;
L_000001f73bc10420 .functor OR 1, L_000001f73bc10490, L_000001f73bc10dc0, C4<0>, C4<0>;
L_000001f73bc10e30 .functor XOR 1, L_000001f73bbf4540, L_000001f73bbf45e0, C4<0>, C4<0>;
L_000001f73bc10500 .functor XOR 1, L_000001f73bc10e30, L_000001f73bbf4040, C4<0>, C4<0>;
v000001f73bafe240_0 .net "Debe", 0 0, L_000001f73bc10420;  1 drivers
v000001f73bafcc60_0 .net "Din", 0 0, L_000001f73bbf4040;  1 drivers
v000001f73bafe6a0_0 .net "Dout", 0 0, L_000001f73bc10500;  1 drivers
v000001f73bafe2e0_0 .net "Ri", 0 0, L_000001f73bbf45e0;  1 drivers
v000001f73bafdde0_0 .net "Si", 0 0, L_000001f73bbf4540;  1 drivers
v000001f73bafc940_0 .net *"_ivl_0", 0 0, L_000001f73bc102d0;  1 drivers
v000001f73bafe740_0 .net *"_ivl_10", 0 0, L_000001f73bc10dc0;  1 drivers
v000001f73bafda20_0 .net *"_ivl_14", 0 0, L_000001f73bc10e30;  1 drivers
v000001f73bafc9e0_0 .net *"_ivl_2", 0 0, L_000001f73bc103b0;  1 drivers
v000001f73bafe380_0 .net *"_ivl_4", 0 0, L_000001f73bc10b20;  1 drivers
v000001f73bafcf80_0 .net *"_ivl_6", 0 0, L_000001f73bc10c00;  1 drivers
v000001f73bafd700_0 .net *"_ivl_8", 0 0, L_000001f73bc10490;  1 drivers
S_000001f73bb05f30 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000001f73baf3740;
 .timescale -9 -12;
P_000001f73b9f5df0 .param/l "i" 0 5 28, +C4<0100>;
S_000001f73bb04ae0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f73bb05f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc105e0 .functor NOT 1, L_000001f73bbf3a00, C4<0>, C4<0>, C4<0>;
L_000001f73bc10650 .functor AND 1, L_000001f73bc105e0, L_000001f73bbf5580, C4<1>, C4<1>;
L_000001f73bc106c0 .functor NOT 1, L_000001f73bbf3a00, C4<0>, C4<0>, C4<0>;
L_000001f73bc10730 .functor AND 1, L_000001f73bc106c0, L_000001f73bbf51c0, C4<1>, C4<1>;
L_000001f73bc10c70 .functor OR 1, L_000001f73bc10650, L_000001f73bc10730, C4<0>, C4<0>;
L_000001f73bc0ab50 .functor AND 1, L_000001f73bbf5580, L_000001f73bbf51c0, C4<1>, C4<1>;
L_000001f73bc097a0 .functor OR 1, L_000001f73bc10c70, L_000001f73bc0ab50, C4<0>, C4<0>;
L_000001f73bc09ff0 .functor XOR 1, L_000001f73bbf3a00, L_000001f73bbf5580, C4<0>, C4<0>;
L_000001f73bc0a060 .functor XOR 1, L_000001f73bc09ff0, L_000001f73bbf51c0, C4<0>, C4<0>;
v000001f73bafd200_0 .net "Debe", 0 0, L_000001f73bc097a0;  1 drivers
v000001f73bafca80_0 .net "Din", 0 0, L_000001f73bbf51c0;  1 drivers
v000001f73bafdac0_0 .net "Dout", 0 0, L_000001f73bc0a060;  1 drivers
v000001f73bafd0c0_0 .net "Ri", 0 0, L_000001f73bbf5580;  1 drivers
v000001f73bafe1a0_0 .net "Si", 0 0, L_000001f73bbf3a00;  1 drivers
v000001f73bafc4e0_0 .net *"_ivl_0", 0 0, L_000001f73bc105e0;  1 drivers
v000001f73bafcb20_0 .net *"_ivl_10", 0 0, L_000001f73bc0ab50;  1 drivers
v000001f73bafdb60_0 .net *"_ivl_14", 0 0, L_000001f73bc09ff0;  1 drivers
v000001f73bafcbc0_0 .net *"_ivl_2", 0 0, L_000001f73bc10650;  1 drivers
v000001f73bafdc00_0 .net *"_ivl_4", 0 0, L_000001f73bc106c0;  1 drivers
v000001f73bafc800_0 .net *"_ivl_6", 0 0, L_000001f73bc10730;  1 drivers
v000001f73bafcda0_0 .net *"_ivl_8", 0 0, L_000001f73bc10c70;  1 drivers
S_000001f73bb060c0 .scope module, "sm" "SumMantisa" 5 299, 5 81 0, S_000001f73baa2e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 11 "S";
    .port_info 1 /INPUT 11 "R";
    .port_info 2 /INPUT 1 "guard_S";
    .port_info 3 /INPUT 1 "guard_R";
    .port_info 4 /INPUT 5 "ExpIn";
    .port_info 5 /OUTPUT 5 "ExpOut";
    .port_info 6 /OUTPUT 10 "F";
    .port_info 7 /INPUT 1 "sticky_for_round";
P_000001f73baa3ec0 .param/l "BS" 0 5 81, +C4<00000000000000000000000000001111>;
P_000001f73baa3ef8 .param/l "EBS" 0 5 81, +C4<00000000000000000000000000000100>;
P_000001f73baa3f30 .param/l "MBS" 0 5 81, +C4<00000000000000000000000000001001>;
L_000001f73ba646e0 .functor BUFZ 10, L_000001f73bbef2c0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000001f73ba64910 .functor BUFZ 5, L_000001f73bbefae0, C4<00000>, C4<00000>, C4<00000>;
v000001f73baf6040_0 .net "A", 11 0, L_000001f73bbef7c0;  1 drivers
v000001f73baf4b00_0 .net "B", 11 0, L_000001f73bbee320;  1 drivers
v000001f73baf6540_0 .net "C", 12 0, L_000001f73bbeff40;  1 drivers
v000001f73baf6860_0 .net "ExpIn", 4 0, L_000001f73bbee0a0;  alias, 1 drivers
v000001f73baf5be0_0 .net "ExpOut", 4 0, L_000001f73ba64910;  alias, 1 drivers
v000001f73baf7120_0 .net "F", 9 0, L_000001f73ba646e0;  alias, 1 drivers
v000001f73baf4e20_0 .net "R", 10 0, L_000001f73bbeba80;  alias, 1 drivers
v000001f73baf71c0_0 .net "S", 10 0, L_000001f73bbed920;  alias, 1 drivers
v000001f73baf56e0_0 .net *"_ivl_101", 0 0, L_000001f73bbf0300;  1 drivers
L_000001f73bb91b28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f73baf6b80_0 .net/2u *"_ivl_102", 1 0, L_000001f73bb91b28;  1 drivers
v000001f73baf6c20_0 .net *"_ivl_104", 14 0, L_000001f73bbee820;  1 drivers
v000001f73baf5b40_0 .net *"_ivl_107", 9 0, L_000001f73bbefc20;  1 drivers
v000001f73baf60e0_0 .net *"_ivl_109", 0 0, L_000001f73bbef720;  1 drivers
L_000001f73bb91b70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001f73baf5960_0 .net/2u *"_ivl_110", 2 0, L_000001f73bb91b70;  1 drivers
v000001f73baf4ba0_0 .net *"_ivl_112", 14 0, L_000001f73bbee8c0;  1 drivers
L_000001f73bb91bb8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000001f73baf4c40_0 .net/2u *"_ivl_116", 4 0, L_000001f73bb91bb8;  1 drivers
v000001f73baf67c0_0 .net *"_ivl_118", 4 0, L_000001f73bbeee60;  1 drivers
L_000001f73bb91ae0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f73baf6400_0 .net/2u *"_ivl_92", 0 0, L_000001f73bb91ae0;  1 drivers
v000001f73baf5280_0 .net *"_ivl_97", 9 0, L_000001f73bbef680;  1 drivers
v000001f73baf5780_0 .net *"_ivl_99", 0 0, L_000001f73bbee6e0;  1 drivers
v000001f73baf4f60_0 .net "carry", 0 0, L_000001f73bbef5e0;  1 drivers
v000001f73baf6ea0_0 .net "exp_for_round", 4 0, L_000001f73bbefe00;  1 drivers
v000001f73baf5aa0_0 .net "exp_rounded", 4 0, L_000001f73bbefae0;  1 drivers
v000001f73baf58c0_0 .net "frac_rounded", 9 0, L_000001f73bbef2c0;  1 drivers
v000001f73baf5a00_0 .net "guard_R", 0 0, L_000001f73bbed420;  alias, 1 drivers
v000001f73baf7260_0 .net "guard_S", 0 0, L_000001f73bbed1a0;  alias, 1 drivers
v000001f73baf6f40_0 .net "ms_for_round", 14 0, L_000001f73bbee960;  1 drivers
v000001f73baf6900_0 .net "sticky_for_round", 0 0, L_000001f73ba6aa30;  alias, 1 drivers
v000001f73baf6cc0_0 .net "sum_bits", 11 0, L_000001f73bbee1e0;  1 drivers
L_000001f73bbed560 .part L_000001f73bbef7c0, 0, 1;
L_000001f73bbf08a0 .part L_000001f73bbee320, 0, 1;
L_000001f73bbeeb40 .part L_000001f73bbeff40, 0, 1;
L_000001f73bbf01c0 .part L_000001f73bbef7c0, 1, 1;
L_000001f73bbee3c0 .part L_000001f73bbee320, 1, 1;
L_000001f73bbeec80 .part L_000001f73bbeff40, 1, 1;
L_000001f73bbeedc0 .part L_000001f73bbef7c0, 2, 1;
L_000001f73bbef540 .part L_000001f73bbee320, 2, 1;
L_000001f73bbee280 .part L_000001f73bbeff40, 2, 1;
L_000001f73bbefcc0 .part L_000001f73bbef7c0, 3, 1;
L_000001f73bbefd60 .part L_000001f73bbee320, 3, 1;
L_000001f73bbf03a0 .part L_000001f73bbeff40, 3, 1;
L_000001f73bbefea0 .part L_000001f73bbef7c0, 4, 1;
L_000001f73bbeefa0 .part L_000001f73bbee320, 4, 1;
L_000001f73bbee460 .part L_000001f73bbeff40, 4, 1;
L_000001f73bbf0760 .part L_000001f73bbef7c0, 5, 1;
L_000001f73bbef860 .part L_000001f73bbee320, 5, 1;
L_000001f73bbeed20 .part L_000001f73bbeff40, 5, 1;
L_000001f73bbf0080 .part L_000001f73bbef7c0, 6, 1;
L_000001f73bbef400 .part L_000001f73bbee320, 6, 1;
L_000001f73bbee500 .part L_000001f73bbeff40, 6, 1;
L_000001f73bbee5a0 .part L_000001f73bbef7c0, 7, 1;
L_000001f73bbf0120 .part L_000001f73bbee320, 7, 1;
L_000001f73bbef040 .part L_000001f73bbeff40, 7, 1;
L_000001f73bbf0260 .part L_000001f73bbef7c0, 8, 1;
L_000001f73bbf04e0 .part L_000001f73bbee320, 8, 1;
L_000001f73bbef0e0 .part L_000001f73bbeff40, 8, 1;
L_000001f73bbeeaa0 .part L_000001f73bbef7c0, 9, 1;
L_000001f73bbf06c0 .part L_000001f73bbee320, 9, 1;
L_000001f73bbee140 .part L_000001f73bbeff40, 9, 1;
L_000001f73bbf0580 .part L_000001f73bbef7c0, 10, 1;
L_000001f73bbee640 .part L_000001f73bbee320, 10, 1;
L_000001f73bbee780 .part L_000001f73bbeff40, 10, 1;
L_000001f73bbf0440 .part L_000001f73bbef7c0, 11, 1;
L_000001f73bbf0620 .part L_000001f73bbee320, 11, 1;
L_000001f73bbf0800 .part L_000001f73bbeff40, 11, 1;
LS_000001f73bbee1e0_0_0 .concat8 [ 1 1 1 1], L_000001f73ba6b1a0, L_000001f73ba6b750, L_000001f73ba6b2f0, L_000001f73ba6ba60;
LS_000001f73bbee1e0_0_4 .concat8 [ 1 1 1 1], L_000001f73ba65780, L_000001f73ba650f0, L_000001f73ba659b0, L_000001f73ba65010;
LS_000001f73bbee1e0_0_8 .concat8 [ 1 1 1 1], L_000001f73ba65710, L_000001f73ba65be0, L_000001f73ba640c0, L_000001f73ba64440;
L_000001f73bbee1e0 .concat8 [ 4 4 4 0], LS_000001f73bbee1e0_0_0, LS_000001f73bbee1e0_0_4, LS_000001f73bbee1e0_0_8;
L_000001f73bbef7c0 .concat [ 1 11 0 0], L_000001f73bbed1a0, L_000001f73bbed920;
L_000001f73bbee320 .concat [ 1 11 0 0], L_000001f73bbed420, L_000001f73bbeba80;
LS_000001f73bbeff40_0_0 .concat8 [ 1 1 1 1], L_000001f73bb91ae0, L_000001f73ba6b670, L_000001f73ba6b210, L_000001f73ba6bd00;
LS_000001f73bbeff40_0_4 .concat8 [ 1 1 1 1], L_000001f73ba6bd70, L_000001f73ba64830, L_000001f73ba64ec0, L_000001f73ba644b0;
LS_000001f73bbeff40_0_8 .concat8 [ 1 1 1 1], L_000001f73ba64de0, L_000001f73ba65860, L_000001f73ba65240, L_000001f73ba654e0;
LS_000001f73bbeff40_0_12 .concat8 [ 1 0 0 0], L_000001f73ba64280;
L_000001f73bbeff40 .concat8 [ 4 4 4 1], LS_000001f73bbeff40_0_0, LS_000001f73bbeff40_0_4, LS_000001f73bbeff40_0_8, LS_000001f73bbeff40_0_12;
L_000001f73bbef5e0 .part L_000001f73bbeff40, 12, 1;
L_000001f73bbef680 .part L_000001f73bbee1e0, 2, 10;
L_000001f73bbee6e0 .part L_000001f73bbee1e0, 1, 1;
L_000001f73bbf0300 .part L_000001f73bbee1e0, 0, 1;
LS_000001f73bbee820_0_0 .concat [ 1 2 1 1], L_000001f73ba6aa30, L_000001f73bb91b28, L_000001f73bbf0300, L_000001f73bbee6e0;
LS_000001f73bbee820_0_4 .concat [ 10 0 0 0], L_000001f73bbef680;
L_000001f73bbee820 .concat [ 5 10 0 0], LS_000001f73bbee820_0_0, LS_000001f73bbee820_0_4;
L_000001f73bbefc20 .part L_000001f73bbee1e0, 1, 10;
L_000001f73bbef720 .part L_000001f73bbee1e0, 0, 1;
L_000001f73bbee8c0 .concat [ 1 3 1 10], L_000001f73ba6aa30, L_000001f73bb91b70, L_000001f73bbef720, L_000001f73bbefc20;
L_000001f73bbee960 .functor MUXZ 15, L_000001f73bbee8c0, L_000001f73bbee820, L_000001f73bbef5e0, C4<>;
L_000001f73bbeee60 .arith/sum 5, L_000001f73bbee0a0, L_000001f73bb91bb8;
L_000001f73bbefe00 .functor MUXZ 5, L_000001f73bbee0a0, L_000001f73bbeee60, L_000001f73bbef5e0, C4<>;
S_000001f73bb06250 .scope generate, "genblk1[0]" "genblk1[0]" 5 102, 5 102 0, S_000001f73bb060c0;
 .timescale -9 -12;
P_000001f73b9f45b0 .param/l "i" 0 5 102, +C4<00>;
S_000001f73bb04e00 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f73bb06250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73ba6b130 .functor AND 1, L_000001f73bbed560, L_000001f73bbf08a0, C4<1>, C4<1>;
L_000001f73ba6bfa0 .functor AND 1, L_000001f73bbf08a0, L_000001f73bbeeb40, C4<1>, C4<1>;
L_000001f73ba6bbb0 .functor OR 1, L_000001f73ba6b130, L_000001f73ba6bfa0, C4<0>, C4<0>;
L_000001f73ba6be50 .functor AND 1, L_000001f73bbed560, L_000001f73bbeeb40, C4<1>, C4<1>;
L_000001f73ba6b670 .functor OR 1, L_000001f73ba6bbb0, L_000001f73ba6be50, C4<0>, C4<0>;
L_000001f73ba6bc20 .functor XOR 1, L_000001f73bbed560, L_000001f73bbf08a0, C4<0>, C4<0>;
L_000001f73ba6b1a0 .functor XOR 1, L_000001f73ba6bc20, L_000001f73bbeeb40, C4<0>, C4<0>;
v000001f73bafec40_0 .net "Debe", 0 0, L_000001f73ba6b670;  1 drivers
v000001f73bafffa0_0 .net "Din", 0 0, L_000001f73bbeeb40;  1 drivers
v000001f73bb00a40_0 .net "Dout", 0 0, L_000001f73ba6b1a0;  1 drivers
v000001f73bb01080_0 .net "Ri", 0 0, L_000001f73bbf08a0;  1 drivers
v000001f73bb01120_0 .net "Si", 0 0, L_000001f73bbed560;  1 drivers
v000001f73baff140_0 .net *"_ivl_0", 0 0, L_000001f73ba6b130;  1 drivers
v000001f73baff3c0_0 .net *"_ivl_10", 0 0, L_000001f73ba6bc20;  1 drivers
v000001f73bb00040_0 .net *"_ivl_2", 0 0, L_000001f73ba6bfa0;  1 drivers
v000001f73bb000e0_0 .net *"_ivl_4", 0 0, L_000001f73ba6bbb0;  1 drivers
v000001f73bb00e00_0 .net *"_ivl_6", 0 0, L_000001f73ba6be50;  1 drivers
S_000001f73bb058f0 .scope generate, "genblk1[1]" "genblk1[1]" 5 102, 5 102 0, S_000001f73bb060c0;
 .timescale -9 -12;
P_000001f73b9f5730 .param/l "i" 0 5 102, +C4<01>;
S_000001f73bb06570 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f73bb058f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73ba6bc90 .functor AND 1, L_000001f73bbf01c0, L_000001f73bbee3c0, C4<1>, C4<1>;
L_000001f73ba6b4b0 .functor AND 1, L_000001f73bbee3c0, L_000001f73bbeec80, C4<1>, C4<1>;
L_000001f73ba6bde0 .functor OR 1, L_000001f73ba6bc90, L_000001f73ba6b4b0, C4<0>, C4<0>;
L_000001f73ba6b0c0 .functor AND 1, L_000001f73bbf01c0, L_000001f73bbeec80, C4<1>, C4<1>;
L_000001f73ba6b210 .functor OR 1, L_000001f73ba6bde0, L_000001f73ba6b0c0, C4<0>, C4<0>;
L_000001f73ba6b520 .functor XOR 1, L_000001f73bbf01c0, L_000001f73bbee3c0, C4<0>, C4<0>;
L_000001f73ba6b750 .functor XOR 1, L_000001f73ba6b520, L_000001f73bbeec80, C4<0>, C4<0>;
v000001f73bafed80_0 .net "Debe", 0 0, L_000001f73ba6b210;  1 drivers
v000001f73bb005e0_0 .net "Din", 0 0, L_000001f73bbeec80;  1 drivers
v000001f73baffaa0_0 .net "Dout", 0 0, L_000001f73ba6b750;  1 drivers
v000001f73baffe60_0 .net "Ri", 0 0, L_000001f73bbee3c0;  1 drivers
v000001f73bafeb00_0 .net "Si", 0 0, L_000001f73bbf01c0;  1 drivers
v000001f73bb00b80_0 .net *"_ivl_0", 0 0, L_000001f73ba6bc90;  1 drivers
v000001f73baff320_0 .net *"_ivl_10", 0 0, L_000001f73ba6b520;  1 drivers
v000001f73bb00220_0 .net *"_ivl_2", 0 0, L_000001f73ba6b4b0;  1 drivers
v000001f73baff1e0_0 .net *"_ivl_4", 0 0, L_000001f73ba6bde0;  1 drivers
v000001f73bb009a0_0 .net *"_ivl_6", 0 0, L_000001f73ba6b0c0;  1 drivers
S_000001f73bb06700 .scope generate, "genblk1[2]" "genblk1[2]" 5 102, 5 102 0, S_000001f73bb060c0;
 .timescale -9 -12;
P_000001f73b9f58b0 .param/l "i" 0 5 102, +C4<010>;
S_000001f73bb06890 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f73bb06700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73ba6b590 .functor AND 1, L_000001f73bbeedc0, L_000001f73bbef540, C4<1>, C4<1>;
L_000001f73ba6b7c0 .functor AND 1, L_000001f73bbef540, L_000001f73bbee280, C4<1>, C4<1>;
L_000001f73ba6b830 .functor OR 1, L_000001f73ba6b590, L_000001f73ba6b7c0, C4<0>, C4<0>;
L_000001f73ba6b280 .functor AND 1, L_000001f73bbeedc0, L_000001f73bbee280, C4<1>, C4<1>;
L_000001f73ba6bd00 .functor OR 1, L_000001f73ba6b830, L_000001f73ba6b280, C4<0>, C4<0>;
L_000001f73ba6b360 .functor XOR 1, L_000001f73bbeedc0, L_000001f73bbef540, C4<0>, C4<0>;
L_000001f73ba6b2f0 .functor XOR 1, L_000001f73ba6b360, L_000001f73bbee280, C4<0>, C4<0>;
v000001f73bb00360_0 .net "Debe", 0 0, L_000001f73ba6bd00;  1 drivers
v000001f73bb00c20_0 .net "Din", 0 0, L_000001f73bbee280;  1 drivers
v000001f73bb00400_0 .net "Dout", 0 0, L_000001f73ba6b2f0;  1 drivers
v000001f73bb00540_0 .net "Ri", 0 0, L_000001f73bbef540;  1 drivers
v000001f73bb00f40_0 .net "Si", 0 0, L_000001f73bbeedc0;  1 drivers
v000001f73bb004a0_0 .net *"_ivl_0", 0 0, L_000001f73ba6b590;  1 drivers
v000001f73baffbe0_0 .net *"_ivl_10", 0 0, L_000001f73ba6b360;  1 drivers
v000001f73baff960_0 .net *"_ivl_2", 0 0, L_000001f73ba6b7c0;  1 drivers
v000001f73baffa00_0 .net *"_ivl_4", 0 0, L_000001f73ba6b830;  1 drivers
v000001f73bb007c0_0 .net *"_ivl_6", 0 0, L_000001f73ba6b280;  1 drivers
S_000001f73bb052b0 .scope generate, "genblk1[3]" "genblk1[3]" 5 102, 5 102 0, S_000001f73bb060c0;
 .timescale -9 -12;
P_000001f73b9f53b0 .param/l "i" 0 5 102, +C4<011>;
S_000001f73bb05440 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f73bb052b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73ba6b3d0 .functor AND 1, L_000001f73bbefcc0, L_000001f73bbefd60, C4<1>, C4<1>;
L_000001f73ba6b8a0 .functor AND 1, L_000001f73bbefd60, L_000001f73bbf03a0, C4<1>, C4<1>;
L_000001f73ba6b910 .functor OR 1, L_000001f73ba6b3d0, L_000001f73ba6b8a0, C4<0>, C4<0>;
L_000001f73ba6b980 .functor AND 1, L_000001f73bbefcc0, L_000001f73bbf03a0, C4<1>, C4<1>;
L_000001f73ba6bd70 .functor OR 1, L_000001f73ba6b910, L_000001f73ba6b980, C4<0>, C4<0>;
L_000001f73ba6b9f0 .functor XOR 1, L_000001f73bbefcc0, L_000001f73bbefd60, C4<0>, C4<0>;
L_000001f73ba6ba60 .functor XOR 1, L_000001f73ba6b9f0, L_000001f73bbf03a0, C4<0>, C4<0>;
v000001f73baffb40_0 .net "Debe", 0 0, L_000001f73ba6bd70;  1 drivers
v000001f73bafeba0_0 .net "Din", 0 0, L_000001f73bbf03a0;  1 drivers
v000001f73bb00d60_0 .net "Dout", 0 0, L_000001f73ba6ba60;  1 drivers
v000001f73bb00ae0_0 .net "Ri", 0 0, L_000001f73bbefd60;  1 drivers
v000001f73bb00cc0_0 .net "Si", 0 0, L_000001f73bbefcc0;  1 drivers
v000001f73bafece0_0 .net *"_ivl_0", 0 0, L_000001f73ba6b3d0;  1 drivers
v000001f73baffc80_0 .net *"_ivl_10", 0 0, L_000001f73ba6b9f0;  1 drivers
v000001f73baffd20_0 .net *"_ivl_2", 0 0, L_000001f73ba6b8a0;  1 drivers
v000001f73baffdc0_0 .net *"_ivl_4", 0 0, L_000001f73ba6b910;  1 drivers
v000001f73bafee20_0 .net *"_ivl_6", 0 0, L_000001f73ba6b980;  1 drivers
S_000001f73bb04c70 .scope generate, "genblk1[4]" "genblk1[4]" 5 102, 5 102 0, S_000001f73bb060c0;
 .timescale -9 -12;
P_000001f73b9f5930 .param/l "i" 0 5 102, +C4<0100>;
S_000001f73bb055d0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f73bb04c70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73ba6bb40 .functor AND 1, L_000001f73bbefea0, L_000001f73bbeefa0, C4<1>, C4<1>;
L_000001f73ba64d70 .functor AND 1, L_000001f73bbeefa0, L_000001f73bbee460, C4<1>, C4<1>;
L_000001f73ba65c50 .functor OR 1, L_000001f73ba6bb40, L_000001f73ba64d70, C4<0>, C4<0>;
L_000001f73ba65940 .functor AND 1, L_000001f73bbefea0, L_000001f73bbee460, C4<1>, C4<1>;
L_000001f73ba64830 .functor OR 1, L_000001f73ba65c50, L_000001f73ba65940, C4<0>, C4<0>;
L_000001f73ba64b40 .functor XOR 1, L_000001f73bbefea0, L_000001f73bbeefa0, C4<0>, C4<0>;
L_000001f73ba65780 .functor XOR 1, L_000001f73ba64b40, L_000001f73bbee460, C4<0>, C4<0>;
v000001f73bb00fe0_0 .net "Debe", 0 0, L_000001f73ba64830;  1 drivers
v000001f73bafeec0_0 .net "Din", 0 0, L_000001f73bbee460;  1 drivers
v000001f73bb039c0_0 .net "Dout", 0 0, L_000001f73ba65780;  1 drivers
v000001f73bb027a0_0 .net "Ri", 0 0, L_000001f73bbeefa0;  1 drivers
v000001f73bb018a0_0 .net "Si", 0 0, L_000001f73bbefea0;  1 drivers
v000001f73bb02a20_0 .net *"_ivl_0", 0 0, L_000001f73ba6bb40;  1 drivers
v000001f73bb01a80_0 .net *"_ivl_10", 0 0, L_000001f73ba64b40;  1 drivers
v000001f73bb01d00_0 .net *"_ivl_2", 0 0, L_000001f73ba64d70;  1 drivers
v000001f73bb02f20_0 .net *"_ivl_4", 0 0, L_000001f73ba65c50;  1 drivers
v000001f73bb01da0_0 .net *"_ivl_6", 0 0, L_000001f73ba65940;  1 drivers
S_000001f73bb05760 .scope generate, "genblk1[5]" "genblk1[5]" 5 102, 5 102 0, S_000001f73bb060c0;
 .timescale -9 -12;
P_000001f73b9f6e70 .param/l "i" 0 5 102, +C4<0101>;
S_000001f73bb0faa0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f73bb05760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73ba64bb0 .functor AND 1, L_000001f73bbf0760, L_000001f73bbef860, C4<1>, C4<1>;
L_000001f73ba64e50 .functor AND 1, L_000001f73bbef860, L_000001f73bbeed20, C4<1>, C4<1>;
L_000001f73ba65b00 .functor OR 1, L_000001f73ba64bb0, L_000001f73ba64e50, C4<0>, C4<0>;
L_000001f73ba643d0 .functor AND 1, L_000001f73bbf0760, L_000001f73bbeed20, C4<1>, C4<1>;
L_000001f73ba64ec0 .functor OR 1, L_000001f73ba65b00, L_000001f73ba643d0, C4<0>, C4<0>;
L_000001f73ba64360 .functor XOR 1, L_000001f73bbf0760, L_000001f73bbef860, C4<0>, C4<0>;
L_000001f73ba650f0 .functor XOR 1, L_000001f73ba64360, L_000001f73bbeed20, C4<0>, C4<0>;
v000001f73bb01800_0 .net "Debe", 0 0, L_000001f73ba64ec0;  1 drivers
v000001f73bb03880_0 .net "Din", 0 0, L_000001f73bbeed20;  1 drivers
v000001f73bb02700_0 .net "Dout", 0 0, L_000001f73ba650f0;  1 drivers
v000001f73bb01e40_0 .net "Ri", 0 0, L_000001f73bbef860;  1 drivers
v000001f73bb01580_0 .net "Si", 0 0, L_000001f73bbf0760;  1 drivers
v000001f73bb037e0_0 .net *"_ivl_0", 0 0, L_000001f73ba64bb0;  1 drivers
v000001f73bb03380_0 .net *"_ivl_10", 0 0, L_000001f73ba64360;  1 drivers
v000001f73bb02340_0 .net *"_ivl_2", 0 0, L_000001f73ba64e50;  1 drivers
v000001f73bb032e0_0 .net *"_ivl_4", 0 0, L_000001f73ba65b00;  1 drivers
v000001f73bb01b20_0 .net *"_ivl_6", 0 0, L_000001f73ba643d0;  1 drivers
S_000001f73bb0fc30 .scope generate, "genblk1[6]" "genblk1[6]" 5 102, 5 102 0, S_000001f73bb060c0;
 .timescale -9 -12;
P_000001f73b9f6ab0 .param/l "i" 0 5 102, +C4<0110>;
S_000001f73bb0f910 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f73bb0fc30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73ba65390 .functor AND 1, L_000001f73bbf0080, L_000001f73bbef400, C4<1>, C4<1>;
L_000001f73ba64c90 .functor AND 1, L_000001f73bbef400, L_000001f73bbee500, C4<1>, C4<1>;
L_000001f73ba64f30 .functor OR 1, L_000001f73ba65390, L_000001f73ba64c90, C4<0>, C4<0>;
L_000001f73ba65b70 .functor AND 1, L_000001f73bbf0080, L_000001f73bbee500, C4<1>, C4<1>;
L_000001f73ba644b0 .functor OR 1, L_000001f73ba64f30, L_000001f73ba65b70, C4<0>, C4<0>;
L_000001f73ba64a60 .functor XOR 1, L_000001f73bbf0080, L_000001f73bbef400, C4<0>, C4<0>;
L_000001f73ba659b0 .functor XOR 1, L_000001f73ba64a60, L_000001f73bbee500, C4<0>, C4<0>;
v000001f73bb01ee0_0 .net "Debe", 0 0, L_000001f73ba644b0;  1 drivers
v000001f73bb01760_0 .net "Din", 0 0, L_000001f73bbee500;  1 drivers
v000001f73bb03420_0 .net "Dout", 0 0, L_000001f73ba659b0;  1 drivers
v000001f73bb01940_0 .net "Ri", 0 0, L_000001f73bbef400;  1 drivers
v000001f73bb020c0_0 .net "Si", 0 0, L_000001f73bbf0080;  1 drivers
v000001f73bb02160_0 .net *"_ivl_0", 0 0, L_000001f73ba65390;  1 drivers
v000001f73bb01c60_0 .net *"_ivl_10", 0 0, L_000001f73ba64a60;  1 drivers
v000001f73bb036a0_0 .net *"_ivl_2", 0 0, L_000001f73ba64c90;  1 drivers
v000001f73bb034c0_0 .net *"_ivl_4", 0 0, L_000001f73ba64f30;  1 drivers
v000001f73bb02020_0 .net *"_ivl_6", 0 0, L_000001f73ba65b70;  1 drivers
S_000001f73bb0f2d0 .scope generate, "genblk1[7]" "genblk1[7]" 5 102, 5 102 0, S_000001f73bb060c0;
 .timescale -9 -12;
P_000001f73b9f6870 .param/l "i" 0 5 102, +C4<0111>;
S_000001f73bb10720 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f73bb0f2d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73ba64fa0 .functor AND 1, L_000001f73bbee5a0, L_000001f73bbf0120, C4<1>, C4<1>;
L_000001f73ba64ad0 .functor AND 1, L_000001f73bbf0120, L_000001f73bbef040, C4<1>, C4<1>;
L_000001f73ba64d00 .functor OR 1, L_000001f73ba64fa0, L_000001f73ba64ad0, C4<0>, C4<0>;
L_000001f73ba656a0 .functor AND 1, L_000001f73bbee5a0, L_000001f73bbef040, C4<1>, C4<1>;
L_000001f73ba64de0 .functor OR 1, L_000001f73ba64d00, L_000001f73ba656a0, C4<0>, C4<0>;
L_000001f73ba647c0 .functor XOR 1, L_000001f73bbee5a0, L_000001f73bbf0120, C4<0>, C4<0>;
L_000001f73ba65010 .functor XOR 1, L_000001f73ba647c0, L_000001f73bbef040, C4<0>, C4<0>;
v000001f73bb03a60_0 .net "Debe", 0 0, L_000001f73ba64de0;  1 drivers
v000001f73bb01300_0 .net "Din", 0 0, L_000001f73bbef040;  1 drivers
v000001f73bb03600_0 .net "Dout", 0 0, L_000001f73ba65010;  1 drivers
v000001f73bb03240_0 .net "Ri", 0 0, L_000001f73bbf0120;  1 drivers
v000001f73bb03560_0 .net "Si", 0 0, L_000001f73bbee5a0;  1 drivers
v000001f73bb028e0_0 .net *"_ivl_0", 0 0, L_000001f73ba64fa0;  1 drivers
v000001f73bb02480_0 .net *"_ivl_10", 0 0, L_000001f73ba647c0;  1 drivers
v000001f73bb019e0_0 .net *"_ivl_2", 0 0, L_000001f73ba64ad0;  1 drivers
v000001f73bb02980_0 .net *"_ivl_4", 0 0, L_000001f73ba64d00;  1 drivers
v000001f73bb03060_0 .net *"_ivl_6", 0 0, L_000001f73ba656a0;  1 drivers
S_000001f73bb0f780 .scope generate, "genblk1[8]" "genblk1[8]" 5 102, 5 102 0, S_000001f73bb060c0;
 .timescale -9 -12;
P_000001f73b9f62f0 .param/l "i" 0 5 102, +C4<01000>;
S_000001f73bb0ec90 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f73bb0f780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73ba657f0 .functor AND 1, L_000001f73bbf0260, L_000001f73bbf04e0, C4<1>, C4<1>;
L_000001f73ba65080 .functor AND 1, L_000001f73bbf04e0, L_000001f73bbef0e0, C4<1>, C4<1>;
L_000001f73ba64130 .functor OR 1, L_000001f73ba657f0, L_000001f73ba65080, C4<0>, C4<0>;
L_000001f73ba65470 .functor AND 1, L_000001f73bbf0260, L_000001f73bbef0e0, C4<1>, C4<1>;
L_000001f73ba65860 .functor OR 1, L_000001f73ba64130, L_000001f73ba65470, C4<0>, C4<0>;
L_000001f73ba64c20 .functor XOR 1, L_000001f73bbf0260, L_000001f73bbf04e0, C4<0>, C4<0>;
L_000001f73ba65710 .functor XOR 1, L_000001f73ba64c20, L_000001f73bbef0e0, C4<0>, C4<0>;
v000001f73bb03920_0 .net "Debe", 0 0, L_000001f73ba65860;  1 drivers
v000001f73bb02840_0 .net "Din", 0 0, L_000001f73bbef0e0;  1 drivers
v000001f73bb01bc0_0 .net "Dout", 0 0, L_000001f73ba65710;  1 drivers
v000001f73bb02ca0_0 .net "Ri", 0 0, L_000001f73bbf04e0;  1 drivers
v000001f73bb02ac0_0 .net "Si", 0 0, L_000001f73bbf0260;  1 drivers
v000001f73bb02b60_0 .net *"_ivl_0", 0 0, L_000001f73ba657f0;  1 drivers
v000001f73bb016c0_0 .net *"_ivl_10", 0 0, L_000001f73ba64c20;  1 drivers
v000001f73bb023e0_0 .net *"_ivl_2", 0 0, L_000001f73ba65080;  1 drivers
v000001f73bb02200_0 .net *"_ivl_4", 0 0, L_000001f73ba64130;  1 drivers
v000001f73bb02520_0 .net *"_ivl_6", 0 0, L_000001f73ba65470;  1 drivers
S_000001f73bb0fdc0 .scope generate, "genblk1[9]" "genblk1[9]" 5 102, 5 102 0, S_000001f73bb060c0;
 .timescale -9 -12;
P_000001f73b9f6930 .param/l "i" 0 5 102, +C4<01001>;
S_000001f73bb0ee20 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f73bb0fdc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73ba642f0 .functor AND 1, L_000001f73bbeeaa0, L_000001f73bbf06c0, C4<1>, C4<1>;
L_000001f73ba65160 .functor AND 1, L_000001f73bbf06c0, L_000001f73bbee140, C4<1>, C4<1>;
L_000001f73ba65550 .functor OR 1, L_000001f73ba642f0, L_000001f73ba65160, C4<0>, C4<0>;
L_000001f73ba651d0 .functor AND 1, L_000001f73bbeeaa0, L_000001f73bbee140, C4<1>, C4<1>;
L_000001f73ba65240 .functor OR 1, L_000001f73ba65550, L_000001f73ba651d0, C4<0>, C4<0>;
L_000001f73ba652b0 .functor XOR 1, L_000001f73bbeeaa0, L_000001f73bbf06c0, C4<0>, C4<0>;
L_000001f73ba65be0 .functor XOR 1, L_000001f73ba652b0, L_000001f73bbee140, C4<0>, C4<0>;
v000001f73bb02660_0 .net "Debe", 0 0, L_000001f73ba65240;  1 drivers
v000001f73bb01f80_0 .net "Din", 0 0, L_000001f73bbee140;  1 drivers
v000001f73bb01620_0 .net "Dout", 0 0, L_000001f73ba65be0;  1 drivers
v000001f73bb013a0_0 .net "Ri", 0 0, L_000001f73bbf06c0;  1 drivers
v000001f73bb02c00_0 .net "Si", 0 0, L_000001f73bbeeaa0;  1 drivers
v000001f73bb022a0_0 .net *"_ivl_0", 0 0, L_000001f73ba642f0;  1 drivers
v000001f73bb014e0_0 .net *"_ivl_10", 0 0, L_000001f73ba652b0;  1 drivers
v000001f73bb02d40_0 .net *"_ivl_2", 0 0, L_000001f73ba65160;  1 drivers
v000001f73bb025c0_0 .net *"_ivl_4", 0 0, L_000001f73ba65550;  1 drivers
v000001f73bb03740_0 .net *"_ivl_6", 0 0, L_000001f73ba651d0;  1 drivers
S_000001f73bb0ff50 .scope generate, "genblk1[10]" "genblk1[10]" 5 102, 5 102 0, S_000001f73bb060c0;
 .timescale -9 -12;
P_000001f73b9f6430 .param/l "i" 0 5 102, +C4<01010>;
S_000001f73bb0efb0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f73bb0ff50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73ba658d0 .functor AND 1, L_000001f73bbf0580, L_000001f73bbee640, C4<1>, C4<1>;
L_000001f73ba65a20 .functor AND 1, L_000001f73bbee640, L_000001f73bbee780, C4<1>, C4<1>;
L_000001f73ba65320 .functor OR 1, L_000001f73ba658d0, L_000001f73ba65a20, C4<0>, C4<0>;
L_000001f73ba641a0 .functor AND 1, L_000001f73bbf0580, L_000001f73bbee780, C4<1>, C4<1>;
L_000001f73ba654e0 .functor OR 1, L_000001f73ba65320, L_000001f73ba641a0, C4<0>, C4<0>;
L_000001f73ba65a90 .functor XOR 1, L_000001f73bbf0580, L_000001f73bbee640, C4<0>, C4<0>;
L_000001f73ba640c0 .functor XOR 1, L_000001f73ba65a90, L_000001f73bbee780, C4<0>, C4<0>;
v000001f73bb01440_0 .net "Debe", 0 0, L_000001f73ba654e0;  1 drivers
v000001f73bb02de0_0 .net "Din", 0 0, L_000001f73bbee780;  1 drivers
v000001f73bb02e80_0 .net "Dout", 0 0, L_000001f73ba640c0;  1 drivers
v000001f73bb02fc0_0 .net "Ri", 0 0, L_000001f73bbee640;  1 drivers
v000001f73bb03100_0 .net "Si", 0 0, L_000001f73bbf0580;  1 drivers
v000001f73bb031a0_0 .net *"_ivl_0", 0 0, L_000001f73ba658d0;  1 drivers
v000001f73bb04780_0 .net *"_ivl_10", 0 0, L_000001f73ba65a90;  1 drivers
v000001f73bb046e0_0 .net *"_ivl_2", 0 0, L_000001f73ba65a20;  1 drivers
v000001f73bb04820_0 .net *"_ivl_4", 0 0, L_000001f73ba65320;  1 drivers
v000001f73bb04320_0 .net *"_ivl_6", 0 0, L_000001f73ba641a0;  1 drivers
S_000001f73bb100e0 .scope generate, "genblk1[11]" "genblk1[11]" 5 102, 5 102 0, S_000001f73bb060c0;
 .timescale -9 -12;
P_000001f73b9f6530 .param/l "i" 0 5 102, +C4<01011>;
S_000001f73bb0f460 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f73bb100e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73ba65400 .functor AND 1, L_000001f73bbf0440, L_000001f73bbf0620, C4<1>, C4<1>;
L_000001f73ba655c0 .functor AND 1, L_000001f73bbf0620, L_000001f73bbf0800, C4<1>, C4<1>;
L_000001f73ba65630 .functor OR 1, L_000001f73ba65400, L_000001f73ba655c0, C4<0>, C4<0>;
L_000001f73ba64210 .functor AND 1, L_000001f73bbf0440, L_000001f73bbf0800, C4<1>, C4<1>;
L_000001f73ba64280 .functor OR 1, L_000001f73ba65630, L_000001f73ba64210, C4<0>, C4<0>;
L_000001f73ba64750 .functor XOR 1, L_000001f73bbf0440, L_000001f73bbf0620, C4<0>, C4<0>;
L_000001f73ba64440 .functor XOR 1, L_000001f73ba64750, L_000001f73bbf0800, C4<0>, C4<0>;
v000001f73bb048c0_0 .net "Debe", 0 0, L_000001f73ba64280;  1 drivers
v000001f73bb04640_0 .net "Din", 0 0, L_000001f73bbf0800;  1 drivers
v000001f73bb045a0_0 .net "Dout", 0 0, L_000001f73ba64440;  1 drivers
v000001f73bb03e20_0 .net "Ri", 0 0, L_000001f73bbf0620;  1 drivers
v000001f73bb04140_0 .net "Si", 0 0, L_000001f73bbf0440;  1 drivers
v000001f73bb03d80_0 .net *"_ivl_0", 0 0, L_000001f73ba65400;  1 drivers
v000001f73bb043c0_0 .net *"_ivl_10", 0 0, L_000001f73ba64750;  1 drivers
v000001f73bb04000_0 .net *"_ivl_2", 0 0, L_000001f73ba655c0;  1 drivers
v000001f73bb04960_0 .net *"_ivl_4", 0 0, L_000001f73ba65630;  1 drivers
v000001f73bb04460_0 .net *"_ivl_6", 0 0, L_000001f73ba64210;  1 drivers
S_000001f73bb10270 .scope module, "rne_sum" "RoundNearestEven" 5 119, 6 22 0, S_000001f73bb060c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "ms";
    .port_info 1 /INPUT 5 "exp";
    .port_info 2 /OUTPUT 10 "ms_round";
    .port_info 3 /OUTPUT 5 "exp_round";
P_000001f73b6d3390 .param/l "BS" 0 6 22, +C4<00000000000000000000000000001111>;
P_000001f73b6d33c8 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000100>;
P_000001f73b6d3400 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000001110>;
P_000001f73b6d3438 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000001001>;
L_000001f73ba64590 .functor NOT 1, L_000001f73bbef4a0, C4<0>, C4<0>, C4<0>;
L_000001f73ba64600 .functor OR 1, L_000001f73bbef900, L_000001f73bbef180, C4<0>, C4<0>;
L_000001f73ba64670 .functor AND 1, L_000001f73bbeffe0, L_000001f73ba64600, C4<1>, C4<1>;
v000001f73bb04500_0 .net *"_ivl_11", 9 0, L_000001f73bbeebe0;  1 drivers
v000001f73bb03f60_0 .net *"_ivl_12", 10 0, L_000001f73bbeef00;  1 drivers
L_000001f73bb91c00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f73bb03c40_0 .net *"_ivl_15", 0 0, L_000001f73bb91c00;  1 drivers
v000001f73bb03b00_0 .net *"_ivl_17", 0 0, L_000001f73bbef180;  1 drivers
v000001f73bb041e0_0 .net *"_ivl_19", 0 0, L_000001f73ba64600;  1 drivers
v000001f73bb03ba0_0 .net *"_ivl_21", 0 0, L_000001f73ba64670;  1 drivers
L_000001f73bb91c48 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v000001f73bb03ce0_0 .net/2u *"_ivl_22", 10 0, L_000001f73bb91c48;  1 drivers
L_000001f73bb91c90 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v000001f73bb03ec0_0 .net/2u *"_ivl_24", 10 0, L_000001f73bb91c90;  1 drivers
v000001f73bb040a0_0 .net *"_ivl_26", 10 0, L_000001f73bbef9a0;  1 drivers
v000001f73bb04280_0 .net *"_ivl_3", 3 0, L_000001f73bbeea00;  1 drivers
v000001f73baf5820_0 .net *"_ivl_33", 0 0, L_000001f73bbef360;  1 drivers
v000001f73baf6a40_0 .net *"_ivl_34", 4 0, L_000001f73bbefa40;  1 drivers
L_000001f73bb91cd8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001f73baf6d60_0 .net *"_ivl_37", 3 0, L_000001f73bb91cd8;  1 drivers
v000001f73baf5000_0 .net *"_ivl_7", 0 0, L_000001f73bbef4a0;  1 drivers
v000001f73baf6180_0 .net "boolean", 0 0, L_000001f73bbef900;  1 drivers
v000001f73baf7080_0 .net "exp", 4 0, L_000001f73bbefe00;  alias, 1 drivers
v000001f73baf6360_0 .net "exp_round", 4 0, L_000001f73bbefae0;  alias, 1 drivers
v000001f73baf6220_0 .net "guard", 0 0, L_000001f73bbeffe0;  1 drivers
v000001f73baf6720_0 .net "is_even", 0 0, L_000001f73ba64590;  1 drivers
v000001f73baf62c0_0 .net "ms", 14 0, L_000001f73bbee960;  alias, 1 drivers
v000001f73baf5640_0 .net "ms_round", 9 0, L_000001f73bbef2c0;  alias, 1 drivers
v000001f73baf64a0_0 .net "temp", 10 0, L_000001f73bbef220;  1 drivers
L_000001f73bbeffe0 .part L_000001f73bbee960, 4, 1;
L_000001f73bbeea00 .part L_000001f73bbee960, 0, 4;
L_000001f73bbef900 .reduce/or L_000001f73bbeea00;
L_000001f73bbef4a0 .part L_000001f73bbee960, 5, 1;
L_000001f73bbeebe0 .part L_000001f73bbee960, 5, 10;
L_000001f73bbeef00 .concat [ 10 1 0 0], L_000001f73bbeebe0, L_000001f73bb91c00;
L_000001f73bbef180 .reduce/nor L_000001f73ba64590;
L_000001f73bbef9a0 .functor MUXZ 11, L_000001f73bb91c90, L_000001f73bb91c48, L_000001f73ba64670, C4<>;
L_000001f73bbef220 .arith/sum 11, L_000001f73bbeef00, L_000001f73bbef9a0;
L_000001f73bbef2c0 .part L_000001f73bbef220, 0, 10;
L_000001f73bbef360 .part L_000001f73bbef220, 10, 1;
L_000001f73bbefa40 .concat [ 1 4 0 0], L_000001f73bbef360, L_000001f73bb91cd8;
L_000001f73bbefae0 .arith/sum 5, L_000001f73bbefe00, L_000001f73bbefa40;
S_000001f73bb10400 .scope module, "subsito1" "RestaExp_sum" 5 241, 5 19 0, S_000001f73baa2e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "S";
    .port_info 1 /INPUT 5 "R";
    .port_info 2 /OUTPUT 5 "F";
P_000001f73b6c6380 .param/l "BS" 0 5 19, +C4<00000000000000000000000000001111>;
P_000001f73b6c63b8 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000100>;
P_000001f73b6c63f0 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000001001>;
v000001f73bb1dfb0_0 .net "Debe", 5 0, L_000001f73bbebc60;  1 drivers
v000001f73bb1fb30_0 .net "F", 4 0, L_000001f73bb58ad0;  alias, 1 drivers
v000001f73bb1e230_0 .net "R", 4 0, L_000001f73bb58670;  alias, 1 drivers
v000001f73bb1ecd0_0 .net "S", 4 0, L_000001f73bb58cb0;  alias, 1 drivers
L_000001f73bb91810 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f73bb1e370_0 .net/2u *"_ivl_39", 0 0, L_000001f73bb91810;  1 drivers
L_000001f73bb58c10 .part L_000001f73bb58cb0, 0, 1;
L_000001f73bb5a790 .part L_000001f73bb58670, 0, 1;
L_000001f73bb59f70 .part L_000001f73bbebc60, 0, 1;
L_000001f73bb58490 .part L_000001f73bb58cb0, 1, 1;
L_000001f73bb5a5b0 .part L_000001f73bb58670, 1, 1;
L_000001f73bb5a830 .part L_000001f73bbebc60, 1, 1;
L_000001f73bb580d0 .part L_000001f73bb58cb0, 2, 1;
L_000001f73bb58170 .part L_000001f73bb58670, 2, 1;
L_000001f73bb58210 .part L_000001f73bbebc60, 2, 1;
L_000001f73bb582b0 .part L_000001f73bb58cb0, 3, 1;
L_000001f73bb58850 .part L_000001f73bb58670, 3, 1;
L_000001f73bb585d0 .part L_000001f73bbebc60, 3, 1;
L_000001f73bb588f0 .part L_000001f73bb58cb0, 4, 1;
L_000001f73bb58990 .part L_000001f73bb58670, 4, 1;
L_000001f73bb58d50 .part L_000001f73bbebc60, 4, 1;
LS_000001f73bb58ad0_0_0 .concat8 [ 1 1 1 1], L_000001f73ba67a80, L_000001f73ba67d90, L_000001f73ba68730, L_000001f73ba6ad40;
LS_000001f73bb58ad0_0_4 .concat8 [ 1 0 0 0], L_000001f73ba6a560;
L_000001f73bb58ad0 .concat8 [ 4 1 0 0], LS_000001f73bb58ad0_0_0, LS_000001f73bb58ad0_0_4;
LS_000001f73bbebc60_0_0 .concat8 [ 1 1 1 1], L_000001f73bb91810, L_000001f73ba69060, L_000001f73ba67ee0, L_000001f73ba68260;
LS_000001f73bbebc60_0_4 .concat8 [ 1 1 0 0], L_000001f73ba68810, L_000001f73ba6a6b0;
L_000001f73bbebc60 .concat8 [ 4 2 0 0], LS_000001f73bbebc60_0_0, LS_000001f73bbebc60_0_4;
S_000001f73bb0f5f0 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000001f73bb10400;
 .timescale -9 -12;
P_000001f73b9f64f0 .param/l "i" 0 5 28, +C4<00>;
S_000001f73bb10590 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f73bb0f5f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73ba67b60 .functor NOT 1, L_000001f73bb58c10, C4<0>, C4<0>, C4<0>;
L_000001f73ba679a0 .functor AND 1, L_000001f73ba67b60, L_000001f73bb5a790, C4<1>, C4<1>;
L_000001f73ba68ff0 .functor NOT 1, L_000001f73bb58c10, C4<0>, C4<0>, C4<0>;
L_000001f73ba67a10 .functor AND 1, L_000001f73ba68ff0, L_000001f73bb59f70, C4<1>, C4<1>;
L_000001f73ba68e30 .functor OR 1, L_000001f73ba679a0, L_000001f73ba67a10, C4<0>, C4<0>;
L_000001f73ba68340 .functor AND 1, L_000001f73bb5a790, L_000001f73bb59f70, C4<1>, C4<1>;
L_000001f73ba69060 .functor OR 1, L_000001f73ba68e30, L_000001f73ba68340, C4<0>, C4<0>;
L_000001f73ba69450 .functor XOR 1, L_000001f73bb58c10, L_000001f73bb5a790, C4<0>, C4<0>;
L_000001f73ba67a80 .functor XOR 1, L_000001f73ba69450, L_000001f73bb59f70, C4<0>, C4<0>;
v000001f73baf65e0_0 .net "Debe", 0 0, L_000001f73ba69060;  1 drivers
v000001f73baf5c80_0 .net "Din", 0 0, L_000001f73bb59f70;  1 drivers
v000001f73baf51e0_0 .net "Dout", 0 0, L_000001f73ba67a80;  1 drivers
v000001f73baf6680_0 .net "Ri", 0 0, L_000001f73bb5a790;  1 drivers
v000001f73baf4ce0_0 .net "Si", 0 0, L_000001f73bb58c10;  1 drivers
v000001f73baf69a0_0 .net *"_ivl_0", 0 0, L_000001f73ba67b60;  1 drivers
v000001f73baf6ae0_0 .net *"_ivl_10", 0 0, L_000001f73ba68340;  1 drivers
v000001f73baf6e00_0 .net *"_ivl_14", 0 0, L_000001f73ba69450;  1 drivers
v000001f73baf5d20_0 .net *"_ivl_2", 0 0, L_000001f73ba679a0;  1 drivers
v000001f73baf5320_0 .net *"_ivl_4", 0 0, L_000001f73ba68ff0;  1 drivers
v000001f73baf4d80_0 .net *"_ivl_6", 0 0, L_000001f73ba67a10;  1 drivers
v000001f73baf5dc0_0 .net *"_ivl_8", 0 0, L_000001f73ba68e30;  1 drivers
S_000001f73bb108b0 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000001f73bb10400;
 .timescale -9 -12;
P_000001f73b9f6a70 .param/l "i" 0 5 28, +C4<01>;
S_000001f73bb0f140 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f73bb108b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73ba67af0 .functor NOT 1, L_000001f73bb58490, C4<0>, C4<0>, C4<0>;
L_000001f73ba68490 .functor AND 1, L_000001f73ba67af0, L_000001f73bb5a5b0, C4<1>, C4<1>;
L_000001f73ba68030 .functor NOT 1, L_000001f73bb58490, C4<0>, C4<0>, C4<0>;
L_000001f73ba68570 .functor AND 1, L_000001f73ba68030, L_000001f73bb5a830, C4<1>, C4<1>;
L_000001f73ba67bd0 .functor OR 1, L_000001f73ba68490, L_000001f73ba68570, C4<0>, C4<0>;
L_000001f73ba68a40 .functor AND 1, L_000001f73bb5a5b0, L_000001f73bb5a830, C4<1>, C4<1>;
L_000001f73ba67ee0 .functor OR 1, L_000001f73ba67bd0, L_000001f73ba68a40, C4<0>, C4<0>;
L_000001f73ba67f50 .functor XOR 1, L_000001f73bb58490, L_000001f73bb5a5b0, C4<0>, C4<0>;
L_000001f73ba67d90 .functor XOR 1, L_000001f73ba67f50, L_000001f73bb5a830, C4<0>, C4<0>;
v000001f73baf5e60_0 .net "Debe", 0 0, L_000001f73ba67ee0;  1 drivers
v000001f73baf5f00_0 .net "Din", 0 0, L_000001f73bb5a830;  1 drivers
v000001f73baf4ec0_0 .net "Dout", 0 0, L_000001f73ba67d90;  1 drivers
v000001f73baf6fe0_0 .net "Ri", 0 0, L_000001f73bb5a5b0;  1 drivers
v000001f73baf5fa0_0 .net "Si", 0 0, L_000001f73bb58490;  1 drivers
v000001f73baf50a0_0 .net *"_ivl_0", 0 0, L_000001f73ba67af0;  1 drivers
v000001f73baf5140_0 .net *"_ivl_10", 0 0, L_000001f73ba68a40;  1 drivers
v000001f73baf53c0_0 .net *"_ivl_14", 0 0, L_000001f73ba67f50;  1 drivers
v000001f73baf5460_0 .net *"_ivl_2", 0 0, L_000001f73ba68490;  1 drivers
v000001f73baf5500_0 .net *"_ivl_4", 0 0, L_000001f73ba68030;  1 drivers
v000001f73baf55a0_0 .net *"_ivl_6", 0 0, L_000001f73ba68570;  1 drivers
v000001f73bb1f270_0 .net *"_ivl_8", 0 0, L_000001f73ba67bd0;  1 drivers
S_000001f73bb0eb00 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000001f73bb10400;
 .timescale -9 -12;
P_000001f73b9f6b70 .param/l "i" 0 5 28, +C4<010>;
S_000001f73bb2a5c0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f73bb0eb00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73ba68500 .functor NOT 1, L_000001f73bb580d0, C4<0>, C4<0>, C4<0>;
L_000001f73ba680a0 .functor AND 1, L_000001f73ba68500, L_000001f73bb58170, C4<1>, C4<1>;
L_000001f73ba681f0 .functor NOT 1, L_000001f73bb580d0, C4<0>, C4<0>, C4<0>;
L_000001f73ba69140 .functor AND 1, L_000001f73ba681f0, L_000001f73bb58210, C4<1>, C4<1>;
L_000001f73ba68ce0 .functor OR 1, L_000001f73ba680a0, L_000001f73ba69140, C4<0>, C4<0>;
L_000001f73ba678c0 .functor AND 1, L_000001f73bb58170, L_000001f73bb58210, C4<1>, C4<1>;
L_000001f73ba68260 .functor OR 1, L_000001f73ba68ce0, L_000001f73ba678c0, C4<0>, C4<0>;
L_000001f73ba685e0 .functor XOR 1, L_000001f73bb580d0, L_000001f73bb58170, C4<0>, C4<0>;
L_000001f73ba68730 .functor XOR 1, L_000001f73ba685e0, L_000001f73bb58210, C4<0>, C4<0>;
v000001f73bb1fa90_0 .net "Debe", 0 0, L_000001f73ba68260;  1 drivers
v000001f73bb1f090_0 .net "Din", 0 0, L_000001f73bb58210;  1 drivers
v000001f73bb1e190_0 .net "Dout", 0 0, L_000001f73ba68730;  1 drivers
v000001f73bb1fef0_0 .net "Ri", 0 0, L_000001f73bb58170;  1 drivers
v000001f73bb1f4f0_0 .net "Si", 0 0, L_000001f73bb580d0;  1 drivers
v000001f73bb1f590_0 .net *"_ivl_0", 0 0, L_000001f73ba68500;  1 drivers
v000001f73bb200d0_0 .net *"_ivl_10", 0 0, L_000001f73ba678c0;  1 drivers
v000001f73bb1f630_0 .net *"_ivl_14", 0 0, L_000001f73ba685e0;  1 drivers
v000001f73bb1f310_0 .net *"_ivl_2", 0 0, L_000001f73ba680a0;  1 drivers
v000001f73bb1f3b0_0 .net *"_ivl_4", 0 0, L_000001f73ba681f0;  1 drivers
v000001f73bb1ec30_0 .net *"_ivl_6", 0 0, L_000001f73ba69140;  1 drivers
v000001f73bb1e910_0 .net *"_ivl_8", 0 0, L_000001f73ba68ce0;  1 drivers
S_000001f73bb29170 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000001f73bb10400;
 .timescale -9 -12;
P_000001f73b9f6b30 .param/l "i" 0 5 28, +C4<011>;
S_000001f73bb29490 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f73bb29170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73ba68650 .functor NOT 1, L_000001f73bb582b0, C4<0>, C4<0>, C4<0>;
L_000001f73ba67930 .functor AND 1, L_000001f73ba68650, L_000001f73bb58850, C4<1>, C4<1>;
L_000001f73ba68ab0 .functor NOT 1, L_000001f73bb582b0, C4<0>, C4<0>, C4<0>;
L_000001f73ba691b0 .functor AND 1, L_000001f73ba68ab0, L_000001f73bb585d0, C4<1>, C4<1>;
L_000001f73ba686c0 .functor OR 1, L_000001f73ba67930, L_000001f73ba691b0, C4<0>, C4<0>;
L_000001f73ba687a0 .functor AND 1, L_000001f73bb58850, L_000001f73bb585d0, C4<1>, C4<1>;
L_000001f73ba68810 .functor OR 1, L_000001f73ba686c0, L_000001f73ba687a0, C4<0>, C4<0>;
L_000001f73ba68b20 .functor XOR 1, L_000001f73bb582b0, L_000001f73bb58850, C4<0>, C4<0>;
L_000001f73ba6ad40 .functor XOR 1, L_000001f73ba68b20, L_000001f73bb585d0, C4<0>, C4<0>;
v000001f73bb1dd30_0 .net "Debe", 0 0, L_000001f73ba68810;  1 drivers
v000001f73bb1ed70_0 .net "Din", 0 0, L_000001f73bb585d0;  1 drivers
v000001f73bb20170_0 .net "Dout", 0 0, L_000001f73ba6ad40;  1 drivers
v000001f73bb1e690_0 .net "Ri", 0 0, L_000001f73bb58850;  1 drivers
v000001f73bb1e4b0_0 .net "Si", 0 0, L_000001f73bb582b0;  1 drivers
v000001f73bb1ff90_0 .net *"_ivl_0", 0 0, L_000001f73ba68650;  1 drivers
v000001f73bb1eb90_0 .net *"_ivl_10", 0 0, L_000001f73ba687a0;  1 drivers
v000001f73bb1df10_0 .net *"_ivl_14", 0 0, L_000001f73ba68b20;  1 drivers
v000001f73bb1f450_0 .net *"_ivl_2", 0 0, L_000001f73ba67930;  1 drivers
v000001f73bb1e410_0 .net *"_ivl_4", 0 0, L_000001f73ba68ab0;  1 drivers
v000001f73bb20030_0 .net *"_ivl_6", 0 0, L_000001f73ba691b0;  1 drivers
v000001f73bb1fbd0_0 .net *"_ivl_8", 0 0, L_000001f73ba686c0;  1 drivers
S_000001f73bb2a750 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000001f73bb10400;
 .timescale -9 -12;
P_000001f73b9f6cf0 .param/l "i" 0 5 28, +C4<0100>;
S_000001f73bb2a430 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f73bb2a750;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73ba695a0 .functor NOT 1, L_000001f73bb588f0, C4<0>, C4<0>, C4<0>;
L_000001f73ba6a090 .functor AND 1, L_000001f73ba695a0, L_000001f73bb58990, C4<1>, C4<1>;
L_000001f73ba69610 .functor NOT 1, L_000001f73bb588f0, C4<0>, C4<0>, C4<0>;
L_000001f73ba69e60 .functor AND 1, L_000001f73ba69610, L_000001f73bb58d50, C4<1>, C4<1>;
L_000001f73ba69530 .functor OR 1, L_000001f73ba6a090, L_000001f73ba69e60, C4<0>, C4<0>;
L_000001f73ba6a1e0 .functor AND 1, L_000001f73bb58990, L_000001f73bb58d50, C4<1>, C4<1>;
L_000001f73ba6a6b0 .functor OR 1, L_000001f73ba69530, L_000001f73ba6a1e0, C4<0>, C4<0>;
L_000001f73ba6a480 .functor XOR 1, L_000001f73bb588f0, L_000001f73bb58990, C4<0>, C4<0>;
L_000001f73ba6a560 .functor XOR 1, L_000001f73ba6a480, L_000001f73bb58d50, C4<0>, C4<0>;
v000001f73bb1e9b0_0 .net "Debe", 0 0, L_000001f73ba6a6b0;  1 drivers
v000001f73bb1ea50_0 .net "Din", 0 0, L_000001f73bb58d50;  1 drivers
v000001f73bb1e550_0 .net "Dout", 0 0, L_000001f73ba6a560;  1 drivers
v000001f73bb20210_0 .net "Ri", 0 0, L_000001f73bb58990;  1 drivers
v000001f73bb1e0f0_0 .net "Si", 0 0, L_000001f73bb588f0;  1 drivers
v000001f73bb1e2d0_0 .net *"_ivl_0", 0 0, L_000001f73ba695a0;  1 drivers
v000001f73bb1f6d0_0 .net *"_ivl_10", 0 0, L_000001f73ba6a1e0;  1 drivers
v000001f73bb1ef50_0 .net *"_ivl_14", 0 0, L_000001f73ba6a480;  1 drivers
v000001f73bb1e5f0_0 .net *"_ivl_2", 0 0, L_000001f73ba6a090;  1 drivers
v000001f73bb1f8b0_0 .net *"_ivl_4", 0 0, L_000001f73ba69610;  1 drivers
v000001f73bb1e730_0 .net *"_ivl_6", 0 0, L_000001f73ba69e60;  1 drivers
v000001f73bb1e7d0_0 .net *"_ivl_8", 0 0, L_000001f73ba69530;  1 drivers
S_000001f73bb2a2a0 .scope module, "subsito2" "RestaExp_sum" 5 242, 5 19 0, S_000001f73baa2e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "S";
    .port_info 1 /INPUT 5 "R";
    .port_info 2 /OUTPUT 5 "F";
P_000001f73baa3f70 .param/l "BS" 0 5 19, +C4<00000000000000000000000000001111>;
P_000001f73baa3fa8 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000100>;
P_000001f73baa3fe0 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000001001>;
v000001f73bb20b70_0 .net "Debe", 5 0, L_000001f73bbec8e0;  1 drivers
v000001f73bb21a70_0 .net "F", 4 0, L_000001f73bbede20;  alias, 1 drivers
v000001f73bb22150_0 .net "R", 4 0, L_000001f73bb58cb0;  alias, 1 drivers
v000001f73bb219d0_0 .net "S", 4 0, L_000001f73bb58670;  alias, 1 drivers
L_000001f73bb91858 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f73bb21250_0 .net/2u *"_ivl_39", 0 0, L_000001f73bb91858;  1 drivers
L_000001f73bbebf80 .part L_000001f73bb58670, 0, 1;
L_000001f73bbec200 .part L_000001f73bb58cb0, 0, 1;
L_000001f73bbedd80 .part L_000001f73bbec8e0, 0, 1;
L_000001f73bbed060 .part L_000001f73bb58670, 1, 1;
L_000001f73bbecb60 .part L_000001f73bb58cb0, 1, 1;
L_000001f73bbec840 .part L_000001f73bbec8e0, 1, 1;
L_000001f73bbed880 .part L_000001f73bb58670, 2, 1;
L_000001f73bbec2a0 .part L_000001f73bb58cb0, 2, 1;
L_000001f73bbedc40 .part L_000001f73bbec8e0, 2, 1;
L_000001f73bbebee0 .part L_000001f73bb58670, 3, 1;
L_000001f73bbecfc0 .part L_000001f73bb58cb0, 3, 1;
L_000001f73bbec700 .part L_000001f73bbec8e0, 3, 1;
L_000001f73bbed600 .part L_000001f73bb58670, 4, 1;
L_000001f73bbed100 .part L_000001f73bb58cb0, 4, 1;
L_000001f73bbeca20 .part L_000001f73bbec8e0, 4, 1;
LS_000001f73bbede20_0_0 .concat8 [ 1 1 1 1], L_000001f73ba6a020, L_000001f73ba69bc0, L_000001f73ba6a330, L_000001f73ba6a720;
LS_000001f73bbede20_0_4 .concat8 [ 1 0 0 0], L_000001f73ba69840;
L_000001f73bbede20 .concat8 [ 4 1 0 0], LS_000001f73bbede20_0_0, LS_000001f73bbede20_0_4;
LS_000001f73bbec8e0_0_0 .concat8 [ 1 1 1 1], L_000001f73bb91858, L_000001f73ba697d0, L_000001f73ba6a800, L_000001f73ba6ae90;
LS_000001f73bbec8e0_0_4 .concat8 [ 1 1 0 0], L_000001f73ba696f0, L_000001f73ba69760;
L_000001f73bbec8e0 .concat8 [ 4 2 0 0], LS_000001f73bbec8e0_0_0, LS_000001f73bbec8e0_0_4;
S_000001f73bb28fe0 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000001f73bb2a2a0;
 .timescale -9 -12;
P_000001f73b9f7730 .param/l "i" 0 5 28, +C4<00>;
S_000001f73bb2a8e0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f73bb28fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73ba69c30 .functor NOT 1, L_000001f73bbebf80, C4<0>, C4<0>, C4<0>;
L_000001f73ba6a100 .functor AND 1, L_000001f73ba69c30, L_000001f73bbec200, C4<1>, C4<1>;
L_000001f73ba6aaa0 .functor NOT 1, L_000001f73bbebf80, C4<0>, C4<0>, C4<0>;
L_000001f73ba6a2c0 .functor AND 1, L_000001f73ba6aaa0, L_000001f73bbedd80, C4<1>, C4<1>;
L_000001f73ba69990 .functor OR 1, L_000001f73ba6a100, L_000001f73ba6a2c0, C4<0>, C4<0>;
L_000001f73ba6a170 .functor AND 1, L_000001f73bbec200, L_000001f73bbedd80, C4<1>, C4<1>;
L_000001f73ba697d0 .functor OR 1, L_000001f73ba69990, L_000001f73ba6a170, C4<0>, C4<0>;
L_000001f73ba6a5d0 .functor XOR 1, L_000001f73bbebf80, L_000001f73bbec200, C4<0>, C4<0>;
L_000001f73ba6a020 .functor XOR 1, L_000001f73ba6a5d0, L_000001f73bbedd80, C4<0>, C4<0>;
v000001f73bb1e050_0 .net "Debe", 0 0, L_000001f73ba697d0;  1 drivers
v000001f73bb1e870_0 .net "Din", 0 0, L_000001f73bbedd80;  1 drivers
v000001f73bb1eff0_0 .net "Dout", 0 0, L_000001f73ba6a020;  1 drivers
v000001f73bb1f130_0 .net "Ri", 0 0, L_000001f73bbec200;  1 drivers
v000001f73bb1f770_0 .net "Si", 0 0, L_000001f73bbebf80;  1 drivers
v000001f73bb1ddd0_0 .net *"_ivl_0", 0 0, L_000001f73ba69c30;  1 drivers
v000001f73bb1dc90_0 .net *"_ivl_10", 0 0, L_000001f73ba6a170;  1 drivers
v000001f73bb202b0_0 .net *"_ivl_14", 0 0, L_000001f73ba6a5d0;  1 drivers
v000001f73bb1fc70_0 .net *"_ivl_2", 0 0, L_000001f73ba6a100;  1 drivers
v000001f73bb1eaf0_0 .net *"_ivl_4", 0 0, L_000001f73ba6aaa0;  1 drivers
v000001f73bb1fd10_0 .net *"_ivl_6", 0 0, L_000001f73ba6a2c0;  1 drivers
v000001f73bb1f1d0_0 .net *"_ivl_8", 0 0, L_000001f73ba69990;  1 drivers
S_000001f73bb28b30 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000001f73bb2a2a0;
 .timescale -9 -12;
P_000001f73b9f7cb0 .param/l "i" 0 5 28, +C4<01>;
S_000001f73bb28cc0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f73bb28b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73ba6a870 .functor NOT 1, L_000001f73bbed060, C4<0>, C4<0>, C4<0>;
L_000001f73ba6a250 .functor AND 1, L_000001f73ba6a870, L_000001f73bbecb60, C4<1>, C4<1>;
L_000001f73ba69680 .functor NOT 1, L_000001f73bbed060, C4<0>, C4<0>, C4<0>;
L_000001f73ba6ab10 .functor AND 1, L_000001f73ba69680, L_000001f73bbec840, C4<1>, C4<1>;
L_000001f73ba6a950 .functor OR 1, L_000001f73ba6a250, L_000001f73ba6ab10, C4<0>, C4<0>;
L_000001f73ba6a9c0 .functor AND 1, L_000001f73bbecb60, L_000001f73bbec840, C4<1>, C4<1>;
L_000001f73ba6a800 .functor OR 1, L_000001f73ba6a950, L_000001f73ba6a9c0, C4<0>, C4<0>;
L_000001f73ba6b050 .functor XOR 1, L_000001f73bbed060, L_000001f73bbecb60, C4<0>, C4<0>;
L_000001f73ba69bc0 .functor XOR 1, L_000001f73ba6b050, L_000001f73bbec840, C4<0>, C4<0>;
v000001f73bb1f810_0 .net "Debe", 0 0, L_000001f73ba6a800;  1 drivers
v000001f73bb1ee10_0 .net "Din", 0 0, L_000001f73bbec840;  1 drivers
v000001f73bb1f950_0 .net "Dout", 0 0, L_000001f73ba69bc0;  1 drivers
v000001f73bb1db50_0 .net "Ri", 0 0, L_000001f73bbecb60;  1 drivers
v000001f73bb1f9f0_0 .net "Si", 0 0, L_000001f73bbed060;  1 drivers
v000001f73bb1fdb0_0 .net *"_ivl_0", 0 0, L_000001f73ba6a870;  1 drivers
v000001f73bb1fe50_0 .net *"_ivl_10", 0 0, L_000001f73ba6a9c0;  1 drivers
v000001f73bb1dbf0_0 .net *"_ivl_14", 0 0, L_000001f73ba6b050;  1 drivers
v000001f73bb1eeb0_0 .net *"_ivl_2", 0 0, L_000001f73ba6a250;  1 drivers
v000001f73bb1de70_0 .net *"_ivl_4", 0 0, L_000001f73ba69680;  1 drivers
v000001f73bb217f0_0 .net *"_ivl_6", 0 0, L_000001f73ba6ab10;  1 drivers
v000001f73bb223d0_0 .net *"_ivl_8", 0 0, L_000001f73ba6a950;  1 drivers
S_000001f73bb29300 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000001f73bb2a2a0;
 .timescale -9 -12;
P_000001f73b9f6ff0 .param/l "i" 0 5 28, +C4<010>;
S_000001f73bb28e50 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f73bb29300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73ba69ca0 .functor NOT 1, L_000001f73bbed880, C4<0>, C4<0>, C4<0>;
L_000001f73ba6adb0 .functor AND 1, L_000001f73ba69ca0, L_000001f73bbec2a0, C4<1>, C4<1>;
L_000001f73ba69d10 .functor NOT 1, L_000001f73bbed880, C4<0>, C4<0>, C4<0>;
L_000001f73ba6ae20 .functor AND 1, L_000001f73ba69d10, L_000001f73bbedc40, C4<1>, C4<1>;
L_000001f73ba6a4f0 .functor OR 1, L_000001f73ba6adb0, L_000001f73ba6ae20, C4<0>, C4<0>;
L_000001f73ba6ab80 .functor AND 1, L_000001f73bbec2a0, L_000001f73bbedc40, C4<1>, C4<1>;
L_000001f73ba6ae90 .functor OR 1, L_000001f73ba6a4f0, L_000001f73ba6ab80, C4<0>, C4<0>;
L_000001f73ba69a00 .functor XOR 1, L_000001f73bbed880, L_000001f73bbec2a0, C4<0>, C4<0>;
L_000001f73ba6a330 .functor XOR 1, L_000001f73ba69a00, L_000001f73bbedc40, C4<0>, C4<0>;
v000001f73bb208f0_0 .net "Debe", 0 0, L_000001f73ba6ae90;  1 drivers
v000001f73bb20990_0 .net "Din", 0 0, L_000001f73bbedc40;  1 drivers
v000001f73bb211b0_0 .net "Dout", 0 0, L_000001f73ba6a330;  1 drivers
v000001f73bb226f0_0 .net "Ri", 0 0, L_000001f73bbec2a0;  1 drivers
v000001f73bb207b0_0 .net "Si", 0 0, L_000001f73bbed880;  1 drivers
v000001f73bb220b0_0 .net *"_ivl_0", 0 0, L_000001f73ba69ca0;  1 drivers
v000001f73bb21070_0 .net *"_ivl_10", 0 0, L_000001f73ba6ab80;  1 drivers
v000001f73bb22a10_0 .net *"_ivl_14", 0 0, L_000001f73ba69a00;  1 drivers
v000001f73bb20e90_0 .net *"_ivl_2", 0 0, L_000001f73ba6adb0;  1 drivers
v000001f73bb22510_0 .net *"_ivl_4", 0 0, L_000001f73ba69d10;  1 drivers
v000001f73bb22470_0 .net *"_ivl_6", 0 0, L_000001f73ba6ae20;  1 drivers
v000001f73bb225b0_0 .net *"_ivl_8", 0 0, L_000001f73ba6a4f0;  1 drivers
S_000001f73bb29620 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000001f73bb2a2a0;
 .timescale -9 -12;
P_000001f73b9f7330 .param/l "i" 0 5 28, +C4<011>;
S_000001f73bb297b0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f73bb29620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73ba6abf0 .functor NOT 1, L_000001f73bbebee0, C4<0>, C4<0>, C4<0>;
L_000001f73ba698b0 .functor AND 1, L_000001f73ba6abf0, L_000001f73bbecfc0, C4<1>, C4<1>;
L_000001f73ba6a640 .functor NOT 1, L_000001f73bbebee0, C4<0>, C4<0>, C4<0>;
L_000001f73ba6af70 .functor AND 1, L_000001f73ba6a640, L_000001f73bbec700, C4<1>, C4<1>;
L_000001f73ba69d80 .functor OR 1, L_000001f73ba698b0, L_000001f73ba6af70, C4<0>, C4<0>;
L_000001f73ba69ed0 .functor AND 1, L_000001f73bbecfc0, L_000001f73bbec700, C4<1>, C4<1>;
L_000001f73ba696f0 .functor OR 1, L_000001f73ba69d80, L_000001f73ba69ed0, C4<0>, C4<0>;
L_000001f73ba6a3a0 .functor XOR 1, L_000001f73bbebee0, L_000001f73bbecfc0, C4<0>, C4<0>;
L_000001f73ba6a720 .functor XOR 1, L_000001f73ba6a3a0, L_000001f73bbec700, C4<0>, C4<0>;
v000001f73bb22650_0 .net "Debe", 0 0, L_000001f73ba696f0;  1 drivers
v000001f73bb20710_0 .net "Din", 0 0, L_000001f73bbec700;  1 drivers
v000001f73bb203f0_0 .net "Dout", 0 0, L_000001f73ba6a720;  1 drivers
v000001f73bb22290_0 .net "Ri", 0 0, L_000001f73bbecfc0;  1 drivers
v000001f73bb20a30_0 .net "Si", 0 0, L_000001f73bbebee0;  1 drivers
v000001f73bb22970_0 .net *"_ivl_0", 0 0, L_000001f73ba6abf0;  1 drivers
v000001f73bb20850_0 .net *"_ivl_10", 0 0, L_000001f73ba69ed0;  1 drivers
v000001f73bb22790_0 .net *"_ivl_14", 0 0, L_000001f73ba6a3a0;  1 drivers
v000001f73bb20490_0 .net *"_ivl_2", 0 0, L_000001f73ba698b0;  1 drivers
v000001f73bb22830_0 .net *"_ivl_4", 0 0, L_000001f73ba6a640;  1 drivers
v000001f73bb22ab0_0 .net *"_ivl_6", 0 0, L_000001f73ba6af70;  1 drivers
v000001f73bb20670_0 .net *"_ivl_8", 0 0, L_000001f73ba69d80;  1 drivers
S_000001f73bb29ad0 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000001f73bb2a2a0;
 .timescale -9 -12;
P_000001f73b9f6f70 .param/l "i" 0 5 28, +C4<0100>;
S_000001f73bb29940 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f73bb29ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73ba6af00 .functor NOT 1, L_000001f73bbed600, C4<0>, C4<0>, C4<0>;
L_000001f73ba6a410 .functor AND 1, L_000001f73ba6af00, L_000001f73bbed100, C4<1>, C4<1>;
L_000001f73ba69a70 .functor NOT 1, L_000001f73bbed600, C4<0>, C4<0>, C4<0>;
L_000001f73ba6a790 .functor AND 1, L_000001f73ba69a70, L_000001f73bbeca20, C4<1>, C4<1>;
L_000001f73ba694c0 .functor OR 1, L_000001f73ba6a410, L_000001f73ba6a790, C4<0>, C4<0>;
L_000001f73ba69f40 .functor AND 1, L_000001f73bbed100, L_000001f73bbeca20, C4<1>, C4<1>;
L_000001f73ba69760 .functor OR 1, L_000001f73ba694c0, L_000001f73ba69f40, C4<0>, C4<0>;
L_000001f73ba6afe0 .functor XOR 1, L_000001f73bbed600, L_000001f73bbed100, C4<0>, C4<0>;
L_000001f73ba69840 .functor XOR 1, L_000001f73ba6afe0, L_000001f73bbeca20, C4<0>, C4<0>;
v000001f73bb20c10_0 .net "Debe", 0 0, L_000001f73ba69760;  1 drivers
v000001f73bb21750_0 .net "Din", 0 0, L_000001f73bbeca20;  1 drivers
v000001f73bb21890_0 .net "Dout", 0 0, L_000001f73ba69840;  1 drivers
v000001f73bb20ad0_0 .net "Ri", 0 0, L_000001f73bbed100;  1 drivers
v000001f73bb20530_0 .net "Si", 0 0, L_000001f73bbed600;  1 drivers
v000001f73bb205d0_0 .net *"_ivl_0", 0 0, L_000001f73ba6af00;  1 drivers
v000001f73bb228d0_0 .net *"_ivl_10", 0 0, L_000001f73ba69f40;  1 drivers
v000001f73bb22330_0 .net *"_ivl_14", 0 0, L_000001f73ba6afe0;  1 drivers
v000001f73bb20fd0_0 .net *"_ivl_2", 0 0, L_000001f73ba6a410;  1 drivers
v000001f73bb20350_0 .net *"_ivl_4", 0 0, L_000001f73ba69a70;  1 drivers
v000001f73bb21930_0 .net *"_ivl_6", 0 0, L_000001f73ba6a790;  1 drivers
v000001f73bb21110_0 .net *"_ivl_8", 0 0, L_000001f73ba694c0;  1 drivers
S_000001f73bb29c60 .scope module, "U_DIV" "DivHP" 4 72, 7 70 0, S_000001f73ba98de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "S";
    .port_info 1 /INPUT 16 "R";
    .port_info 2 /OUTPUT 16 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inv_op";
    .port_info 6 /OUTPUT 1 "inexact";
P_000001f73b6fef40 .param/l "BS" 0 7 70, +C4<00000000000000000000000000001111>;
P_000001f73b6fef78 .param/l "EBS" 0 7 70, +C4<00000000000000000000000000000100>;
P_000001f73b6fefb0 .param/l "MBS" 0 7 70, +C4<00000000000000000000000000001001>;
L_000001f73bc387e0 .functor XOR 1, L_000001f73bc02e60, L_000001f73bc03540, C4<0>, C4<0>;
L_000001f73bc38700 .functor AND 1, L_000001f73bc021e0, L_000001f73bc03220, C4<1>, C4<1>;
L_000001f73bc38cb0 .functor AND 1, L_000001f73bc04440, L_000001f73bc028c0, C4<1>, C4<1>;
L_000001f73bc3a990 .functor AND 1, L_000001f73bc38700, L_000001f73bc05fc0, C4<1>, C4<1>;
L_000001f73bc3bc60 .functor AND 1, L_000001f73bc38700, L_000001f73bc05020, C4<1>, C4<1>;
L_000001f73bc3ab50 .functor AND 1, L_000001f73bc38700, L_000001f73bc062e0, C4<1>, C4<1>;
L_000001f73bc3aa00 .functor AND 1, L_000001f73bc089a0, L_000001f73bc07fa0, C4<1>, C4<1>;
L_000001f73bc3b640 .functor AND 1, L_000001f73bc38700, L_000001f73bc07be0, C4<1>, C4<1>;
L_000001f73bb93f70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001f73bc3bdb0 .functor OR 1, L_000001f73bb93f70, L_000001f73bc3aa00, C4<0>, C4<0>;
L_000001f73bc3a530 .functor AND 1, L_000001f73bc38700, L_000001f73bc08180, C4<1>, C4<1>;
L_000001f73bc3be20 .functor OR 1, L_000001f73bc3b5d0, L_000001f73bc08360, C4<0>, C4<0>;
L_000001f73bc3b020 .functor AND 1, L_000001f73bc38700, L_000001f73bc08f40, C4<1>, C4<1>;
v000001f73bb1abd0_0 .net "F", 15 0, L_000001f73bc06d80;  alias, 1 drivers
v000001f73bb1a630_0 .net "R", 15 0, v000001f73bb58710_0;  alias, 1 drivers
v000001f73bb1ab30_0 .net "S", 15 0, v000001f73bb583f0_0;  alias, 1 drivers
v000001f73bb19230_0 .net *"_ivl_104", 0 0, L_000001f73bc062e0;  1 drivers
v000001f73bb19c30_0 .net *"_ivl_106", 0 0, L_000001f73bc3ab50;  1 drivers
L_000001f73bb93e08 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001f73bb19910_0 .net/2u *"_ivl_107", 9 0, L_000001f73bb93e08;  1 drivers
v000001f73bb19550_0 .net *"_ivl_109", 9 0, L_000001f73bc058e0;  1 drivers
v000001f73bb19eb0_0 .net *"_ivl_111", 5 0, L_000001f73bc08ea0;  1 drivers
L_000001f73bb93e50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f73bb194b0_0 .net *"_ivl_114", 0 0, L_000001f73bb93e50;  1 drivers
v000001f73bb18b50_0 .net *"_ivl_115", 0 0, L_000001f73bc089a0;  1 drivers
L_000001f73bb93e98 .functor BUFT 1, C4<011111>, C4<0>, C4<0>, C4<0>;
v000001f73bb1ac70_0 .net/2u *"_ivl_117", 5 0, L_000001f73bb93e98;  1 drivers
v000001f73bb19a50_0 .net *"_ivl_119", 0 0, L_000001f73bc07fa0;  1 drivers
v000001f73bb1a3b0_0 .net *"_ivl_123", 5 0, L_000001f73bc08a40;  1 drivers
L_000001f73bb93ee0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f73bb1a450_0 .net *"_ivl_126", 0 0, L_000001f73bb93ee0;  1 drivers
v000001f73bb192d0_0 .net *"_ivl_130", 0 0, L_000001f73bc07be0;  1 drivers
v000001f73bb1a4f0_0 .net *"_ivl_132", 0 0, L_000001f73bc3b640;  1 drivers
L_000001f73bb93f28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f73bb19af0_0 .net/2u *"_ivl_133", 0 0, L_000001f73bb93f28;  1 drivers
v000001f73bb1adb0_0 .net/2u *"_ivl_135", 0 0, L_000001f73bb93f70;  1 drivers
v000001f73bb1a590_0 .net *"_ivl_138", 0 0, L_000001f73bc3bdb0;  1 drivers
L_000001f73bb93550 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f73bb1a950_0 .net/2u *"_ivl_14", 4 0, L_000001f73bb93550;  1 drivers
v000001f73bb1b170_0 .net *"_ivl_142", 0 0, L_000001f73bc08180;  1 drivers
v000001f73bb19f50_0 .net *"_ivl_144", 0 0, L_000001f73bc3a530;  1 drivers
L_000001f73bb93fb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f73bb19370_0 .net/2u *"_ivl_145", 0 0, L_000001f73bb93fb8;  1 drivers
v000001f73bb197d0_0 .net *"_ivl_148", 0 0, L_000001f73bc3be20;  1 drivers
v000001f73bb19b90_0 .net *"_ivl_152", 0 0, L_000001f73bc08f40;  1 drivers
v000001f73bb1b2b0_0 .net *"_ivl_154", 0 0, L_000001f73bc3b020;  1 drivers
L_000001f73bb94000 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f73bb1ad10_0 .net/2u *"_ivl_155", 0 0, L_000001f73bb94000;  1 drivers
v000001f73bb19410_0 .net *"_ivl_16", 0 0, L_000001f73bc021e0;  1 drivers
L_000001f73bb93598 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001f73bb19cd0_0 .net/2u *"_ivl_18", 9 0, L_000001f73bb93598;  1 drivers
v000001f73bb19d70_0 .net *"_ivl_20", 0 0, L_000001f73bc03220;  1 drivers
L_000001f73bb935e0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f73bb18bf0_0 .net/2u *"_ivl_24", 4 0, L_000001f73bb935e0;  1 drivers
v000001f73bb19690_0 .net *"_ivl_26", 0 0, L_000001f73bc04440;  1 drivers
L_000001f73bb93628 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001f73bb1a9f0_0 .net/2u *"_ivl_28", 9 0, L_000001f73bb93628;  1 drivers
v000001f73bb18e70_0 .net *"_ivl_30", 0 0, L_000001f73bc028c0;  1 drivers
v000001f73bb1ae50_0 .net *"_ivl_36", 7 0, L_000001f73bc048a0;  1 drivers
L_000001f73bb936b8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001f73bb1b030_0 .net *"_ivl_39", 2 0, L_000001f73bb936b8;  1 drivers
v000001f73bb18c90_0 .net *"_ivl_40", 7 0, L_000001f73bc044e0;  1 drivers
L_000001f73bb93700 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001f73bb18d30_0 .net *"_ivl_43", 2 0, L_000001f73bb93700;  1 drivers
v000001f73bb18dd0_0 .net *"_ivl_44", 7 0, L_000001f73bc02be0;  1 drivers
v000001f73bb195f0_0 .net *"_ivl_46", 7 0, L_000001f73bc04800;  1 drivers
v000001f73bb19870_0 .net *"_ivl_50", 7 0, L_000001f73bc02960;  1 drivers
L_000001f73bb93748 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001f73bb19e10_0 .net *"_ivl_53", 2 0, L_000001f73bb93748;  1 drivers
v000001f73bb18f10_0 .net *"_ivl_54", 7 0, L_000001f73bc03360;  1 drivers
v000001f73bb19050_0 .net *"_ivl_58", 7 0, L_000001f73bc030e0;  1 drivers
L_000001f73bb93790 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001f73bb190f0_0 .net *"_ivl_61", 2 0, L_000001f73bb93790;  1 drivers
v000001f73bb19ff0_0 .net *"_ivl_62", 7 0, L_000001f73bc02b40;  1 drivers
L_000001f73bb937d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001f73bb1a6d0_0 .net *"_ivl_65", 2 0, L_000001f73bb937d8;  1 drivers
v000001f73bb1c4d0_0 .net *"_ivl_66", 7 0, L_000001f73bc02c80;  1 drivers
v000001f73bb1ba30_0 .net *"_ivl_68", 7 0, L_000001f73bc02d20;  1 drivers
L_000001f73bb93820 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f73bb1c9d0_0 .net/2u *"_ivl_72", 0 0, L_000001f73bb93820;  1 drivers
L_000001f73bb93868 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f73bb1c1b0_0 .net/2u *"_ivl_76", 0 0, L_000001f73bb93868;  1 drivers
v000001f73bb1d470_0 .net *"_ivl_83", 0 0, L_000001f73bc05fc0;  1 drivers
v000001f73bb1cb10_0 .net *"_ivl_85", 0 0, L_000001f73bc3a990;  1 drivers
L_000001f73bb93d78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f73bb1ca70_0 .net/2u *"_ivl_86", 0 0, L_000001f73bb93d78;  1 drivers
v000001f73bb1c2f0_0 .net *"_ivl_88", 0 0, L_000001f73bc049e0;  1 drivers
v000001f73bb1b670_0 .net *"_ivl_93", 0 0, L_000001f73bc05020;  1 drivers
v000001f73bb1bad0_0 .net *"_ivl_95", 0 0, L_000001f73bc3bc60;  1 drivers
L_000001f73bb93dc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f73bb1c7f0_0 .net/2u *"_ivl_96", 4 0, L_000001f73bb93dc0;  1 drivers
v000001f73bb1d290_0 .net *"_ivl_98", 4 0, L_000001f73bc06ce0;  1 drivers
L_000001f73bb93670 .functor BUFT 1, C4<00001111>, C4<0>, C4<0>, C4<0>;
v000001f73bb1d8d0_0 .net "bias", 7 0, L_000001f73bb93670;  1 drivers
v000001f73bb1c890_0 .net "despues_la_borro", 5 0, L_000001f73bc032c0;  1 drivers
v000001f73bb1bb70_0 .net "e1", 4 0, L_000001f73bc046c0;  1 drivers
v000001f73bb1ccf0_0 .net "e2", 4 0, L_000001f73bc04300;  1 drivers
v000001f73bb1ce30_0 .net "evaluate_flags", 5 0, L_000001f73bc02a00;  1 drivers
v000001f73bb1b8f0_0 .net "exp_final", 4 0, L_000001f73bc04f80;  1 drivers
v000001f73bb1d650_0 .net "exp_to_use", 4 0, L_000001f73bc02140;  1 drivers
v000001f73bb1cbb0_0 .net "inexact", 0 0, L_000001f73bc07280;  alias, 1 drivers
v000001f73bb1c250_0 .net "inv_op", 0 0, L_000001f73bc3b870;  alias, 1 drivers
v000001f73bb1d830_0 .net "is_zero_dividend", 0 0, L_000001f73bc38700;  1 drivers
v000001f73bb1c430_0 .net "is_zero_divisor", 0 0, L_000001f73bc38cb0;  1 drivers
v000001f73bb1cc50_0 .net "ix_core", 0 0, L_000001f73bc3b790;  1 drivers
v000001f73bb1bfd0_0 .net "m1", 9 0, L_000001f73bc026e0;  1 drivers
v000001f73bb1c750_0 .net "m2", 9 0, L_000001f73bc02820;  1 drivers
v000001f73bb1b7b0_0 .net "m_final", 9 0, L_000001f73bc05de0;  1 drivers
v000001f73bb1b5d0_0 .net "over_op_handle", 0 0, L_000001f73bc3aa00;  1 drivers
v000001f73bb1d1f0_0 .net "overflow", 0 0, L_000001f73bc078c0;  alias, 1 drivers
v000001f73bb1d330_0 .net "param_m1", 10 0, L_000001f73bc03400;  1 drivers
v000001f73bb1d5b0_0 .net "param_m2", 10 0, L_000001f73bc034a0;  1 drivers
v000001f73bb1b850_0 .net "s1", 0 0, L_000001f73bc02e60;  1 drivers
v000001f73bb1c070_0 .net "s2", 0 0, L_000001f73bc03540;  1 drivers
v000001f73bb1cd90_0 .net "sign", 0 0, L_000001f73bc387e0;  1 drivers
v000001f73bb1ced0_0 .net "uf_core", 0 0, L_000001f73bc3b5d0;  1 drivers
v000001f73bb1d150_0 .net "under_op_handle", 0 0, L_000001f73bc08360;  1 drivers
v000001f73bb1cf70_0 .net "underflow", 0 0, L_000001f73bc071e0;  alias, 1 drivers
L_000001f73bc026e0 .part v000001f73bb583f0_0, 0, 10;
L_000001f73bc02820 .part v000001f73bb58710_0, 0, 10;
L_000001f73bc046c0 .part v000001f73bb583f0_0, 10, 5;
L_000001f73bc04300 .part v000001f73bb58710_0, 10, 5;
L_000001f73bc02e60 .part v000001f73bb583f0_0, 15, 1;
L_000001f73bc03540 .part v000001f73bb58710_0, 15, 1;
L_000001f73bc021e0 .cmp/eq 5, L_000001f73bc046c0, L_000001f73bb93550;
L_000001f73bc03220 .cmp/eq 10, L_000001f73bc026e0, L_000001f73bb93598;
L_000001f73bc04440 .cmp/eq 5, L_000001f73bc04300, L_000001f73bb935e0;
L_000001f73bc028c0 .cmp/eq 10, L_000001f73bc02820, L_000001f73bb93628;
L_000001f73bc048a0 .concat [ 5 3 0 0], L_000001f73bc046c0, L_000001f73bb936b8;
L_000001f73bc044e0 .concat [ 5 3 0 0], L_000001f73bc04300, L_000001f73bb93700;
L_000001f73bc02be0 .arith/sub 8, L_000001f73bc048a0, L_000001f73bc044e0;
L_000001f73bc04800 .arith/sum 8, L_000001f73bc02be0, L_000001f73bb93670;
L_000001f73bc02140 .part L_000001f73bc04800, 0, 5;
L_000001f73bc02960 .concat [ 5 3 0 0], L_000001f73bc046c0, L_000001f73bb93748;
L_000001f73bc03360 .arith/sum 8, L_000001f73bc02960, L_000001f73bb93670;
L_000001f73bc02a00 .part L_000001f73bc03360, 0, 6;
L_000001f73bc030e0 .concat [ 5 3 0 0], L_000001f73bc046c0, L_000001f73bb93790;
L_000001f73bc02b40 .concat [ 5 3 0 0], L_000001f73bc04300, L_000001f73bb937d8;
L_000001f73bc02c80 .arith/sub 8, L_000001f73bc030e0, L_000001f73bc02b40;
L_000001f73bc02d20 .arith/sum 8, L_000001f73bc02c80, L_000001f73bb93670;
L_000001f73bc032c0 .part L_000001f73bc02d20, 0, 6;
L_000001f73bc03400 .concat [ 10 1 0 0], L_000001f73bc026e0, L_000001f73bb93820;
L_000001f73bc034a0 .concat [ 10 1 0 0], L_000001f73bc02820, L_000001f73bb93868;
L_000001f73bc05fc0 .reduce/nor L_000001f73bc38cb0;
L_000001f73bc049e0 .functor MUXZ 1, L_000001f73bc387e0, L_000001f73bb93d78, L_000001f73bc3a990, C4<>;
L_000001f73bc05020 .reduce/nor L_000001f73bc38cb0;
L_000001f73bc06ce0 .functor MUXZ 5, L_000001f73bc04f80, L_000001f73bb93dc0, L_000001f73bc3bc60, C4<>;
L_000001f73bc06d80 .concat8 [ 10 5 1 0], L_000001f73bc058e0, L_000001f73bc06ce0, L_000001f73bc049e0;
L_000001f73bc062e0 .reduce/nor L_000001f73bc38cb0;
L_000001f73bc058e0 .functor MUXZ 10, L_000001f73bc05de0, L_000001f73bb93e08, L_000001f73bc3ab50, C4<>;
L_000001f73bc08ea0 .concat [ 5 1 0 0], L_000001f73bc04300, L_000001f73bb93e50;
L_000001f73bc089a0 .cmp/ge 6, L_000001f73bc02a00, L_000001f73bc08ea0;
L_000001f73bc07fa0 .cmp/ge 6, L_000001f73bc032c0, L_000001f73bb93e98;
L_000001f73bc08a40 .concat [ 5 1 0 0], L_000001f73bc04300, L_000001f73bb93ee0;
L_000001f73bc08360 .cmp/gt 6, L_000001f73bc08a40, L_000001f73bc02a00;
L_000001f73bc07be0 .reduce/nor L_000001f73bc38cb0;
L_000001f73bc078c0 .functor MUXZ 1, L_000001f73bc3bdb0, L_000001f73bb93f28, L_000001f73bc3b640, C4<>;
L_000001f73bc08180 .reduce/nor L_000001f73bc38cb0;
L_000001f73bc071e0 .functor MUXZ 1, L_000001f73bc3be20, L_000001f73bb93fb8, L_000001f73bc3a530, C4<>;
L_000001f73bc08f40 .reduce/nor L_000001f73bc38cb0;
L_000001f73bc07280 .functor MUXZ 1, L_000001f73bc3b790, L_000001f73bb94000, L_000001f73bc3b020, C4<>;
S_000001f73bb29df0 .scope module, "div" "Division" 7 108, 7 3 0, S_000001f73bb29c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 11 "Sm";
    .port_info 1 /INPUT 11 "Rm";
    .port_info 2 /INPUT 5 "ExpIn";
    .port_info 3 /OUTPUT 10 "Fm";
    .port_info 4 /OUTPUT 5 "ExpOut";
    .port_info 5 /OUTPUT 1 "underflow";
    .port_info 6 /OUTPUT 1 "inexact";
P_000001f73b6d3480 .param/l "BS" 0 7 3, +C4<00000000000000000000000000001111>;
P_000001f73b6d34b8 .param/l "EBS" 0 7 3, +C4<00000000000000000000000000000100>;
P_000001f73b6d34f0 .param/l "FSIZE" 0 7 12, +C4<000000000000000000000000000001110>;
P_000001f73b6d3528 .param/l "MBS" 0 7 3, +C4<00000000000000000000000000001001>;
L_000001f73bc399d0 .functor AND 1, L_000001f73bc05200, L_000001f73bc06560, C4<1>, C4<1>;
L_000001f73bc39110 .functor AND 1, L_000001f73bc05ca0, L_000001f73bc04da0, C4<1>, C4<1>;
L_000001f73bc3adf0 .functor AND 17, L_000001f73bc05980, L_000001f73bc04e40, C4<11111111111111111>, C4<11111111111111111>;
L_000001f73bc3b720 .functor OR 1, L_000001f73bc066a0, L_000001f73bc06c40, C4<0>, C4<0>;
L_000001f73bc3bb80 .functor OR 1, L_000001f73bc3b720, L_000001f73bc06240, C4<0>, C4<0>;
L_000001f73bc3ac30 .functor OR 1, L_000001f73bc3bb80, L_000001f73bc06ba0, C4<0>, C4<0>;
L_000001f73bc3b790 .functor OR 1, L_000001f73bc3ac30, L_000001f73bc06b00, C4<0>, C4<0>;
L_000001f73bc3b5d0 .functor AND 1, L_000001f73bc06740, L_000001f73bc3b790, C4<1>, C4<1>;
v000001f73bb27650_0 .net "Debe", 0 0, L_000001f73bc061a0;  1 drivers
v000001f73bb25d50_0 .net "ExpIn", 4 0, L_000001f73bc02140;  alias, 1 drivers
v000001f73bb25df0_0 .net "ExpOut", 4 0, L_000001f73bc04f80;  alias, 1 drivers
v000001f73bb27ab0_0 .net "ExpOut_temp", 4 0, L_000001f73bc05520;  1 drivers
v000001f73bb27a10_0 .net "Faux", 16 0, L_000001f73bc05980;  1 drivers
v000001f73bb27970_0 .net "Fm", 9 0, L_000001f73bc05de0;  alias, 1 drivers
v000001f73bb255d0_0 .net "Fm_out", 14 0, L_000001f73bc064c0;  1 drivers
v000001f73bb25b70_0 .net "Result", 24 0, L_000001f73bc06100;  1 drivers
v000001f73bb25350_0 .net "Rm", 10 0, L_000001f73bc034a0;  alias, 1 drivers
v000001f73bb25c10_0 .net "ShiftCondition", 0 0, L_000001f73bc399d0;  1 drivers
v000001f73bb273d0_0 .net "Sm", 10 0, L_000001f73bc03400;  alias, 1 drivers
L_000001f73bb938b0 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f73bb253f0_0 .net/2u *"_ivl_0", 14 0, L_000001f73bb938b0;  1 drivers
v000001f73bb271f0_0 .net *"_ivl_100", 0 0, L_000001f73bc3b720;  1 drivers
v000001f73bb26d90_0 .net *"_ivl_102", 0 0, L_000001f73bc3bb80;  1 drivers
v000001f73bb276f0_0 .net *"_ivl_104", 0 0, L_000001f73bc3ac30;  1 drivers
L_000001f73bb93d30 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f73bb25f30_0 .net/2u *"_ivl_108", 4 0, L_000001f73bb93d30;  1 drivers
v000001f73bb25490_0 .net *"_ivl_110", 0 0, L_000001f73bc06740;  1 drivers
v000001f73bb267f0_0 .net *"_ivl_17", 0 0, L_000001f73bc05200;  1 drivers
v000001f73bb26750_0 .net *"_ivl_19", 0 0, L_000001f73bc04a80;  1 drivers
v000001f73bb25710_0 .net *"_ivl_2", 25 0, L_000001f73bc06ec0;  1 drivers
v000001f73bb25cb0_0 .net *"_ivl_21", 0 0, L_000001f73bc06560;  1 drivers
v000001f73bb25fd0_0 .net *"_ivl_25", 4 0, L_000001f73bc06e20;  1 drivers
L_000001f73bb93940 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f73bb27790_0 .net/2u *"_ivl_26", 4 0, L_000001f73bb93940;  1 drivers
v000001f73bb27290_0 .net *"_ivl_31", 14 0, L_000001f73bc053e0;  1 drivers
v000001f73bb26070_0 .net *"_ivl_33", 14 0, L_000001f73bc05340;  1 drivers
v000001f73bb26ed0_0 .net *"_ivl_34", 14 0, L_000001f73bc05700;  1 drivers
L_000001f73bb93988 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000001f73bb26110_0 .net/2u *"_ivl_38", 4 0, L_000001f73bb93988;  1 drivers
v000001f73bb261b0_0 .net *"_ivl_4", 25 0, L_000001f73bc052a0;  1 drivers
v000001f73bb27830_0 .net *"_ivl_40", 4 0, L_000001f73bc05d40;  1 drivers
v000001f73bb27330_0 .net *"_ivl_42", 4 0, L_000001f73bc05480;  1 drivers
L_000001f73bb93af0 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f73bb262f0_0 .net/2u *"_ivl_46", 14 0, L_000001f73bb93af0;  1 drivers
v000001f73bb26890_0 .net *"_ivl_48", 25 0, L_000001f73bc06060;  1 drivers
v000001f73bb26390_0 .net *"_ivl_50", 25 0, L_000001f73bc06420;  1 drivers
L_000001f73bb93b38 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f73bb264d0_0 .net *"_ivl_53", 14 0, L_000001f73bb93b38;  1 drivers
v000001f73bb26f70_0 .net *"_ivl_54", 25 0, L_000001f73bc070a0;  1 drivers
v000001f73bb26610_0 .net *"_ivl_61", 0 0, L_000001f73bc06600;  1 drivers
L_000001f73bb93b80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f73bb266b0_0 .net/2u *"_ivl_62", 0 0, L_000001f73bb93b80;  1 drivers
L_000001f73bb93bc8 .functor BUFT 1, C4<00000000000000001>, C4<0>, C4<0>, C4<0>;
v000001f73bb26930_0 .net/2s *"_ivl_66", 16 0, L_000001f73bb93bc8;  1 drivers
v000001f73bb26a70_0 .net *"_ivl_68", 16 0, L_000001f73bc05f20;  1 drivers
L_000001f73bb938f8 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f73bb27010_0 .net *"_ivl_7", 14 0, L_000001f73bb938f8;  1 drivers
L_000001f73bb93c10 .functor BUFT 1, C4<00000000000000001>, C4<0>, C4<0>, C4<0>;
v000001f73bb287d0_0 .net/2s *"_ivl_70", 16 0, L_000001f73bb93c10;  1 drivers
v000001f73bb285f0_0 .net *"_ivl_75", 0 0, L_000001f73bc05ca0;  1 drivers
v000001f73bb28410_0 .net *"_ivl_76", 31 0, L_000001f73bc05b60;  1 drivers
L_000001f73bb93c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f73bb28870_0 .net *"_ivl_79", 26 0, L_000001f73bb93c58;  1 drivers
v000001f73bb28910_0 .net *"_ivl_8", 25 0, L_000001f73bc06880;  1 drivers
L_000001f73bb93ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f73bb27dd0_0 .net/2u *"_ivl_80", 31 0, L_000001f73bb93ca0;  1 drivers
v000001f73bb27c90_0 .net *"_ivl_82", 0 0, L_000001f73bc04da0;  1 drivers
v000001f73bb282d0_0 .net *"_ivl_85", 0 0, L_000001f73bc39110;  1 drivers
v000001f73bb27f10_0 .net *"_ivl_86", 16 0, L_000001f73bc3adf0;  1 drivers
v000001f73bb28690_0 .net *"_ivl_89", 0 0, L_000001f73bc05840;  1 drivers
L_000001f73bb93ce8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f73bb27d30_0 .net/2u *"_ivl_90", 0 0, L_000001f73bb93ce8;  1 drivers
v000001f73bb28370_0 .net *"_ivl_97", 3 0, L_000001f73bc04940;  1 drivers
v000001f73bb28730_0 .net "guard_bit", 0 0, L_000001f73bc066a0;  1 drivers
v000001f73bb28190_0 .net "inexact", 0 0, L_000001f73bc3b790;  alias, 1 drivers
v000001f73bb28550_0 .net "lost_pre_bit", 0 0, L_000001f73bc06240;  1 drivers
v000001f73bb289b0_0 .net "lost_shift_bits", 0 0, L_000001f73bc06ba0;  1 drivers
v000001f73bb27b50_0 .net "low_mask", 16 0, L_000001f73bc04e40;  1 drivers
v000001f73bb284b0_0 .net "rem_nz", 0 0, L_000001f73bc06b00;  1 drivers
v000001f73bb27bf0_0 .net "remainder", 10 0, L_000001f73bc057a0;  1 drivers
v000001f73bb27e70_0 .net "shifts", 4 0, L_000001f73bc06920;  1 drivers
v000001f73bb28230_0 .net "tail_bits_nz", 0 0, L_000001f73bc06c40;  1 drivers
v000001f73bb27fb0_0 .net "underflow", 0 0, L_000001f73bc3b5d0;  alias, 1 drivers
L_000001f73bc06ec0 .concat [ 15 11 0 0], L_000001f73bb938b0, L_000001f73bc03400;
L_000001f73bc052a0 .concat [ 11 15 0 0], L_000001f73bc034a0, L_000001f73bb938f8;
L_000001f73bc06880 .arith/div 26, L_000001f73bc06ec0, L_000001f73bc052a0;
L_000001f73bc06100 .part L_000001f73bc06880, 0, 25;
L_000001f73bc05980 .part L_000001f73bc06100, 0, 17;
L_000001f73bc061a0 .part L_000001f73bc05980, 16, 1;
L_000001f73bc05200 .reduce/nor L_000001f73bc061a0;
L_000001f73bc04a80 .part L_000001f73bc05980, 15, 1;
L_000001f73bc06560 .reduce/nor L_000001f73bc04a80;
L_000001f73bc06e20 .ufunc/vec4 TD_tb_alu_sub_16.DUT.U_DIV.div.first_one_div, 5, L_000001f73bc05980 (v000001f73bb24f90_0) S_000001f73bb29f80;
L_000001f73bc06920 .functor MUXZ 5, L_000001f73bb93940, L_000001f73bc06e20, L_000001f73bc399d0, C4<>;
L_000001f73bc053e0 .part L_000001f73bc05980, 1, 15;
L_000001f73bc05340 .part L_000001f73bc05980, 0, 15;
L_000001f73bc05700 .shift/l 15, L_000001f73bc05340, L_000001f73bc06920;
L_000001f73bc064c0 .functor MUXZ 15, L_000001f73bc05700, L_000001f73bc053e0, L_000001f73bc061a0, C4<>;
L_000001f73bc05d40 .arith/sum 5, L_000001f73bc02140, L_000001f73bb93988;
L_000001f73bc05480 .arith/sum 5, L_000001f73bc02140, L_000001f73bc06920;
L_000001f73bc05520 .functor MUXZ 5, L_000001f73bc05480, L_000001f73bc05d40, L_000001f73bc061a0, C4<>;
L_000001f73bc06060 .concat [ 15 11 0 0], L_000001f73bb93af0, L_000001f73bc03400;
L_000001f73bc06420 .concat [ 11 15 0 0], L_000001f73bc034a0, L_000001f73bb93b38;
L_000001f73bc070a0 .arith/mod 26, L_000001f73bc06060, L_000001f73bc06420;
L_000001f73bc057a0 .part L_000001f73bc070a0, 0, 11;
L_000001f73bc06b00 .reduce/or L_000001f73bc057a0;
L_000001f73bc06600 .part L_000001f73bc05980, 0, 1;
L_000001f73bc06240 .functor MUXZ 1, L_000001f73bb93b80, L_000001f73bc06600, L_000001f73bc061a0, C4<>;
L_000001f73bc05f20 .shift/l 17, L_000001f73bb93bc8, L_000001f73bc06920;
L_000001f73bc04e40 .arith/sub 17, L_000001f73bc05f20, L_000001f73bb93c10;
L_000001f73bc05ca0 .reduce/nor L_000001f73bc061a0;
L_000001f73bc05b60 .concat [ 5 27 0 0], L_000001f73bc06920, L_000001f73bb93c58;
L_000001f73bc04da0 .cmp/ne 32, L_000001f73bc05b60, L_000001f73bb93ca0;
L_000001f73bc05840 .reduce/or L_000001f73bc3adf0;
L_000001f73bc06ba0 .functor MUXZ 1, L_000001f73bb93ce8, L_000001f73bc05840, L_000001f73bc39110, C4<>;
L_000001f73bc066a0 .part L_000001f73bc064c0, 4, 1;
L_000001f73bc04940 .part L_000001f73bc064c0, 0, 4;
L_000001f73bc06c40 .reduce/or L_000001f73bc04940;
L_000001f73bc06740 .cmp/eq 5, L_000001f73bc04f80, L_000001f73bb93d30;
S_000001f73bb29f80 .scope function.vec4.s5, "first_one_div" "first_one_div" 7 14, 7 14 0, S_000001f73bb29df0;
 .timescale -9 -12;
v000001f73bb24f90_0 .var "bits", 16 0;
; Variable first_one_div is vec4 return value of scope S_000001f73bb29f80
v000001f73bb269d0_0 .var "found", 0 0;
v000001f73bb257b0_0 .var/i "idx", 31 0;
TD_tb_alu_sub_16.DUT.U_DIV.div.first_one_div ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f73bb269d0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to first_one_div (store_vec4_to_lval)
    %pushi/vec4 14, 0, 32;
    %store/vec4 v000001f73bb257b0_0, 0, 32;
T_1.4 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001f73bb257b0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001f73bb269d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_1.5, 8;
    %load/vec4 v000001f73bb24f90_0;
    %load/vec4 v000001f73bb257b0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 15, 0, 33;
    %load/vec4 v000001f73bb257b0_0;
    %pad/s 33;
    %sub;
    %pad/s 5;
    %ret/vec4 0, 0, 5;  Assign to first_one_div (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f73bb269d0_0, 0, 1;
T_1.6 ;
    %load/vec4 v000001f73bb257b0_0;
    %subi 1, 0, 32;
    %store/vec4 v000001f73bb257b0_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %end;
S_000001f73bb2a110 .scope module, "rounder" "RoundNearestEven" 7 46, 6 22 0, S_000001f73bb29df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "ms";
    .port_info 1 /INPUT 5 "exp";
    .port_info 2 /OUTPUT 10 "ms_round";
    .port_info 3 /OUTPUT 5 "exp_round";
P_000001f73b70b850 .param/l "BS" 0 6 22, +C4<00000000000000000000000000001111>;
P_000001f73b70b888 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000100>;
P_000001f73b70b8c0 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000001110>;
P_000001f73b70b8f8 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000001001>;
L_000001f73bc38f50 .functor NOT 1, L_000001f73bc069c0, C4<0>, C4<0>, C4<0>;
L_000001f73bc38fc0 .functor OR 1, L_000001f73bc07000, L_000001f73bc06a60, C4<0>, C4<0>;
L_000001f73bc39ab0 .functor AND 1, L_000001f73bc055c0, L_000001f73bc38fc0, C4<1>, C4<1>;
v000001f73bb25990_0 .net *"_ivl_11", 9 0, L_000001f73bc05a20;  1 drivers
v000001f73bb25850_0 .net *"_ivl_12", 10 0, L_000001f73bc05ac0;  1 drivers
L_000001f73bb939d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f73bb26cf0_0 .net *"_ivl_15", 0 0, L_000001f73bb939d0;  1 drivers
v000001f73bb26430_0 .net *"_ivl_17", 0 0, L_000001f73bc06a60;  1 drivers
v000001f73bb26e30_0 .net *"_ivl_19", 0 0, L_000001f73bc38fc0;  1 drivers
v000001f73bb26b10_0 .net *"_ivl_21", 0 0, L_000001f73bc39ab0;  1 drivers
L_000001f73bb93a18 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v000001f73bb25670_0 .net/2u *"_ivl_22", 10 0, L_000001f73bb93a18;  1 drivers
L_000001f73bb93a60 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v000001f73bb25a30_0 .net/2u *"_ivl_24", 10 0, L_000001f73bb93a60;  1 drivers
v000001f73bb26bb0_0 .net *"_ivl_26", 10 0, L_000001f73bc05660;  1 drivers
v000001f73bb25ad0_0 .net *"_ivl_3", 3 0, L_000001f73bc06f60;  1 drivers
v000001f73bb25530_0 .net *"_ivl_33", 0 0, L_000001f73bc05e80;  1 drivers
v000001f73bb26570_0 .net *"_ivl_34", 4 0, L_000001f73bc04d00;  1 drivers
L_000001f73bb93aa8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001f73bb278d0_0 .net *"_ivl_37", 3 0, L_000001f73bb93aa8;  1 drivers
v000001f73bb258f0_0 .net *"_ivl_7", 0 0, L_000001f73bc069c0;  1 drivers
v000001f73bb270b0_0 .net "boolean", 0 0, L_000001f73bc07000;  1 drivers
v000001f73bb26c50_0 .net "exp", 4 0, L_000001f73bc05520;  alias, 1 drivers
v000001f73bb26250_0 .net "exp_round", 4 0, L_000001f73bc04f80;  alias, 1 drivers
v000001f73bb25e90_0 .net "guard", 0 0, L_000001f73bc055c0;  1 drivers
v000001f73bb27150_0 .net "is_even", 0 0, L_000001f73bc38f50;  1 drivers
v000001f73bb27510_0 .net "ms", 14 0, L_000001f73bc064c0;  alias, 1 drivers
v000001f73bb27470_0 .net "ms_round", 9 0, L_000001f73bc05de0;  alias, 1 drivers
v000001f73bb275b0_0 .net "temp", 10 0, L_000001f73bc04b20;  1 drivers
L_000001f73bc055c0 .part L_000001f73bc064c0, 4, 1;
L_000001f73bc06f60 .part L_000001f73bc064c0, 0, 4;
L_000001f73bc07000 .reduce/or L_000001f73bc06f60;
L_000001f73bc069c0 .part L_000001f73bc064c0, 5, 1;
L_000001f73bc05a20 .part L_000001f73bc064c0, 5, 10;
L_000001f73bc05ac0 .concat [ 10 1 0 0], L_000001f73bc05a20, L_000001f73bb939d0;
L_000001f73bc06a60 .reduce/nor L_000001f73bc38f50;
L_000001f73bc05660 .functor MUXZ 11, L_000001f73bb93a60, L_000001f73bb93a18, L_000001f73bc39ab0, C4<>;
L_000001f73bc04b20 .arith/sum 11, L_000001f73bc05ac0, L_000001f73bc05660;
L_000001f73bc05de0 .part L_000001f73bc04b20, 0, 10;
L_000001f73bc05e80 .part L_000001f73bc04b20, 10, 1;
L_000001f73bc04d00 .concat [ 1 4 0 0], L_000001f73bc05e80, L_000001f73bb93aa8;
L_000001f73bc04f80 .arith/sum 5, L_000001f73bc05520, L_000001f73bc04d00;
S_000001f73bb2c2b0 .scope module, "flag4" "is_invalid_op" 7 116, 8 34 0, S_000001f73bb29c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "Exp1";
    .port_info 1 /INPUT 5 "Exp2";
    .port_info 2 /INPUT 10 "Man1";
    .port_info 3 /INPUT 10 "Man2";
    .port_info 4 /OUTPUT 1 "InvalidOp";
P_000001f73b6d3570 .param/l "BS" 0 8 34, +C4<00000000000000000000000000001111>;
P_000001f73b6d35a8 .param/l "EBS" 0 8 34, +C4<00000000000000000000000000000100>;
P_000001f73b6d35e0 .param/l "MBS" 0 8 34, +C4<00000000000000000000000000001001>;
L_000001f73bc3bd40 .functor AND 1, L_000001f73bc04bc0, L_000001f73bc06380, C4<1>, C4<1>;
L_000001f73bc3a3e0 .functor AND 1, L_000001f73bc04c60, L_000001f73bc04ee0, C4<1>, C4<1>;
L_000001f73bc3bb10 .functor AND 1, L_000001f73bc067e0, L_000001f73bc050c0, C4<1>, C4<1>;
L_000001f73bc3aa70 .functor AND 1, L_000001f73bc05160, L_000001f73bc05c00, C4<1>, C4<1>;
L_000001f73bc3ae60 .functor OR 1, L_000001f73bc3bd40, L_000001f73bc3a3e0, C4<0>, C4<0>;
L_000001f73bc3bcd0 .functor OR 1, L_000001f73bc3ae60, L_000001f73bc3bb10, C4<0>, C4<0>;
L_000001f73bc3b870 .functor OR 1, L_000001f73bc3bcd0, L_000001f73bc3aa70, C4<0>, C4<0>;
v000001f73bb28050_0 .net "Exp1", 4 0, L_000001f73bc046c0;  alias, 1 drivers
v000001f73bb280f0_0 .net "Exp2", 4 0, L_000001f73bc04300;  alias, 1 drivers
v000001f73bb1a090_0 .net "InvalidOp", 0 0, L_000001f73bc3b870;  alias, 1 drivers
v000001f73bb1a810_0 .net "Man1", 9 0, L_000001f73bc026e0;  alias, 1 drivers
v000001f73bb1a1d0_0 .net "Man2", 9 0, L_000001f73bc02820;  alias, 1 drivers
v000001f73bb1b0d0_0 .net *"_ivl_1", 0 0, L_000001f73bc04bc0;  1 drivers
v000001f73bb19730_0 .net *"_ivl_13", 0 0, L_000001f73bc067e0;  1 drivers
v000001f73bb199b0_0 .net *"_ivl_15", 0 0, L_000001f73bc050c0;  1 drivers
v000001f73bb1b210_0 .net *"_ivl_19", 0 0, L_000001f73bc05160;  1 drivers
v000001f73bb1a770_0 .net *"_ivl_21", 0 0, L_000001f73bc05c00;  1 drivers
v000001f73bb1a310_0 .net *"_ivl_24", 0 0, L_000001f73bc3ae60;  1 drivers
v000001f73bb1aef0_0 .net *"_ivl_26", 0 0, L_000001f73bc3bcd0;  1 drivers
v000001f73bb1af90_0 .net *"_ivl_3", 0 0, L_000001f73bc06380;  1 drivers
v000001f73bb1aa90_0 .net *"_ivl_7", 0 0, L_000001f73bc04c60;  1 drivers
v000001f73bb1a270_0 .net *"_ivl_9", 0 0, L_000001f73bc04ee0;  1 drivers
v000001f73bb18fb0_0 .net "is_inf_Val1", 0 0, L_000001f73bc3bd40;  1 drivers
v000001f73bb1a130_0 .net "is_inf_Val2", 0 0, L_000001f73bc3a3e0;  1 drivers
v000001f73bb19190_0 .net "is_invalid_Val1", 0 0, L_000001f73bc3bb10;  1 drivers
v000001f73bb1a8b0_0 .net "is_invalid_Val2", 0 0, L_000001f73bc3aa70;  1 drivers
L_000001f73bc04bc0 .reduce/and L_000001f73bc046c0;
L_000001f73bc06380 .reduce/nor L_000001f73bc026e0;
L_000001f73bc04c60 .reduce/and L_000001f73bc04300;
L_000001f73bc04ee0 .reduce/nor L_000001f73bc02820;
L_000001f73bc067e0 .reduce/and L_000001f73bc046c0;
L_000001f73bc050c0 .reduce/or L_000001f73bc026e0;
L_000001f73bc05160 .reduce/and L_000001f73bc04300;
L_000001f73bc05c00 .reduce/or L_000001f73bc02820;
S_000001f73bb2c8f0 .scope module, "U_MUL" "ProductHP" 4 66, 9 90 0, S_000001f73ba98de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "S";
    .port_info 1 /INPUT 16 "R";
    .port_info 2 /OUTPUT 16 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inv_op";
    .port_info 6 /OUTPUT 1 "inexact";
P_000001f73b710140 .param/l "BS" 0 9 90, +C4<00000000000000000000000000001111>;
P_000001f73b710178 .param/l "EBS" 0 9 90, +C4<00000000000000000000000000000100>;
P_000001f73b7101b0 .param/l "MBS" 0 9 90, +C4<00000000000000000000000000001001>;
L_000001f73bc39ce0 .functor XOR 1, L_000001f73bc01c40, L_000001f73bc014c0, C4<0>, C4<0>;
L_000001f73bc38ee0 .functor AND 1, L_000001f73bc00de0, L_000001f73bc019c0, C4<1>, C4<1>;
L_000001f73bc39880 .functor AND 1, L_000001f73bc00ac0, L_000001f73bc01e20, C4<1>, C4<1>;
L_000001f73bc39960 .functor OR 1, L_000001f73bc38ee0, L_000001f73bc39880, C4<0>, C4<0>;
L_000001f73bc39490 .functor AND 1, L_000001f73bc03fe0, L_000001f73bc02dc0, C4<1>, C4<1>;
L_000001f73bc38690 .functor OR 1, L_000001f73bc39490, L_000001f73bc025a0, C4<0>, C4<0>;
L_000001f73bc39500 .functor OR 1, L_000001f73bc38690, L_000001f73bc38a80, C4<0>, C4<0>;
v000001f73bb35930_0 .net "F", 15 0, L_000001f73bc03ae0;  alias, 1 drivers
v000001f73bb374b0_0 .net "R", 15 0, v000001f73bb58710_0;  alias, 1 drivers
v000001f73bb37af0_0 .net "S", 15 0, v000001f73bb583f0_0;  alias, 1 drivers
v000001f73bb35d90_0 .net *"_ivl_101", 9 0, L_000001f73bc04580;  1 drivers
v000001f73bb375f0_0 .net *"_ivl_103", 7 0, L_000001f73bc02640;  1 drivers
L_000001f73bb933a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f73bb35e30_0 .net *"_ivl_106", 1 0, L_000001f73bb933a0;  1 drivers
v000001f73bb35ed0_0 .net *"_ivl_107", 0 0, L_000001f73bc03fe0;  1 drivers
L_000001f73bb933e8 .functor BUFT 1, C4<011111>, C4<0>, C4<0>, C4<0>;
v000001f73bb36830_0 .net/2u *"_ivl_109", 5 0, L_000001f73bb933e8;  1 drivers
v000001f73bb36010_0 .net *"_ivl_111", 0 0, L_000001f73bc02dc0;  1 drivers
v000001f73bb37690_0 .net *"_ivl_115", 7 0, L_000001f73bc04080;  1 drivers
L_000001f73bb93430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f73bb379b0_0 .net *"_ivl_118", 1 0, L_000001f73bb93430;  1 drivers
L_000001f73bb93478 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f73bb35610_0 .net/2u *"_ivl_121", 0 0, L_000001f73bb93478;  1 drivers
v000001f73bb360b0_0 .net *"_ivl_123", 0 0, L_000001f73bc38690;  1 drivers
v000001f73bb36bf0_0 .net *"_ivl_125", 0 0, L_000001f73bc39500;  1 drivers
L_000001f73bb934c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f73bb363d0_0 .net/2u *"_ivl_129", 0 0, L_000001f73bb934c0;  1 drivers
L_000001f73bb93508 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f73bb356b0_0 .net/2u *"_ivl_133", 0 0, L_000001f73bb93508;  1 drivers
L_000001f73bb92a10 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f73bb35390_0 .net/2u *"_ivl_14", 4 0, L_000001f73bb92a10;  1 drivers
v000001f73bb36470_0 .net *"_ivl_16", 0 0, L_000001f73bc00de0;  1 drivers
L_000001f73bb92a58 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001f73bb370f0_0 .net/2u *"_ivl_18", 9 0, L_000001f73bb92a58;  1 drivers
v000001f73bb36290_0 .net *"_ivl_20", 0 0, L_000001f73bc019c0;  1 drivers
L_000001f73bb92aa0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f73bb36510_0 .net/2u *"_ivl_24", 4 0, L_000001f73bb92aa0;  1 drivers
v000001f73bb37870_0 .net *"_ivl_26", 0 0, L_000001f73bc00ac0;  1 drivers
L_000001f73bb92ae8 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001f73bb354d0_0 .net/2u *"_ivl_28", 9 0, L_000001f73bb92ae8;  1 drivers
v000001f73bb37550_0 .net *"_ivl_30", 0 0, L_000001f73bc01e20;  1 drivers
v000001f73bb35c50_0 .net *"_ivl_38", 7 0, L_000001f73bc01ec0;  1 drivers
L_000001f73bb92b78 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001f73bb36f10_0 .net *"_ivl_41", 2 0, L_000001f73bb92b78;  1 drivers
v000001f73bb36790_0 .net *"_ivl_42", 7 0, L_000001f73bc00b60;  1 drivers
L_000001f73bb92bc0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001f73bb36650_0 .net *"_ivl_45", 2 0, L_000001f73bb92bc0;  1 drivers
v000001f73bb35570_0 .net *"_ivl_46", 7 0, L_000001f73bc012e0;  1 drivers
v000001f73bb366f0_0 .net *"_ivl_48", 7 0, L_000001f73bc003e0;  1 drivers
v000001f73bb35750_0 .net *"_ivl_52", 5 0, L_000001f73bc01600;  1 drivers
L_000001f73bb92c08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f73bb36970_0 .net *"_ivl_55", 0 0, L_000001f73bb92c08;  1 drivers
v000001f73bb36ab0_0 .net *"_ivl_56", 5 0, L_000001f73bbffa80;  1 drivers
L_000001f73bb92c50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f73bb35890_0 .net *"_ivl_59", 0 0, L_000001f73bb92c50;  1 drivers
v000001f73bb35a70_0 .net *"_ivl_62", 7 0, L_000001f73bc00700;  1 drivers
L_000001f73bb92c98 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001f73bb36c90_0 .net *"_ivl_65", 2 0, L_000001f73bb92c98;  1 drivers
v000001f73bb36d30_0 .net *"_ivl_66", 7 0, L_000001f73bc00c00;  1 drivers
L_000001f73bb92ce0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001f73bb36dd0_0 .net *"_ivl_69", 2 0, L_000001f73bb92ce0;  1 drivers
v000001f73bb36e70_0 .net *"_ivl_70", 7 0, L_000001f73bc01920;  1 drivers
v000001f73bb36fb0_0 .net *"_ivl_72", 7 0, L_000001f73bc00ca0;  1 drivers
L_000001f73bb92d28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f73bb37190_0 .net/2u *"_ivl_76", 0 0, L_000001f73bb92d28;  1 drivers
L_000001f73bb92d70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f73bb37230_0 .net/2u *"_ivl_80", 0 0, L_000001f73bb92d70;  1 drivers
L_000001f73bb932c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f73bb372d0_0 .net/2u *"_ivl_86", 0 0, L_000001f73bb932c8;  1 drivers
v000001f73bb37370_0 .net *"_ivl_88", 0 0, L_000001f73bc02aa0;  1 drivers
L_000001f73bb93310 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f73bb386d0_0 .net/2u *"_ivl_92", 4 0, L_000001f73bb93310;  1 drivers
v000001f73bb37cd0_0 .net *"_ivl_94", 4 0, L_000001f73bc03180;  1 drivers
L_000001f73bb93358 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001f73bb39030_0 .net/2u *"_ivl_99", 9 0, L_000001f73bb93358;  1 drivers
L_000001f73bb92b30 .functor BUFT 1, C4<00001111>, C4<0>, C4<0>, C4<0>;
v000001f73bb39ad0_0 .net "bias", 7 0, L_000001f73bb92b30;  1 drivers
v000001f73bb3a110_0 .net "despues_la_borro", 5 0, L_000001f73bc00020;  1 drivers
v000001f73bb390d0_0 .net "e1", 4 0, L_000001f73bc007a0;  1 drivers
v000001f73bb383b0_0 .net "e2", 4 0, L_000001f73bc00840;  1 drivers
v000001f73bb39530_0 .net "evaluate_flags", 5 0, L_000001f73bc00d40;  1 drivers
v000001f73bb39670_0 .net "exp_final", 4 0, L_000001f73bc39c00;  1 drivers
v000001f73bb38130_0 .net "exp_to_use", 4 0, L_000001f73bc00480;  1 drivers
v000001f73bb39e90_0 .net "inexact", 0 0, L_000001f73bc03720;  alias, 1 drivers
v000001f73bb38bd0_0 .net "inexact_core", 0 0, L_000001f73bc395e0;  1 drivers
v000001f73bb37d70_0 .net "inv_op", 0 0, L_000001f73bc38a80;  alias, 1 drivers
v000001f73bb381d0_0 .net "is_zero_r", 0 0, L_000001f73bc39880;  1 drivers
v000001f73bb3a1b0_0 .net "is_zero_s", 0 0, L_000001f73bc38ee0;  1 drivers
v000001f73bb39b70_0 .net "m1", 9 0, L_000001f73bc01a60;  1 drivers
v000001f73bb38810_0 .net "m2", 9 0, L_000001f73bc01560;  1 drivers
v000001f73bb38f90_0 .net "m_final", 9 0, L_000001f73bc3a220;  1 drivers
v000001f73bb37ff0_0 .net "over_t1", 0 0, L_000001f73bc39490;  1 drivers
v000001f73bb397b0_0 .net "over_t2", 0 0, L_000001f73bc025a0;  1 drivers
v000001f73bb388b0_0 .net "overflow", 0 0, L_000001f73bc04760;  alias, 1 drivers
v000001f73bb39710_0 .net "param_m1", 10 0, L_000001f73bc00e80;  1 drivers
v000001f73bb38b30_0 .net "param_m2", 10 0, L_000001f73bc002a0;  1 drivers
v000001f73bb38ef0_0 .net "result_is_zero", 0 0, L_000001f73bc39960;  1 drivers
v000001f73bb39cb0_0 .net "s1", 0 0, L_000001f73bc01c40;  1 drivers
v000001f73bb3a250_0 .net "s2", 0 0, L_000001f73bc014c0;  1 drivers
v000001f73bb3a2f0_0 .net "sign", 0 0, L_000001f73bc39ce0;  1 drivers
v000001f73bb39d50_0 .net "under_t1", 0 0, L_000001f73bc04620;  1 drivers
v000001f73bb38270_0 .net "underflow", 0 0, L_000001f73bc04260;  alias, 1 drivers
L_000001f73bc01a60 .part v000001f73bb583f0_0, 0, 10;
L_000001f73bc01560 .part v000001f73bb58710_0, 0, 10;
L_000001f73bc007a0 .part v000001f73bb583f0_0, 10, 5;
L_000001f73bc00840 .part v000001f73bb58710_0, 10, 5;
L_000001f73bc01c40 .part v000001f73bb583f0_0, 15, 1;
L_000001f73bc014c0 .part v000001f73bb58710_0, 15, 1;
L_000001f73bc00de0 .cmp/eq 5, L_000001f73bc007a0, L_000001f73bb92a10;
L_000001f73bc019c0 .cmp/eq 10, L_000001f73bc01a60, L_000001f73bb92a58;
L_000001f73bc00ac0 .cmp/eq 5, L_000001f73bc00840, L_000001f73bb92aa0;
L_000001f73bc01e20 .cmp/eq 10, L_000001f73bc01560, L_000001f73bb92ae8;
L_000001f73bc01ec0 .concat [ 5 3 0 0], L_000001f73bc007a0, L_000001f73bb92b78;
L_000001f73bc00b60 .concat [ 5 3 0 0], L_000001f73bc00840, L_000001f73bb92bc0;
L_000001f73bc012e0 .arith/sum 8, L_000001f73bc01ec0, L_000001f73bc00b60;
L_000001f73bc003e0 .arith/sub 8, L_000001f73bc012e0, L_000001f73bb92b30;
L_000001f73bc00480 .part L_000001f73bc003e0, 0, 5;
L_000001f73bc01600 .concat [ 5 1 0 0], L_000001f73bc007a0, L_000001f73bb92c08;
L_000001f73bbffa80 .concat [ 5 1 0 0], L_000001f73bc00840, L_000001f73bb92c50;
L_000001f73bc00d40 .arith/sum 6, L_000001f73bc01600, L_000001f73bbffa80;
L_000001f73bc00700 .concat [ 5 3 0 0], L_000001f73bc007a0, L_000001f73bb92c98;
L_000001f73bc00c00 .concat [ 5 3 0 0], L_000001f73bc00840, L_000001f73bb92ce0;
L_000001f73bc01920 .arith/sum 8, L_000001f73bc00700, L_000001f73bc00c00;
L_000001f73bc00ca0 .arith/sub 8, L_000001f73bc01920, L_000001f73bb92b30;
L_000001f73bc00020 .part L_000001f73bc00ca0, 0, 6;
L_000001f73bc00e80 .concat [ 10 1 0 0], L_000001f73bc01a60, L_000001f73bb92d28;
L_000001f73bc002a0 .concat [ 10 1 0 0], L_000001f73bc01560, L_000001f73bb92d70;
L_000001f73bc02aa0 .functor MUXZ 1, L_000001f73bc39ce0, L_000001f73bb932c8, L_000001f73bc39960, C4<>;
L_000001f73bc03180 .functor MUXZ 5, L_000001f73bc39c00, L_000001f73bb93310, L_000001f73bc39960, C4<>;
L_000001f73bc03ae0 .concat8 [ 10 5 1 0], L_000001f73bc04580, L_000001f73bc03180, L_000001f73bc02aa0;
L_000001f73bc04580 .functor MUXZ 10, L_000001f73bc3a220, L_000001f73bb93358, L_000001f73bc39960, C4<>;
L_000001f73bc02640 .concat [ 6 2 0 0], L_000001f73bc00d40, L_000001f73bb933a0;
L_000001f73bc03fe0 .cmp/ge 8, L_000001f73bc02640, L_000001f73bb92b30;
L_000001f73bc02dc0 .cmp/ge 6, L_000001f73bc00020, L_000001f73bb933e8;
L_000001f73bc04080 .concat [ 6 2 0 0], L_000001f73bc00d40, L_000001f73bb93430;
L_000001f73bc04620 .cmp/gt 8, L_000001f73bb92b30, L_000001f73bc04080;
L_000001f73bc04760 .functor MUXZ 1, L_000001f73bc39500, L_000001f73bb93478, L_000001f73bc39960, C4<>;
L_000001f73bc04260 .functor MUXZ 1, L_000001f73bc04620, L_000001f73bb934c0, L_000001f73bc39960, C4<>;
L_000001f73bc03720 .functor MUXZ 1, L_000001f73bc395e0, L_000001f73bb93508, L_000001f73bc39960, C4<>;
S_000001f73bb2c760 .scope module, "flag4" "is_invalid_op" 9 132, 8 34 0, S_000001f73bb2c8f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "Exp1";
    .port_info 1 /INPUT 5 "Exp2";
    .port_info 2 /INPUT 10 "Man1";
    .port_info 3 /INPUT 10 "Man2";
    .port_info 4 /OUTPUT 1 "InvalidOp";
P_000001f73b70bb50 .param/l "BS" 0 8 34, +C4<00000000000000000000000000001111>;
P_000001f73b70bb88 .param/l "EBS" 0 8 34, +C4<00000000000000000000000000000100>;
P_000001f73b70bbc0 .param/l "MBS" 0 8 34, +C4<00000000000000000000000000001001>;
L_000001f73bc392d0 .functor AND 1, L_000001f73bc03f40, L_000001f73bc03860, C4<1>, C4<1>;
L_000001f73bc38bd0 .functor AND 1, L_000001f73bc03b80, L_000001f73bc04120, C4<1>, C4<1>;
L_000001f73bc38a10 .functor AND 1, L_000001f73bc03d60, L_000001f73bc03040, C4<1>, C4<1>;
L_000001f73bc39a40 .functor AND 1, L_000001f73bc03cc0, L_000001f73bc043a0, C4<1>, C4<1>;
L_000001f73bc38e70 .functor OR 1, L_000001f73bc392d0, L_000001f73bc38bd0, C4<0>, C4<0>;
L_000001f73bc38c40 .functor OR 1, L_000001f73bc38e70, L_000001f73bc38a10, C4<0>, C4<0>;
L_000001f73bc38a80 .functor OR 1, L_000001f73bc38c40, L_000001f73bc39a40, C4<0>, C4<0>;
v000001f73bb1c570_0 .net "Exp1", 4 0, L_000001f73bc007a0;  alias, 1 drivers
v000001f73bb1d970_0 .net "Exp2", 4 0, L_000001f73bc00840;  alias, 1 drivers
v000001f73bb1b990_0 .net "InvalidOp", 0 0, L_000001f73bc38a80;  alias, 1 drivers
v000001f73bb1c930_0 .net "Man1", 9 0, L_000001f73bc01a60;  alias, 1 drivers
v000001f73bb1c610_0 .net "Man2", 9 0, L_000001f73bc01560;  alias, 1 drivers
v000001f73bb1bd50_0 .net *"_ivl_1", 0 0, L_000001f73bc03f40;  1 drivers
v000001f73bb1b530_0 .net *"_ivl_13", 0 0, L_000001f73bc03d60;  1 drivers
v000001f73bb1d010_0 .net *"_ivl_15", 0 0, L_000001f73bc03040;  1 drivers
v000001f73bb1bcb0_0 .net *"_ivl_19", 0 0, L_000001f73bc03cc0;  1 drivers
v000001f73bb1b710_0 .net *"_ivl_21", 0 0, L_000001f73bc043a0;  1 drivers
v000001f73bb1bc10_0 .net *"_ivl_24", 0 0, L_000001f73bc38e70;  1 drivers
v000001f73bb1bdf0_0 .net *"_ivl_26", 0 0, L_000001f73bc38c40;  1 drivers
v000001f73bb1d0b0_0 .net *"_ivl_3", 0 0, L_000001f73bc03860;  1 drivers
v000001f73bb1c390_0 .net *"_ivl_7", 0 0, L_000001f73bc03b80;  1 drivers
v000001f73bb1c6b0_0 .net *"_ivl_9", 0 0, L_000001f73bc04120;  1 drivers
v000001f73bb1be90_0 .net "is_inf_Val1", 0 0, L_000001f73bc392d0;  1 drivers
v000001f73bb1d3d0_0 .net "is_inf_Val2", 0 0, L_000001f73bc38bd0;  1 drivers
v000001f73bb1da10_0 .net "is_invalid_Val1", 0 0, L_000001f73bc38a10;  1 drivers
v000001f73bb1b3f0_0 .net "is_invalid_Val2", 0 0, L_000001f73bc39a40;  1 drivers
L_000001f73bc03f40 .reduce/and L_000001f73bc007a0;
L_000001f73bc03860 .reduce/nor L_000001f73bc01a60;
L_000001f73bc03b80 .reduce/and L_000001f73bc00840;
L_000001f73bc04120 .reduce/nor L_000001f73bc01560;
L_000001f73bc03d60 .reduce/and L_000001f73bc007a0;
L_000001f73bc03040 .reduce/or L_000001f73bc01a60;
L_000001f73bc03cc0 .reduce/and L_000001f73bc00840;
L_000001f73bc043a0 .reduce/or L_000001f73bc01560;
S_000001f73bb2ae60 .scope module, "product_mantisa" "Prod" 9 124, 9 3 0, S_000001f73bb2c8f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 11 "Sm";
    .port_info 1 /INPUT 11 "Rm";
    .port_info 2 /INPUT 5 "ExpIn";
    .port_info 3 /OUTPUT 10 "Fm";
    .port_info 4 /OUTPUT 5 "ExpOut";
    .port_info 5 /OUTPUT 1 "overflow";
    .port_info 6 /OUTPUT 1 "inexact";
P_000001f73b6f4180 .param/l "BS" 0 9 3, +C4<00000000000000000000000000001111>;
P_000001f73b6f41b8 .param/l "EBS" 0 9 3, +C4<00000000000000000000000000000100>;
P_000001f73b6f41f0 .param/l "FSIZE" 0 9 12, +C4<000000000000000000000000000001110>;
P_000001f73b6f4228 .param/l "MBS" 0 9 3, +C4<00000000000000000000000000001001>;
P_000001f73b6f4260 .param/l "MSIZE" 0 9 13, +C4<0000000000000000000000000000010101>;
P_000001f73b6f4298 .param/l "STEAMSIZE" 0 9 14, +C4<00000000000000000000000000000011011>;
L_000001f73bc3a140 .functor AND 1, L_000001f73bc00f20, L_000001f73bc00520, C4<1>, C4<1>;
L_000001f73bc3a220 .functor BUFZ 10, L_000001f73bc02280, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000001f73bc39c00 .functor BUFZ 5, L_000001f73bc023c0, C4<00000>, C4<00000>, C4<00000>;
v000001f73bb34210_0 .net "Debe", 0 0, L_000001f73bc017e0;  1 drivers
v000001f73bb32f50_0 .net "ExpIn", 4 0, L_000001f73bc00480;  alias, 1 drivers
v000001f73bb34350_0 .net "ExpOut", 4 0, L_000001f73bc39c00;  alias, 1 drivers
v000001f73bb35070_0 .net "Fm", 9 0, L_000001f73bc3a220;  alias, 1 drivers
v000001f73bb34cb0_0 .net "Result", 21 0, L_000001f73bc00fc0;  1 drivers
v000001f73bb33950_0 .net "Rm", 10 0, L_000001f73bc002a0;  alias, 1 drivers
v000001f73bb34d50_0 .net "ShiftCondition", 0 0, L_000001f73bc3a140;  1 drivers
v000001f73bb32ff0_0 .net "Sm", 10 0, L_000001f73bc00e80;  alias, 1 drivers
v000001f73bb33090_0 .net *"_ivl_0", 21 0, L_000001f73bbffbc0;  1 drivers
v000001f73bb34f30_0 .net *"_ivl_13", 0 0, L_000001f73bc00f20;  1 drivers
v000001f73bb33c70_0 .net *"_ivl_15", 0 0, L_000001f73bc020a0;  1 drivers
v000001f73bb343f0_0 .net *"_ivl_17", 0 0, L_000001f73bc00520;  1 drivers
v000001f73bb34fd0_0 .net *"_ivl_21", 4 0, L_000001f73bbffc60;  1 drivers
v000001f73bb34490_0 .net *"_ivl_23", 20 0, L_000001f73bbffd00;  1 drivers
v000001f73bb35250_0 .net *"_ivl_24", 9 0, L_000001f73bc01060;  1 drivers
L_000001f73bb92e48 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f73bb34530_0 .net *"_ivl_27", 4 0, L_000001f73bb92e48;  1 drivers
L_000001f73bb92e90 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001f73bb33130_0 .net/2u *"_ivl_28", 9 0, L_000001f73bb92e90;  1 drivers
L_000001f73bb92db8 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v000001f73bb352f0_0 .net *"_ivl_3", 10 0, L_000001f73bb92db8;  1 drivers
v000001f73bb331d0_0 .net *"_ivl_32", 9 0, L_000001f73bc008e0;  1 drivers
L_000001f73bb92ed8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f73bb33d10_0 .net *"_ivl_35", 4 0, L_000001f73bb92ed8;  1 drivers
L_000001f73bb92f20 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001f73bb345d0_0 .net/2u *"_ivl_36", 9 0, L_000001f73bb92f20;  1 drivers
v000001f73bb33590_0 .net *"_ivl_38", 9 0, L_000001f73bc01f60;  1 drivers
v000001f73bb33630_0 .net *"_ivl_4", 21 0, L_000001f73bc01740;  1 drivers
v000001f73bb347b0_0 .net *"_ivl_40", 9 0, L_000001f73bc02000;  1 drivers
L_000001f73bb92f68 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f73bb34670_0 .net *"_ivl_43", 4 0, L_000001f73bb92f68;  1 drivers
v000001f73bb34710_0 .net *"_ivl_44", 9 0, L_000001f73bbffb20;  1 drivers
v000001f73bb32b90_0 .net *"_ivl_46", 9 0, L_000001f73bc01100;  1 drivers
L_000001f73bb92fb0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f73bb34850_0 .net/2u *"_ivl_50", 5 0, L_000001f73bb92fb0;  1 drivers
v000001f73bb34990_0 .net *"_ivl_54", 27 0, L_000001f73bbffda0;  1 drivers
v000001f73bb33270_0 .net *"_ivl_56", 16 0, L_000001f73bc01ba0;  1 drivers
L_000001f73bb92ff8 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v000001f73bb32c30_0 .net *"_ivl_58", 10 0, L_000001f73bb92ff8;  1 drivers
v000001f73bb33e50_0 .net *"_ivl_60", 27 0, L_000001f73bbffe40;  1 drivers
v000001f73bb33db0_0 .net *"_ivl_62", 17 0, L_000001f73bc01d80;  1 drivers
L_000001f73bb93040 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001f73bb32d70_0 .net *"_ivl_64", 9 0, L_000001f73bb93040;  1 drivers
v000001f73bb365b0_0 .net *"_ivl_68", 27 0, L_000001f73bbff940;  1 drivers
L_000001f73bb92e00 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v000001f73bb37910_0 .net *"_ivl_7", 10 0, L_000001f73bb92e00;  1 drivers
v000001f73bb357f0_0 .net *"_ivl_79", 1 0, L_000001f73bc00160;  1 drivers
L_000001f73bb93280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f73bb35cf0_0 .net/2u *"_ivl_94", 0 0, L_000001f73bb93280;  1 drivers
v000001f73bb36b50_0 .net "exp_pre", 4 0, L_000001f73bc01ce0;  1 drivers
v000001f73bb368d0_0 .net "exp_rnd", 4 0, L_000001f73bc023c0;  1 drivers
v000001f73bb35b10_0 .net "frac_rnd", 9 0, L_000001f73bc02280;  1 drivers
v000001f73bb359d0_0 .net "guard", 0 0, L_000001f73bbfff80;  1 drivers
v000001f73bb37a50_0 .net "h_overflow", 0 0, L_000001f73bc02500;  1 drivers
v000001f73bb35430_0 .net "inexact", 0 0, L_000001f73bc395e0;  alias, 1 drivers
v000001f73bb377d0_0 .net "ms15", 14 0, L_000001f73bc00660;  1 drivers
v000001f73bb37410_0 .net "overflow", 0 0, L_000001f73bc025a0;  alias, 1 drivers
v000001f73bb37050_0 .net "rest3", 2 0, L_000001f73bc000c0;  1 drivers
v000001f73bb36a10_0 .net "rest4", 3 0, L_000001f73bc01420;  1 drivers
v000001f73bb35bb0_0 .net "shifts", 9 0, L_000001f73bc01b00;  1 drivers
v000001f73bb35f70_0 .net "sticky", 0 0, L_000001f73bc00200;  1 drivers
v000001f73bb361f0_0 .net "stream0", 27 0, L_000001f73bc01240;  1 drivers
v000001f73bb37730_0 .net "stream1", 27 0, L_000001f73bc01380;  1 drivers
v000001f73bb36330_0 .net "stream2", 27 0, L_000001f73bbffee0;  1 drivers
v000001f73bb36150_0 .net "top10", 9 0, L_000001f73bc005c0;  1 drivers
L_000001f73bbffbc0 .concat [ 11 11 0 0], L_000001f73bc00e80, L_000001f73bb92db8;
L_000001f73bc01740 .concat [ 11 11 0 0], L_000001f73bc002a0, L_000001f73bb92e00;
L_000001f73bc00fc0 .arith/mult 22, L_000001f73bbffbc0, L_000001f73bc01740;
L_000001f73bc017e0 .part L_000001f73bc00fc0, 21, 1;
L_000001f73bc00f20 .reduce/nor L_000001f73bc017e0;
L_000001f73bc020a0 .part L_000001f73bc00fc0, 20, 1;
L_000001f73bc00520 .reduce/nor L_000001f73bc020a0;
L_000001f73bbffc60 .ufunc/vec4 TD_tb_alu_sub_16.DUT.U_MUL.product_mantisa.first_one, 5, L_000001f73bbffd00 (v000001f73bb1d790_0) S_000001f73bb2b630;
L_000001f73bbffd00 .part L_000001f73bc00fc0, 0, 21;
L_000001f73bc01060 .concat [ 5 5 0 0], L_000001f73bbffc60, L_000001f73bb92e48;
L_000001f73bc01b00 .functor MUXZ 10, L_000001f73bb92e90, L_000001f73bc01060, L_000001f73bc3a140, C4<>;
L_000001f73bc008e0 .concat [ 5 5 0 0], L_000001f73bc00480, L_000001f73bb92ed8;
L_000001f73bc01f60 .arith/sum 10, L_000001f73bc008e0, L_000001f73bb92f20;
L_000001f73bc02000 .concat [ 5 5 0 0], L_000001f73bc00480, L_000001f73bb92f68;
L_000001f73bbffb20 .arith/sub 10, L_000001f73bc02000, L_000001f73bc01b00;
L_000001f73bc01100 .functor MUXZ 10, L_000001f73bbffb20, L_000001f73bc01f60, L_000001f73bc017e0, C4<>;
L_000001f73bc01ce0 .part L_000001f73bc01100, 0, 5;
L_000001f73bc01240 .concat [ 6 22 0 0], L_000001f73bb92fb0, L_000001f73bc00fc0;
L_000001f73bc01ba0 .part L_000001f73bc01240, 11, 17;
L_000001f73bbffda0 .concat [ 17 11 0 0], L_000001f73bc01ba0, L_000001f73bb92ff8;
L_000001f73bc01d80 .part L_000001f73bc01240, 10, 18;
L_000001f73bbffe40 .concat [ 18 10 0 0], L_000001f73bc01d80, L_000001f73bb93040;
L_000001f73bc01380 .functor MUXZ 28, L_000001f73bbffe40, L_000001f73bbffda0, L_000001f73bc017e0, C4<>;
L_000001f73bbff940 .shift/l 28, L_000001f73bc01380, L_000001f73bc01b00;
L_000001f73bbffee0 .functor MUXZ 28, L_000001f73bc01380, L_000001f73bbff940, L_000001f73bc3a140, C4<>;
L_000001f73bc005c0 .part L_000001f73bbffee0, 6, 10;
L_000001f73bbfff80 .part L_000001f73bbffee0, 5, 1;
L_000001f73bc000c0 .part L_000001f73bbffee0, 2, 3;
L_000001f73bc00160 .part L_000001f73bbffee0, 0, 2;
L_000001f73bc00200 .reduce/or L_000001f73bc00160;
L_000001f73bc01420 .concat [ 1 3 0 0], L_000001f73bc00200, L_000001f73bc000c0;
L_000001f73bc00660 .concat [ 4 1 10 0], L_000001f73bc01420, L_000001f73bbfff80, L_000001f73bc005c0;
L_000001f73bc039a0 .part L_000001f73bc00fc0, 10, 10;
L_000001f73bc025a0 .functor MUXZ 1, L_000001f73bb93280, L_000001f73bc02500, L_000001f73bc017e0, C4<>;
S_000001f73bb2b630 .scope function.vec4.s5, "first_one" "first_one" 9 17, 9 17 0, S_000001f73bb2ae60;
 .timescale -9 -12;
v000001f73bb1d790_0 .var "bits", 20 0;
; Variable first_one is vec4 return value of scope S_000001f73bb2b630
v000001f73bb1d510_0 .var "found", 0 0;
v000001f73bb1d6f0_0 .var/i "idx", 31 0;
TD_tb_alu_sub_16.DUT.U_MUL.product_mantisa.first_one ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f73bb1d510_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to first_one (store_vec4_to_lval)
    %pushi/vec4 18, 0, 32;
    %store/vec4 v000001f73bb1d6f0_0, 0, 32;
T_2.8 ;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v000001f73bb1d6f0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001f73bb1d510_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_2.9, 8;
    %load/vec4 v000001f73bb1d790_0;
    %load/vec4 v000001f73bb1d6f0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 20, 0, 32;
    %load/vec4 v000001f73bb1d6f0_0;
    %sub;
    %pad/s 5;
    %ret/vec4 0, 0, 5;  Assign to first_one (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f73bb1d510_0, 0, 1;
T_2.10 ;
    %load/vec4 v000001f73bb1d6f0_0;
    %subi 1, 0, 32;
    %store/vec4 v000001f73bb1d6f0_0, 0, 32;
    %jmp T_2.8;
T_2.9 ;
    %end;
S_000001f73bb2c5d0 .scope module, "flag1" "is_inexact" 9 78, 8 24 0, S_000001f73bb2ae60;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "Man";
    .port_info 1 /INPUT 1 "CarryOut";
    .port_info 2 /OUTPUT 1 "inexact";
P_000001f73b70bc00 .param/l "BS" 0 8 24, +C4<00000000000000000000000000001111>;
P_000001f73b70bc38 .param/l "EBS" 0 8 24, +C4<00000000000000000000000000000100>;
P_000001f73b70bc70 .param/l "MBS" 0 8 24, +C4<00000000000000000000000000001001>;
L_000001f73bc395e0 .functor AND 1, L_000001f73bc03ea0, L_000001f73bc017e0, C4<1>, C4<1>;
v000001f73bb1dab0_0 .net "CarryOut", 0 0, L_000001f73bc017e0;  alias, 1 drivers
v000001f73bb1c110_0 .net "Man", 9 0, L_000001f73bc039a0;  1 drivers
v000001f73bb1b350_0 .net *"_ivl_1", 0 0, L_000001f73bc03ea0;  1 drivers
v000001f73bb1b490_0 .net "inexact", 0 0, L_000001f73bc395e0;  alias, 1 drivers
L_000001f73bc03ea0 .part L_000001f73bc039a0, 0, 1;
S_000001f73bb2b180 .scope module, "flag2" "is_overflow" 9 81, 8 1 0, S_000001f73bb2ae60;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "Exp";
    .port_info 1 /INPUT 5 "AddExp";
    .port_info 2 /OUTPUT 1 "OverFlow";
P_000001f73bb2d180 .param/l "BS" 0 8 1, +C4<00000000000000000000000000001111>;
P_000001f73bb2d1b8 .param/l "EBS" 0 8 1, +C4<00000000000000000000000000000100>;
P_000001f73bb2d1f0 .param/l "MBS" 0 8 1, +C4<00000000000000000000000000001001>;
L_000001f73bb93238 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000001f73bb339f0_0 .net "AddExp", 4 0, L_000001f73bb93238;  1 drivers
v000001f73bb33b30_0 .net "Exp", 4 0, L_000001f73bc00480;  alias, 1 drivers
v000001f73bb32cd0_0 .net "NewExp", 5 0, L_000001f73bc03a40;  1 drivers
v000001f73bb32e10_0 .net "OverFlow", 0 0, L_000001f73bc02500;  alias, 1 drivers
v000001f73bb34ad0_0 .net *"_ivl_0", 5 0, L_000001f73bc02460;  1 drivers
L_000001f73bb931f0 .functor BUFT 1, C4<011111>, C4<0>, C4<0>, C4<0>;
v000001f73bb34b70_0 .net/2u *"_ivl_10", 5 0, L_000001f73bb931f0;  1 drivers
L_000001f73bb931a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f73bb334f0_0 .net *"_ivl_3", 0 0, L_000001f73bb931a8;  1 drivers
L_000001f73bb94168 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v000001f73bb34e90_0 .net *"_ivl_4", 5 0, L_000001f73bb94168;  1 drivers
L_000001f73bc02460 .concat [ 5 1 0 0], L_000001f73bc00480, L_000001f73bb931a8;
L_000001f73bc03a40 .arith/sum 6, L_000001f73bc02460, L_000001f73bb94168;
L_000001f73bc02500 .cmp/ge 6, L_000001f73bc03a40, L_000001f73bb931f0;
S_000001f73bb2bae0 .scope module, "rne_mul" "RoundNearestEven" 9 66, 6 22 0, S_000001f73bb2ae60;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "ms";
    .port_info 1 /INPUT 5 "exp";
    .port_info 2 /OUTPUT 10 "ms_round";
    .port_info 3 /OUTPUT 5 "exp_round";
P_000001f73b6f42e0 .param/l "BS" 0 6 22, +C4<00000000000000000000000000001111>;
P_000001f73b6f4318 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000100>;
P_000001f73b6f4350 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000001110>;
P_000001f73b6f4388 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000001001>;
L_000001f73bc398f0 .functor NOT 1, L_000001f73bc03c20, C4<0>, C4<0>, C4<0>;
L_000001f73bc38d20 .functor OR 1, L_000001f73bc041c0, L_000001f73bc02320, C4<0>, C4<0>;
L_000001f73bc39e30 .functor AND 1, L_000001f73bc035e0, L_000001f73bc38d20, C4<1>, C4<1>;
v000001f73bb336d0_0 .net *"_ivl_11", 9 0, L_000001f73bc02780;  1 drivers
v000001f73bb33f90_0 .net *"_ivl_12", 10 0, L_000001f73bc03900;  1 drivers
L_000001f73bb93088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f73bb34170_0 .net *"_ivl_15", 0 0, L_000001f73bb93088;  1 drivers
v000001f73bb34a30_0 .net *"_ivl_17", 0 0, L_000001f73bc02320;  1 drivers
v000001f73bb34c10_0 .net *"_ivl_19", 0 0, L_000001f73bc38d20;  1 drivers
v000001f73bb34df0_0 .net *"_ivl_21", 0 0, L_000001f73bc39e30;  1 drivers
L_000001f73bb930d0 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v000001f73bb33ef0_0 .net/2u *"_ivl_22", 10 0, L_000001f73bb930d0;  1 drivers
L_000001f73bb93118 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v000001f73bb33810_0 .net/2u *"_ivl_24", 10 0, L_000001f73bb93118;  1 drivers
v000001f73bb35110_0 .net *"_ivl_26", 10 0, L_000001f73bc03680;  1 drivers
v000001f73bb33310_0 .net *"_ivl_3", 3 0, L_000001f73bc02f00;  1 drivers
v000001f73bb33770_0 .net *"_ivl_33", 0 0, L_000001f73bc03e00;  1 drivers
v000001f73bb348f0_0 .net *"_ivl_34", 4 0, L_000001f73bc037c0;  1 drivers
L_000001f73bb93160 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001f73bb33a90_0 .net *"_ivl_37", 3 0, L_000001f73bb93160;  1 drivers
v000001f73bb32eb0_0 .net *"_ivl_7", 0 0, L_000001f73bc03c20;  1 drivers
v000001f73bb33bd0_0 .net "boolean", 0 0, L_000001f73bc041c0;  1 drivers
v000001f73bb342b0_0 .net "exp", 4 0, L_000001f73bc01ce0;  alias, 1 drivers
v000001f73bb333b0_0 .net "exp_round", 4 0, L_000001f73bc023c0;  alias, 1 drivers
v000001f73bb34030_0 .net "guard", 0 0, L_000001f73bc035e0;  1 drivers
v000001f73bb338b0_0 .net "is_even", 0 0, L_000001f73bc398f0;  1 drivers
v000001f73bb351b0_0 .net "ms", 14 0, L_000001f73bc00660;  alias, 1 drivers
v000001f73bb340d0_0 .net "ms_round", 9 0, L_000001f73bc02280;  alias, 1 drivers
v000001f73bb33450_0 .net "temp", 10 0, L_000001f73bc02fa0;  1 drivers
L_000001f73bc035e0 .part L_000001f73bc00660, 4, 1;
L_000001f73bc02f00 .part L_000001f73bc00660, 0, 4;
L_000001f73bc041c0 .reduce/or L_000001f73bc02f00;
L_000001f73bc03c20 .part L_000001f73bc00660, 5, 1;
L_000001f73bc02780 .part L_000001f73bc00660, 5, 10;
L_000001f73bc03900 .concat [ 10 1 0 0], L_000001f73bc02780, L_000001f73bb93088;
L_000001f73bc02320 .reduce/nor L_000001f73bc398f0;
L_000001f73bc03680 .functor MUXZ 11, L_000001f73bb93118, L_000001f73bb930d0, L_000001f73bc39e30, C4<>;
L_000001f73bc02fa0 .arith/sum 11, L_000001f73bc03900, L_000001f73bc03680;
L_000001f73bc02280 .part L_000001f73bc02fa0, 0, 10;
L_000001f73bc03e00 .part L_000001f73bc02fa0, 10, 1;
L_000001f73bc037c0 .concat [ 1 4 0 0], L_000001f73bc03e00, L_000001f73bb93160;
L_000001f73bc023c0 .arith/sum 5, L_000001f73bc01ce0, L_000001f73bc037c0;
S_000001f73bb2ab40 .scope module, "U_SUB" "Suma16Bits" 4 61, 5 227 0, S_000001f73ba98de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "S";
    .port_info 1 /INPUT 16 "R";
    .port_info 2 /OUTPUT 16 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inexact";
P_000001f73bb2d5a0 .param/l "BS" 0 5 227, +C4<00000000000000000000000000001111>;
P_000001f73bb2d5d8 .param/l "EBS" 0 5 227, +C4<00000000000000000000000000000100>;
P_000001f73bb2d610 .param/l "MBS" 0 5 227, +C4<00000000000000000000000000001001>;
L_000001f73bc18680 .functor OR 1, L_000001f73bbf7600, L_000001f73bbf6160, C4<0>, C4<0>;
L_000001f73bc18920 .functor OR 1, L_000001f73bbf5a80, L_000001f73bbf7e20, C4<0>, C4<0>;
L_000001f73bc19410 .functor XOR 1, L_000001f73bbf7380, L_000001f73bbf6520, C4<0>, C4<0>;
L_000001f73bc188b0 .functor AND 1, L_000001f73bc19410, L_000001f73bbfa6c0, C4<1>, C4<1>;
L_000001f73bc19bf0 .functor AND 1, L_000001f73bc188b0, L_000001f73bbf9040, C4<1>, C4<1>;
L_000001f73bc18990 .functor NOT 10, L_000001f73bbf3140, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000001f73bc19480 .functor AND 1, L_000001f73bbf88c0, L_000001f73bbfa3a0, C4<1>, C4<1>;
L_000001f73bc194f0 .functor NOT 10, L_000001f73bbf3e60, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000001f73bc18fb0 .functor AND 1, L_000001f73bc19480, L_000001f73bbf9ea0, C4<1>, C4<1>;
L_000001f73bc19020 .functor NOT 5, L_000001f73bbf3960, C4<00000>, C4<00000>, C4<00000>;
L_000001f73bc19d40 .functor AND 1, L_000001f73bc18fb0, L_000001f73bbf9f40, C4<1>, C4<1>;
L_000001f73bc18a00 .functor NOT 5, L_000001f73bbf4a40, C4<00000>, C4<00000>, C4<00000>;
L_000001f73bc19f00 .functor AND 1, L_000001f73bc19d40, L_000001f73bbf8460, C4<1>, C4<1>;
L_000001f73bc18c30 .functor OR 1, L_000001f73bc19bf0, L_000001f73bc19f00, C4<0>, C4<0>;
L_000001f73bc38af0 .functor AND 1, L_000001f73bc19410, L_000001f73bc18c30, C4<1>, C4<1>;
L_000001f73bc38e00 .functor BUFZ 1, L_000001f73bc18920, C4<0>, C4<0>, C4<0>;
L_000001f73bc39ff0 .functor AND 1, L_000001f73bbff9e0, L_000001f73bc38e00, C4<1>, C4<1>;
v000001f73bb6cd50_0 .net "F", 15 0, L_000001f73bc016a0;  alias, 1 drivers
v000001f73bb6e1f0_0 .net "R", 15 0, L_000001f73bc00a20;  1 drivers
v000001f73bb6cf30_0 .net "S", 15 0, v000001f73bb583f0_0;  alias, 1 drivers
v000001f73bb6e510_0 .net *"_ivl_109", 0 0, L_000001f73bc38af0;  1 drivers
L_000001f73bb928a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f73bb6cc10_0 .net/2u *"_ivl_110", 0 0, L_000001f73bb928a8;  1 drivers
v000001f73bb6c850_0 .net *"_ivl_112", 0 0, L_000001f73bbfe7c0;  1 drivers
L_000001f73bb928f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f73bb6c350_0 .net/2u *"_ivl_116", 4 0, L_000001f73bb928f0;  1 drivers
v000001f73bb6cdf0_0 .net *"_ivl_118", 4 0, L_000001f73bbfecc0;  1 drivers
L_000001f73bb92938 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001f73bb6e010_0 .net/2u *"_ivl_123", 9 0, L_000001f73bb92938;  1 drivers
v000001f73bb6c530_0 .net *"_ivl_125", 9 0, L_000001f73bc00340;  1 drivers
L_000001f73bb92980 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001f73bb6c990_0 .net/2u *"_ivl_129", 4 0, L_000001f73bb92980;  1 drivers
L_000001f73bb929c8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f73bb6d4d0_0 .net/2u *"_ivl_133", 4 0, L_000001f73bb929c8;  1 drivers
v000001f73bb6ce90_0 .net *"_ivl_135", 0 0, L_000001f73bbff9e0;  1 drivers
L_000001f73bb922c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f73bb6c670_0 .net/2u *"_ivl_16", 0 0, L_000001f73bb922c0;  1 drivers
v000001f73bb6e3d0_0 .net *"_ivl_18", 10 0, L_000001f73bbf79c0;  1 drivers
L_000001f73bb92308 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f73bb6d7f0_0 .net/2u *"_ivl_22", 0 0, L_000001f73bb92308;  1 drivers
v000001f73bb6c710_0 .net *"_ivl_24", 10 0, L_000001f73bbf6660;  1 drivers
L_000001f73bb92350 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f73bb6e0b0_0 .net/2u *"_ivl_28", 0 0, L_000001f73bb92350;  1 drivers
L_000001f73bb92398 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f73bb6cfd0_0 .net/2u *"_ivl_32", 0 0, L_000001f73bb92398;  1 drivers
v000001f73bb6d570_0 .net *"_ivl_41", 9 0, L_000001f73bbf6f20;  1 drivers
v000001f73bb6c5d0_0 .net *"_ivl_45", 9 0, L_000001f73bbf7ce0;  1 drivers
v000001f73bb6c3f0_0 .net *"_ivl_52", 0 0, L_000001f73bbf7920;  1 drivers
v000001f73bb6df70_0 .net *"_ivl_54", 0 0, L_000001f73bbf7b00;  1 drivers
v000001f73bb6c170_0 .net *"_ivl_56", 0 0, L_000001f73bbf7ba0;  1 drivers
v000001f73bb6d930_0 .net *"_ivl_58", 0 0, L_000001f73bbf9900;  1 drivers
v000001f73bb6d1b0_0 .net *"_ivl_60", 0 0, L_000001f73bbf99a0;  1 drivers
v000001f73bb6d070_0 .net *"_ivl_62", 0 0, L_000001f73bbf8f00;  1 drivers
v000001f73bb6e650_0 .net *"_ivl_66", 0 0, L_000001f73bbfa6c0;  1 drivers
v000001f73bb6e290_0 .net *"_ivl_69", 0 0, L_000001f73bc188b0;  1 drivers
v000001f73bb6c7b0_0 .net *"_ivl_70", 0 0, L_000001f73bbf9040;  1 drivers
v000001f73bb6e330_0 .net *"_ivl_73", 0 0, L_000001f73bc19bf0;  1 drivers
v000001f73bb6c8f0_0 .net *"_ivl_75", 0 0, L_000001f73bbf88c0;  1 drivers
v000001f73bb6d110_0 .net *"_ivl_76", 9 0, L_000001f73bc18990;  1 drivers
v000001f73bb6cad0_0 .net *"_ivl_79", 0 0, L_000001f73bbfa3a0;  1 drivers
v000001f73bb6c490_0 .net *"_ivl_81", 0 0, L_000001f73bc19480;  1 drivers
v000001f73bb6e470_0 .net *"_ivl_82", 9 0, L_000001f73bc194f0;  1 drivers
v000001f73bb6dd90_0 .net *"_ivl_85", 0 0, L_000001f73bbf9ea0;  1 drivers
v000001f73bb6da70_0 .net *"_ivl_87", 0 0, L_000001f73bc18fb0;  1 drivers
v000001f73bb6cb70_0 .net *"_ivl_88", 4 0, L_000001f73bc19020;  1 drivers
v000001f73bb6ca30_0 .net *"_ivl_91", 0 0, L_000001f73bbf9f40;  1 drivers
v000001f73bb6dc50_0 .net *"_ivl_93", 0 0, L_000001f73bc19d40;  1 drivers
v000001f73bb6d610_0 .net *"_ivl_94", 4 0, L_000001f73bc18a00;  1 drivers
v000001f73bb6d250_0 .net *"_ivl_97", 0 0, L_000001f73bbf8460;  1 drivers
v000001f73bb6db10_0 .net *"_ivl_99", 0 0, L_000001f73bc19f00;  1 drivers
v000001f73bb6e150_0 .net "boolean1", 0 0, L_000001f73bbf7420;  1 drivers
v000001f73bb6d2f0_0 .net "boolean2", 0 0, L_000001f73bc19410;  1 drivers
v000001f73bb6dbb0_0 .net "diff_exp1", 4 0, L_000001f73bbf71a0;  1 drivers
v000001f73bb6d9d0_0 .net "diff_exp2", 4 0, L_000001f73bbf60c0;  1 drivers
v000001f73bb6d390_0 .net "e1", 4 0, L_000001f73bbf3960;  1 drivers
v000001f73bb6d6b0_0 .net "e2", 4 0, L_000001f73bbf4a40;  1 drivers
v000001f73bb6d430_0 .net "exp_aux", 4 0, L_000001f73bbf7a60;  1 drivers
v000001f73bb6d750_0 .net "exp_sum_add", 4 0, L_000001f73bc14780;  1 drivers
v000001f73bb6e6f0_0 .net "exp_sum_sub", 4 0, L_000001f73bc39420;  1 drivers
v000001f73bb6dcf0_0 .net "final_exp", 4 0, L_000001f73bbfe540;  1 drivers
v000001f73bb6de30_0 .net "g1", 0 0, L_000001f73bbf6de0;  1 drivers
v000001f73bb6ded0_0 .net "g1_shift", 0 0, L_000001f73bbf77e0;  1 drivers
v000001f73bb6e5b0_0 .net "g2", 0 0, L_000001f73bbf6e80;  1 drivers
v000001f73bb6e790_0 .net "g2_shift", 0 0, L_000001f73bbf7880;  1 drivers
v000001f73bb6e830_0 .net "inexact", 0 0, L_000001f73bc38e00;  alias, 1 drivers
v000001f73bb6c0d0_0 .net "inexact_m1", 0 0, L_000001f73bbf5a80;  1 drivers
v000001f73bb6c210_0 .net "inexact_m2", 0 0, L_000001f73bbf7e20;  1 drivers
v000001f73bb6c2b0_0 .net "is_same_exp", 0 0, L_000001f73bbf5b20;  1 drivers
v000001f73bb6f050_0 .net "is_zero_result", 0 0, L_000001f73bc18c30;  1 drivers
v000001f73bb70090_0 .net "lost_align", 0 0, L_000001f73bc18920;  1 drivers
v000001f73bb6f730_0 .net "m1_10", 9 0, L_000001f73bbf6fc0;  1 drivers
v000001f73bb6e970_0 .net "m1_11", 10 0, L_000001f73bbf65c0;  1 drivers
v000001f73bb6ea10_0 .net "m1_init", 9 0, L_000001f73bbf3140;  1 drivers
v000001f73bb704f0_0 .net "m1_shift", 10 0, L_000001f73bbf74c0;  1 drivers
v000001f73bb70ef0_0 .net "m2_10", 9 0, L_000001f73bbf7740;  1 drivers
v000001f73bb70a90_0 .net "m2_11", 10 0, L_000001f73bbf6d40;  1 drivers
v000001f73bb70630_0 .net "m2_init", 9 0, L_000001f73bbf3e60;  1 drivers
v000001f73bb6f7d0_0 .net "m2_shift", 10 0, L_000001f73bbf5bc0;  1 drivers
v000001f73bb70c70_0 .net "op_sum", 9 0, L_000001f73bbfeb80;  1 drivers
v000001f73bb6f870_0 .net "op_sum_add", 9 0, L_000001f73bc13b40;  1 drivers
v000001f73bb6f690_0 .net "op_sum_sub", 9 0, L_000001f73bc39b90;  1 drivers
v000001f73bb6f910_0 .net "overflow", 0 0, L_000001f73bc011a0;  alias, 1 drivers
v000001f73bb6f230_0 .net "s1", 0 0, L_000001f73bbf7380;  1 drivers
v000001f73bb706d0_0 .net "s2", 0 0, L_000001f73bbf6520;  1 drivers
v000001f73bb70770_0 .net "sign", 0 0, L_000001f73bbf94a0;  1 drivers
v000001f73bb6ed30_0 .net "sticky_for_round", 0 0, L_000001f73bc18680;  1 drivers
v000001f73bb70450_0 .net "sticky_m1", 0 0, L_000001f73bbf7600;  1 drivers
v000001f73bb6f9b0_0 .net "sticky_m2", 0 0, L_000001f73bbf6160;  1 drivers
v000001f73bb70590_0 .net "underflow", 0 0, L_000001f73bc39ff0;  alias, 1 drivers
L_000001f73bbf3140 .part v000001f73bb583f0_0, 0, 10;
L_000001f73bbf3e60 .part L_000001f73bc00a20, 0, 10;
L_000001f73bbf3960 .part v000001f73bb583f0_0, 10, 5;
L_000001f73bbf4a40 .part L_000001f73bc00a20, 10, 5;
L_000001f73bbf7380 .part v000001f73bb583f0_0, 15, 1;
L_000001f73bbf6520 .part L_000001f73bc00a20, 15, 1;
L_000001f73bbf7420 .cmp/gt 5, L_000001f73bbf3960, L_000001f73bbf4a40;
L_000001f73bbf5b20 .cmp/eq 5, L_000001f73bbf3960, L_000001f73bbf4a40;
L_000001f73bbf79c0 .concat [ 10 1 0 0], L_000001f73bbf3140, L_000001f73bb922c0;
L_000001f73bbf65c0 .functor MUXZ 11, L_000001f73bbf74c0, L_000001f73bbf79c0, L_000001f73bbf7420, C4<>;
L_000001f73bbf6660 .concat [ 10 1 0 0], L_000001f73bbf3e60, L_000001f73bb92308;
L_000001f73bbf6d40 .functor MUXZ 11, L_000001f73bbf6660, L_000001f73bbf5bc0, L_000001f73bbf7420, C4<>;
L_000001f73bbf6de0 .functor MUXZ 1, L_000001f73bbf77e0, L_000001f73bb92350, L_000001f73bbf7420, C4<>;
L_000001f73bbf6e80 .functor MUXZ 1, L_000001f73bb92398, L_000001f73bbf7880, L_000001f73bbf7420, C4<>;
L_000001f73bbf6f20 .part L_000001f73bbf74c0, 0, 10;
L_000001f73bbf6fc0 .functor MUXZ 10, L_000001f73bbf6f20, L_000001f73bbf3140, L_000001f73bbf7420, C4<>;
L_000001f73bbf7ce0 .part L_000001f73bbf5bc0, 0, 10;
L_000001f73bbf7740 .functor MUXZ 10, L_000001f73bbf3e60, L_000001f73bbf7ce0, L_000001f73bbf7420, C4<>;
L_000001f73bbf7a60 .functor MUXZ 5, L_000001f73bbf4a40, L_000001f73bbf3960, L_000001f73bbf7420, C4<>;
L_000001f73bbf7920 .cmp/gt 5, L_000001f73bbf3960, L_000001f73bbf4a40;
L_000001f73bbf7b00 .cmp/gt 5, L_000001f73bbf4a40, L_000001f73bbf3960;
L_000001f73bbf7ba0 .cmp/ge 10, L_000001f73bbf3140, L_000001f73bbf3e60;
L_000001f73bbf9900 .functor MUXZ 1, L_000001f73bbf6520, L_000001f73bbf7380, L_000001f73bbf7ba0, C4<>;
L_000001f73bbf99a0 .functor MUXZ 1, L_000001f73bbf9900, L_000001f73bbf6520, L_000001f73bbf7b00, C4<>;
L_000001f73bbf8f00 .functor MUXZ 1, L_000001f73bbf99a0, L_000001f73bbf7380, L_000001f73bbf7920, C4<>;
L_000001f73bbf94a0 .functor MUXZ 1, L_000001f73bbf7380, L_000001f73bbf8f00, L_000001f73bc19410, C4<>;
L_000001f73bbfa6c0 .cmp/eq 10, L_000001f73bbf3140, L_000001f73bbf3e60;
L_000001f73bbf9040 .cmp/eq 5, L_000001f73bbf3960, L_000001f73bbf4a40;
L_000001f73bbf88c0 .reduce/nor L_000001f73bc19410;
L_000001f73bbfa3a0 .reduce/and L_000001f73bc18990;
L_000001f73bbf9ea0 .reduce/and L_000001f73bc194f0;
L_000001f73bbf9f40 .reduce/and L_000001f73bc19020;
L_000001f73bbf8460 .reduce/and L_000001f73bc18a00;
L_000001f73bbfeb80 .functor MUXZ 10, L_000001f73bc13b40, L_000001f73bc39b90, L_000001f73bc19410, C4<>;
L_000001f73bbfe540 .functor MUXZ 5, L_000001f73bc14780, L_000001f73bc39420, L_000001f73bc19410, C4<>;
L_000001f73bbfe7c0 .functor MUXZ 1, L_000001f73bbf94a0, L_000001f73bb928a8, L_000001f73bc38af0, C4<>;
L_000001f73bbfecc0 .functor MUXZ 5, L_000001f73bbfe540, L_000001f73bb928f0, L_000001f73bc18c30, C4<>;
L_000001f73bc016a0 .concat8 [ 10 5 1 0], L_000001f73bc00340, L_000001f73bbfecc0, L_000001f73bbfe7c0;
L_000001f73bc00340 .functor MUXZ 10, L_000001f73bbfeb80, L_000001f73bb92938, L_000001f73bc18c30, C4<>;
L_000001f73bc011a0 .cmp/eq 5, L_000001f73bbfe540, L_000001f73bb92980;
L_000001f73bbff9e0 .cmp/eq 5, L_000001f73bbfe540, L_000001f73bb929c8;
S_000001f73bb2b310 .scope module, "mshift1" "right_shift_pf_sum" 5 257, 5 61 0, S_000001f73bb2ab40;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "mantisa";
    .port_info 1 /INPUT 5 "shifts";
    .port_info 2 /OUTPUT 11 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_000001f73bb2d860 .param/l "BS" 0 5 61, +C4<00000000000000000000000000001111>;
P_000001f73bb2d898 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000100>;
P_000001f73bb2d8d0 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000001001>;
v000001f73bb392b0_0 .net "F", 10 0, L_000001f73bbf74c0;  alias, 1 drivers
L_000001f73bb921a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f73bb37eb0_0 .net/2u *"_ivl_0", 0 0, L_000001f73bb921a0;  1 drivers
v000001f73bb39170_0 .net *"_ivl_13", 8 0, L_000001f73bbf59e0;  1 drivers
v000001f73bb38950_0 .net *"_ivl_17", 9 0, L_000001f73bbf6ca0;  1 drivers
L_000001f73bb921e8 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001f73bb38590_0 .net/2u *"_ivl_2", 9 0, L_000001f73bb921e8;  1 drivers
v000001f73bb39210_0 .net "full_value", 20 0, L_000001f73bbf5f80;  1 drivers
v000001f73bb38630_0 .net "guard_bit", 0 0, L_000001f73bbf77e0;  alias, 1 drivers
v000001f73bb37e10_0 .net "inexact_flag", 0 0, L_000001f73bbf5a80;  alias, 1 drivers
v000001f73bb38090_0 .net "mantisa", 9 0, L_000001f73bbf3140;  alias, 1 drivers
v000001f73bb38a90_0 .net "shifted", 20 0, L_000001f73bbf6480;  1 drivers
v000001f73bb39df0_0 .net "shifts", 4 0, L_000001f73bbf60c0;  alias, 1 drivers
v000001f73bb38c70_0 .net "sticky_bits", 0 0, L_000001f73bbf7600;  alias, 1 drivers
L_000001f73bbf5f80 .concat [ 10 10 1 0], L_000001f73bb921e8, L_000001f73bbf3140, L_000001f73bb921a0;
L_000001f73bbf6480 .shift/r 21, L_000001f73bbf5f80, L_000001f73bbf60c0;
L_000001f73bbf74c0 .part L_000001f73bbf6480, 10, 11;
L_000001f73bbf77e0 .part L_000001f73bbf6480, 9, 1;
L_000001f73bbf59e0 .part L_000001f73bbf6480, 0, 9;
L_000001f73bbf7600 .reduce/or L_000001f73bbf59e0;
L_000001f73bbf6ca0 .part L_000001f73bbf6480, 0, 10;
L_000001f73bbf5a80 .reduce/or L_000001f73bbf6ca0;
S_000001f73bb2acd0 .scope module, "mshift2" "right_shift_pf_sum" 5 260, 5 61 0, S_000001f73bb2ab40;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "mantisa";
    .port_info 1 /INPUT 5 "shifts";
    .port_info 2 /OUTPUT 11 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_000001f73bb2cb50 .param/l "BS" 0 5 61, +C4<00000000000000000000000000001111>;
P_000001f73bb2cb88 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000100>;
P_000001f73bb2cbc0 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000001001>;
v000001f73bb38310_0 .net "F", 10 0, L_000001f73bbf5bc0;  alias, 1 drivers
L_000001f73bb92230 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f73bb38450_0 .net/2u *"_ivl_0", 0 0, L_000001f73bb92230;  1 drivers
v000001f73bb389f0_0 .net *"_ivl_13", 8 0, L_000001f73bbf5c60;  1 drivers
v000001f73bb384f0_0 .net *"_ivl_17", 9 0, L_000001f73bbf6200;  1 drivers
L_000001f73bb92278 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001f73bb39f30_0 .net/2u *"_ivl_2", 9 0, L_000001f73bb92278;  1 drivers
v000001f73bb37f50_0 .net "full_value", 20 0, L_000001f73bbf6020;  1 drivers
v000001f73bb38d10_0 .net "guard_bit", 0 0, L_000001f73bbf7880;  alias, 1 drivers
v000001f73bb39fd0_0 .net "inexact_flag", 0 0, L_000001f73bbf7e20;  alias, 1 drivers
v000001f73bb39350_0 .net "mantisa", 9 0, L_000001f73bbf3e60;  alias, 1 drivers
v000001f73bb39850_0 .net "shifted", 20 0, L_000001f73bbf6b60;  1 drivers
v000001f73bb398f0_0 .net "shifts", 4 0, L_000001f73bbf71a0;  alias, 1 drivers
v000001f73bb38770_0 .net "sticky_bits", 0 0, L_000001f73bbf6160;  alias, 1 drivers
L_000001f73bbf6020 .concat [ 10 10 1 0], L_000001f73bb92278, L_000001f73bbf3e60, L_000001f73bb92230;
L_000001f73bbf6b60 .shift/r 21, L_000001f73bbf6020, L_000001f73bbf71a0;
L_000001f73bbf5bc0 .part L_000001f73bbf6b60, 10, 11;
L_000001f73bbf7880 .part L_000001f73bbf6b60, 9, 1;
L_000001f73bbf5c60 .part L_000001f73bbf6b60, 0, 9;
L_000001f73bbf6160 .reduce/or L_000001f73bbf5c60;
L_000001f73bbf6200 .part L_000001f73bbf6b60, 0, 10;
L_000001f73bbf7e20 .reduce/or L_000001f73bbf6200;
S_000001f73bb2aff0 .scope module, "rm" "RestaMantisa" 5 302, 5 130 0, S_000001f73bb2ab40;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "S";
    .port_info 1 /INPUT 10 "R";
    .port_info 2 /INPUT 1 "is_same_exp";
    .port_info 3 /INPUT 1 "is_mayus_exp";
    .port_info 4 /INPUT 5 "ExpIn";
    .port_info 5 /OUTPUT 5 "ExpOut";
    .port_info 6 /OUTPUT 10 "F";
P_000001f73bb2cd60 .param/l "BS" 0 5 130, +C4<00000000000000000000000000001111>;
P_000001f73bb2cd98 .param/l "EBS" 0 5 130, +C4<00000000000000000000000000000100>;
P_000001f73bb2cdd0 .param/l "MBS" 0 5 130, +C4<00000000000000000000000000001001>;
L_000001f73bc37cf0 .functor AND 1, L_000001f73bbfec20, L_000001f73bbfe680, C4<1>, C4<1>;
L_000001f73bc36f60 .functor AND 1, L_000001f73bbf5b20, L_000001f73bbfd280, C4<1>, C4<1>;
L_000001f73bc37270 .functor OR 1, L_000001f73bc37cf0, L_000001f73bc36f60, C4<0>, C4<0>;
L_000001f73bc38070 .functor AND 1, L_000001f73bbfe180, L_000001f73bbfdf00, C4<1>, C4<1>;
L_000001f73bc37c80 .functor OR 1, L_000001f73bc38070, L_000001f73bbf5b20, C4<0>, C4<0>;
L_000001f73bc38620 .functor AND 1, L_000001f73bbf7420, L_000001f73bbff260, C4<1>, C4<1>;
L_000001f73bc38150 .functor OR 1, L_000001f73bc37c80, L_000001f73bc38620, C4<0>, C4<0>;
L_000001f73bc36a90 .functor OR 1, L_000001f73bbf7420, L_000001f73bbfd3c0, C4<0>, C4<0>;
L_000001f73bc39420 .functor BUFZ 5, L_000001f73bbfee00, C4<00000>, C4<00000>, C4<00000>;
L_000001f73bc39b90 .functor BUFZ 10, L_000001f73bbfde60, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v000001f73bb5e390_0 .net "Debe", 10 0, L_000001f73bbfe2c0;  1 drivers
v000001f73bb5e4d0_0 .net "Debe_e", 10 0, L_000001f73bbfeae0;  1 drivers
v000001f73bb5e6b0_0 .net "ExpAux", 4 0, L_000001f73bbff1c0;  1 drivers
v000001f73bb5ea70_0 .net "ExpFinal", 4 0, L_000001f73bbfee00;  1 drivers
v000001f73bb5d8f0_0 .net "ExpIn", 4 0, L_000001f73bbf7a60;  alias, 1 drivers
v000001f73bb5eb10_0 .net "ExpOut", 4 0, L_000001f73bc39420;  alias, 1 drivers
v000001f73bb5f6f0_0 .net "ExpOutTemp", 4 0, L_000001f73bbff080;  1 drivers
v000001f73bb5f830_0 .net "F", 9 0, L_000001f73bc39b90;  alias, 1 drivers
v000001f73bb5d670_0 .net "FFinal", 9 0, L_000001f73bbfde60;  1 drivers
v000001f73bb5ebb0_0 .net "FTemp", 9 0, L_000001f73bbfe220;  1 drivers
v000001f73bb5ecf0_0 .net "FToRound", 14 0, L_000001f73bbff120;  1 drivers
v000001f73bb5d7b0_0 .net "F_aux", 9 0, L_000001f73bbfd1e0;  1 drivers
v000001f73bb5f470_0 .net "F_aux_e", 9 0, L_000001f73bbfdbe0;  1 drivers
v000001f73bb5f5b0_0 .net "F_to_use", 9 0, L_000001f73bbfd460;  1 drivers
v000001f73bb5f150_0 .net "R", 9 0, L_000001f73bbf7740;  alias, 1 drivers
v000001f73bb5ddf0_0 .net "S", 9 0, L_000001f73bbf6fc0;  alias, 1 drivers
L_000001f73bb92620 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f73bb5d990_0 .net/2u *"_ivl_145", 0 0, L_000001f73bb92620;  1 drivers
L_000001f73bb92668 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f73bb5ed90_0 .net/2u *"_ivl_150", 0 0, L_000001f73bb92668;  1 drivers
v000001f73bb5f1f0_0 .net *"_ivl_157", 0 0, L_000001f73bbfec20;  1 drivers
v000001f73bb5eed0_0 .net *"_ivl_159", 0 0, L_000001f73bbfe680;  1 drivers
v000001f73bb5ef70_0 .net *"_ivl_161", 0 0, L_000001f73bc37cf0;  1 drivers
v000001f73bb5f290_0 .net *"_ivl_163", 0 0, L_000001f73bbfd280;  1 drivers
v000001f73bb5d0d0_0 .net *"_ivl_165", 0 0, L_000001f73bc36f60;  1 drivers
v000001f73bb5d2b0_0 .net *"_ivl_169", 0 0, L_000001f73bbfe180;  1 drivers
v000001f73bb61d10_0 .net *"_ivl_171", 0 0, L_000001f73bbfdf00;  1 drivers
v000001f73bb60ff0_0 .net *"_ivl_173", 0 0, L_000001f73bc38070;  1 drivers
v000001f73bb5fa10_0 .net *"_ivl_175", 0 0, L_000001f73bc37c80;  1 drivers
v000001f73bb60c30_0 .net *"_ivl_177", 0 0, L_000001f73bbff260;  1 drivers
v000001f73bb60cd0_0 .net *"_ivl_179", 0 0, L_000001f73bc38620;  1 drivers
v000001f73bb60410_0 .net *"_ivl_184", 0 0, L_000001f73bbfd3c0;  1 drivers
v000001f73bb61e50_0 .net *"_ivl_187", 0 0, L_000001f73bc36a90;  1 drivers
v000001f73bb61ef0_0 .net *"_ivl_192", 9 0, L_000001f73bbfdd20;  1 drivers
L_000001f73bb926f8 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v000001f73bb5fd30_0 .net/2u *"_ivl_196", 31 0, L_000001f73bb926f8;  1 drivers
v000001f73bb60190_0 .net *"_ivl_198", 31 0, L_000001f73bbfe400;  1 drivers
L_000001f73bb92740 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f73bb60d70_0 .net *"_ivl_201", 26 0, L_000001f73bb92740;  1 drivers
v000001f73bb60e10_0 .net *"_ivl_202", 31 0, L_000001f73bbfe860;  1 drivers
v000001f73bb5fc90_0 .net *"_ivl_207", 4 0, L_000001f73bbff800;  1 drivers
v000001f73bb60910_0 .net "cond_F_shift", 0 0, L_000001f73bc38150;  1 drivers
v000001f73bb5fab0_0 .net "cond_idx", 0 0, L_000001f73bc37270;  1 drivers
v000001f73bb5ff10_0 .net "idx", 4 0, L_000001f73bbfe5e0;  1 drivers
v000001f73bb609b0_0 .net "idx_e", 4 0, L_000001f73bbfef40;  1 drivers
v000001f73bb604b0_0 .net "idx_to_use", 4 0, L_000001f73bbfe360;  1 drivers
v000001f73bb5fb50_0 .net "is_mayus_exp", 0 0, L_000001f73bbf7420;  alias, 1 drivers
v000001f73bb618b0_0 .net "is_same_exp", 0 0, L_000001f73bbf5b20;  alias, 1 drivers
v000001f73bb5fdd0_0 .net "lost_bits", 9 0, L_000001f73bbff300;  1 drivers
L_000001f73bbfba20 .part L_000001f73bbf6fc0, 0, 1;
L_000001f73bbfbac0 .part L_000001f73bbf7740, 0, 1;
L_000001f73bbfca60 .part L_000001f73bbfe2c0, 0, 1;
L_000001f73bbfb520 .part L_000001f73bbf7740, 0, 1;
L_000001f73bbfb980 .part L_000001f73bbf6fc0, 0, 1;
L_000001f73bbfc7e0 .part L_000001f73bbfeae0, 0, 1;
L_000001f73bbfc560 .part L_000001f73bbf6fc0, 1, 1;
L_000001f73bbfcf60 .part L_000001f73bbf7740, 1, 1;
L_000001f73bbfcb00 .part L_000001f73bbfe2c0, 1, 1;
L_000001f73bbfb0c0 .part L_000001f73bbf7740, 1, 1;
L_000001f73bbfcba0 .part L_000001f73bbf6fc0, 1, 1;
L_000001f73bbfcec0 .part L_000001f73bbfeae0, 1, 1;
L_000001f73bbfbd40 .part L_000001f73bbf6fc0, 2, 1;
L_000001f73bbfbde0 .part L_000001f73bbf7740, 2, 1;
L_000001f73bbfad00 .part L_000001f73bbfe2c0, 2, 1;
L_000001f73bbfcce0 .part L_000001f73bbf7740, 2, 1;
L_000001f73bbfb840 .part L_000001f73bbf6fc0, 2, 1;
L_000001f73bbfaa80 .part L_000001f73bbfeae0, 2, 1;
L_000001f73bbfc880 .part L_000001f73bbf6fc0, 3, 1;
L_000001f73bbfcc40 .part L_000001f73bbf7740, 3, 1;
L_000001f73bbfc060 .part L_000001f73bbfe2c0, 3, 1;
L_000001f73bbfbb60 .part L_000001f73bbf7740, 3, 1;
L_000001f73bbfb700 .part L_000001f73bbf6fc0, 3, 1;
L_000001f73bbfb340 .part L_000001f73bbfeae0, 3, 1;
L_000001f73bbfc920 .part L_000001f73bbf6fc0, 4, 1;
L_000001f73bbfbca0 .part L_000001f73bbf7740, 4, 1;
L_000001f73bbfc6a0 .part L_000001f73bbfe2c0, 4, 1;
L_000001f73bbfb5c0 .part L_000001f73bbf7740, 4, 1;
L_000001f73bbfada0 .part L_000001f73bbf6fc0, 4, 1;
L_000001f73bbfcd80 .part L_000001f73bbfeae0, 4, 1;
L_000001f73bbfae40 .part L_000001f73bbf6fc0, 5, 1;
L_000001f73bbfc240 .part L_000001f73bbf7740, 5, 1;
L_000001f73bbfbf20 .part L_000001f73bbfe2c0, 5, 1;
L_000001f73bbfc2e0 .part L_000001f73bbf7740, 5, 1;
L_000001f73bbfc380 .part L_000001f73bbf6fc0, 5, 1;
L_000001f73bbfc420 .part L_000001f73bbfeae0, 5, 1;
L_000001f73bbfd000 .part L_000001f73bbf6fc0, 6, 1;
L_000001f73bbfc9c0 .part L_000001f73bbf7740, 6, 1;
L_000001f73bbfb480 .part L_000001f73bbfe2c0, 6, 1;
L_000001f73bbfb3e0 .part L_000001f73bbf7740, 6, 1;
L_000001f73bbfc4c0 .part L_000001f73bbf6fc0, 6, 1;
L_000001f73bbfaee0 .part L_000001f73bbfeae0, 6, 1;
L_000001f73bbfb160 .part L_000001f73bbf6fc0, 7, 1;
L_000001f73bbfc600 .part L_000001f73bbf7740, 7, 1;
L_000001f73bbfc740 .part L_000001f73bbfe2c0, 7, 1;
L_000001f73bbfce20 .part L_000001f73bbf7740, 7, 1;
L_000001f73bbfd0a0 .part L_000001f73bbf6fc0, 7, 1;
L_000001f73bbfa940 .part L_000001f73bbfeae0, 7, 1;
L_000001f73bbfa9e0 .part L_000001f73bbf6fc0, 8, 1;
L_000001f73bbfaf80 .part L_000001f73bbf7740, 8, 1;
L_000001f73bbfb200 .part L_000001f73bbfe2c0, 8, 1;
L_000001f73bbfb2a0 .part L_000001f73bbf7740, 8, 1;
L_000001f73bbfb660 .part L_000001f73bbf6fc0, 8, 1;
L_000001f73bbff760 .part L_000001f73bbfeae0, 8, 1;
L_000001f73bbff4e0 .part L_000001f73bbf6fc0, 9, 1;
L_000001f73bbfe9a0 .part L_000001f73bbf7740, 9, 1;
L_000001f73bbfdb40 .part L_000001f73bbfe2c0, 9, 1;
LS_000001f73bbfd1e0_0_0 .concat8 [ 1 1 1 1], L_000001f73bc14b00, L_000001f73bc16540, L_000001f73bc160e0, L_000001f73bc15190;
LS_000001f73bbfd1e0_0_4 .concat8 [ 1 1 1 1], L_000001f73bc15350, L_000001f73bc17810, L_000001f73bc17960, L_000001f73bc18060;
LS_000001f73bbfd1e0_0_8 .concat8 [ 1 1 0 0], L_000001f73bc383f0, L_000001f73bc37ac0;
L_000001f73bbfd1e0 .concat8 [ 4 4 2 0], LS_000001f73bbfd1e0_0_0, LS_000001f73bbfd1e0_0_4, LS_000001f73bbfd1e0_0_8;
L_000001f73bbfd6e0 .part L_000001f73bbf7740, 9, 1;
L_000001f73bbfd500 .part L_000001f73bbf6fc0, 9, 1;
L_000001f73bbfd320 .part L_000001f73bbfeae0, 9, 1;
LS_000001f73bbfdbe0_0_0 .concat8 [ 1 1 1 1], L_000001f73bc13130, L_000001f73bc16690, L_000001f73bc16150, L_000001f73bc15270;
LS_000001f73bbfdbe0_0_4 .concat8 [ 1 1 1 1], L_000001f73bc169a0, L_000001f73bc16af0, L_000001f73bc16930, L_000001f73bc17260;
LS_000001f73bbfdbe0_0_8 .concat8 [ 1 1 0 0], L_000001f73bc36b00, L_000001f73bc37c10;
L_000001f73bbfdbe0 .concat8 [ 4 4 2 0], LS_000001f73bbfdbe0_0_0, LS_000001f73bbfdbe0_0_4, LS_000001f73bbfdbe0_0_8;
LS_000001f73bbfe2c0_0_0 .concat8 [ 1 1 1 1], L_000001f73bb92620, L_000001f73bc14be0, L_000001f73bc15890, L_000001f73bc15b30;
LS_000001f73bbfe2c0_0_4 .concat8 [ 1 1 1 1], L_000001f73bc14e10, L_000001f73bc14e80, L_000001f73bc177a0, L_000001f73bc17880;
LS_000001f73bbfe2c0_0_8 .concat8 [ 1 1 1 0], L_000001f73bc18450, L_000001f73bc37740, L_000001f73bc382a0;
L_000001f73bbfe2c0 .concat8 [ 4 4 3 0], LS_000001f73bbfe2c0_0_0, LS_000001f73bbfe2c0_0_4, LS_000001f73bbfe2c0_0_8;
LS_000001f73bbfeae0_0_0 .concat8 [ 1 1 1 1], L_000001f73bb92668, L_000001f73bc13590, L_000001f73bc15430, L_000001f73bc15d60;
LS_000001f73bbfeae0_0_4 .concat8 [ 1 1 1 1], L_000001f73bc161c0, L_000001f73bc17a40, L_000001f73bc16bd0, L_000001f73bc17b20;
LS_000001f73bbfeae0_0_8 .concat8 [ 1 1 1 0], L_000001f73bc181b0, L_000001f73bc37970, L_000001f73bc385b0;
L_000001f73bbfeae0 .concat8 [ 4 4 3 0], LS_000001f73bbfeae0_0_0, LS_000001f73bbfeae0_0_4, LS_000001f73bbfeae0_0_8;
L_000001f73bbfe5e0 .ufunc/vec4 TD_tb_alu_sub_16.DUT.U_SUB.rm.first_one_9bits, 5, L_000001f73bbfd1e0 (v000001f73bb39a30_0) S_000001f73bb2b4a0;
L_000001f73bbfef40 .ufunc/vec4 TD_tb_alu_sub_16.DUT.U_SUB.rm.first_one_9bits, 5, L_000001f73bbfdbe0 (v000001f73bb39a30_0) S_000001f73bb2b4a0;
L_000001f73bbfec20 .reduce/nor L_000001f73bbf7420;
L_000001f73bbfe680 .reduce/nor L_000001f73bbf5b20;
L_000001f73bbfd280 .part L_000001f73bbfe2c0, 10, 1;
L_000001f73bbfe180 .reduce/nor L_000001f73bbf7420;
L_000001f73bbfdf00 .part L_000001f73bbfeae0, 10, 1;
L_000001f73bbff260 .part L_000001f73bbfe2c0, 10, 1;
L_000001f73bbfe360 .functor MUXZ 5, L_000001f73bbfe5e0, L_000001f73bbfef40, L_000001f73bc37270, C4<>;
L_000001f73bbfd3c0 .cmp/ge 10, L_000001f73bbf6fc0, L_000001f73bbf7740;
L_000001f73bbfd460 .functor MUXZ 10, L_000001f73bbfdbe0, L_000001f73bbfd1e0, L_000001f73bc36a90, C4<>;
L_000001f73bbff080 .functor MUXZ 5, L_000001f73bbf7a60, L_000001f73bbff1c0, L_000001f73bc38150, C4<>;
L_000001f73bbfdd20 .shift/l 10, L_000001f73bbfd460, L_000001f73bbfe360;
L_000001f73bbfe220 .functor MUXZ 10, L_000001f73bbfd460, L_000001f73bbfdd20, L_000001f73bc38150, C4<>;
L_000001f73bbfe400 .concat [ 5 27 0 0], L_000001f73bbfe360, L_000001f73bb92740;
L_000001f73bbfe860 .arith/sub 32, L_000001f73bb926f8, L_000001f73bbfe400;
L_000001f73bbff300 .shift/r 10, L_000001f73bbfd460, L_000001f73bbfe860;
L_000001f73bbff800 .part L_000001f73bbff300, 0, 5;
L_000001f73bbff120 .concat [ 5 10 0 0], L_000001f73bbff800, L_000001f73bbfe220;
S_000001f73bb2b4a0 .scope function.vec4.s5, "first_one_9bits" "first_one_9bits" 5 142, 5 142 0, S_000001f73bb2aff0;
 .timescale -9 -12;
; Variable first_one_9bits is vec4 return value of scope S_000001f73bb2b4a0
v000001f73bb38e50_0 .var "found", 0 0;
v000001f73bb39990_0 .var/i "idx", 31 0;
v000001f73bb39a30_0 .var "val", 9 0;
TD_tb_alu_sub_16.DUT.U_SUB.rm.first_one_9bits ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f73bb38e50_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 9, 0, 32;
    %store/vec4 v000001f73bb39990_0, 0, 32;
T_3.12 ;
    %load/vec4 v000001f73bb39990_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_3.13, 5;
    %load/vec4 v000001f73bb39a30_0;
    %load/vec4 v000001f73bb39990_0;
    %part/s 1;
    %load/vec4 v000001f73bb38e50_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %pushi/vec4 10, 0, 32;
    %load/vec4 v000001f73bb39990_0;
    %sub;
    %pad/s 5;
    %ret/vec4 0, 0, 5;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f73bb38e50_0, 0, 1;
T_3.14 ;
    %load/vec4 v000001f73bb39990_0;
    %subi 1, 0, 32;
    %store/vec4 v000001f73bb39990_0, 0, 32;
    %jmp T_3.12;
T_3.13 ;
    %end;
S_000001f73bb2c440 .scope generate, "genblk1[0]" "genblk1[0]" 5 168, 5 168 0, S_000001f73bb2aff0;
 .timescale -9 -12;
P_000001f73b9f8cf0 .param/l "i" 0 5 168, +C4<00>;
S_000001f73bb2b7c0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001f73bb2c440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc133d0 .functor NOT 1, L_000001f73bbfba20, C4<0>, C4<0>, C4<0>;
L_000001f73bc13f30 .functor AND 1, L_000001f73bc133d0, L_000001f73bbfbac0, C4<1>, C4<1>;
L_000001f73bc149b0 .functor NOT 1, L_000001f73bbfba20, C4<0>, C4<0>, C4<0>;
L_000001f73bc14a90 .functor AND 1, L_000001f73bc149b0, L_000001f73bbfca60, C4<1>, C4<1>;
L_000001f73bc14b70 .functor OR 1, L_000001f73bc13f30, L_000001f73bc14a90, C4<0>, C4<0>;
L_000001f73bc13600 .functor AND 1, L_000001f73bbfbac0, L_000001f73bbfca60, C4<1>, C4<1>;
L_000001f73bc14be0 .functor OR 1, L_000001f73bc14b70, L_000001f73bc13600, C4<0>, C4<0>;
L_000001f73bc13c20 .functor XOR 1, L_000001f73bbfba20, L_000001f73bbfbac0, C4<0>, C4<0>;
L_000001f73bc14b00 .functor XOR 1, L_000001f73bc13c20, L_000001f73bbfca60, C4<0>, C4<0>;
v000001f73bb393f0_0 .net "Debe", 0 0, L_000001f73bc14be0;  1 drivers
v000001f73bb39c10_0 .net "Din", 0 0, L_000001f73bbfca60;  1 drivers
v000001f73bb39490_0 .net "Dout", 0 0, L_000001f73bc14b00;  1 drivers
v000001f73bb3a070_0 .net "Ri", 0 0, L_000001f73bbfbac0;  1 drivers
v000001f73bb395d0_0 .net "Si", 0 0, L_000001f73bbfba20;  1 drivers
v000001f73bb37b90_0 .net *"_ivl_0", 0 0, L_000001f73bc133d0;  1 drivers
v000001f73bb37c30_0 .net *"_ivl_10", 0 0, L_000001f73bc13600;  1 drivers
v000001f73bb3c690_0 .net *"_ivl_14", 0 0, L_000001f73bc13c20;  1 drivers
v000001f73bb3bab0_0 .net *"_ivl_2", 0 0, L_000001f73bc13f30;  1 drivers
v000001f73bb3c870_0 .net *"_ivl_4", 0 0, L_000001f73bc149b0;  1 drivers
v000001f73bb3c2d0_0 .net *"_ivl_6", 0 0, L_000001f73bc14a90;  1 drivers
v000001f73bb3b010_0 .net *"_ivl_8", 0 0, L_000001f73bc14b70;  1 drivers
S_000001f73bb2bc70 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001f73bb2c440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc13fa0 .functor NOT 1, L_000001f73bbfb520, C4<0>, C4<0>, C4<0>;
L_000001f73bc14010 .functor AND 1, L_000001f73bc13fa0, L_000001f73bbfb980, C4<1>, C4<1>;
L_000001f73bc14c50 .functor NOT 1, L_000001f73bbfb520, C4<0>, C4<0>, C4<0>;
L_000001f73bc14cc0 .functor AND 1, L_000001f73bc14c50, L_000001f73bbfc7e0, C4<1>, C4<1>;
L_000001f73bc134b0 .functor OR 1, L_000001f73bc14010, L_000001f73bc14cc0, C4<0>, C4<0>;
L_000001f73bc14080 .functor AND 1, L_000001f73bbfb980, L_000001f73bbfc7e0, C4<1>, C4<1>;
L_000001f73bc13590 .functor OR 1, L_000001f73bc134b0, L_000001f73bc14080, C4<0>, C4<0>;
L_000001f73bc140f0 .functor XOR 1, L_000001f73bbfb520, L_000001f73bbfb980, C4<0>, C4<0>;
L_000001f73bc13130 .functor XOR 1, L_000001f73bc140f0, L_000001f73bbfc7e0, C4<0>, C4<0>;
v000001f73bb3ab10_0 .net "Debe", 0 0, L_000001f73bc13590;  1 drivers
v000001f73bb3ac50_0 .net "Din", 0 0, L_000001f73bbfc7e0;  1 drivers
v000001f73bb3c4b0_0 .net "Dout", 0 0, L_000001f73bc13130;  1 drivers
v000001f73bb3bb50_0 .net "Ri", 0 0, L_000001f73bbfb980;  1 drivers
v000001f73bb3bd30_0 .net "Si", 0 0, L_000001f73bbfb520;  1 drivers
v000001f73bb3a930_0 .net *"_ivl_0", 0 0, L_000001f73bc13fa0;  1 drivers
v000001f73bb3ba10_0 .net *"_ivl_10", 0 0, L_000001f73bc14080;  1 drivers
v000001f73bb3b150_0 .net *"_ivl_14", 0 0, L_000001f73bc140f0;  1 drivers
v000001f73bb3ad90_0 .net *"_ivl_2", 0 0, L_000001f73bc14010;  1 drivers
v000001f73bb3c730_0 .net *"_ivl_4", 0 0, L_000001f73bc14c50;  1 drivers
v000001f73bb3abb0_0 .net *"_ivl_6", 0 0, L_000001f73bc14cc0;  1 drivers
v000001f73bb3a7f0_0 .net *"_ivl_8", 0 0, L_000001f73bc134b0;  1 drivers
S_000001f73bb2be00 .scope generate, "genblk1[1]" "genblk1[1]" 5 168, 5 168 0, S_000001f73bb2aff0;
 .timescale -9 -12;
P_000001f73b9f8d70 .param/l "i" 0 5 168, +C4<01>;
S_000001f73bb2b950 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001f73bb2be00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc13210 .functor NOT 1, L_000001f73bbfc560, C4<0>, C4<0>, C4<0>;
L_000001f73bc136e0 .functor AND 1, L_000001f73bc13210, L_000001f73bbfcf60, C4<1>, C4<1>;
L_000001f73bc150b0 .functor NOT 1, L_000001f73bbfc560, C4<0>, C4<0>, C4<0>;
L_000001f73bc15ac0 .functor AND 1, L_000001f73bc150b0, L_000001f73bbfcb00, C4<1>, C4<1>;
L_000001f73bc14ef0 .functor OR 1, L_000001f73bc136e0, L_000001f73bc15ac0, C4<0>, C4<0>;
L_000001f73bc157b0 .functor AND 1, L_000001f73bbfcf60, L_000001f73bbfcb00, C4<1>, C4<1>;
L_000001f73bc15890 .functor OR 1, L_000001f73bc14ef0, L_000001f73bc157b0, C4<0>, C4<0>;
L_000001f73bc15740 .functor XOR 1, L_000001f73bbfc560, L_000001f73bbfcf60, C4<0>, C4<0>;
L_000001f73bc16540 .functor XOR 1, L_000001f73bc15740, L_000001f73bbfcb00, C4<0>, C4<0>;
v000001f73bb3bbf0_0 .net "Debe", 0 0, L_000001f73bc15890;  1 drivers
v000001f73bb3a9d0_0 .net "Din", 0 0, L_000001f73bbfcb00;  1 drivers
v000001f73bb3b790_0 .net "Dout", 0 0, L_000001f73bc16540;  1 drivers
v000001f73bb3b650_0 .net "Ri", 0 0, L_000001f73bbfcf60;  1 drivers
v000001f73bb3a890_0 .net "Si", 0 0, L_000001f73bbfc560;  1 drivers
v000001f73bb3c910_0 .net *"_ivl_0", 0 0, L_000001f73bc13210;  1 drivers
v000001f73bb3b830_0 .net *"_ivl_10", 0 0, L_000001f73bc157b0;  1 drivers
v000001f73bb3ae30_0 .net *"_ivl_14", 0 0, L_000001f73bc15740;  1 drivers
v000001f73bb3a390_0 .net *"_ivl_2", 0 0, L_000001f73bc136e0;  1 drivers
v000001f73bb3acf0_0 .net *"_ivl_4", 0 0, L_000001f73bc150b0;  1 drivers
v000001f73bb3bc90_0 .net *"_ivl_6", 0 0, L_000001f73bc15ac0;  1 drivers
v000001f73bb3b8d0_0 .net *"_ivl_8", 0 0, L_000001f73bc14ef0;  1 drivers
S_000001f73bb2bf90 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001f73bb2be00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc16700 .functor NOT 1, L_000001f73bbfb0c0, C4<0>, C4<0>, C4<0>;
L_000001f73bc16620 .functor AND 1, L_000001f73bc16700, L_000001f73bbfcba0, C4<1>, C4<1>;
L_000001f73bc156d0 .functor NOT 1, L_000001f73bbfb0c0, C4<0>, C4<0>, C4<0>;
L_000001f73bc153c0 .functor AND 1, L_000001f73bc156d0, L_000001f73bbfcec0, C4<1>, C4<1>;
L_000001f73bc15040 .functor OR 1, L_000001f73bc16620, L_000001f73bc153c0, C4<0>, C4<0>;
L_000001f73bc16070 .functor AND 1, L_000001f73bbfcba0, L_000001f73bbfcec0, C4<1>, C4<1>;
L_000001f73bc15430 .functor OR 1, L_000001f73bc15040, L_000001f73bc16070, C4<0>, C4<0>;
L_000001f73bc154a0 .functor XOR 1, L_000001f73bbfb0c0, L_000001f73bbfcba0, C4<0>, C4<0>;
L_000001f73bc16690 .functor XOR 1, L_000001f73bc154a0, L_000001f73bbfcec0, C4<0>, C4<0>;
v000001f73bb3b970_0 .net "Debe", 0 0, L_000001f73bc15430;  1 drivers
v000001f73bb3c050_0 .net "Din", 0 0, L_000001f73bbfcec0;  1 drivers
v000001f73bb3bdd0_0 .net "Dout", 0 0, L_000001f73bc16690;  1 drivers
v000001f73bb3aed0_0 .net "Ri", 0 0, L_000001f73bbfcba0;  1 drivers
v000001f73bb3aa70_0 .net "Si", 0 0, L_000001f73bbfb0c0;  1 drivers
v000001f73bb3b1f0_0 .net *"_ivl_0", 0 0, L_000001f73bc16700;  1 drivers
v000001f73bb3c7d0_0 .net *"_ivl_10", 0 0, L_000001f73bc16070;  1 drivers
v000001f73bb3af70_0 .net *"_ivl_14", 0 0, L_000001f73bc154a0;  1 drivers
v000001f73bb3b0b0_0 .net *"_ivl_2", 0 0, L_000001f73bc16620;  1 drivers
v000001f73bb3ca50_0 .net *"_ivl_4", 0 0, L_000001f73bc156d0;  1 drivers
v000001f73bb3b290_0 .net *"_ivl_6", 0 0, L_000001f73bc153c0;  1 drivers
v000001f73bb3c0f0_0 .net *"_ivl_8", 0 0, L_000001f73bc15040;  1 drivers
S_000001f73bb2c120 .scope generate, "genblk1[2]" "genblk1[2]" 5 168, 5 168 0, S_000001f73bb2aff0;
 .timescale -9 -12;
P_000001f73b9f85b0 .param/l "i" 0 5 168, +C4<010>;
S_000001f73bb3f2e0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001f73bb2c120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc16310 .functor NOT 1, L_000001f73bbfbd40, C4<0>, C4<0>, C4<0>;
L_000001f73bc15dd0 .functor AND 1, L_000001f73bc16310, L_000001f73bbfbde0, C4<1>, C4<1>;
L_000001f73bc15900 .functor NOT 1, L_000001f73bbfbd40, C4<0>, C4<0>, C4<0>;
L_000001f73bc16380 .functor AND 1, L_000001f73bc15900, L_000001f73bbfad00, C4<1>, C4<1>;
L_000001f73bc14fd0 .functor OR 1, L_000001f73bc15dd0, L_000001f73bc16380, C4<0>, C4<0>;
L_000001f73bc15f20 .functor AND 1, L_000001f73bbfbde0, L_000001f73bbfad00, C4<1>, C4<1>;
L_000001f73bc15b30 .functor OR 1, L_000001f73bc14fd0, L_000001f73bc15f20, C4<0>, C4<0>;
L_000001f73bc167e0 .functor XOR 1, L_000001f73bbfbd40, L_000001f73bbfbde0, C4<0>, C4<0>;
L_000001f73bc160e0 .functor XOR 1, L_000001f73bc167e0, L_000001f73bbfad00, C4<0>, C4<0>;
v000001f73bb3c5f0_0 .net "Debe", 0 0, L_000001f73bc15b30;  1 drivers
v000001f73bb3bfb0_0 .net "Din", 0 0, L_000001f73bbfad00;  1 drivers
v000001f73bb3c190_0 .net "Dout", 0 0, L_000001f73bc160e0;  1 drivers
v000001f73bb3b330_0 .net "Ri", 0 0, L_000001f73bbfbde0;  1 drivers
v000001f73bb3c9b0_0 .net "Si", 0 0, L_000001f73bbfbd40;  1 drivers
v000001f73bb3be70_0 .net *"_ivl_0", 0 0, L_000001f73bc16310;  1 drivers
v000001f73bb3b3d0_0 .net *"_ivl_10", 0 0, L_000001f73bc15f20;  1 drivers
v000001f73bb3caf0_0 .net *"_ivl_14", 0 0, L_000001f73bc167e0;  1 drivers
v000001f73bb3a430_0 .net *"_ivl_2", 0 0, L_000001f73bc15dd0;  1 drivers
v000001f73bb3c370_0 .net *"_ivl_4", 0 0, L_000001f73bc15900;  1 drivers
v000001f73bb3a4d0_0 .net *"_ivl_6", 0 0, L_000001f73bc16380;  1 drivers
v000001f73bb3a570_0 .net *"_ivl_8", 0 0, L_000001f73bc14fd0;  1 drivers
S_000001f73bb3e660 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001f73bb2c120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc15970 .functor NOT 1, L_000001f73bbfcce0, C4<0>, C4<0>, C4<0>;
L_000001f73bc16770 .functor AND 1, L_000001f73bc15970, L_000001f73bbfb840, C4<1>, C4<1>;
L_000001f73bc155f0 .functor NOT 1, L_000001f73bbfcce0, C4<0>, C4<0>, C4<0>;
L_000001f73bc159e0 .functor AND 1, L_000001f73bc155f0, L_000001f73bbfaa80, C4<1>, C4<1>;
L_000001f73bc16850 .functor OR 1, L_000001f73bc16770, L_000001f73bc159e0, C4<0>, C4<0>;
L_000001f73bc163f0 .functor AND 1, L_000001f73bbfb840, L_000001f73bbfaa80, C4<1>, C4<1>;
L_000001f73bc15d60 .functor OR 1, L_000001f73bc16850, L_000001f73bc163f0, C4<0>, C4<0>;
L_000001f73bc15cf0 .functor XOR 1, L_000001f73bbfcce0, L_000001f73bbfb840, C4<0>, C4<0>;
L_000001f73bc16150 .functor XOR 1, L_000001f73bc15cf0, L_000001f73bbfaa80, C4<0>, C4<0>;
v000001f73bb3c230_0 .net "Debe", 0 0, L_000001f73bc15d60;  1 drivers
v000001f73bb3b470_0 .net "Din", 0 0, L_000001f73bbfaa80;  1 drivers
v000001f73bb3b510_0 .net "Dout", 0 0, L_000001f73bc16150;  1 drivers
v000001f73bb3a610_0 .net "Ri", 0 0, L_000001f73bbfb840;  1 drivers
v000001f73bb3b6f0_0 .net "Si", 0 0, L_000001f73bbfcce0;  1 drivers
v000001f73bb3bf10_0 .net *"_ivl_0", 0 0, L_000001f73bc15970;  1 drivers
v000001f73bb3a6b0_0 .net *"_ivl_10", 0 0, L_000001f73bc163f0;  1 drivers
v000001f73bb3a750_0 .net *"_ivl_14", 0 0, L_000001f73bc15cf0;  1 drivers
v000001f73bb3b5b0_0 .net *"_ivl_2", 0 0, L_000001f73bc16770;  1 drivers
v000001f73bb3c410_0 .net *"_ivl_4", 0 0, L_000001f73bc155f0;  1 drivers
v000001f73bb3c550_0 .net *"_ivl_6", 0 0, L_000001f73bc159e0;  1 drivers
v000001f73bb3cd70_0 .net *"_ivl_8", 0 0, L_000001f73bc16850;  1 drivers
S_000001f73bb3e020 .scope generate, "genblk1[3]" "genblk1[3]" 5 168, 5 168 0, S_000001f73bb2aff0;
 .timescale -9 -12;
P_000001f73b9f80f0 .param/l "i" 0 5 168, +C4<011>;
S_000001f73bb3e340 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001f73bb3e020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc15a50 .functor NOT 1, L_000001f73bbfc880, C4<0>, C4<0>, C4<0>;
L_000001f73bc14f60 .functor AND 1, L_000001f73bc15a50, L_000001f73bbfcc40, C4<1>, C4<1>;
L_000001f73bc15f90 .functor NOT 1, L_000001f73bbfc880, C4<0>, C4<0>, C4<0>;
L_000001f73bc15c10 .functor AND 1, L_000001f73bc15f90, L_000001f73bbfc060, C4<1>, C4<1>;
L_000001f73bc15120 .functor OR 1, L_000001f73bc14f60, L_000001f73bc15c10, C4<0>, C4<0>;
L_000001f73bc15ba0 .functor AND 1, L_000001f73bbfcc40, L_000001f73bbfc060, C4<1>, C4<1>;
L_000001f73bc14e10 .functor OR 1, L_000001f73bc15120, L_000001f73bc15ba0, C4<0>, C4<0>;
L_000001f73bc162a0 .functor XOR 1, L_000001f73bbfc880, L_000001f73bbfcc40, C4<0>, C4<0>;
L_000001f73bc15190 .functor XOR 1, L_000001f73bc162a0, L_000001f73bbfc060, C4<0>, C4<0>;
v000001f73bb3ccd0_0 .net "Debe", 0 0, L_000001f73bc14e10;  1 drivers
v000001f73bb3cc30_0 .net "Din", 0 0, L_000001f73bbfc060;  1 drivers
v000001f73bb3d590_0 .net "Dout", 0 0, L_000001f73bc15190;  1 drivers
v000001f73bb3d130_0 .net "Ri", 0 0, L_000001f73bbfcc40;  1 drivers
v000001f73bb3ceb0_0 .net "Si", 0 0, L_000001f73bbfc880;  1 drivers
v000001f73bb3d770_0 .net *"_ivl_0", 0 0, L_000001f73bc15a50;  1 drivers
v000001f73bb3d450_0 .net *"_ivl_10", 0 0, L_000001f73bc15ba0;  1 drivers
v000001f73bb3d810_0 .net *"_ivl_14", 0 0, L_000001f73bc162a0;  1 drivers
v000001f73bb3d3b0_0 .net *"_ivl_2", 0 0, L_000001f73bc14f60;  1 drivers
v000001f73bb3d630_0 .net *"_ivl_4", 0 0, L_000001f73bc15f90;  1 drivers
v000001f73bb3d9f0_0 .net *"_ivl_6", 0 0, L_000001f73bc15c10;  1 drivers
v000001f73bb3ce10_0 .net *"_ivl_8", 0 0, L_000001f73bc15120;  1 drivers
S_000001f73bb3e1b0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001f73bb3e020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc16230 .functor NOT 1, L_000001f73bbfbb60, C4<0>, C4<0>, C4<0>;
L_000001f73bc15200 .functor AND 1, L_000001f73bc16230, L_000001f73bbfb700, C4<1>, C4<1>;
L_000001f73bc168c0 .functor NOT 1, L_000001f73bbfbb60, C4<0>, C4<0>, C4<0>;
L_000001f73bc16460 .functor AND 1, L_000001f73bc168c0, L_000001f73bbfb340, C4<1>, C4<1>;
L_000001f73bc15c80 .functor OR 1, L_000001f73bc15200, L_000001f73bc16460, C4<0>, C4<0>;
L_000001f73bc15e40 .functor AND 1, L_000001f73bbfb700, L_000001f73bbfb340, C4<1>, C4<1>;
L_000001f73bc161c0 .functor OR 1, L_000001f73bc15c80, L_000001f73bc15e40, C4<0>, C4<0>;
L_000001f73bc15eb0 .functor XOR 1, L_000001f73bbfbb60, L_000001f73bbfb700, C4<0>, C4<0>;
L_000001f73bc15270 .functor XOR 1, L_000001f73bc15eb0, L_000001f73bbfb340, C4<0>, C4<0>;
v000001f73bb3cb90_0 .net "Debe", 0 0, L_000001f73bc161c0;  1 drivers
v000001f73bb3d090_0 .net "Din", 0 0, L_000001f73bbfb340;  1 drivers
v000001f73bb3d6d0_0 .net "Dout", 0 0, L_000001f73bc15270;  1 drivers
v000001f73bb3cf50_0 .net "Ri", 0 0, L_000001f73bbfb700;  1 drivers
v000001f73bb3d8b0_0 .net "Si", 0 0, L_000001f73bbfbb60;  1 drivers
v000001f73bb3d950_0 .net *"_ivl_0", 0 0, L_000001f73bc16230;  1 drivers
v000001f73bb3cff0_0 .net *"_ivl_10", 0 0, L_000001f73bc15e40;  1 drivers
v000001f73bb3d1d0_0 .net *"_ivl_14", 0 0, L_000001f73bc15eb0;  1 drivers
v000001f73bb3d270_0 .net *"_ivl_2", 0 0, L_000001f73bc15200;  1 drivers
v000001f73bb3d4f0_0 .net *"_ivl_4", 0 0, L_000001f73bc168c0;  1 drivers
v000001f73bb3d310_0 .net *"_ivl_6", 0 0, L_000001f73bc16460;  1 drivers
v000001f73bb2ef90_0 .net *"_ivl_8", 0 0, L_000001f73bc15c80;  1 drivers
S_000001f73bb3f470 .scope generate, "genblk1[4]" "genblk1[4]" 5 168, 5 168 0, S_000001f73bb2aff0;
 .timescale -9 -12;
P_000001f73b9f85f0 .param/l "i" 0 5 168, +C4<0100>;
S_000001f73bb3eb10 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001f73bb3f470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc16000 .functor NOT 1, L_000001f73bbfc920, C4<0>, C4<0>, C4<0>;
L_000001f73bc14d30 .functor AND 1, L_000001f73bc16000, L_000001f73bbfbca0, C4<1>, C4<1>;
L_000001f73bc15510 .functor NOT 1, L_000001f73bbfc920, C4<0>, C4<0>, C4<0>;
L_000001f73bc164d0 .functor AND 1, L_000001f73bc15510, L_000001f73bbfc6a0, C4<1>, C4<1>;
L_000001f73bc165b0 .functor OR 1, L_000001f73bc14d30, L_000001f73bc164d0, C4<0>, C4<0>;
L_000001f73bc14da0 .functor AND 1, L_000001f73bbfbca0, L_000001f73bbfc6a0, C4<1>, C4<1>;
L_000001f73bc14e80 .functor OR 1, L_000001f73bc165b0, L_000001f73bc14da0, C4<0>, C4<0>;
L_000001f73bc152e0 .functor XOR 1, L_000001f73bbfc920, L_000001f73bbfbca0, C4<0>, C4<0>;
L_000001f73bc15350 .functor XOR 1, L_000001f73bc152e0, L_000001f73bbfc6a0, C4<0>, C4<0>;
v000001f73bb2f350_0 .net "Debe", 0 0, L_000001f73bc14e80;  1 drivers
v000001f73bb30250_0 .net "Din", 0 0, L_000001f73bbfc6a0;  1 drivers
v000001f73bb2fdf0_0 .net "Dout", 0 0, L_000001f73bc15350;  1 drivers
v000001f73bb2f0d0_0 .net "Ri", 0 0, L_000001f73bbfbca0;  1 drivers
v000001f73bb2f7b0_0 .net "Si", 0 0, L_000001f73bbfc920;  1 drivers
v000001f73bb301b0_0 .net *"_ivl_0", 0 0, L_000001f73bc16000;  1 drivers
v000001f73bb2e590_0 .net *"_ivl_10", 0 0, L_000001f73bc14da0;  1 drivers
v000001f73bb2fe90_0 .net *"_ivl_14", 0 0, L_000001f73bc152e0;  1 drivers
v000001f73bb30110_0 .net *"_ivl_2", 0 0, L_000001f73bc14d30;  1 drivers
v000001f73bb2fad0_0 .net *"_ivl_4", 0 0, L_000001f73bc15510;  1 drivers
v000001f73bb2ff30_0 .net *"_ivl_6", 0 0, L_000001f73bc164d0;  1 drivers
v000001f73bb2ffd0_0 .net *"_ivl_8", 0 0, L_000001f73bc165b0;  1 drivers
S_000001f73bb3e7f0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001f73bb3f470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc15580 .functor NOT 1, L_000001f73bbfb5c0, C4<0>, C4<0>, C4<0>;
L_000001f73bc15660 .functor AND 1, L_000001f73bc15580, L_000001f73bbfada0, C4<1>, C4<1>;
L_000001f73bc15820 .functor NOT 1, L_000001f73bbfb5c0, C4<0>, C4<0>, C4<0>;
L_000001f73bc17c70 .functor AND 1, L_000001f73bc15820, L_000001f73bbfcd80, C4<1>, C4<1>;
L_000001f73bc17030 .functor OR 1, L_000001f73bc15660, L_000001f73bc17c70, C4<0>, C4<0>;
L_000001f73bc170a0 .functor AND 1, L_000001f73bbfada0, L_000001f73bbfcd80, C4<1>, C4<1>;
L_000001f73bc17a40 .functor OR 1, L_000001f73bc17030, L_000001f73bc170a0, C4<0>, C4<0>;
L_000001f73bc18140 .functor XOR 1, L_000001f73bbfb5c0, L_000001f73bbfada0, C4<0>, C4<0>;
L_000001f73bc169a0 .functor XOR 1, L_000001f73bc18140, L_000001f73bbfcd80, C4<0>, C4<0>;
v000001f73bb2f850_0 .net "Debe", 0 0, L_000001f73bc17a40;  1 drivers
v000001f73bb2e9f0_0 .net "Din", 0 0, L_000001f73bbfcd80;  1 drivers
v000001f73bb2e6d0_0 .net "Dout", 0 0, L_000001f73bc169a0;  1 drivers
v000001f73bb2dcd0_0 .net "Ri", 0 0, L_000001f73bbfada0;  1 drivers
v000001f73bb2eef0_0 .net "Si", 0 0, L_000001f73bbfb5c0;  1 drivers
v000001f73bb2f030_0 .net *"_ivl_0", 0 0, L_000001f73bc15580;  1 drivers
v000001f73bb302f0_0 .net *"_ivl_10", 0 0, L_000001f73bc170a0;  1 drivers
v000001f73bb2db90_0 .net *"_ivl_14", 0 0, L_000001f73bc18140;  1 drivers
v000001f73bb2dff0_0 .net *"_ivl_2", 0 0, L_000001f73bc15660;  1 drivers
v000001f73bb2f530_0 .net *"_ivl_4", 0 0, L_000001f73bc15820;  1 drivers
v000001f73bb2f670_0 .net *"_ivl_6", 0 0, L_000001f73bc17c70;  1 drivers
v000001f73bb2e130_0 .net *"_ivl_8", 0 0, L_000001f73bc17030;  1 drivers
S_000001f73bb3e4d0 .scope generate, "genblk1[5]" "genblk1[5]" 5 168, 5 168 0, S_000001f73bb2aff0;
 .timescale -9 -12;
P_000001f73b9f86f0 .param/l "i" 0 5 168, +C4<0101>;
S_000001f73bb3e980 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001f73bb3e4d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc17490 .functor NOT 1, L_000001f73bbfae40, C4<0>, C4<0>, C4<0>;
L_000001f73bc176c0 .functor AND 1, L_000001f73bc17490, L_000001f73bbfc240, C4<1>, C4<1>;
L_000001f73bc17340 .functor NOT 1, L_000001f73bbfae40, C4<0>, C4<0>, C4<0>;
L_000001f73bc18290 .functor AND 1, L_000001f73bc17340, L_000001f73bbfbf20, C4<1>, C4<1>;
L_000001f73bc16ee0 .functor OR 1, L_000001f73bc176c0, L_000001f73bc18290, C4<0>, C4<0>;
L_000001f73bc17110 .functor AND 1, L_000001f73bbfc240, L_000001f73bbfbf20, C4<1>, C4<1>;
L_000001f73bc177a0 .functor OR 1, L_000001f73bc16ee0, L_000001f73bc17110, C4<0>, C4<0>;
L_000001f73bc17ab0 .functor XOR 1, L_000001f73bbfae40, L_000001f73bbfc240, C4<0>, C4<0>;
L_000001f73bc17810 .functor XOR 1, L_000001f73bc17ab0, L_000001f73bbfbf20, C4<0>, C4<0>;
v000001f73bb2e8b0_0 .net "Debe", 0 0, L_000001f73bc177a0;  1 drivers
v000001f73bb2f8f0_0 .net "Din", 0 0, L_000001f73bbfbf20;  1 drivers
v000001f73bb2fa30_0 .net "Dout", 0 0, L_000001f73bc17810;  1 drivers
v000001f73bb2e310_0 .net "Ri", 0 0, L_000001f73bbfc240;  1 drivers
v000001f73bb30070_0 .net "Si", 0 0, L_000001f73bbfae40;  1 drivers
v000001f73bb2e090_0 .net *"_ivl_0", 0 0, L_000001f73bc17490;  1 drivers
v000001f73bb2dc30_0 .net *"_ivl_10", 0 0, L_000001f73bc17110;  1 drivers
v000001f73bb2f5d0_0 .net *"_ivl_14", 0 0, L_000001f73bc17ab0;  1 drivers
v000001f73bb2e1d0_0 .net *"_ivl_2", 0 0, L_000001f73bc176c0;  1 drivers
v000001f73bb2e270_0 .net *"_ivl_4", 0 0, L_000001f73bc17340;  1 drivers
v000001f73bb2f3f0_0 .net *"_ivl_6", 0 0, L_000001f73bc18290;  1 drivers
v000001f73bb2dd70_0 .net *"_ivl_8", 0 0, L_000001f73bc16ee0;  1 drivers
S_000001f73bb3de90 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001f73bb3e4d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc172d0 .functor NOT 1, L_000001f73bbfc2e0, C4<0>, C4<0>, C4<0>;
L_000001f73bc17ce0 .functor AND 1, L_000001f73bc172d0, L_000001f73bbfc380, C4<1>, C4<1>;
L_000001f73bc184c0 .functor NOT 1, L_000001f73bbfc2e0, C4<0>, C4<0>, C4<0>;
L_000001f73bc17d50 .functor AND 1, L_000001f73bc184c0, L_000001f73bbfc420, C4<1>, C4<1>;
L_000001f73bc16fc0 .functor OR 1, L_000001f73bc17ce0, L_000001f73bc17d50, C4<0>, C4<0>;
L_000001f73bc16d90 .functor AND 1, L_000001f73bbfc380, L_000001f73bbfc420, C4<1>, C4<1>;
L_000001f73bc16bd0 .functor OR 1, L_000001f73bc16fc0, L_000001f73bc16d90, C4<0>, C4<0>;
L_000001f73bc17f10 .functor XOR 1, L_000001f73bbfc2e0, L_000001f73bbfc380, C4<0>, C4<0>;
L_000001f73bc16af0 .functor XOR 1, L_000001f73bc17f10, L_000001f73bbfc420, C4<0>, C4<0>;
v000001f73bb2e3b0_0 .net "Debe", 0 0, L_000001f73bc16bd0;  1 drivers
v000001f73bb2de10_0 .net "Din", 0 0, L_000001f73bbfc420;  1 drivers
v000001f73bb2e630_0 .net "Dout", 0 0, L_000001f73bc16af0;  1 drivers
v000001f73bb2f990_0 .net "Ri", 0 0, L_000001f73bbfc380;  1 drivers
v000001f73bb2deb0_0 .net "Si", 0 0, L_000001f73bbfc2e0;  1 drivers
v000001f73bb2f710_0 .net *"_ivl_0", 0 0, L_000001f73bc172d0;  1 drivers
v000001f73bb2f490_0 .net *"_ivl_10", 0 0, L_000001f73bc16d90;  1 drivers
v000001f73bb2e450_0 .net *"_ivl_14", 0 0, L_000001f73bc17f10;  1 drivers
v000001f73bb2f170_0 .net *"_ivl_2", 0 0, L_000001f73bc17ce0;  1 drivers
v000001f73bb2e950_0 .net *"_ivl_4", 0 0, L_000001f73bc184c0;  1 drivers
v000001f73bb2e770_0 .net *"_ivl_6", 0 0, L_000001f73bc17d50;  1 drivers
v000001f73bb2f210_0 .net *"_ivl_8", 0 0, L_000001f73bc16fc0;  1 drivers
S_000001f73bb3f600 .scope generate, "genblk1[6]" "genblk1[6]" 5 168, 5 168 0, S_000001f73bb2aff0;
 .timescale -9 -12;
P_000001f73b9f8770 .param/l "i" 0 5 168, +C4<0110>;
S_000001f73bb3eca0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001f73bb3f600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc17730 .functor NOT 1, L_000001f73bbfd000, C4<0>, C4<0>, C4<0>;
L_000001f73bc17dc0 .functor AND 1, L_000001f73bc17730, L_000001f73bbfc9c0, C4<1>, C4<1>;
L_000001f73bc173b0 .functor NOT 1, L_000001f73bbfd000, C4<0>, C4<0>, C4<0>;
L_000001f73bc183e0 .functor AND 1, L_000001f73bc173b0, L_000001f73bbfb480, C4<1>, C4<1>;
L_000001f73bc18370 .functor OR 1, L_000001f73bc17dc0, L_000001f73bc183e0, C4<0>, C4<0>;
L_000001f73bc16a80 .functor AND 1, L_000001f73bbfc9c0, L_000001f73bbfb480, C4<1>, C4<1>;
L_000001f73bc17880 .functor OR 1, L_000001f73bc18370, L_000001f73bc16a80, C4<0>, C4<0>;
L_000001f73bc16c40 .functor XOR 1, L_000001f73bbfd000, L_000001f73bbfc9c0, C4<0>, C4<0>;
L_000001f73bc17960 .functor XOR 1, L_000001f73bc16c40, L_000001f73bbfb480, C4<0>, C4<0>;
v000001f73bb2f2b0_0 .net "Debe", 0 0, L_000001f73bc17880;  1 drivers
v000001f73bb2ea90_0 .net "Din", 0 0, L_000001f73bbfb480;  1 drivers
v000001f73bb2df50_0 .net "Dout", 0 0, L_000001f73bc17960;  1 drivers
v000001f73bb2e4f0_0 .net "Ri", 0 0, L_000001f73bbfc9c0;  1 drivers
v000001f73bb2fc10_0 .net "Si", 0 0, L_000001f73bbfd000;  1 drivers
v000001f73bb2e810_0 .net *"_ivl_0", 0 0, L_000001f73bc17730;  1 drivers
v000001f73bb2fb70_0 .net *"_ivl_10", 0 0, L_000001f73bc16a80;  1 drivers
v000001f73bb2eb30_0 .net *"_ivl_14", 0 0, L_000001f73bc16c40;  1 drivers
v000001f73bb2ebd0_0 .net *"_ivl_2", 0 0, L_000001f73bc17dc0;  1 drivers
v000001f73bb2ec70_0 .net *"_ivl_4", 0 0, L_000001f73bc173b0;  1 drivers
v000001f73bb2ed10_0 .net *"_ivl_6", 0 0, L_000001f73bc183e0;  1 drivers
v000001f73bb2edb0_0 .net *"_ivl_8", 0 0, L_000001f73bc18370;  1 drivers
S_000001f73bb3efc0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001f73bb3f600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc17180 .functor NOT 1, L_000001f73bbfb3e0, C4<0>, C4<0>, C4<0>;
L_000001f73bc16a10 .functor AND 1, L_000001f73bc17180, L_000001f73bbfc4c0, C4<1>, C4<1>;
L_000001f73bc16cb0 .functor NOT 1, L_000001f73bbfb3e0, C4<0>, C4<0>, C4<0>;
L_000001f73bc17f80 .functor AND 1, L_000001f73bc16cb0, L_000001f73bbfaee0, C4<1>, C4<1>;
L_000001f73bc179d0 .functor OR 1, L_000001f73bc16a10, L_000001f73bc17f80, C4<0>, C4<0>;
L_000001f73bc178f0 .functor AND 1, L_000001f73bbfc4c0, L_000001f73bbfaee0, C4<1>, C4<1>;
L_000001f73bc17b20 .functor OR 1, L_000001f73bc179d0, L_000001f73bc178f0, C4<0>, C4<0>;
L_000001f73bc18220 .functor XOR 1, L_000001f73bbfb3e0, L_000001f73bbfc4c0, C4<0>, C4<0>;
L_000001f73bc16930 .functor XOR 1, L_000001f73bc18220, L_000001f73bbfaee0, C4<0>, C4<0>;
v000001f73bb2fd50_0 .net "Debe", 0 0, L_000001f73bc17b20;  1 drivers
v000001f73bb2fcb0_0 .net "Din", 0 0, L_000001f73bbfaee0;  1 drivers
v000001f73bb2ee50_0 .net "Dout", 0 0, L_000001f73bc16930;  1 drivers
v000001f73bb30d90_0 .net "Ri", 0 0, L_000001f73bbfc4c0;  1 drivers
v000001f73bb30e30_0 .net "Si", 0 0, L_000001f73bbfb3e0;  1 drivers
v000001f73bb31ab0_0 .net *"_ivl_0", 0 0, L_000001f73bc17180;  1 drivers
v000001f73bb315b0_0 .net *"_ivl_10", 0 0, L_000001f73bc178f0;  1 drivers
v000001f73bb31290_0 .net *"_ivl_14", 0 0, L_000001f73bc18220;  1 drivers
v000001f73bb32910_0 .net *"_ivl_2", 0 0, L_000001f73bc16a10;  1 drivers
v000001f73bb322d0_0 .net *"_ivl_4", 0 0, L_000001f73bc16cb0;  1 drivers
v000001f73bb31330_0 .net *"_ivl_6", 0 0, L_000001f73bc17f80;  1 drivers
v000001f73bb324b0_0 .net *"_ivl_8", 0 0, L_000001f73bc179d0;  1 drivers
S_000001f73bb3ee30 .scope generate, "genblk1[7]" "genblk1[7]" 5 168, 5 168 0, S_000001f73bb2aff0;
 .timescale -9 -12;
P_000001f73b9f9d70 .param/l "i" 0 5 168, +C4<0111>;
S_000001f73bb3f790 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001f73bb3ee30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc16e00 .functor NOT 1, L_000001f73bbfb160, C4<0>, C4<0>, C4<0>;
L_000001f73bc17e30 .functor AND 1, L_000001f73bc16e00, L_000001f73bbfc600, C4<1>, C4<1>;
L_000001f73bc17b90 .functor NOT 1, L_000001f73bbfb160, C4<0>, C4<0>, C4<0>;
L_000001f73bc16d20 .functor AND 1, L_000001f73bc17b90, L_000001f73bbfc740, C4<1>, C4<1>;
L_000001f73bc17650 .functor OR 1, L_000001f73bc17e30, L_000001f73bc16d20, C4<0>, C4<0>;
L_000001f73bc16b60 .functor AND 1, L_000001f73bbfc600, L_000001f73bbfc740, C4<1>, C4<1>;
L_000001f73bc18450 .functor OR 1, L_000001f73bc17650, L_000001f73bc16b60, C4<0>, C4<0>;
L_000001f73bc171f0 .functor XOR 1, L_000001f73bbfb160, L_000001f73bbfc600, C4<0>, C4<0>;
L_000001f73bc18060 .functor XOR 1, L_000001f73bc171f0, L_000001f73bbfc740, C4<0>, C4<0>;
v000001f73bb31a10_0 .net "Debe", 0 0, L_000001f73bc18450;  1 drivers
v000001f73bb30b10_0 .net "Din", 0 0, L_000001f73bbfc740;  1 drivers
v000001f73bb30f70_0 .net "Dout", 0 0, L_000001f73bc18060;  1 drivers
v000001f73bb307f0_0 .net "Ri", 0 0, L_000001f73bbfc600;  1 drivers
v000001f73bb32730_0 .net "Si", 0 0, L_000001f73bbfb160;  1 drivers
v000001f73bb313d0_0 .net *"_ivl_0", 0 0, L_000001f73bc16e00;  1 drivers
v000001f73bb31150_0 .net *"_ivl_10", 0 0, L_000001f73bc16b60;  1 drivers
v000001f73bb311f0_0 .net *"_ivl_14", 0 0, L_000001f73bc171f0;  1 drivers
v000001f73bb30cf0_0 .net *"_ivl_2", 0 0, L_000001f73bc17e30;  1 drivers
v000001f73bb31dd0_0 .net *"_ivl_4", 0 0, L_000001f73bc17b90;  1 drivers
v000001f73bb316f0_0 .net *"_ivl_6", 0 0, L_000001f73bc16d20;  1 drivers
v000001f73bb32190_0 .net *"_ivl_8", 0 0, L_000001f73bc17650;  1 drivers
S_000001f73bb3f150 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001f73bb3ee30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc16e70 .functor NOT 1, L_000001f73bbfce20, C4<0>, C4<0>, C4<0>;
L_000001f73bc17ff0 .functor AND 1, L_000001f73bc16e70, L_000001f73bbfd0a0, C4<1>, C4<1>;
L_000001f73bc17c00 .functor NOT 1, L_000001f73bbfce20, C4<0>, C4<0>, C4<0>;
L_000001f73bc18300 .functor AND 1, L_000001f73bc17c00, L_000001f73bbfa940, C4<1>, C4<1>;
L_000001f73bc180d0 .functor OR 1, L_000001f73bc17ff0, L_000001f73bc18300, C4<0>, C4<0>;
L_000001f73bc17ea0 .functor AND 1, L_000001f73bbfd0a0, L_000001f73bbfa940, C4<1>, C4<1>;
L_000001f73bc181b0 .functor OR 1, L_000001f73bc180d0, L_000001f73bc17ea0, C4<0>, C4<0>;
L_000001f73bc17500 .functor XOR 1, L_000001f73bbfce20, L_000001f73bbfd0a0, C4<0>, C4<0>;
L_000001f73bc17260 .functor XOR 1, L_000001f73bc17500, L_000001f73bbfa940, C4<0>, C4<0>;
v000001f73bb30ed0_0 .net "Debe", 0 0, L_000001f73bc181b0;  1 drivers
v000001f73bb31010_0 .net "Din", 0 0, L_000001f73bbfa940;  1 drivers
v000001f73bb310b0_0 .net "Dout", 0 0, L_000001f73bc17260;  1 drivers
v000001f73bb32690_0 .net "Ri", 0 0, L_000001f73bbfd0a0;  1 drivers
v000001f73bb325f0_0 .net "Si", 0 0, L_000001f73bbfce20;  1 drivers
v000001f73bb329b0_0 .net *"_ivl_0", 0 0, L_000001f73bc16e70;  1 drivers
v000001f73bb30610_0 .net *"_ivl_10", 0 0, L_000001f73bc17ea0;  1 drivers
v000001f73bb31470_0 .net *"_ivl_14", 0 0, L_000001f73bc17500;  1 drivers
v000001f73bb31b50_0 .net *"_ivl_2", 0 0, L_000001f73bc17ff0;  1 drivers
v000001f73bb30a70_0 .net *"_ivl_4", 0 0, L_000001f73bc17c00;  1 drivers
v000001f73bb31bf0_0 .net *"_ivl_6", 0 0, L_000001f73bc18300;  1 drivers
v000001f73bb31510_0 .net *"_ivl_8", 0 0, L_000001f73bc180d0;  1 drivers
S_000001f73bb3f920 .scope generate, "genblk1[8]" "genblk1[8]" 5 168, 5 168 0, S_000001f73bb2aff0;
 .timescale -9 -12;
P_000001f73b9f99b0 .param/l "i" 0 5 168, +C4<01000>;
S_000001f73bb3db70 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001f73bb3f920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc16f50 .functor NOT 1, L_000001f73bbfa9e0, C4<0>, C4<0>, C4<0>;
L_000001f73bc17420 .functor AND 1, L_000001f73bc16f50, L_000001f73bbfaf80, C4<1>, C4<1>;
L_000001f73bc17570 .functor NOT 1, L_000001f73bbfa9e0, C4<0>, C4<0>, C4<0>;
L_000001f73bc175e0 .functor AND 1, L_000001f73bc17570, L_000001f73bbfb200, C4<1>, C4<1>;
L_000001f73bc374a0 .functor OR 1, L_000001f73bc17420, L_000001f73bc175e0, C4<0>, C4<0>;
L_000001f73bc38380 .functor AND 1, L_000001f73bbfaf80, L_000001f73bbfb200, C4<1>, C4<1>;
L_000001f73bc37740 .functor OR 1, L_000001f73bc374a0, L_000001f73bc38380, C4<0>, C4<0>;
L_000001f73bc37dd0 .functor XOR 1, L_000001f73bbfa9e0, L_000001f73bbfaf80, C4<0>, C4<0>;
L_000001f73bc383f0 .functor XOR 1, L_000001f73bc37dd0, L_000001f73bbfb200, C4<0>, C4<0>;
v000001f73bb31650_0 .net "Debe", 0 0, L_000001f73bc37740;  1 drivers
v000001f73bb32370_0 .net "Din", 0 0, L_000001f73bbfb200;  1 drivers
v000001f73bb31790_0 .net "Dout", 0 0, L_000001f73bc383f0;  1 drivers
v000001f73bb327d0_0 .net "Ri", 0 0, L_000001f73bbfaf80;  1 drivers
v000001f73bb31d30_0 .net "Si", 0 0, L_000001f73bbfa9e0;  1 drivers
v000001f73bb31e70_0 .net *"_ivl_0", 0 0, L_000001f73bc16f50;  1 drivers
v000001f73bb30930_0 .net *"_ivl_10", 0 0, L_000001f73bc38380;  1 drivers
v000001f73bb32870_0 .net *"_ivl_14", 0 0, L_000001f73bc37dd0;  1 drivers
v000001f73bb31c90_0 .net *"_ivl_2", 0 0, L_000001f73bc17420;  1 drivers
v000001f73bb32a50_0 .net *"_ivl_4", 0 0, L_000001f73bc17570;  1 drivers
v000001f73bb32410_0 .net *"_ivl_6", 0 0, L_000001f73bc175e0;  1 drivers
v000001f73bb31830_0 .net *"_ivl_8", 0 0, L_000001f73bc374a0;  1 drivers
S_000001f73bb3dd00 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001f73bb3f920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc38540 .functor NOT 1, L_000001f73bbfb2a0, C4<0>, C4<0>, C4<0>;
L_000001f73bc37ba0 .functor AND 1, L_000001f73bc38540, L_000001f73bbfb660, C4<1>, C4<1>;
L_000001f73bc37430 .functor NOT 1, L_000001f73bbfb2a0, C4<0>, C4<0>, C4<0>;
L_000001f73bc36be0 .functor AND 1, L_000001f73bc37430, L_000001f73bbff760, C4<1>, C4<1>;
L_000001f73bc384d0 .functor OR 1, L_000001f73bc37ba0, L_000001f73bc36be0, C4<0>, C4<0>;
L_000001f73bc37120 .functor AND 1, L_000001f73bbfb660, L_000001f73bbff760, C4<1>, C4<1>;
L_000001f73bc37970 .functor OR 1, L_000001f73bc384d0, L_000001f73bc37120, C4<0>, C4<0>;
L_000001f73bc36ef0 .functor XOR 1, L_000001f73bbfb2a0, L_000001f73bbfb660, C4<0>, C4<0>;
L_000001f73bc36b00 .functor XOR 1, L_000001f73bc36ef0, L_000001f73bbff760, C4<0>, C4<0>;
v000001f73bb30bb0_0 .net "Debe", 0 0, L_000001f73bc37970;  1 drivers
v000001f73bb30c50_0 .net "Din", 0 0, L_000001f73bbff760;  1 drivers
v000001f73bb32550_0 .net "Dout", 0 0, L_000001f73bc36b00;  1 drivers
v000001f73bb31f10_0 .net "Ri", 0 0, L_000001f73bbfb660;  1 drivers
v000001f73bb31fb0_0 .net "Si", 0 0, L_000001f73bbfb2a0;  1 drivers
v000001f73bb309d0_0 .net *"_ivl_0", 0 0, L_000001f73bc38540;  1 drivers
v000001f73bb32050_0 .net *"_ivl_10", 0 0, L_000001f73bc37120;  1 drivers
v000001f73bb318d0_0 .net *"_ivl_14", 0 0, L_000001f73bc36ef0;  1 drivers
v000001f73bb31970_0 .net *"_ivl_2", 0 0, L_000001f73bc37ba0;  1 drivers
v000001f73bb32af0_0 .net *"_ivl_4", 0 0, L_000001f73bc37430;  1 drivers
v000001f73bb320f0_0 .net *"_ivl_6", 0 0, L_000001f73bc36be0;  1 drivers
v000001f73bb32230_0 .net *"_ivl_8", 0 0, L_000001f73bc384d0;  1 drivers
S_000001f73bb51b50 .scope generate, "genblk1[9]" "genblk1[9]" 5 168, 5 168 0, S_000001f73bb2aff0;
 .timescale -9 -12;
P_000001f73b9f9af0 .param/l "i" 0 5 168, +C4<01001>;
S_000001f73bb52000 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001f73bb51b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc37820 .functor NOT 1, L_000001f73bbff4e0, C4<0>, C4<0>, C4<0>;
L_000001f73bc38460 .functor AND 1, L_000001f73bc37820, L_000001f73bbfe9a0, C4<1>, C4<1>;
L_000001f73bc380e0 .functor NOT 1, L_000001f73bbff4e0, C4<0>, C4<0>, C4<0>;
L_000001f73bc37510 .functor AND 1, L_000001f73bc380e0, L_000001f73bbfdb40, C4<1>, C4<1>;
L_000001f73bc37f20 .functor OR 1, L_000001f73bc38460, L_000001f73bc37510, C4<0>, C4<0>;
L_000001f73bc377b0 .functor AND 1, L_000001f73bbfe9a0, L_000001f73bbfdb40, C4<1>, C4<1>;
L_000001f73bc382a0 .functor OR 1, L_000001f73bc37f20, L_000001f73bc377b0, C4<0>, C4<0>;
L_000001f73bc37e40 .functor XOR 1, L_000001f73bbff4e0, L_000001f73bbfe9a0, C4<0>, C4<0>;
L_000001f73bc37ac0 .functor XOR 1, L_000001f73bc37e40, L_000001f73bbfdb40, C4<0>, C4<0>;
v000001f73bb30390_0 .net "Debe", 0 0, L_000001f73bc382a0;  1 drivers
v000001f73bb30430_0 .net "Din", 0 0, L_000001f73bbfdb40;  1 drivers
v000001f73bb304d0_0 .net "Dout", 0 0, L_000001f73bc37ac0;  1 drivers
v000001f73bb30570_0 .net "Ri", 0 0, L_000001f73bbfe9a0;  1 drivers
v000001f73bb306b0_0 .net "Si", 0 0, L_000001f73bbff4e0;  1 drivers
v000001f73bb30750_0 .net *"_ivl_0", 0 0, L_000001f73bc37820;  1 drivers
v000001f73bb30890_0 .net *"_ivl_10", 0 0, L_000001f73bc377b0;  1 drivers
v000001f73bb5b7d0_0 .net *"_ivl_14", 0 0, L_000001f73bc37e40;  1 drivers
v000001f73bb5c810_0 .net *"_ivl_2", 0 0, L_000001f73bc38460;  1 drivers
v000001f73bb5b550_0 .net *"_ivl_4", 0 0, L_000001f73bc380e0;  1 drivers
v000001f73bb5ce50_0 .net *"_ivl_6", 0 0, L_000001f73bc37510;  1 drivers
v000001f73bb5c6d0_0 .net *"_ivl_8", 0 0, L_000001f73bc37f20;  1 drivers
S_000001f73bb52e10 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001f73bb51b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc36c50 .functor NOT 1, L_000001f73bbfd6e0, C4<0>, C4<0>, C4<0>;
L_000001f73bc37b30 .functor AND 1, L_000001f73bc36c50, L_000001f73bbfd500, C4<1>, C4<1>;
L_000001f73bc37890 .functor NOT 1, L_000001f73bbfd6e0, C4<0>, C4<0>, C4<0>;
L_000001f73bc37eb0 .functor AND 1, L_000001f73bc37890, L_000001f73bbfd320, C4<1>, C4<1>;
L_000001f73bc37580 .functor OR 1, L_000001f73bc37b30, L_000001f73bc37eb0, C4<0>, C4<0>;
L_000001f73bc37f90 .functor AND 1, L_000001f73bbfd500, L_000001f73bbfd320, C4<1>, C4<1>;
L_000001f73bc385b0 .functor OR 1, L_000001f73bc37580, L_000001f73bc37f90, C4<0>, C4<0>;
L_000001f73bc38000 .functor XOR 1, L_000001f73bbfd6e0, L_000001f73bbfd500, C4<0>, C4<0>;
L_000001f73bc37c10 .functor XOR 1, L_000001f73bc38000, L_000001f73bbfd320, C4<0>, C4<0>;
v000001f73bb5cc70_0 .net "Debe", 0 0, L_000001f73bc385b0;  1 drivers
v000001f73bb5c590_0 .net "Din", 0 0, L_000001f73bbfd320;  1 drivers
v000001f73bb5b690_0 .net "Dout", 0 0, L_000001f73bc37c10;  1 drivers
v000001f73bb5cdb0_0 .net "Ri", 0 0, L_000001f73bbfd500;  1 drivers
v000001f73bb5bcd0_0 .net "Si", 0 0, L_000001f73bbfd6e0;  1 drivers
v000001f73bb5bd70_0 .net *"_ivl_0", 0 0, L_000001f73bc36c50;  1 drivers
v000001f73bb5b730_0 .net *"_ivl_10", 0 0, L_000001f73bc37f90;  1 drivers
v000001f73bb5c630_0 .net *"_ivl_14", 0 0, L_000001f73bc38000;  1 drivers
v000001f73bb5b9b0_0 .net *"_ivl_2", 0 0, L_000001f73bc37b30;  1 drivers
v000001f73bb5cef0_0 .net *"_ivl_4", 0 0, L_000001f73bc37890;  1 drivers
v000001f73bb5abf0_0 .net *"_ivl_6", 0 0, L_000001f73bc37eb0;  1 drivers
v000001f73bb5af10_0 .net *"_ivl_8", 0 0, L_000001f73bc37580;  1 drivers
S_000001f73bb52c80 .scope module, "rounder" "RoundNearestEven" 5 209, 6 22 0, S_000001f73bb2aff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "ms";
    .port_info 1 /INPUT 5 "exp";
    .port_info 2 /OUTPUT 10 "ms_round";
    .port_info 3 /OUTPUT 5 "exp_round";
P_000001f73b699600 .param/l "BS" 0 6 22, +C4<00000000000000000000000000001111>;
P_000001f73b699638 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000100>;
P_000001f73b699670 .param/l "FSIZE" 0 6 22, +C4<00000000000000000000000000001110>;
P_000001f73b6996a8 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000001001>;
L_000001f73bc38770 .functor NOT 1, L_000001f73bbff3a0, C4<0>, C4<0>, C4<0>;
L_000001f73bc39570 .functor OR 1, L_000001f73bbfd640, L_000001f73bbfd140, C4<0>, C4<0>;
L_000001f73bc388c0 .functor AND 1, L_000001f73bbfd5a0, L_000001f73bc39570, C4<1>, C4<1>;
v000001f73bb5c090_0 .net *"_ivl_11", 9 0, L_000001f73bbfe040;  1 drivers
v000001f73bb5b910_0 .net *"_ivl_12", 10 0, L_000001f73bbfd820;  1 drivers
L_000001f73bb92788 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f73bb5c130_0 .net *"_ivl_15", 0 0, L_000001f73bb92788;  1 drivers
v000001f73bb5b190_0 .net *"_ivl_17", 0 0, L_000001f73bbfd140;  1 drivers
v000001f73bb5cb30_0 .net *"_ivl_19", 0 0, L_000001f73bc39570;  1 drivers
v000001f73bb5be10_0 .net *"_ivl_21", 0 0, L_000001f73bc388c0;  1 drivers
L_000001f73bb927d0 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v000001f73bb5c4f0_0 .net/2u *"_ivl_22", 10 0, L_000001f73bb927d0;  1 drivers
L_000001f73bb92818 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v000001f73bb5cf90_0 .net/2u *"_ivl_24", 10 0, L_000001f73bb92818;  1 drivers
v000001f73bb5ae70_0 .net *"_ivl_26", 10 0, L_000001f73bbfd960;  1 drivers
v000001f73bb5b4b0_0 .net *"_ivl_3", 3 0, L_000001f73bbfdfa0;  1 drivers
v000001f73bb5ad30_0 .net *"_ivl_33", 0 0, L_000001f73bbfe0e0;  1 drivers
v000001f73bb5c8b0_0 .net *"_ivl_34", 4 0, L_000001f73bbfe4a0;  1 drivers
L_000001f73bb92860 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001f73bb5afb0_0 .net *"_ivl_37", 3 0, L_000001f73bb92860;  1 drivers
v000001f73bb5c1d0_0 .net *"_ivl_7", 0 0, L_000001f73bbff3a0;  1 drivers
v000001f73bb5b870_0 .net "boolean", 0 0, L_000001f73bbfd640;  1 drivers
v000001f73bb5b230_0 .net "exp", 4 0, L_000001f73bbff080;  alias, 1 drivers
v000001f73bb5c450_0 .net "exp_round", 4 0, L_000001f73bbfee00;  alias, 1 drivers
v000001f73bb5bc30_0 .net "guard", 0 0, L_000001f73bbfd5a0;  1 drivers
v000001f73bb5ba50_0 .net "is_even", 0 0, L_000001f73bc38770;  1 drivers
v000001f73bb5c770_0 .net "ms", 14 0, L_000001f73bbff120;  alias, 1 drivers
v000001f73bb5beb0_0 .net "ms_round", 9 0, L_000001f73bbfde60;  alias, 1 drivers
v000001f73bb5b2d0_0 .net "temp", 10 0, L_000001f73bbfddc0;  1 drivers
L_000001f73bbfd5a0 .part L_000001f73bbff120, 4, 1;
L_000001f73bbfdfa0 .part L_000001f73bbff120, 0, 4;
L_000001f73bbfd640 .reduce/or L_000001f73bbfdfa0;
L_000001f73bbff3a0 .part L_000001f73bbff120, 5, 1;
L_000001f73bbfe040 .part L_000001f73bbff120, 5, 10;
L_000001f73bbfd820 .concat [ 10 1 0 0], L_000001f73bbfe040, L_000001f73bb92788;
L_000001f73bbfd140 .reduce/nor L_000001f73bc38770;
L_000001f73bbfd960 .functor MUXZ 11, L_000001f73bb92818, L_000001f73bb927d0, L_000001f73bc388c0, C4<>;
L_000001f73bbfddc0 .arith/sum 11, L_000001f73bbfd820, L_000001f73bbfd960;
L_000001f73bbfde60 .part L_000001f73bbfddc0, 0, 10;
L_000001f73bbfe0e0 .part L_000001f73bbfddc0, 10, 1;
L_000001f73bbfe4a0 .concat [ 1 4 0 0], L_000001f73bbfe0e0, L_000001f73bb92860;
L_000001f73bbfee00 .arith/sum 5, L_000001f73bbff080, L_000001f73bbfe4a0;
S_000001f73bb51e70 .scope module, "sub_exp" "RestaExp_sum" 5 195, 5 19 0, S_000001f73bb2aff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "S";
    .port_info 1 /INPUT 5 "R";
    .port_info 2 /OUTPUT 5 "F";
P_000001f73bb2cf70 .param/l "BS" 0 5 19, +C4<00000000000000000000000000001111>;
P_000001f73bb2cfa8 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000100>;
P_000001f73bb2cfe0 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000001001>;
v000001f73bb5f790_0 .net "Debe", 5 0, L_000001f73bbff440;  1 drivers
v000001f73bb5f650_0 .net "F", 4 0, L_000001f73bbff1c0;  alias, 1 drivers
v000001f73bb5f0b0_0 .net "R", 4 0, L_000001f73bbfe360;  alias, 1 drivers
v000001f73bb5d490_0 .net "S", 4 0, L_000001f73bbf7a60;  alias, 1 drivers
L_000001f73bb926b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f73bb5e250_0 .net/2u *"_ivl_39", 0 0, L_000001f73bb926b0;  1 drivers
L_000001f73bbfe900 .part L_000001f73bbf7a60, 0, 1;
L_000001f73bbfe720 .part L_000001f73bbfe360, 0, 1;
L_000001f73bbfd8c0 .part L_000001f73bbff440, 0, 1;
L_000001f73bbff8a0 .part L_000001f73bbf7a60, 1, 1;
L_000001f73bbfdc80 .part L_000001f73bbfe360, 1, 1;
L_000001f73bbfeea0 .part L_000001f73bbff440, 1, 1;
L_000001f73bbfd780 .part L_000001f73bbf7a60, 2, 1;
L_000001f73bbfda00 .part L_000001f73bbfe360, 2, 1;
L_000001f73bbff580 .part L_000001f73bbff440, 2, 1;
L_000001f73bbfefe0 .part L_000001f73bbf7a60, 3, 1;
L_000001f73bbfdaa0 .part L_000001f73bbfe360, 3, 1;
L_000001f73bbff620 .part L_000001f73bbff440, 3, 1;
L_000001f73bbff6c0 .part L_000001f73bbf7a60, 4, 1;
L_000001f73bbfea40 .part L_000001f73bbfe360, 4, 1;
L_000001f73bbfed60 .part L_000001f73bbff440, 4, 1;
LS_000001f73bbff1c0_0_0 .concat8 [ 1 1 1 1], L_000001f73bc38230, L_000001f73bc37190, L_000001f73bc391f0, L_000001f73bc396c0;
LS_000001f73bbff1c0_0_4 .concat8 [ 1 0 0 0], L_000001f73bc38850;
L_000001f73bbff1c0 .concat8 [ 4 1 0 0], LS_000001f73bbff1c0_0_0, LS_000001f73bbff1c0_0_4;
LS_000001f73bbff440_0_0 .concat8 [ 1 1 1 1], L_000001f73bb926b0, L_000001f73bc36cc0, L_000001f73bc37040, L_000001f73bc389a0;
LS_000001f73bbff440_0_4 .concat8 [ 1 1 0 0], L_000001f73bc393b0, L_000001f73bc390a0;
L_000001f73bbff440 .concat8 [ 4 2 0 0], LS_000001f73bbff440_0_0, LS_000001f73bbff440_0_4;
S_000001f73bb51060 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000001f73bb51e70;
 .timescale -9 -12;
P_000001f73b9f9370 .param/l "i" 0 5 28, +C4<00>;
S_000001f73bb524b0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f73bb51060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc37200 .functor NOT 1, L_000001f73bbfe900, C4<0>, C4<0>, C4<0>;
L_000001f73bc379e0 .functor AND 1, L_000001f73bc37200, L_000001f73bbfe720, C4<1>, C4<1>;
L_000001f73bc381c0 .functor NOT 1, L_000001f73bbfe900, C4<0>, C4<0>, C4<0>;
L_000001f73bc37d60 .functor AND 1, L_000001f73bc381c0, L_000001f73bbfd8c0, C4<1>, C4<1>;
L_000001f73bc36e80 .functor OR 1, L_000001f73bc379e0, L_000001f73bc37d60, C4<0>, C4<0>;
L_000001f73bc37a50 .functor AND 1, L_000001f73bbfe720, L_000001f73bbfd8c0, C4<1>, C4<1>;
L_000001f73bc36cc0 .functor OR 1, L_000001f73bc36e80, L_000001f73bc37a50, C4<0>, C4<0>;
L_000001f73bc36b70 .functor XOR 1, L_000001f73bbfe900, L_000001f73bbfe720, C4<0>, C4<0>;
L_000001f73bc38230 .functor XOR 1, L_000001f73bc36b70, L_000001f73bbfd8c0, C4<0>, C4<0>;
v000001f73bb5b050_0 .net "Debe", 0 0, L_000001f73bc36cc0;  1 drivers
v000001f73bb5b5f0_0 .net "Din", 0 0, L_000001f73bbfd8c0;  1 drivers
v000001f73bb5c950_0 .net "Dout", 0 0, L_000001f73bc38230;  1 drivers
v000001f73bb5baf0_0 .net "Ri", 0 0, L_000001f73bbfe720;  1 drivers
v000001f73bb5bb90_0 .net "Si", 0 0, L_000001f73bbfe900;  1 drivers
v000001f73bb5cd10_0 .net *"_ivl_0", 0 0, L_000001f73bc37200;  1 drivers
v000001f73bb5bff0_0 .net *"_ivl_10", 0 0, L_000001f73bc37a50;  1 drivers
v000001f73bb5b0f0_0 .net *"_ivl_14", 0 0, L_000001f73bc36b70;  1 drivers
v000001f73bb5ab50_0 .net *"_ivl_2", 0 0, L_000001f73bc379e0;  1 drivers
v000001f73bb5d030_0 .net *"_ivl_4", 0 0, L_000001f73bc381c0;  1 drivers
v000001f73bb5a8d0_0 .net *"_ivl_6", 0 0, L_000001f73bc37d60;  1 drivers
v000001f73bb5add0_0 .net *"_ivl_8", 0 0, L_000001f73bc36e80;  1 drivers
S_000001f73bb52190 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000001f73bb51e70;
 .timescale -9 -12;
P_000001f73b9f8ff0 .param/l "i" 0 5 28, +C4<01>;
S_000001f73bb511f0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f73bb52190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc375f0 .functor NOT 1, L_000001f73bbff8a0, C4<0>, C4<0>, C4<0>;
L_000001f73bc36d30 .functor AND 1, L_000001f73bc375f0, L_000001f73bbfdc80, C4<1>, C4<1>;
L_000001f73bc36da0 .functor NOT 1, L_000001f73bbff8a0, C4<0>, C4<0>, C4<0>;
L_000001f73bc37660 .functor AND 1, L_000001f73bc36da0, L_000001f73bbfeea0, C4<1>, C4<1>;
L_000001f73bc36e10 .functor OR 1, L_000001f73bc36d30, L_000001f73bc37660, C4<0>, C4<0>;
L_000001f73bc36fd0 .functor AND 1, L_000001f73bbfdc80, L_000001f73bbfeea0, C4<1>, C4<1>;
L_000001f73bc37040 .functor OR 1, L_000001f73bc36e10, L_000001f73bc36fd0, C4<0>, C4<0>;
L_000001f73bc370b0 .functor XOR 1, L_000001f73bbff8a0, L_000001f73bbfdc80, C4<0>, C4<0>;
L_000001f73bc37190 .functor XOR 1, L_000001f73bc370b0, L_000001f73bbfeea0, C4<0>, C4<0>;
v000001f73bb5bf50_0 .net "Debe", 0 0, L_000001f73bc37040;  1 drivers
v000001f73bb5b410_0 .net "Din", 0 0, L_000001f73bbfeea0;  1 drivers
v000001f73bb5aa10_0 .net "Dout", 0 0, L_000001f73bc37190;  1 drivers
v000001f73bb5c270_0 .net "Ri", 0 0, L_000001f73bbfdc80;  1 drivers
v000001f73bb5c310_0 .net "Si", 0 0, L_000001f73bbff8a0;  1 drivers
v000001f73bb5c3b0_0 .net *"_ivl_0", 0 0, L_000001f73bc375f0;  1 drivers
v000001f73bb5c9f0_0 .net *"_ivl_10", 0 0, L_000001f73bc36fd0;  1 drivers
v000001f73bb5b370_0 .net *"_ivl_14", 0 0, L_000001f73bc370b0;  1 drivers
v000001f73bb5ca90_0 .net *"_ivl_2", 0 0, L_000001f73bc36d30;  1 drivers
v000001f73bb5cbd0_0 .net *"_ivl_4", 0 0, L_000001f73bc36da0;  1 drivers
v000001f73bb5a970_0 .net *"_ivl_6", 0 0, L_000001f73bc37660;  1 drivers
v000001f73bb5aab0_0 .net *"_ivl_8", 0 0, L_000001f73bc36e10;  1 drivers
S_000001f73bb52640 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000001f73bb51e70;
 .timescale -9 -12;
P_000001f73b9f96b0 .param/l "i" 0 5 28, +C4<010>;
S_000001f73bb527d0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f73bb52640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc372e0 .functor NOT 1, L_000001f73bbfd780, C4<0>, C4<0>, C4<0>;
L_000001f73bc37350 .functor AND 1, L_000001f73bc372e0, L_000001f73bbfda00, C4<1>, C4<1>;
L_000001f73bc373c0 .functor NOT 1, L_000001f73bbfd780, C4<0>, C4<0>, C4<0>;
L_000001f73bc376d0 .functor AND 1, L_000001f73bc373c0, L_000001f73bbff580, C4<1>, C4<1>;
L_000001f73bc38b60 .functor OR 1, L_000001f73bc37350, L_000001f73bc376d0, C4<0>, C4<0>;
L_000001f73bc39340 .functor AND 1, L_000001f73bbfda00, L_000001f73bbff580, C4<1>, C4<1>;
L_000001f73bc389a0 .functor OR 1, L_000001f73bc38b60, L_000001f73bc39340, C4<0>, C4<0>;
L_000001f73bc39730 .functor XOR 1, L_000001f73bbfd780, L_000001f73bbfda00, C4<0>, C4<0>;
L_000001f73bc391f0 .functor XOR 1, L_000001f73bc39730, L_000001f73bbff580, C4<0>, C4<0>;
v000001f73bb5ac90_0 .net "Debe", 0 0, L_000001f73bc389a0;  1 drivers
v000001f73bb5e750_0 .net "Din", 0 0, L_000001f73bbff580;  1 drivers
v000001f73bb5de90_0 .net "Dout", 0 0, L_000001f73bc391f0;  1 drivers
v000001f73bb5dad0_0 .net "Ri", 0 0, L_000001f73bbfda00;  1 drivers
v000001f73bb5d350_0 .net "Si", 0 0, L_000001f73bbfd780;  1 drivers
v000001f73bb5dfd0_0 .net *"_ivl_0", 0 0, L_000001f73bc372e0;  1 drivers
v000001f73bb5e930_0 .net *"_ivl_10", 0 0, L_000001f73bc39340;  1 drivers
v000001f73bb5db70_0 .net *"_ivl_14", 0 0, L_000001f73bc39730;  1 drivers
v000001f73bb5d5d0_0 .net *"_ivl_2", 0 0, L_000001f73bc37350;  1 drivers
v000001f73bb5e570_0 .net *"_ivl_4", 0 0, L_000001f73bc373c0;  1 drivers
v000001f73bb5df30_0 .net *"_ivl_6", 0 0, L_000001f73bc376d0;  1 drivers
v000001f73bb5ee30_0 .net *"_ivl_8", 0 0, L_000001f73bc38b60;  1 drivers
S_000001f73bb52af0 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000001f73bb51e70;
 .timescale -9 -12;
P_000001f73b9f9ab0 .param/l "i" 0 5 28, +C4<011>;
S_000001f73bb52960 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f73bb52af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc39d50 .functor NOT 1, L_000001f73bbfefe0, C4<0>, C4<0>, C4<0>;
L_000001f73bc39650 .functor AND 1, L_000001f73bc39d50, L_000001f73bbfdaa0, C4<1>, C4<1>;
L_000001f73bc3a060 .functor NOT 1, L_000001f73bbfefe0, C4<0>, C4<0>, C4<0>;
L_000001f73bc39f80 .functor AND 1, L_000001f73bc3a060, L_000001f73bbff620, C4<1>, C4<1>;
L_000001f73bc39030 .functor OR 1, L_000001f73bc39650, L_000001f73bc39f80, C4<0>, C4<0>;
L_000001f73bc39b20 .functor AND 1, L_000001f73bbfdaa0, L_000001f73bbff620, C4<1>, C4<1>;
L_000001f73bc393b0 .functor OR 1, L_000001f73bc39030, L_000001f73bc39b20, C4<0>, C4<0>;
L_000001f73bc39ea0 .functor XOR 1, L_000001f73bbfefe0, L_000001f73bbfdaa0, C4<0>, C4<0>;
L_000001f73bc396c0 .functor XOR 1, L_000001f73bc39ea0, L_000001f73bbff620, C4<0>, C4<0>;
v000001f73bb5dc10_0 .net "Debe", 0 0, L_000001f73bc393b0;  1 drivers
v000001f73bb5e430_0 .net "Din", 0 0, L_000001f73bbff620;  1 drivers
v000001f73bb5da30_0 .net "Dout", 0 0, L_000001f73bc396c0;  1 drivers
v000001f73bb5d3f0_0 .net "Ri", 0 0, L_000001f73bbfdaa0;  1 drivers
v000001f73bb5d530_0 .net "Si", 0 0, L_000001f73bbfefe0;  1 drivers
v000001f73bb5dcb0_0 .net *"_ivl_0", 0 0, L_000001f73bc39d50;  1 drivers
v000001f73bb5e890_0 .net *"_ivl_10", 0 0, L_000001f73bc39b20;  1 drivers
v000001f73bb5e610_0 .net *"_ivl_14", 0 0, L_000001f73bc39ea0;  1 drivers
v000001f73bb5d850_0 .net *"_ivl_2", 0 0, L_000001f73bc39650;  1 drivers
v000001f73bb5e070_0 .net *"_ivl_4", 0 0, L_000001f73bc3a060;  1 drivers
v000001f73bb5d170_0 .net *"_ivl_6", 0 0, L_000001f73bc39f80;  1 drivers
v000001f73bb5d210_0 .net *"_ivl_8", 0 0, L_000001f73bc39030;  1 drivers
S_000001f73bb516a0 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000001f73bb51e70;
 .timescale -9 -12;
P_000001f73b9f9570 .param/l "i" 0 5 28, +C4<0100>;
S_000001f73bb51380 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f73bb516a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc38d90 .functor NOT 1, L_000001f73bbff6c0, C4<0>, C4<0>, C4<0>;
L_000001f73bc38930 .functor AND 1, L_000001f73bc38d90, L_000001f73bbfea40, C4<1>, C4<1>;
L_000001f73bc39c70 .functor NOT 1, L_000001f73bbff6c0, C4<0>, C4<0>, C4<0>;
L_000001f73bc397a0 .functor AND 1, L_000001f73bc39c70, L_000001f73bbfed60, C4<1>, C4<1>;
L_000001f73bc39260 .functor OR 1, L_000001f73bc38930, L_000001f73bc397a0, C4<0>, C4<0>;
L_000001f73bc39dc0 .functor AND 1, L_000001f73bbfea40, L_000001f73bbfed60, C4<1>, C4<1>;
L_000001f73bc390a0 .functor OR 1, L_000001f73bc39260, L_000001f73bc39dc0, C4<0>, C4<0>;
L_000001f73bc39f10 .functor XOR 1, L_000001f73bbff6c0, L_000001f73bbfea40, C4<0>, C4<0>;
L_000001f73bc38850 .functor XOR 1, L_000001f73bc39f10, L_000001f73bbfed60, C4<0>, C4<0>;
v000001f73bb5d710_0 .net "Debe", 0 0, L_000001f73bc390a0;  1 drivers
v000001f73bb5e9d0_0 .net "Din", 0 0, L_000001f73bbfed60;  1 drivers
v000001f73bb5e110_0 .net "Dout", 0 0, L_000001f73bc38850;  1 drivers
v000001f73bb5f510_0 .net "Ri", 0 0, L_000001f73bbfea40;  1 drivers
v000001f73bb5ec50_0 .net "Si", 0 0, L_000001f73bbff6c0;  1 drivers
v000001f73bb5f010_0 .net *"_ivl_0", 0 0, L_000001f73bc38d90;  1 drivers
v000001f73bb5e1b0_0 .net *"_ivl_10", 0 0, L_000001f73bc39dc0;  1 drivers
v000001f73bb5f330_0 .net *"_ivl_14", 0 0, L_000001f73bc39f10;  1 drivers
v000001f73bb5f3d0_0 .net *"_ivl_2", 0 0, L_000001f73bc38930;  1 drivers
v000001f73bb5dd50_0 .net *"_ivl_4", 0 0, L_000001f73bc39c70;  1 drivers
v000001f73bb5e7f0_0 .net *"_ivl_6", 0 0, L_000001f73bc397a0;  1 drivers
v000001f73bb5e2f0_0 .net *"_ivl_8", 0 0, L_000001f73bc39260;  1 drivers
S_000001f73bb51510 .scope module, "sm" "SumMantisa" 5 299, 5 81 0, S_000001f73bb2ab40;
 .timescale -9 -12;
    .port_info 0 /INPUT 11 "S";
    .port_info 1 /INPUT 11 "R";
    .port_info 2 /INPUT 1 "guard_S";
    .port_info 3 /INPUT 1 "guard_R";
    .port_info 4 /INPUT 5 "ExpIn";
    .port_info 5 /OUTPUT 5 "ExpOut";
    .port_info 6 /OUTPUT 10 "F";
    .port_info 7 /INPUT 1 "sticky_for_round";
P_000001f73bb2d2e0 .param/l "BS" 0 5 81, +C4<00000000000000000000000000001111>;
P_000001f73bb2d318 .param/l "EBS" 0 5 81, +C4<00000000000000000000000000000100>;
P_000001f73bb2d350 .param/l "MBS" 0 5 81, +C4<00000000000000000000000000001001>;
L_000001f73bc13b40 .functor BUFZ 10, L_000001f73bbfbfc0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000001f73bc14780 .functor BUFZ 5, L_000001f73bbfb8e0, C4<00000>, C4<00000>, C4<00000>;
v000001f73bb65af0_0 .net "A", 11 0, L_000001f73bbf8960;  1 drivers
v000001f73bb65eb0_0 .net "B", 11 0, L_000001f73bbf8140;  1 drivers
v000001f73bb66c70_0 .net "C", 12 0, L_000001f73bbfa620;  1 drivers
v000001f73bb64ab0_0 .net "ExpIn", 4 0, L_000001f73bbf7a60;  alias, 1 drivers
v000001f73bb66810_0 .net "ExpOut", 4 0, L_000001f73bc14780;  alias, 1 drivers
v000001f73bb655f0_0 .net "F", 9 0, L_000001f73bc13b40;  alias, 1 drivers
v000001f73bb66130_0 .net "R", 10 0, L_000001f73bbf6d40;  alias, 1 drivers
v000001f73bb65910_0 .net "S", 10 0, L_000001f73bbf65c0;  alias, 1 drivers
v000001f73bb66a90_0 .net *"_ivl_101", 0 0, L_000001f73bbf8aa0;  1 drivers
L_000001f73bb92428 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f73bb65a50_0 .net/2u *"_ivl_102", 1 0, L_000001f73bb92428;  1 drivers
v000001f73bb66b30_0 .net *"_ivl_104", 14 0, L_000001f73bbf8c80;  1 drivers
v000001f73bb65b90_0 .net *"_ivl_107", 9 0, L_000001f73bbf9b80;  1 drivers
v000001f73bb64bf0_0 .net *"_ivl_109", 0 0, L_000001f73bbf8d20;  1 drivers
L_000001f73bb92470 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001f73bb661d0_0 .net/2u *"_ivl_110", 2 0, L_000001f73bb92470;  1 drivers
v000001f73bb650f0_0 .net *"_ivl_112", 14 0, L_000001f73bbf9cc0;  1 drivers
L_000001f73bb924b8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000001f73bb64dd0_0 .net/2u *"_ivl_116", 4 0, L_000001f73bb924b8;  1 drivers
v000001f73bb65690_0 .net *"_ivl_118", 4 0, L_000001f73bbf8dc0;  1 drivers
L_000001f73bb923e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f73bb64e70_0 .net/2u *"_ivl_92", 0 0, L_000001f73bb923e0;  1 drivers
v000001f73bb64f10_0 .net *"_ivl_97", 9 0, L_000001f73bbf9720;  1 drivers
v000001f73bb65230_0 .net *"_ivl_99", 0 0, L_000001f73bbf8a00;  1 drivers
v000001f73bb66270_0 .net "carry", 0 0, L_000001f73bbf81e0;  1 drivers
v000001f73bb65c30_0 .net "exp_for_round", 4 0, L_000001f73bbf9c20;  1 drivers
v000001f73bb66310_0 .net "exp_rounded", 4 0, L_000001f73bbfb8e0;  1 drivers
v000001f73bb663b0_0 .net "frac_rounded", 9 0, L_000001f73bbfbfc0;  1 drivers
v000001f73bb66450_0 .net "guard_R", 0 0, L_000001f73bbf6e80;  alias, 1 drivers
v000001f73bb664f0_0 .net "guard_S", 0 0, L_000001f73bbf6de0;  alias, 1 drivers
v000001f73bb66590_0 .net "ms_for_round", 14 0, L_000001f73bbf97c0;  1 drivers
v000001f73bb666d0_0 .net "sticky_for_round", 0 0, L_000001f73bc18680;  alias, 1 drivers
v000001f73bb66770_0 .net "sum_bits", 11 0, L_000001f73bbfa4e0;  1 drivers
L_000001f73bbf9d60 .part L_000001f73bbf8960, 0, 1;
L_000001f73bbfa580 .part L_000001f73bbf8140, 0, 1;
L_000001f73bbf8500 .part L_000001f73bbfa620, 0, 1;
L_000001f73bbf8280 .part L_000001f73bbf8960, 1, 1;
L_000001f73bbf8320 .part L_000001f73bbf8140, 1, 1;
L_000001f73bbf9220 .part L_000001f73bbfa620, 1, 1;
L_000001f73bbf8b40 .part L_000001f73bbf8960, 2, 1;
L_000001f73bbf9860 .part L_000001f73bbf8140, 2, 1;
L_000001f73bbf9360 .part L_000001f73bbfa620, 2, 1;
L_000001f73bbf90e0 .part L_000001f73bbf8960, 3, 1;
L_000001f73bbf83c0 .part L_000001f73bbf8140, 3, 1;
L_000001f73bbf9540 .part L_000001f73bbfa620, 3, 1;
L_000001f73bbf9fe0 .part L_000001f73bbf8960, 4, 1;
L_000001f73bbfa760 .part L_000001f73bbf8140, 4, 1;
L_000001f73bbf9180 .part L_000001f73bbfa620, 4, 1;
L_000001f73bbf8780 .part L_000001f73bbf8960, 5, 1;
L_000001f73bbf8be0 .part L_000001f73bbf8140, 5, 1;
L_000001f73bbfa1c0 .part L_000001f73bbfa620, 5, 1;
L_000001f73bbf85a0 .part L_000001f73bbf8960, 6, 1;
L_000001f73bbf9a40 .part L_000001f73bbf8140, 6, 1;
L_000001f73bbfa800 .part L_000001f73bbfa620, 6, 1;
L_000001f73bbf92c0 .part L_000001f73bbf8960, 7, 1;
L_000001f73bbf9400 .part L_000001f73bbf8140, 7, 1;
L_000001f73bbf8fa0 .part L_000001f73bbfa620, 7, 1;
L_000001f73bbf8640 .part L_000001f73bbf8960, 8, 1;
L_000001f73bbfa260 .part L_000001f73bbf8140, 8, 1;
L_000001f73bbf95e0 .part L_000001f73bbfa620, 8, 1;
L_000001f73bbfa080 .part L_000001f73bbf8960, 9, 1;
L_000001f73bbfa120 .part L_000001f73bbf8140, 9, 1;
L_000001f73bbf9680 .part L_000001f73bbfa620, 9, 1;
L_000001f73bbfa8a0 .part L_000001f73bbf8960, 10, 1;
L_000001f73bbfa300 .part L_000001f73bbf8140, 10, 1;
L_000001f73bbfa440 .part L_000001f73bbfa620, 10, 1;
L_000001f73bbf9ae0 .part L_000001f73bbf8960, 11, 1;
L_000001f73bbf86e0 .part L_000001f73bbf8140, 11, 1;
L_000001f73bbf8820 .part L_000001f73bbfa620, 11, 1;
LS_000001f73bbfa4e0_0_0 .concat8 [ 1 1 1 1], L_000001f73bc192c0, L_000001f73bc1ad00, L_000001f73bc1a8a0, L_000001f73bc1ac90;
LS_000001f73bbfa4e0_0_4 .concat8 [ 1 1 1 1], L_000001f73bc1aa60, L_000001f73bc1a670, L_000001f73bc141d0, L_000001f73bc13830;
LS_000001f73bbfa4e0_0_8 .concat8 [ 1 1 1 1], L_000001f73bc137c0, L_000001f73bc14a20, L_000001f73bc131a0, L_000001f73bc13ad0;
L_000001f73bbfa4e0 .concat8 [ 4 4 4 0], LS_000001f73bbfa4e0_0_0, LS_000001f73bbfa4e0_0_4, LS_000001f73bbfa4e0_0_8;
L_000001f73bbf8960 .concat [ 1 11 0 0], L_000001f73bbf6de0, L_000001f73bbf65c0;
L_000001f73bbf8140 .concat [ 1 11 0 0], L_000001f73bbf6e80, L_000001f73bbf6d40;
LS_000001f73bbfa620_0_0 .concat8 [ 1 1 1 1], L_000001f73bb923e0, L_000001f73bc18b50, L_000001f73bc19330, L_000001f73bc1a210;
LS_000001f73bbfa620_0_4 .concat8 [ 1 1 1 1], L_000001f73bc1a600, L_000001f73bc1a520, L_000001f73bc1a590, L_000001f73bc1ab40;
LS_000001f73bbfa620_0_8 .concat8 [ 1 1 1 1], L_000001f73bc14630, L_000001f73bc13e50, L_000001f73bc13ec0, L_000001f73bc13980;
LS_000001f73bbfa620_0_12 .concat8 [ 1 0 0 0], L_000001f73bc13bb0;
L_000001f73bbfa620 .concat8 [ 4 4 4 1], LS_000001f73bbfa620_0_0, LS_000001f73bbfa620_0_4, LS_000001f73bbfa620_0_8, LS_000001f73bbfa620_0_12;
L_000001f73bbf81e0 .part L_000001f73bbfa620, 12, 1;
L_000001f73bbf9720 .part L_000001f73bbfa4e0, 2, 10;
L_000001f73bbf8a00 .part L_000001f73bbfa4e0, 1, 1;
L_000001f73bbf8aa0 .part L_000001f73bbfa4e0, 0, 1;
LS_000001f73bbf8c80_0_0 .concat [ 1 2 1 1], L_000001f73bc18680, L_000001f73bb92428, L_000001f73bbf8aa0, L_000001f73bbf8a00;
LS_000001f73bbf8c80_0_4 .concat [ 10 0 0 0], L_000001f73bbf9720;
L_000001f73bbf8c80 .concat [ 5 10 0 0], LS_000001f73bbf8c80_0_0, LS_000001f73bbf8c80_0_4;
L_000001f73bbf9b80 .part L_000001f73bbfa4e0, 1, 10;
L_000001f73bbf8d20 .part L_000001f73bbfa4e0, 0, 1;
L_000001f73bbf9cc0 .concat [ 1 3 1 10], L_000001f73bc18680, L_000001f73bb92470, L_000001f73bbf8d20, L_000001f73bbf9b80;
L_000001f73bbf97c0 .functor MUXZ 15, L_000001f73bbf9cc0, L_000001f73bbf8c80, L_000001f73bbf81e0, C4<>;
L_000001f73bbf8dc0 .arith/sum 5, L_000001f73bbf7a60, L_000001f73bb924b8;
L_000001f73bbf9c20 .functor MUXZ 5, L_000001f73bbf7a60, L_000001f73bbf8dc0, L_000001f73bbf81e0, C4<>;
S_000001f73bb51830 .scope generate, "genblk1[0]" "genblk1[0]" 5 102, 5 102 0, S_000001f73bb51510;
 .timescale -9 -12;
P_000001f73b9f7530 .param/l "i" 0 5 102, +C4<00>;
S_000001f73bb51ce0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f73bb51830;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc18d10 .functor AND 1, L_000001f73bbf9d60, L_000001f73bbfa580, C4<1>, C4<1>;
L_000001f73bc19e90 .functor AND 1, L_000001f73bbfa580, L_000001f73bbf8500, C4<1>, C4<1>;
L_000001f73bc18a70 .functor OR 1, L_000001f73bc18d10, L_000001f73bc19e90, C4<0>, C4<0>;
L_000001f73bc18ae0 .functor AND 1, L_000001f73bbf9d60, L_000001f73bbf8500, C4<1>, C4<1>;
L_000001f73bc18b50 .functor OR 1, L_000001f73bc18a70, L_000001f73bc18ae0, C4<0>, C4<0>;
L_000001f73bc191e0 .functor XOR 1, L_000001f73bbf9d60, L_000001f73bbfa580, C4<0>, C4<0>;
L_000001f73bc192c0 .functor XOR 1, L_000001f73bc191e0, L_000001f73bbf8500, C4<0>, C4<0>;
v000001f73bb61590_0 .net "Debe", 0 0, L_000001f73bc18b50;  1 drivers
v000001f73bb60690_0 .net "Din", 0 0, L_000001f73bbf8500;  1 drivers
v000001f73bb61db0_0 .net "Dout", 0 0, L_000001f73bc192c0;  1 drivers
v000001f73bb61450_0 .net "Ri", 0 0, L_000001f73bbfa580;  1 drivers
v000001f73bb60eb0_0 .net "Si", 0 0, L_000001f73bbf9d60;  1 drivers
v000001f73bb60730_0 .net *"_ivl_0", 0 0, L_000001f73bc18d10;  1 drivers
v000001f73bb61630_0 .net *"_ivl_10", 0 0, L_000001f73bc191e0;  1 drivers
v000001f73bb60a50_0 .net *"_ivl_2", 0 0, L_000001f73bc19e90;  1 drivers
v000001f73bb61090_0 .net *"_ivl_4", 0 0, L_000001f73bc18a70;  1 drivers
v000001f73bb5fbf0_0 .net *"_ivl_6", 0 0, L_000001f73bc18ae0;  1 drivers
S_000001f73bb52320 .scope generate, "genblk1[1]" "genblk1[1]" 5 102, 5 102 0, S_000001f73bb51510;
 .timescale -9 -12;
P_000001f73b9f9170 .param/l "i" 0 5 102, +C4<01>;
S_000001f73bb519c0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f73bb52320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc19560 .functor AND 1, L_000001f73bbf8280, L_000001f73bbf8320, C4<1>, C4<1>;
L_000001f73bc18e60 .functor AND 1, L_000001f73bbf8320, L_000001f73bbf9220, C4<1>, C4<1>;
L_000001f73bc19090 .functor OR 1, L_000001f73bc19560, L_000001f73bc18e60, C4<0>, C4<0>;
L_000001f73bc19250 .functor AND 1, L_000001f73bbf8280, L_000001f73bbf9220, C4<1>, C4<1>;
L_000001f73bc19330 .functor OR 1, L_000001f73bc19090, L_000001f73bc19250, C4<0>, C4<0>;
L_000001f73bc1a360 .functor XOR 1, L_000001f73bbf8280, L_000001f73bbf8320, C4<0>, C4<0>;
L_000001f73bc1ad00 .functor XOR 1, L_000001f73bc1a360, L_000001f73bbf9220, C4<0>, C4<0>;
v000001f73bb5fe70_0 .net "Debe", 0 0, L_000001f73bc19330;  1 drivers
v000001f73bb60230_0 .net "Din", 0 0, L_000001f73bbf9220;  1 drivers
v000001f73bb61130_0 .net "Dout", 0 0, L_000001f73bc1ad00;  1 drivers
v000001f73bb60f50_0 .net "Ri", 0 0, L_000001f73bbf8320;  1 drivers
v000001f73bb5ffb0_0 .net "Si", 0 0, L_000001f73bbf8280;  1 drivers
v000001f73bb611d0_0 .net *"_ivl_0", 0 0, L_000001f73bc19560;  1 drivers
v000001f73bb61f90_0 .net *"_ivl_10", 0 0, L_000001f73bc1a360;  1 drivers
v000001f73bb61b30_0 .net *"_ivl_2", 0 0, L_000001f73bc18e60;  1 drivers
v000001f73bb61270_0 .net *"_ivl_4", 0 0, L_000001f73bc19090;  1 drivers
v000001f73bb60050_0 .net *"_ivl_6", 0 0, L_000001f73bc19250;  1 drivers
S_000001f73bb73b70 .scope generate, "genblk1[2]" "genblk1[2]" 5 102, 5 102 0, S_000001f73bb51510;
 .timescale -9 -12;
P_000001f73b9f9bf0 .param/l "i" 0 5 102, +C4<010>;
S_000001f73bb74660 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f73bb73b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc1a7c0 .functor AND 1, L_000001f73bbf8b40, L_000001f73bbf9860, C4<1>, C4<1>;
L_000001f73bc1a9f0 .functor AND 1, L_000001f73bbf9860, L_000001f73bbf9360, C4<1>, C4<1>;
L_000001f73bc1a3d0 .functor OR 1, L_000001f73bc1a7c0, L_000001f73bc1a9f0, C4<0>, C4<0>;
L_000001f73bc1abb0 .functor AND 1, L_000001f73bbf8b40, L_000001f73bbf9360, C4<1>, C4<1>;
L_000001f73bc1a210 .functor OR 1, L_000001f73bc1a3d0, L_000001f73bc1abb0, C4<0>, C4<0>;
L_000001f73bc1ac20 .functor XOR 1, L_000001f73bbf8b40, L_000001f73bbf9860, C4<0>, C4<0>;
L_000001f73bc1a8a0 .functor XOR 1, L_000001f73bc1ac20, L_000001f73bbf9360, C4<0>, C4<0>;
v000001f73bb607d0_0 .net "Debe", 0 0, L_000001f73bc1a210;  1 drivers
v000001f73bb62030_0 .net "Din", 0 0, L_000001f73bbf9360;  1 drivers
v000001f73bb61310_0 .net "Dout", 0 0, L_000001f73bc1a8a0;  1 drivers
v000001f73bb613b0_0 .net "Ri", 0 0, L_000001f73bbf9860;  1 drivers
v000001f73bb60870_0 .net "Si", 0 0, L_000001f73bbf8b40;  1 drivers
v000001f73bb61bd0_0 .net *"_ivl_0", 0 0, L_000001f73bc1a7c0;  1 drivers
v000001f73bb61c70_0 .net *"_ivl_10", 0 0, L_000001f73bc1ac20;  1 drivers
v000001f73bb614f0_0 .net *"_ivl_2", 0 0, L_000001f73bc1a9f0;  1 drivers
v000001f73bb616d0_0 .net *"_ivl_4", 0 0, L_000001f73bc1a3d0;  1 drivers
v000001f73bb60af0_0 .net *"_ivl_6", 0 0, L_000001f73bc1abb0;  1 drivers
S_000001f73bb74e30 .scope generate, "genblk1[3]" "genblk1[3]" 5 102, 5 102 0, S_000001f73bb51510;
 .timescale -9 -12;
P_000001f73b9f9270 .param/l "i" 0 5 102, +C4<011>;
S_000001f73bb744d0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f73bb74e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc1b010 .functor AND 1, L_000001f73bbf90e0, L_000001f73bbf83c0, C4<1>, C4<1>;
L_000001f73bc1af30 .functor AND 1, L_000001f73bbf83c0, L_000001f73bbf9540, C4<1>, C4<1>;
L_000001f73bc1ad70 .functor OR 1, L_000001f73bc1b010, L_000001f73bc1af30, C4<0>, C4<0>;
L_000001f73bc1a280 .functor AND 1, L_000001f73bbf90e0, L_000001f73bbf9540, C4<1>, C4<1>;
L_000001f73bc1a600 .functor OR 1, L_000001f73bc1ad70, L_000001f73bc1a280, C4<0>, C4<0>;
L_000001f73bc1ade0 .functor XOR 1, L_000001f73bbf90e0, L_000001f73bbf83c0, C4<0>, C4<0>;
L_000001f73bc1ac90 .functor XOR 1, L_000001f73bc1ade0, L_000001f73bbf9540, C4<0>, C4<0>;
v000001f73bb61770_0 .net "Debe", 0 0, L_000001f73bc1a600;  1 drivers
v000001f73bb602d0_0 .net "Din", 0 0, L_000001f73bbf9540;  1 drivers
v000001f73bb61810_0 .net "Dout", 0 0, L_000001f73bc1ac90;  1 drivers
v000001f73bb60b90_0 .net "Ri", 0 0, L_000001f73bbf83c0;  1 drivers
v000001f73bb60370_0 .net "Si", 0 0, L_000001f73bbf90e0;  1 drivers
v000001f73bb605f0_0 .net *"_ivl_0", 0 0, L_000001f73bc1b010;  1 drivers
v000001f73bb5f8d0_0 .net *"_ivl_10", 0 0, L_000001f73bc1ade0;  1 drivers
v000001f73bb600f0_0 .net *"_ivl_2", 0 0, L_000001f73bc1af30;  1 drivers
v000001f73bb5f970_0 .net *"_ivl_4", 0 0, L_000001f73bc1ad70;  1 drivers
v000001f73bb60550_0 .net *"_ivl_6", 0 0, L_000001f73bc1a280;  1 drivers
S_000001f73bb73530 .scope generate, "genblk1[4]" "genblk1[4]" 5 102, 5 102 0, S_000001f73bb51510;
 .timescale -9 -12;
P_000001f73b9fa2f0 .param/l "i" 0 5 102, +C4<0100>;
S_000001f73bb74980 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f73bb73530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc1a130 .functor AND 1, L_000001f73bbf9fe0, L_000001f73bbfa760, C4<1>, C4<1>;
L_000001f73bc1ae50 .functor AND 1, L_000001f73bbfa760, L_000001f73bbf9180, C4<1>, C4<1>;
L_000001f73bc1aec0 .functor OR 1, L_000001f73bc1a130, L_000001f73bc1ae50, C4<0>, C4<0>;
L_000001f73bc1a1a0 .functor AND 1, L_000001f73bbf9fe0, L_000001f73bbf9180, C4<1>, C4<1>;
L_000001f73bc1a520 .functor OR 1, L_000001f73bc1aec0, L_000001f73bc1a1a0, C4<0>, C4<0>;
L_000001f73bc1a750 .functor XOR 1, L_000001f73bbf9fe0, L_000001f73bbfa760, C4<0>, C4<0>;
L_000001f73bc1aa60 .functor XOR 1, L_000001f73bc1a750, L_000001f73bbf9180, C4<0>, C4<0>;
v000001f73bb61950_0 .net "Debe", 0 0, L_000001f73bc1a520;  1 drivers
v000001f73bb619f0_0 .net "Din", 0 0, L_000001f73bbf9180;  1 drivers
v000001f73bb61a90_0 .net "Dout", 0 0, L_000001f73bc1aa60;  1 drivers
v000001f73bb63570_0 .net "Ri", 0 0, L_000001f73bbfa760;  1 drivers
v000001f73bb634d0_0 .net "Si", 0 0, L_000001f73bbf9fe0;  1 drivers
v000001f73bb64650_0 .net *"_ivl_0", 0 0, L_000001f73bc1a130;  1 drivers
v000001f73bb646f0_0 .net *"_ivl_10", 0 0, L_000001f73bc1a750;  1 drivers
v000001f73bb62530_0 .net *"_ivl_2", 0 0, L_000001f73bc1ae50;  1 drivers
v000001f73bb62990_0 .net *"_ivl_4", 0 0, L_000001f73bc1aec0;  1 drivers
v000001f73bb63bb0_0 .net *"_ivl_6", 0 0, L_000001f73bc1a1a0;  1 drivers
S_000001f73bb741b0 .scope generate, "genblk1[5]" "genblk1[5]" 5 102, 5 102 0, S_000001f73bb51510;
 .timescale -9 -12;
P_000001f73b9fa530 .param/l "i" 0 5 102, +C4<0101>;
S_000001f73bb747f0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f73bb741b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc1afa0 .functor AND 1, L_000001f73bbf8780, L_000001f73bbf8be0, C4<1>, C4<1>;
L_000001f73bc1a2f0 .functor AND 1, L_000001f73bbf8be0, L_000001f73bbfa1c0, C4<1>, C4<1>;
L_000001f73bc1a440 .functor OR 1, L_000001f73bc1afa0, L_000001f73bc1a2f0, C4<0>, C4<0>;
L_000001f73bc1a4b0 .functor AND 1, L_000001f73bbf8780, L_000001f73bbfa1c0, C4<1>, C4<1>;
L_000001f73bc1a590 .functor OR 1, L_000001f73bc1a440, L_000001f73bc1a4b0, C4<0>, C4<0>;
L_000001f73bc1a830 .functor XOR 1, L_000001f73bbf8780, L_000001f73bbf8be0, C4<0>, C4<0>;
L_000001f73bc1a670 .functor XOR 1, L_000001f73bc1a830, L_000001f73bbfa1c0, C4<0>, C4<0>;
v000001f73bb62210_0 .net "Debe", 0 0, L_000001f73bc1a590;  1 drivers
v000001f73bb62df0_0 .net "Din", 0 0, L_000001f73bbfa1c0;  1 drivers
v000001f73bb63cf0_0 .net "Dout", 0 0, L_000001f73bc1a670;  1 drivers
v000001f73bb63f70_0 .net "Ri", 0 0, L_000001f73bbf8be0;  1 drivers
v000001f73bb62170_0 .net "Si", 0 0, L_000001f73bbf8780;  1 drivers
v000001f73bb63430_0 .net *"_ivl_0", 0 0, L_000001f73bc1afa0;  1 drivers
v000001f73bb63390_0 .net *"_ivl_10", 0 0, L_000001f73bc1a830;  1 drivers
v000001f73bb64790_0 .net *"_ivl_2", 0 0, L_000001f73bc1a2f0;  1 drivers
v000001f73bb63a70_0 .net *"_ivl_4", 0 0, L_000001f73bc1a440;  1 drivers
v000001f73bb63750_0 .net *"_ivl_6", 0 0, L_000001f73bc1a4b0;  1 drivers
S_000001f73bb74ca0 .scope generate, "genblk1[6]" "genblk1[6]" 5 102, 5 102 0, S_000001f73bb51510;
 .timescale -9 -12;
P_000001f73b9fadb0 .param/l "i" 0 5 102, +C4<0110>;
S_000001f73bb74340 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f73bb74ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc1a6e0 .functor AND 1, L_000001f73bbf85a0, L_000001f73bbf9a40, C4<1>, C4<1>;
L_000001f73bc1aad0 .functor AND 1, L_000001f73bbf9a40, L_000001f73bbfa800, C4<1>, C4<1>;
L_000001f73bc1a910 .functor OR 1, L_000001f73bc1a6e0, L_000001f73bc1aad0, C4<0>, C4<0>;
L_000001f73bc1a980 .functor AND 1, L_000001f73bbf85a0, L_000001f73bbfa800, C4<1>, C4<1>;
L_000001f73bc1ab40 .functor OR 1, L_000001f73bc1a910, L_000001f73bc1a980, C4<0>, C4<0>;
L_000001f73bc14860 .functor XOR 1, L_000001f73bbf85a0, L_000001f73bbf9a40, C4<0>, C4<0>;
L_000001f73bc141d0 .functor XOR 1, L_000001f73bc14860, L_000001f73bbfa800, C4<0>, C4<0>;
v000001f73bb645b0_0 .net "Debe", 0 0, L_000001f73bc1ab40;  1 drivers
v000001f73bb63c50_0 .net "Din", 0 0, L_000001f73bbfa800;  1 drivers
v000001f73bb62710_0 .net "Dout", 0 0, L_000001f73bc141d0;  1 drivers
v000001f73bb62b70_0 .net "Ri", 0 0, L_000001f73bbf9a40;  1 drivers
v000001f73bb63e30_0 .net "Si", 0 0, L_000001f73bbf85a0;  1 drivers
v000001f73bb631b0_0 .net *"_ivl_0", 0 0, L_000001f73bc1a6e0;  1 drivers
v000001f73bb637f0_0 .net *"_ivl_10", 0 0, L_000001f73bc14860;  1 drivers
v000001f73bb64010_0 .net *"_ivl_2", 0 0, L_000001f73bc1aad0;  1 drivers
v000001f73bb63930_0 .net *"_ivl_4", 0 0, L_000001f73bc1a910;  1 drivers
v000001f73bb63890_0 .net *"_ivl_6", 0 0, L_000001f73bc1a980;  1 drivers
S_000001f73bb74020 .scope generate, "genblk1[7]" "genblk1[7]" 5 102, 5 102 0, S_000001f73bb51510;
 .timescale -9 -12;
P_000001f73b9fa570 .param/l "i" 0 5 102, +C4<0111>;
S_000001f73bb733a0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f73bb74020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc14940 .functor AND 1, L_000001f73bbf92c0, L_000001f73bbf9400, C4<1>, C4<1>;
L_000001f73bc14550 .functor AND 1, L_000001f73bbf9400, L_000001f73bbf8fa0, C4<1>, C4<1>;
L_000001f73bc14160 .functor OR 1, L_000001f73bc14940, L_000001f73bc14550, C4<0>, C4<0>;
L_000001f73bc139f0 .functor AND 1, L_000001f73bbf92c0, L_000001f73bbf8fa0, C4<1>, C4<1>;
L_000001f73bc14630 .functor OR 1, L_000001f73bc14160, L_000001f73bc139f0, C4<0>, C4<0>;
L_000001f73bc144e0 .functor XOR 1, L_000001f73bbf92c0, L_000001f73bbf9400, C4<0>, C4<0>;
L_000001f73bc13830 .functor XOR 1, L_000001f73bc144e0, L_000001f73bbf8fa0, C4<0>, C4<0>;
v000001f73bb62ad0_0 .net "Debe", 0 0, L_000001f73bc14630;  1 drivers
v000001f73bb63110_0 .net "Din", 0 0, L_000001f73bbf8fa0;  1 drivers
v000001f73bb62490_0 .net "Dout", 0 0, L_000001f73bc13830;  1 drivers
v000001f73bb639d0_0 .net "Ri", 0 0, L_000001f73bbf9400;  1 drivers
v000001f73bb62f30_0 .net "Si", 0 0, L_000001f73bbf92c0;  1 drivers
v000001f73bb622b0_0 .net *"_ivl_0", 0 0, L_000001f73bc14940;  1 drivers
v000001f73bb62350_0 .net *"_ivl_10", 0 0, L_000001f73bc144e0;  1 drivers
v000001f73bb63d90_0 .net *"_ivl_2", 0 0, L_000001f73bc14550;  1 drivers
v000001f73bb64830_0 .net *"_ivl_4", 0 0, L_000001f73bc14160;  1 drivers
v000001f73bb63250_0 .net *"_ivl_6", 0 0, L_000001f73bc139f0;  1 drivers
S_000001f73bb74b10 .scope generate, "genblk1[8]" "genblk1[8]" 5 102, 5 102 0, S_000001f73bb51510;
 .timescale -9 -12;
P_000001f73b9fae30 .param/l "i" 0 5 102, +C4<01000>;
S_000001f73bb739e0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f73bb74b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc132f0 .functor AND 1, L_000001f73bbf8640, L_000001f73bbfa260, C4<1>, C4<1>;
L_000001f73bc14320 .functor AND 1, L_000001f73bbfa260, L_000001f73bbf95e0, C4<1>, C4<1>;
L_000001f73bc14400 .functor OR 1, L_000001f73bc132f0, L_000001f73bc14320, C4<0>, C4<0>;
L_000001f73bc13520 .functor AND 1, L_000001f73bbf8640, L_000001f73bbf95e0, C4<1>, C4<1>;
L_000001f73bc13e50 .functor OR 1, L_000001f73bc14400, L_000001f73bc13520, C4<0>, C4<0>;
L_000001f73bc13280 .functor XOR 1, L_000001f73bbf8640, L_000001f73bbfa260, C4<0>, C4<0>;
L_000001f73bc137c0 .functor XOR 1, L_000001f73bc13280, L_000001f73bbf95e0, C4<0>, C4<0>;
v000001f73bb62c10_0 .net "Debe", 0 0, L_000001f73bc13e50;  1 drivers
v000001f73bb63610_0 .net "Din", 0 0, L_000001f73bbf95e0;  1 drivers
v000001f73bb62a30_0 .net "Dout", 0 0, L_000001f73bc137c0;  1 drivers
v000001f73bb643d0_0 .net "Ri", 0 0, L_000001f73bbfa260;  1 drivers
v000001f73bb63b10_0 .net "Si", 0 0, L_000001f73bbf8640;  1 drivers
v000001f73bb63ed0_0 .net *"_ivl_0", 0 0, L_000001f73bc132f0;  1 drivers
v000001f73bb62670_0 .net *"_ivl_10", 0 0, L_000001f73bc13280;  1 drivers
v000001f73bb64470_0 .net *"_ivl_2", 0 0, L_000001f73bc14320;  1 drivers
v000001f73bb640b0_0 .net *"_ivl_4", 0 0, L_000001f73bc14400;  1 drivers
v000001f73bb620d0_0 .net *"_ivl_6", 0 0, L_000001f73bc13520;  1 drivers
S_000001f73bb73080 .scope generate, "genblk1[9]" "genblk1[9]" 5 102, 5 102 0, S_000001f73bb51510;
 .timescale -9 -12;
P_000001f73b9fa5f0 .param/l "i" 0 5 102, +C4<01001>;
S_000001f73bb73d00 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f73bb73080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc14240 .functor AND 1, L_000001f73bbfa080, L_000001f73bbfa120, C4<1>, C4<1>;
L_000001f73bc13670 .functor AND 1, L_000001f73bbfa120, L_000001f73bbf9680, C4<1>, C4<1>;
L_000001f73bc13750 .functor OR 1, L_000001f73bc14240, L_000001f73bc13670, C4<0>, C4<0>;
L_000001f73bc147f0 .functor AND 1, L_000001f73bbfa080, L_000001f73bbf9680, C4<1>, C4<1>;
L_000001f73bc13ec0 .functor OR 1, L_000001f73bc13750, L_000001f73bc147f0, C4<0>, C4<0>;
L_000001f73bc13360 .functor XOR 1, L_000001f73bbfa080, L_000001f73bbfa120, C4<0>, C4<0>;
L_000001f73bc14a20 .functor XOR 1, L_000001f73bc13360, L_000001f73bbf9680, C4<0>, C4<0>;
v000001f73bb64150_0 .net "Debe", 0 0, L_000001f73bc13ec0;  1 drivers
v000001f73bb632f0_0 .net "Din", 0 0, L_000001f73bbf9680;  1 drivers
v000001f73bb62d50_0 .net "Dout", 0 0, L_000001f73bc14a20;  1 drivers
v000001f73bb623f0_0 .net "Ri", 0 0, L_000001f73bbfa120;  1 drivers
v000001f73bb641f0_0 .net "Si", 0 0, L_000001f73bbfa080;  1 drivers
v000001f73bb64290_0 .net *"_ivl_0", 0 0, L_000001f73bc14240;  1 drivers
v000001f73bb625d0_0 .net *"_ivl_10", 0 0, L_000001f73bc13360;  1 drivers
v000001f73bb64330_0 .net *"_ivl_2", 0 0, L_000001f73bc13670;  1 drivers
v000001f73bb64510_0 .net *"_ivl_4", 0 0, L_000001f73bc13750;  1 drivers
v000001f73bb62fd0_0 .net *"_ivl_6", 0 0, L_000001f73bc147f0;  1 drivers
S_000001f73bb736c0 .scope generate, "genblk1[10]" "genblk1[10]" 5 102, 5 102 0, S_000001f73bb51510;
 .timescale -9 -12;
P_000001f73b9fa6f0 .param/l "i" 0 5 102, +C4<01010>;
S_000001f73bb73e90 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f73bb736c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc138a0 .functor AND 1, L_000001f73bbfa8a0, L_000001f73bbfa300, C4<1>, C4<1>;
L_000001f73bc13440 .functor AND 1, L_000001f73bbfa300, L_000001f73bbfa440, C4<1>, C4<1>;
L_000001f73bc14470 .functor OR 1, L_000001f73bc138a0, L_000001f73bc13440, C4<0>, C4<0>;
L_000001f73bc13910 .functor AND 1, L_000001f73bbfa8a0, L_000001f73bbfa440, C4<1>, C4<1>;
L_000001f73bc13980 .functor OR 1, L_000001f73bc14470, L_000001f73bc13910, C4<0>, C4<0>;
L_000001f73bc142b0 .functor XOR 1, L_000001f73bbfa8a0, L_000001f73bbfa300, C4<0>, C4<0>;
L_000001f73bc131a0 .functor XOR 1, L_000001f73bc142b0, L_000001f73bbfa440, C4<0>, C4<0>;
v000001f73bb627b0_0 .net "Debe", 0 0, L_000001f73bc13980;  1 drivers
v000001f73bb62850_0 .net "Din", 0 0, L_000001f73bbfa440;  1 drivers
v000001f73bb628f0_0 .net "Dout", 0 0, L_000001f73bc131a0;  1 drivers
v000001f73bb62cb0_0 .net "Ri", 0 0, L_000001f73bbfa300;  1 drivers
v000001f73bb62e90_0 .net "Si", 0 0, L_000001f73bbfa8a0;  1 drivers
v000001f73bb63070_0 .net *"_ivl_0", 0 0, L_000001f73bc138a0;  1 drivers
v000001f73bb636b0_0 .net *"_ivl_10", 0 0, L_000001f73bc142b0;  1 drivers
v000001f73bb66e50_0 .net *"_ivl_2", 0 0, L_000001f73bc13440;  1 drivers
v000001f73bb65cd0_0 .net *"_ivl_4", 0 0, L_000001f73bc14470;  1 drivers
v000001f73bb66ef0_0 .net *"_ivl_6", 0 0, L_000001f73bc13910;  1 drivers
S_000001f73bb73210 .scope generate, "genblk1[11]" "genblk1[11]" 5 102, 5 102 0, S_000001f73bb51510;
 .timescale -9 -12;
P_000001f73b9fa7f0 .param/l "i" 0 5 102, +C4<01011>;
S_000001f73bb73850 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f73bb73210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc13a60 .functor AND 1, L_000001f73bbf9ae0, L_000001f73bbf86e0, C4<1>, C4<1>;
L_000001f73bc13c90 .functor AND 1, L_000001f73bbf86e0, L_000001f73bbf8820, C4<1>, C4<1>;
L_000001f73bc13d70 .functor OR 1, L_000001f73bc13a60, L_000001f73bc13c90, C4<0>, C4<0>;
L_000001f73bc145c0 .functor AND 1, L_000001f73bbf9ae0, L_000001f73bbf8820, C4<1>, C4<1>;
L_000001f73bc13bb0 .functor OR 1, L_000001f73bc13d70, L_000001f73bc145c0, C4<0>, C4<0>;
L_000001f73bc146a0 .functor XOR 1, L_000001f73bbf9ae0, L_000001f73bbf86e0, C4<0>, C4<0>;
L_000001f73bc13ad0 .functor XOR 1, L_000001f73bc146a0, L_000001f73bbf8820, C4<0>, C4<0>;
v000001f73bb65190_0 .net "Debe", 0 0, L_000001f73bc13bb0;  1 drivers
v000001f73bb66d10_0 .net "Din", 0 0, L_000001f73bbf8820;  1 drivers
v000001f73bb66950_0 .net "Dout", 0 0, L_000001f73bc13ad0;  1 drivers
v000001f73bb64c90_0 .net "Ri", 0 0, L_000001f73bbf86e0;  1 drivers
v000001f73bb65f50_0 .net "Si", 0 0, L_000001f73bbf9ae0;  1 drivers
v000001f73bb659b0_0 .net *"_ivl_0", 0 0, L_000001f73bc13a60;  1 drivers
v000001f73bb66db0_0 .net *"_ivl_10", 0 0, L_000001f73bc146a0;  1 drivers
v000001f73bb65ff0_0 .net *"_ivl_2", 0 0, L_000001f73bc13c90;  1 drivers
v000001f73bb668b0_0 .net *"_ivl_4", 0 0, L_000001f73bc13d70;  1 drivers
v000001f73bb66630_0 .net *"_ivl_6", 0 0, L_000001f73bc145c0;  1 drivers
S_000001f73bb77de0 .scope module, "rne_sum" "RoundNearestEven" 5 119, 6 22 0, S_000001f73bb51510;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "ms";
    .port_info 1 /INPUT 5 "exp";
    .port_info 2 /OUTPUT 10 "ms_round";
    .port_info 3 /OUTPUT 5 "exp_round";
P_000001f73b699900 .param/l "BS" 0 6 22, +C4<00000000000000000000000000001111>;
P_000001f73b699938 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000100>;
P_000001f73b699970 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000001110>;
P_000001f73b6999a8 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000001001>;
L_000001f73bc13d00 .functor NOT 1, L_000001f73bbfc1a0, C4<0>, C4<0>, C4<0>;
L_000001f73bc148d0 .functor OR 1, L_000001f73bbfc100, L_000001f73bbfabc0, C4<0>, C4<0>;
L_000001f73bc13de0 .functor AND 1, L_000001f73bbf8e60, L_000001f73bc148d0, C4<1>, C4<1>;
v000001f73bb652d0_0 .net *"_ivl_11", 9 0, L_000001f73bbfb020;  1 drivers
v000001f73bb65370_0 .net *"_ivl_12", 10 0, L_000001f73bbfab20;  1 drivers
L_000001f73bb92500 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f73bb65410_0 .net *"_ivl_15", 0 0, L_000001f73bb92500;  1 drivers
v000001f73bb67030_0 .net *"_ivl_17", 0 0, L_000001f73bbfabc0;  1 drivers
v000001f73bb66bd0_0 .net *"_ivl_19", 0 0, L_000001f73bc148d0;  1 drivers
v000001f73bb64d30_0 .net *"_ivl_21", 0 0, L_000001f73bc13de0;  1 drivers
L_000001f73bb92548 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v000001f73bb66f90_0 .net/2u *"_ivl_22", 10 0, L_000001f73bb92548;  1 drivers
L_000001f73bb92590 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v000001f73bb64b50_0 .net/2u *"_ivl_24", 10 0, L_000001f73bb92590;  1 drivers
v000001f73bb654b0_0 .net *"_ivl_26", 10 0, L_000001f73bbfb7a0;  1 drivers
v000001f73bb648d0_0 .net *"_ivl_3", 3 0, L_000001f73bbf9e00;  1 drivers
v000001f73bb64fb0_0 .net *"_ivl_33", 0 0, L_000001f73bbfbc00;  1 drivers
v000001f73bb66090_0 .net *"_ivl_34", 4 0, L_000001f73bbfac60;  1 drivers
L_000001f73bb925d8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001f73bb65730_0 .net *"_ivl_37", 3 0, L_000001f73bb925d8;  1 drivers
v000001f73bb669f0_0 .net *"_ivl_7", 0 0, L_000001f73bbfc1a0;  1 drivers
v000001f73bb657d0_0 .net "boolean", 0 0, L_000001f73bbfc100;  1 drivers
v000001f73bb65870_0 .net "exp", 4 0, L_000001f73bbf9c20;  alias, 1 drivers
v000001f73bb65550_0 .net "exp_round", 4 0, L_000001f73bbfb8e0;  alias, 1 drivers
v000001f73bb65050_0 .net "guard", 0 0, L_000001f73bbf8e60;  1 drivers
v000001f73bb65d70_0 .net "is_even", 0 0, L_000001f73bc13d00;  1 drivers
v000001f73bb65e10_0 .net "ms", 14 0, L_000001f73bbf97c0;  alias, 1 drivers
v000001f73bb64970_0 .net "ms_round", 9 0, L_000001f73bbfbfc0;  alias, 1 drivers
v000001f73bb64a10_0 .net "temp", 10 0, L_000001f73bbfbe80;  1 drivers
L_000001f73bbf8e60 .part L_000001f73bbf97c0, 4, 1;
L_000001f73bbf9e00 .part L_000001f73bbf97c0, 0, 4;
L_000001f73bbfc100 .reduce/or L_000001f73bbf9e00;
L_000001f73bbfc1a0 .part L_000001f73bbf97c0, 5, 1;
L_000001f73bbfb020 .part L_000001f73bbf97c0, 5, 10;
L_000001f73bbfab20 .concat [ 10 1 0 0], L_000001f73bbfb020, L_000001f73bb92500;
L_000001f73bbfabc0 .reduce/nor L_000001f73bc13d00;
L_000001f73bbfb7a0 .functor MUXZ 11, L_000001f73bb92590, L_000001f73bb92548, L_000001f73bc13de0, C4<>;
L_000001f73bbfbe80 .arith/sum 11, L_000001f73bbfab20, L_000001f73bbfb7a0;
L_000001f73bbfbfc0 .part L_000001f73bbfbe80, 0, 10;
L_000001f73bbfbc00 .part L_000001f73bbfbe80, 10, 1;
L_000001f73bbfac60 .concat [ 1 4 0 0], L_000001f73bbfbc00, L_000001f73bb925d8;
L_000001f73bbfb8e0 .arith/sum 5, L_000001f73bbf9c20, L_000001f73bbfac60;
S_000001f73bb756d0 .scope module, "subsito1" "RestaExp_sum" 5 241, 5 19 0, S_000001f73bb2ab40;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "S";
    .port_info 1 /INPUT 5 "R";
    .port_info 2 /OUTPUT 5 "F";
P_000001f73bb2d440 .param/l "BS" 0 5 19, +C4<00000000000000000000000000001111>;
P_000001f73bb2d478 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000100>;
P_000001f73bb2d4b0 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000001001>;
v000001f73bb678f0_0 .net "Debe", 5 0, L_000001f73bbf7c40;  1 drivers
v000001f73bb67990_0 .net "F", 4 0, L_000001f73bbf71a0;  alias, 1 drivers
v000001f73bb67fd0_0 .net "R", 4 0, L_000001f73bbf4a40;  alias, 1 drivers
v000001f73bb68070_0 .net "S", 4 0, L_000001f73bbf3960;  alias, 1 drivers
L_000001f73bb92110 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f73bb6a730_0 .net/2u *"_ivl_39", 0 0, L_000001f73bb92110;  1 drivers
L_000001f73bbf4360 .part L_000001f73bbf3960, 0, 1;
L_000001f73bbf4400 .part L_000001f73bbf4a40, 0, 1;
L_000001f73bbf44a0 .part L_000001f73bbf7c40, 0, 1;
L_000001f73bbf4900 .part L_000001f73bbf3960, 1, 1;
L_000001f73bbf6700 .part L_000001f73bbf4a40, 1, 1;
L_000001f73bbf6340 .part L_000001f73bbf7c40, 1, 1;
L_000001f73bbf7ec0 .part L_000001f73bbf3960, 2, 1;
L_000001f73bbf5da0 .part L_000001f73bbf4a40, 2, 1;
L_000001f73bbf62a0 .part L_000001f73bbf7c40, 2, 1;
L_000001f73bbf5d00 .part L_000001f73bbf3960, 3, 1;
L_000001f73bbf7100 .part L_000001f73bbf4a40, 3, 1;
L_000001f73bbf8000 .part L_000001f73bbf7c40, 3, 1;
L_000001f73bbf7560 .part L_000001f73bbf3960, 4, 1;
L_000001f73bbf7060 .part L_000001f73bbf4a40, 4, 1;
L_000001f73bbf7f60 .part L_000001f73bbf7c40, 4, 1;
LS_000001f73bbf71a0_0_0 .concat8 [ 1 1 1 1], L_000001f73bc09f10, L_000001f73bc0a840, L_000001f73bc0a290, L_000001f73bc0a530;
LS_000001f73bbf71a0_0_4 .concat8 [ 1 0 0 0], L_000001f73bc09730;
L_000001f73bbf71a0 .concat8 [ 4 1 0 0], LS_000001f73bbf71a0_0_0, LS_000001f73bbf71a0_0_4;
LS_000001f73bbf7c40_0_0 .concat8 [ 1 1 1 1], L_000001f73bb92110, L_000001f73bc0aae0, L_000001f73bc09ea0, L_000001f73bc0a220;
LS_000001f73bbf7c40_0_4 .concat8 [ 1 1 0 0], L_000001f73bc09420, L_000001f73bc0a760;
L_000001f73bbf7c40 .concat8 [ 4 2 0 0], LS_000001f73bbf7c40_0_0, LS_000001f73bbf7c40_0_4;
S_000001f73bb77f70 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000001f73bb756d0;
 .timescale -9 -12;
P_000001f73b9fb930 .param/l "i" 0 5 28, +C4<00>;
S_000001f73bb77610 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f73bb77f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc095e0 .functor NOT 1, L_000001f73bbf4360, C4<0>, C4<0>, C4<0>;
L_000001f73bc0a990 .functor AND 1, L_000001f73bc095e0, L_000001f73bbf4400, C4<1>, C4<1>;
L_000001f73bc099d0 .functor NOT 1, L_000001f73bbf4360, C4<0>, C4<0>, C4<0>;
L_000001f73bc0aa70 .functor AND 1, L_000001f73bc099d0, L_000001f73bbf44a0, C4<1>, C4<1>;
L_000001f73bc0a0d0 .functor OR 1, L_000001f73bc0a990, L_000001f73bc0aa70, C4<0>, C4<0>;
L_000001f73bc0a7d0 .functor AND 1, L_000001f73bbf4400, L_000001f73bbf44a0, C4<1>, C4<1>;
L_000001f73bc0aae0 .functor OR 1, L_000001f73bc0a0d0, L_000001f73bc0a7d0, C4<0>, C4<0>;
L_000001f73bc09650 .functor XOR 1, L_000001f73bbf4360, L_000001f73bbf4400, C4<0>, C4<0>;
L_000001f73bc09f10 .functor XOR 1, L_000001f73bc09650, L_000001f73bbf44a0, C4<0>, C4<0>;
v000001f73bb68c50_0 .net "Debe", 0 0, L_000001f73bc0aae0;  1 drivers
v000001f73bb69010_0 .net "Din", 0 0, L_000001f73bbf44a0;  1 drivers
v000001f73bb68a70_0 .net "Dout", 0 0, L_000001f73bc09f10;  1 drivers
v000001f73bb673f0_0 .net "Ri", 0 0, L_000001f73bbf4400;  1 drivers
v000001f73bb675d0_0 .net "Si", 0 0, L_000001f73bbf4360;  1 drivers
v000001f73bb67350_0 .net *"_ivl_0", 0 0, L_000001f73bc095e0;  1 drivers
v000001f73bb69510_0 .net *"_ivl_10", 0 0, L_000001f73bc0a7d0;  1 drivers
v000001f73bb68b10_0 .net *"_ivl_14", 0 0, L_000001f73bc09650;  1 drivers
v000001f73bb69650_0 .net *"_ivl_2", 0 0, L_000001f73bc0a990;  1 drivers
v000001f73bb687f0_0 .net *"_ivl_4", 0 0, L_000001f73bc099d0;  1 drivers
v000001f73bb690b0_0 .net *"_ivl_6", 0 0, L_000001f73bc0aa70;  1 drivers
v000001f73bb68930_0 .net *"_ivl_8", 0 0, L_000001f73bc0a0d0;  1 drivers
S_000001f73bb76030 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000001f73bb756d0;
 .timescale -9 -12;
P_000001f73b9fb730 .param/l "i" 0 5 28, +C4<01>;
S_000001f73bb78a60 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f73bb76030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc09a40 .functor NOT 1, L_000001f73bbf4900, C4<0>, C4<0>, C4<0>;
L_000001f73bc0aa00 .functor AND 1, L_000001f73bc09a40, L_000001f73bbf6700, C4<1>, C4<1>;
L_000001f73bc09570 .functor NOT 1, L_000001f73bbf4900, C4<0>, C4<0>, C4<0>;
L_000001f73bc0a140 .functor AND 1, L_000001f73bc09570, L_000001f73bbf6340, C4<1>, C4<1>;
L_000001f73bc0a3e0 .functor OR 1, L_000001f73bc0aa00, L_000001f73bc0a140, C4<0>, C4<0>;
L_000001f73bc09d50 .functor AND 1, L_000001f73bbf6700, L_000001f73bbf6340, C4<1>, C4<1>;
L_000001f73bc09ea0 .functor OR 1, L_000001f73bc0a3e0, L_000001f73bc09d50, C4<0>, C4<0>;
L_000001f73bc0ac30 .functor XOR 1, L_000001f73bbf4900, L_000001f73bbf6700, C4<0>, C4<0>;
L_000001f73bc0a840 .functor XOR 1, L_000001f73bc0ac30, L_000001f73bbf6340, C4<0>, C4<0>;
v000001f73bb691f0_0 .net "Debe", 0 0, L_000001f73bc09ea0;  1 drivers
v000001f73bb67ad0_0 .net "Din", 0 0, L_000001f73bbf6340;  1 drivers
v000001f73bb68110_0 .net "Dout", 0 0, L_000001f73bc0a840;  1 drivers
v000001f73bb67490_0 .net "Ri", 0 0, L_000001f73bbf6700;  1 drivers
v000001f73bb68610_0 .net "Si", 0 0, L_000001f73bbf4900;  1 drivers
v000001f73bb67f30_0 .net *"_ivl_0", 0 0, L_000001f73bc09a40;  1 drivers
v000001f73bb67170_0 .net *"_ivl_10", 0 0, L_000001f73bc09d50;  1 drivers
v000001f73bb67210_0 .net *"_ivl_14", 0 0, L_000001f73bc0ac30;  1 drivers
v000001f73bb68cf0_0 .net *"_ivl_2", 0 0, L_000001f73bc0aa00;  1 drivers
v000001f73bb68750_0 .net *"_ivl_4", 0 0, L_000001f73bc09570;  1 drivers
v000001f73bb681b0_0 .net *"_ivl_6", 0 0, L_000001f73bc0a140;  1 drivers
v000001f73bb695b0_0 .net *"_ivl_8", 0 0, L_000001f73bc0a3e0;  1 drivers
S_000001f73bb759f0 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000001f73bb756d0;
 .timescale -9 -12;
P_000001f73b9fb9b0 .param/l "i" 0 5 28, +C4<010>;
S_000001f73bb75ea0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f73bb759f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc0aca0 .functor NOT 1, L_000001f73bbf7ec0, C4<0>, C4<0>, C4<0>;
L_000001f73bc092d0 .functor AND 1, L_000001f73bc0aca0, L_000001f73bbf5da0, C4<1>, C4<1>;
L_000001f73bc09f80 .functor NOT 1, L_000001f73bbf7ec0, C4<0>, C4<0>, C4<0>;
L_000001f73bc09110 .functor AND 1, L_000001f73bc09f80, L_000001f73bbf62a0, C4<1>, C4<1>;
L_000001f73bc09180 .functor OR 1, L_000001f73bc092d0, L_000001f73bc09110, C4<0>, C4<0>;
L_000001f73bc0a1b0 .functor AND 1, L_000001f73bbf5da0, L_000001f73bbf62a0, C4<1>, C4<1>;
L_000001f73bc0a220 .functor OR 1, L_000001f73bc09180, L_000001f73bc0a1b0, C4<0>, C4<0>;
L_000001f73bc096c0 .functor XOR 1, L_000001f73bbf7ec0, L_000001f73bbf5da0, C4<0>, C4<0>;
L_000001f73bc0a290 .functor XOR 1, L_000001f73bc096c0, L_000001f73bbf62a0, C4<0>, C4<0>;
v000001f73bb68390_0 .net "Debe", 0 0, L_000001f73bc0a220;  1 drivers
v000001f73bb68250_0 .net "Din", 0 0, L_000001f73bbf62a0;  1 drivers
v000001f73bb69330_0 .net "Dout", 0 0, L_000001f73bc0a290;  1 drivers
v000001f73bb693d0_0 .net "Ri", 0 0, L_000001f73bbf5da0;  1 drivers
v000001f73bb67b70_0 .net "Si", 0 0, L_000001f73bbf7ec0;  1 drivers
v000001f73bb696f0_0 .net *"_ivl_0", 0 0, L_000001f73bc0aca0;  1 drivers
v000001f73bb68d90_0 .net *"_ivl_10", 0 0, L_000001f73bc0a1b0;  1 drivers
v000001f73bb67710_0 .net *"_ivl_14", 0 0, L_000001f73bc096c0;  1 drivers
v000001f73bb67c10_0 .net *"_ivl_2", 0 0, L_000001f73bc092d0;  1 drivers
v000001f73bb69790_0 .net *"_ivl_4", 0 0, L_000001f73bc09f80;  1 drivers
v000001f73bb68bb0_0 .net *"_ivl_6", 0 0, L_000001f73bc09110;  1 drivers
v000001f73bb68890_0 .net *"_ivl_8", 0 0, L_000001f73bc09180;  1 drivers
S_000001f73bb76e40 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000001f73bb756d0;
 .timescale -9 -12;
P_000001f73b9fb2b0 .param/l "i" 0 5 28, +C4<011>;
S_000001f73bb76fd0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f73bb76e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc0a300 .functor NOT 1, L_000001f73bbf5d00, C4<0>, C4<0>, C4<0>;
L_000001f73bc093b0 .functor AND 1, L_000001f73bc0a300, L_000001f73bbf7100, C4<1>, C4<1>;
L_000001f73bc091f0 .functor NOT 1, L_000001f73bbf5d00, C4<0>, C4<0>, C4<0>;
L_000001f73bc09260 .functor AND 1, L_000001f73bc091f0, L_000001f73bbf8000, C4<1>, C4<1>;
L_000001f73bc09340 .functor OR 1, L_000001f73bc093b0, L_000001f73bc09260, C4<0>, C4<0>;
L_000001f73bc0a5a0 .functor AND 1, L_000001f73bbf7100, L_000001f73bbf8000, C4<1>, C4<1>;
L_000001f73bc09420 .functor OR 1, L_000001f73bc09340, L_000001f73bc0a5a0, C4<0>, C4<0>;
L_000001f73bc09ab0 .functor XOR 1, L_000001f73bbf5d00, L_000001f73bbf7100, C4<0>, C4<0>;
L_000001f73bc0a530 .functor XOR 1, L_000001f73bc09ab0, L_000001f73bbf8000, C4<0>, C4<0>;
v000001f73bb69830_0 .net "Debe", 0 0, L_000001f73bc09420;  1 drivers
v000001f73bb67530_0 .net "Din", 0 0, L_000001f73bbf8000;  1 drivers
v000001f73bb67a30_0 .net "Dout", 0 0, L_000001f73bc0a530;  1 drivers
v000001f73bb689d0_0 .net "Ri", 0 0, L_000001f73bbf7100;  1 drivers
v000001f73bb682f0_0 .net "Si", 0 0, L_000001f73bbf5d00;  1 drivers
v000001f73bb67670_0 .net *"_ivl_0", 0 0, L_000001f73bc0a300;  1 drivers
v000001f73bb68e30_0 .net *"_ivl_10", 0 0, L_000001f73bc0a5a0;  1 drivers
v000001f73bb670d0_0 .net *"_ivl_14", 0 0, L_000001f73bc09ab0;  1 drivers
v000001f73bb69470_0 .net *"_ivl_2", 0 0, L_000001f73bc093b0;  1 drivers
v000001f73bb69150_0 .net *"_ivl_4", 0 0, L_000001f73bc091f0;  1 drivers
v000001f73bb677b0_0 .net *"_ivl_6", 0 0, L_000001f73bc09260;  1 drivers
v000001f73bb68430_0 .net *"_ivl_8", 0 0, L_000001f73bc09340;  1 drivers
S_000001f73bb78d80 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000001f73bb756d0;
 .timescale -9 -12;
P_000001f73b9fbb70 .param/l "i" 0 5 28, +C4<0100>;
S_000001f73bb78100 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f73bb78d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc09500 .functor NOT 1, L_000001f73bbf7560, C4<0>, C4<0>, C4<0>;
L_000001f73bc0a680 .functor AND 1, L_000001f73bc09500, L_000001f73bbf7060, C4<1>, C4<1>;
L_000001f73bc09dc0 .functor NOT 1, L_000001f73bbf7560, C4<0>, C4<0>, C4<0>;
L_000001f73bc09b20 .functor AND 1, L_000001f73bc09dc0, L_000001f73bbf7f60, C4<1>, C4<1>;
L_000001f73bc09c00 .functor OR 1, L_000001f73bc0a680, L_000001f73bc09b20, C4<0>, C4<0>;
L_000001f73bc09b90 .functor AND 1, L_000001f73bbf7060, L_000001f73bbf7f60, C4<1>, C4<1>;
L_000001f73bc0a760 .functor OR 1, L_000001f73bc09c00, L_000001f73bc09b90, C4<0>, C4<0>;
L_000001f73bc09c70 .functor XOR 1, L_000001f73bbf7560, L_000001f73bbf7060, C4<0>, C4<0>;
L_000001f73bc09730 .functor XOR 1, L_000001f73bc09c70, L_000001f73bbf7f60, C4<0>, C4<0>;
v000001f73bb68ed0_0 .net "Debe", 0 0, L_000001f73bc0a760;  1 drivers
v000001f73bb68f70_0 .net "Din", 0 0, L_000001f73bbf7f60;  1 drivers
v000001f73bb684d0_0 .net "Dout", 0 0, L_000001f73bc09730;  1 drivers
v000001f73bb68570_0 .net "Ri", 0 0, L_000001f73bbf7060;  1 drivers
v000001f73bb69290_0 .net "Si", 0 0, L_000001f73bbf7560;  1 drivers
v000001f73bb686b0_0 .net *"_ivl_0", 0 0, L_000001f73bc09500;  1 drivers
v000001f73bb67cb0_0 .net *"_ivl_10", 0 0, L_000001f73bc09b90;  1 drivers
v000001f73bb672b0_0 .net *"_ivl_14", 0 0, L_000001f73bc09c70;  1 drivers
v000001f73bb67d50_0 .net *"_ivl_2", 0 0, L_000001f73bc0a680;  1 drivers
v000001f73bb67df0_0 .net *"_ivl_4", 0 0, L_000001f73bc09dc0;  1 drivers
v000001f73bb67e90_0 .net *"_ivl_6", 0 0, L_000001f73bc09b20;  1 drivers
v000001f73bb67850_0 .net *"_ivl_8", 0 0, L_000001f73bc09c00;  1 drivers
S_000001f73bb76670 .scope module, "subsito2" "RestaExp_sum" 5 242, 5 19 0, S_000001f73bb2ab40;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "S";
    .port_info 1 /INPUT 5 "R";
    .port_info 2 /OUTPUT 5 "F";
P_000001f73bb2d230 .param/l "BS" 0 5 19, +C4<00000000000000000000000000001111>;
P_000001f73bb2d268 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000100>;
P_000001f73bb2d2a0 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000001001>;
v000001f73bb6ad70_0 .net "Debe", 5 0, L_000001f73bbf5940;  1 drivers
v000001f73bb6ae10_0 .net "F", 4 0, L_000001f73bbf60c0;  alias, 1 drivers
v000001f73bb6aeb0_0 .net "R", 4 0, L_000001f73bbf3960;  alias, 1 drivers
v000001f73bb6ccb0_0 .net "S", 4 0, L_000001f73bbf4a40;  alias, 1 drivers
L_000001f73bb92158 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f73bb6d890_0 .net/2u *"_ivl_39", 0 0, L_000001f73bb92158;  1 drivers
L_000001f73bbf5e40 .part L_000001f73bbf4a40, 0, 1;
L_000001f73bbf6980 .part L_000001f73bbf3960, 0, 1;
L_000001f73bbf6840 .part L_000001f73bbf5940, 0, 1;
L_000001f73bbf68e0 .part L_000001f73bbf4a40, 1, 1;
L_000001f73bbf6ac0 .part L_000001f73bbf3960, 1, 1;
L_000001f73bbf7240 .part L_000001f73bbf5940, 1, 1;
L_000001f73bbf80a0 .part L_000001f73bbf4a40, 2, 1;
L_000001f73bbf5ee0 .part L_000001f73bbf3960, 2, 1;
L_000001f73bbf63e0 .part L_000001f73bbf5940, 2, 1;
L_000001f73bbf76a0 .part L_000001f73bbf4a40, 3, 1;
L_000001f73bbf6c00 .part L_000001f73bbf3960, 3, 1;
L_000001f73bbf6a20 .part L_000001f73bbf5940, 3, 1;
L_000001f73bbf67a0 .part L_000001f73bbf4a40, 4, 1;
L_000001f73bbf7d80 .part L_000001f73bbf3960, 4, 1;
L_000001f73bbf72e0 .part L_000001f73bbf5940, 4, 1;
LS_000001f73bbf60c0_0_0 .concat8 [ 1 1 1 1], L_000001f73bc19800, L_000001f73bc19870, L_000001f73bc19640, L_000001f73bc19950;
LS_000001f73bbf60c0_0_4 .concat8 [ 1 0 0 0], L_000001f73bc19b80;
L_000001f73bbf60c0 .concat8 [ 4 1 0 0], LS_000001f73bbf60c0_0_0, LS_000001f73bbf60c0_0_4;
LS_000001f73bbf5940_0_0 .concat8 [ 1 1 1 1], L_000001f73bb92158, L_000001f73bc10260, L_000001f73bc19cd0, L_000001f73bc18ca0;
LS_000001f73bbf5940_0_4 .concat8 [ 1 1 0 0], L_000001f73bc19e20, L_000001f73bc19b10;
L_000001f73bbf5940 .concat8 [ 4 2 0 0], LS_000001f73bbf5940_0_0, LS_000001f73bbf5940_0_4;
S_000001f73bb78bf0 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000001f73bb76670;
 .timescale -9 -12;
P_000001f73b9fb030 .param/l "i" 0 5 28, +C4<00>;
S_000001f73bb78740 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f73bb78bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc0a370 .functor NOT 1, L_000001f73bbf5e40, C4<0>, C4<0>, C4<0>;
L_000001f73bc09810 .functor AND 1, L_000001f73bc0a370, L_000001f73bbf6980, C4<1>, C4<1>;
L_000001f73bc0a8b0 .functor NOT 1, L_000001f73bbf5e40, C4<0>, C4<0>, C4<0>;
L_000001f73bc09e30 .functor AND 1, L_000001f73bc0a8b0, L_000001f73bbf6840, C4<1>, C4<1>;
L_000001f73bc0a450 .functor OR 1, L_000001f73bc09810, L_000001f73bc09e30, C4<0>, C4<0>;
L_000001f73bc09490 .functor AND 1, L_000001f73bbf6980, L_000001f73bbf6840, C4<1>, C4<1>;
L_000001f73bc10260 .functor OR 1, L_000001f73bc0a450, L_000001f73bc09490, C4<0>, C4<0>;
L_000001f73bc19a30 .functor XOR 1, L_000001f73bbf5e40, L_000001f73bbf6980, C4<0>, C4<0>;
L_000001f73bc19800 .functor XOR 1, L_000001f73bc19a30, L_000001f73bbf6840, C4<0>, C4<0>;
v000001f73bb6b3b0_0 .net "Debe", 0 0, L_000001f73bc10260;  1 drivers
v000001f73bb69e70_0 .net "Din", 0 0, L_000001f73bbf6840;  1 drivers
v000001f73bb6bbd0_0 .net "Dout", 0 0, L_000001f73bc19800;  1 drivers
v000001f73bb6aff0_0 .net "Ri", 0 0, L_000001f73bbf6980;  1 drivers
v000001f73bb6a7d0_0 .net "Si", 0 0, L_000001f73bbf5e40;  1 drivers
v000001f73bb6bef0_0 .net *"_ivl_0", 0 0, L_000001f73bc0a370;  1 drivers
v000001f73bb6b090_0 .net *"_ivl_10", 0 0, L_000001f73bc09490;  1 drivers
v000001f73bb6a4b0_0 .net *"_ivl_14", 0 0, L_000001f73bc19a30;  1 drivers
v000001f73bb6b8b0_0 .net *"_ivl_2", 0 0, L_000001f73bc09810;  1 drivers
v000001f73bb6b4f0_0 .net *"_ivl_4", 0 0, L_000001f73bc0a8b0;  1 drivers
v000001f73bb6b770_0 .net *"_ivl_6", 0 0, L_000001f73bc09e30;  1 drivers
v000001f73bb6a870_0 .net *"_ivl_8", 0 0, L_000001f73bc0a450;  1 drivers
S_000001f73bb77480 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000001f73bb76670;
 .timescale -9 -12;
P_000001f73b9fb2f0 .param/l "i" 0 5 28, +C4<01>;
S_000001f73bb772f0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f73bb77480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc19100 .functor NOT 1, L_000001f73bbf68e0, C4<0>, C4<0>, C4<0>;
L_000001f73bc18d80 .functor AND 1, L_000001f73bc19100, L_000001f73bbf6ac0, C4<1>, C4<1>;
L_000001f73bc18ed0 .functor NOT 1, L_000001f73bbf68e0, C4<0>, C4<0>, C4<0>;
L_000001f73bc18840 .functor AND 1, L_000001f73bc18ed0, L_000001f73bbf7240, C4<1>, C4<1>;
L_000001f73bc19170 .functor OR 1, L_000001f73bc18d80, L_000001f73bc18840, C4<0>, C4<0>;
L_000001f73bc19f70 .functor AND 1, L_000001f73bbf6ac0, L_000001f73bbf7240, C4<1>, C4<1>;
L_000001f73bc19cd0 .functor OR 1, L_000001f73bc19170, L_000001f73bc19f70, C4<0>, C4<0>;
L_000001f73bc1a050 .functor XOR 1, L_000001f73bbf68e0, L_000001f73bbf6ac0, C4<0>, C4<0>;
L_000001f73bc19870 .functor XOR 1, L_000001f73bc1a050, L_000001f73bbf7240, C4<0>, C4<0>;
v000001f73bb6bf90_0 .net "Debe", 0 0, L_000001f73bc19cd0;  1 drivers
v000001f73bb69b50_0 .net "Din", 0 0, L_000001f73bbf7240;  1 drivers
v000001f73bb6a910_0 .net "Dout", 0 0, L_000001f73bc19870;  1 drivers
v000001f73bb6b130_0 .net "Ri", 0 0, L_000001f73bbf6ac0;  1 drivers
v000001f73bb6a690_0 .net "Si", 0 0, L_000001f73bbf68e0;  1 drivers
v000001f73bb6b310_0 .net *"_ivl_0", 0 0, L_000001f73bc19100;  1 drivers
v000001f73bb69ab0_0 .net *"_ivl_10", 0 0, L_000001f73bc19f70;  1 drivers
v000001f73bb69a10_0 .net *"_ivl_14", 0 0, L_000001f73bc1a050;  1 drivers
v000001f73bb6bdb0_0 .net *"_ivl_2", 0 0, L_000001f73bc18d80;  1 drivers
v000001f73bb6b1d0_0 .net *"_ivl_4", 0 0, L_000001f73bc18ed0;  1 drivers
v000001f73bb6a550_0 .net *"_ivl_6", 0 0, L_000001f73bc18840;  1 drivers
v000001f73bb6b950_0 .net *"_ivl_8", 0 0, L_000001f73bc19170;  1 drivers
S_000001f73bb75090 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000001f73bb76670;
 .timescale -9 -12;
P_000001f73b9fb330 .param/l "i" 0 5 28, +C4<010>;
S_000001f73bb764e0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f73bb75090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc193a0 .functor NOT 1, L_000001f73bbf80a0, C4<0>, C4<0>, C4<0>;
L_000001f73bc19720 .functor AND 1, L_000001f73bc193a0, L_000001f73bbf5ee0, C4<1>, C4<1>;
L_000001f73bc198e0 .functor NOT 1, L_000001f73bbf80a0, C4<0>, C4<0>, C4<0>;
L_000001f73bc18760 .functor AND 1, L_000001f73bc198e0, L_000001f73bbf63e0, C4<1>, C4<1>;
L_000001f73bc195d0 .functor OR 1, L_000001f73bc19720, L_000001f73bc18760, C4<0>, C4<0>;
L_000001f73bc19fe0 .functor AND 1, L_000001f73bbf5ee0, L_000001f73bbf63e0, C4<1>, C4<1>;
L_000001f73bc18ca0 .functor OR 1, L_000001f73bc195d0, L_000001f73bc19fe0, C4<0>, C4<0>;
L_000001f73bc19c60 .functor XOR 1, L_000001f73bbf80a0, L_000001f73bbf5ee0, C4<0>, C4<0>;
L_000001f73bc19640 .functor XOR 1, L_000001f73bc19c60, L_000001f73bbf63e0, C4<0>, C4<0>;
v000001f73bb6b9f0_0 .net "Debe", 0 0, L_000001f73bc18ca0;  1 drivers
v000001f73bb6af50_0 .net "Din", 0 0, L_000001f73bbf63e0;  1 drivers
v000001f73bb69d30_0 .net "Dout", 0 0, L_000001f73bc19640;  1 drivers
v000001f73bb6b270_0 .net "Ri", 0 0, L_000001f73bbf5ee0;  1 drivers
v000001f73bb6a2d0_0 .net "Si", 0 0, L_000001f73bbf80a0;  1 drivers
v000001f73bb6b450_0 .net *"_ivl_0", 0 0, L_000001f73bc193a0;  1 drivers
v000001f73bb6b810_0 .net *"_ivl_10", 0 0, L_000001f73bc19fe0;  1 drivers
v000001f73bb6b590_0 .net *"_ivl_14", 0 0, L_000001f73bc19c60;  1 drivers
v000001f73bb69bf0_0 .net *"_ivl_2", 0 0, L_000001f73bc19720;  1 drivers
v000001f73bb6b630_0 .net *"_ivl_4", 0 0, L_000001f73bc198e0;  1 drivers
v000001f73bb69f10_0 .net *"_ivl_6", 0 0, L_000001f73bc18760;  1 drivers
v000001f73bb6a370_0 .net *"_ivl_8", 0 0, L_000001f73bc195d0;  1 drivers
S_000001f73bb75220 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000001f73bb76670;
 .timescale -9 -12;
P_000001f73b9fb430 .param/l "i" 0 5 28, +C4<011>;
S_000001f73bb777a0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f73bb75220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc196b0 .functor NOT 1, L_000001f73bbf76a0, C4<0>, C4<0>, C4<0>;
L_000001f73bc187d0 .functor AND 1, L_000001f73bc196b0, L_000001f73bbf6c00, C4<1>, C4<1>;
L_000001f73bc1a0c0 .functor NOT 1, L_000001f73bbf76a0, C4<0>, C4<0>, C4<0>;
L_000001f73bc18610 .functor AND 1, L_000001f73bc1a0c0, L_000001f73bbf6a20, C4<1>, C4<1>;
L_000001f73bc18530 .functor OR 1, L_000001f73bc187d0, L_000001f73bc18610, C4<0>, C4<0>;
L_000001f73bc199c0 .functor AND 1, L_000001f73bbf6c00, L_000001f73bbf6a20, C4<1>, C4<1>;
L_000001f73bc19e20 .functor OR 1, L_000001f73bc18530, L_000001f73bc199c0, C4<0>, C4<0>;
L_000001f73bc18f40 .functor XOR 1, L_000001f73bbf76a0, L_000001f73bbf6c00, C4<0>, C4<0>;
L_000001f73bc19950 .functor XOR 1, L_000001f73bc18f40, L_000001f73bbf6a20, C4<0>, C4<0>;
v000001f73bb69dd0_0 .net "Debe", 0 0, L_000001f73bc19e20;  1 drivers
v000001f73bb6be50_0 .net "Din", 0 0, L_000001f73bbf6a20;  1 drivers
v000001f73bb6acd0_0 .net "Dout", 0 0, L_000001f73bc19950;  1 drivers
v000001f73bb6a410_0 .net "Ri", 0 0, L_000001f73bbf6c00;  1 drivers
v000001f73bb69c90_0 .net "Si", 0 0, L_000001f73bbf76a0;  1 drivers
v000001f73bb6ba90_0 .net *"_ivl_0", 0 0, L_000001f73bc196b0;  1 drivers
v000001f73bb6a9b0_0 .net *"_ivl_10", 0 0, L_000001f73bc199c0;  1 drivers
v000001f73bb6bb30_0 .net *"_ivl_14", 0 0, L_000001f73bc18f40;  1 drivers
v000001f73bb6aa50_0 .net *"_ivl_2", 0 0, L_000001f73bc187d0;  1 drivers
v000001f73bb6b6d0_0 .net *"_ivl_4", 0 0, L_000001f73bc1a0c0;  1 drivers
v000001f73bb6c030_0 .net *"_ivl_6", 0 0, L_000001f73bc18610;  1 drivers
v000001f73bb6bc70_0 .net *"_ivl_8", 0 0, L_000001f73bc18530;  1 drivers
S_000001f73bb77930 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000001f73bb76670;
 .timescale -9 -12;
P_000001f73b9fc730 .param/l "i" 0 5 28, +C4<0100>;
S_000001f73bb76990 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f73bb77930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f73bc185a0 .functor NOT 1, L_000001f73bbf67a0, C4<0>, C4<0>, C4<0>;
L_000001f73bc19aa0 .functor AND 1, L_000001f73bc185a0, L_000001f73bbf7d80, C4<1>, C4<1>;
L_000001f73bc18bc0 .functor NOT 1, L_000001f73bbf67a0, C4<0>, C4<0>, C4<0>;
L_000001f73bc19790 .functor AND 1, L_000001f73bc18bc0, L_000001f73bbf72e0, C4<1>, C4<1>;
L_000001f73bc19db0 .functor OR 1, L_000001f73bc19aa0, L_000001f73bc19790, C4<0>, C4<0>;
L_000001f73bc186f0 .functor AND 1, L_000001f73bbf7d80, L_000001f73bbf72e0, C4<1>, C4<1>;
L_000001f73bc19b10 .functor OR 1, L_000001f73bc19db0, L_000001f73bc186f0, C4<0>, C4<0>;
L_000001f73bc18df0 .functor XOR 1, L_000001f73bbf67a0, L_000001f73bbf7d80, C4<0>, C4<0>;
L_000001f73bc19b80 .functor XOR 1, L_000001f73bc18df0, L_000001f73bbf72e0, C4<0>, C4<0>;
v000001f73bb69fb0_0 .net "Debe", 0 0, L_000001f73bc19b10;  1 drivers
v000001f73bb6bd10_0 .net "Din", 0 0, L_000001f73bbf72e0;  1 drivers
v000001f73bb6a5f0_0 .net "Dout", 0 0, L_000001f73bc19b80;  1 drivers
v000001f73bb6a230_0 .net "Ri", 0 0, L_000001f73bbf7d80;  1 drivers
v000001f73bb698d0_0 .net "Si", 0 0, L_000001f73bbf67a0;  1 drivers
v000001f73bb6a050_0 .net *"_ivl_0", 0 0, L_000001f73bc185a0;  1 drivers
v000001f73bb69970_0 .net *"_ivl_10", 0 0, L_000001f73bc186f0;  1 drivers
v000001f73bb6a0f0_0 .net *"_ivl_14", 0 0, L_000001f73bc18df0;  1 drivers
v000001f73bb6a190_0 .net *"_ivl_2", 0 0, L_000001f73bc19aa0;  1 drivers
v000001f73bb6aaf0_0 .net *"_ivl_4", 0 0, L_000001f73bc18bc0;  1 drivers
v000001f73bb6ab90_0 .net *"_ivl_6", 0 0, L_000001f73bc19790;  1 drivers
v000001f73bb6ac30_0 .net *"_ivl_8", 0 0, L_000001f73bc19db0;  1 drivers
S_000001f73bb788d0 .scope module, "inf_det_R" "is_inf_detector" 4 110, 8 68 0, S_000001f73ba98de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "value";
    .port_info 1 /OUTPUT 1 "is_posInf";
    .port_info 2 /OUTPUT 1 "is_negInf";
P_000001f73bb2d020 .param/l "BS" 0 8 71, +C4<00000000000000000000000000001111>;
P_000001f73bb2d058 .param/l "EBS" 0 8 70, +C4<00000000000000000000000000000100>;
P_000001f73bb2d090 .param/l "MBS" 0 8 69, +C4<00000000000000000000000000001001>;
L_000001f73bc3b100 .functor NOT 1, L_000001f73bc07140, C4<0>, C4<0>, C4<0>;
L_000001f73bc3b2c0 .functor AND 1, L_000001f73bc3b100, L_000001f73bc073c0, C4<1>, C4<1>;
L_000001f73bc3abc0 .functor AND 1, L_000001f73bc3b2c0, L_000001f73bc08220, C4<1>, C4<1>;
L_000001f73bc3b950 .functor AND 1, L_000001f73bc07140, L_000001f73bc07640, C4<1>, C4<1>;
L_000001f73bc3ba30 .functor AND 1, L_000001f73bc3b950, L_000001f73bc080e0, C4<1>, C4<1>;
v000001f73bb70b30_0 .net "Exp", 4 0, L_000001f73bc075a0;  1 drivers
v000001f73bb6eab0_0 .net "Man", 9 0, L_000001f73bc08b80;  1 drivers
v000001f73bb6f370_0 .net *"_ivl_10", 0 0, L_000001f73bc3b2c0;  1 drivers
v000001f73bb70130_0 .net *"_ivl_13", 0 0, L_000001f73bc08220;  1 drivers
v000001f73bb6fa50_0 .net *"_ivl_17", 0 0, L_000001f73bc07640;  1 drivers
v000001f73bb6f0f0_0 .net *"_ivl_18", 0 0, L_000001f73bc3b950;  1 drivers
v000001f73bb6f4b0_0 .net *"_ivl_21", 0 0, L_000001f73bc080e0;  1 drivers
v000001f73bb6faf0_0 .net *"_ivl_6", 0 0, L_000001f73bc3b100;  1 drivers
v000001f73bb70950_0 .net *"_ivl_9", 0 0, L_000001f73bc073c0;  1 drivers
v000001f73bb6fb90_0 .net "is_negInf", 0 0, L_000001f73bc3ba30;  alias, 1 drivers
v000001f73bb6fc30_0 .net "is_posInf", 0 0, L_000001f73bc3abc0;  alias, 1 drivers
v000001f73bb6fcd0_0 .net "sign", 0 0, L_000001f73bc07140;  1 drivers
v000001f73bb6fff0_0 .net "value", 15 0, v000001f73bb58710_0;  alias, 1 drivers
L_000001f73bc07140 .part v000001f73bb58710_0, 15, 1;
L_000001f73bc075a0 .part v000001f73bb58710_0, 10, 5;
L_000001f73bc08b80 .part v000001f73bb58710_0, 0, 10;
L_000001f73bc073c0 .reduce/and L_000001f73bc075a0;
L_000001f73bc08220 .reduce/nor L_000001f73bc08b80;
L_000001f73bc07640 .reduce/and L_000001f73bc075a0;
L_000001f73bc080e0 .reduce/nor L_000001f73bc08b80;
S_000001f73bb75860 .scope module, "inf_det_S" "is_inf_detector" 4 102, 8 68 0, S_000001f73ba98de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "value";
    .port_info 1 /OUTPUT 1 "is_posInf";
    .port_info 2 /OUTPUT 1 "is_negInf";
P_000001f73bb2d7b0 .param/l "BS" 0 8 71, +C4<00000000000000000000000000001111>;
P_000001f73bb2d7e8 .param/l "EBS" 0 8 70, +C4<00000000000000000000000000000100>;
P_000001f73bb2d820 .param/l "MBS" 0 8 69, +C4<00000000000000000000000000001001>;
L_000001f73bc3b8e0 .functor NOT 1, L_000001f73bc07960, C4<0>, C4<0>, C4<0>;
L_000001f73bc3ad10 .functor AND 1, L_000001f73bc3b8e0, L_000001f73bc08c20, C4<1>, C4<1>;
L_000001f73bc3b9c0 .functor AND 1, L_000001f73bc3ad10, L_000001f73bc08040, C4<1>, C4<1>;
L_000001f73bc3ad80 .functor AND 1, L_000001f73bc07960, L_000001f73bc07c80, C4<1>, C4<1>;
L_000001f73bc3b090 .functor AND 1, L_000001f73bc3ad80, L_000001f73bc08fe0, C4<1>, C4<1>;
v000001f73bb70270_0 .net "Exp", 4 0, L_000001f73bc08e00;  1 drivers
v000001f73bb6fd70_0 .net "Man", 9 0, L_000001f73bc08cc0;  1 drivers
v000001f73bb70bd0_0 .net *"_ivl_10", 0 0, L_000001f73bc3ad10;  1 drivers
v000001f73bb6fe10_0 .net *"_ivl_13", 0 0, L_000001f73bc08040;  1 drivers
v000001f73bb6f550_0 .net *"_ivl_17", 0 0, L_000001f73bc07c80;  1 drivers
v000001f73bb70310_0 .net *"_ivl_18", 0 0, L_000001f73bc3ad80;  1 drivers
v000001f73bb6eb50_0 .net *"_ivl_21", 0 0, L_000001f73bc08fe0;  1 drivers
v000001f73bb701d0_0 .net *"_ivl_6", 0 0, L_000001f73bc3b8e0;  1 drivers
v000001f73bb6ef10_0 .net *"_ivl_9", 0 0, L_000001f73bc08c20;  1 drivers
v000001f73bb6feb0_0 .net "is_negInf", 0 0, L_000001f73bc3b090;  alias, 1 drivers
v000001f73bb703b0_0 .net "is_posInf", 0 0, L_000001f73bc3b9c0;  alias, 1 drivers
v000001f73bb6f5f0_0 .net "sign", 0 0, L_000001f73bc07960;  1 drivers
v000001f73bb6ebf0_0 .net "value", 15 0, v000001f73bb583f0_0;  alias, 1 drivers
L_000001f73bc07960 .part v000001f73bb583f0_0, 15, 1;
L_000001f73bc08e00 .part v000001f73bb583f0_0, 10, 5;
L_000001f73bc08cc0 .part v000001f73bb583f0_0, 0, 10;
L_000001f73bc08c20 .reduce/and L_000001f73bc08e00;
L_000001f73bc08040 .reduce/nor L_000001f73bc08cc0;
L_000001f73bc07c80 .reduce/and L_000001f73bc08e00;
L_000001f73bc08fe0 .reduce/nor L_000001f73bc08cc0;
S_000001f73bb76cb0 .scope module, "inv_val_1" "is_invalid_val" 4 121, 8 51 0, S_000001f73ba98de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "value";
    .port_info 1 /OUTPUT 1 "InvalidVal";
P_000001f73bb2ce10 .param/l "BS" 0 8 54, +C4<00000000000000000000000000001111>;
P_000001f73bb2ce48 .param/l "EBS" 0 8 53, +C4<00000000000000000000000000000100>;
P_000001f73bb2ce80 .param/l "MBS" 0 8 52, +C4<00000000000000000000000000001001>;
L_000001f73bc3b3a0 .functor AND 1, L_000001f73bc08ae0, L_000001f73bc08400, C4<1>, C4<1>;
v000001f73bb70e50_0 .net "Exp", 4 0, L_000001f73bc07a00;  1 drivers
v000001f73bb6ee70_0 .net "InvalidVal", 0 0, L_000001f73bc3b3a0;  alias, 1 drivers
v000001f73bb6ff50_0 .net "Man", 9 0, L_000001f73bc07dc0;  1 drivers
v000001f73bb70810_0 .net *"_ivl_7", 0 0, L_000001f73bc08ae0;  1 drivers
v000001f73bb6f2d0_0 .net *"_ivl_9", 0 0, L_000001f73bc08400;  1 drivers
v000001f73bb708b0_0 .net "sign", 0 0, L_000001f73bc07d20;  1 drivers
v000001f73bb709f0_0 .net "value", 15 0, v000001f73bb583f0_0;  alias, 1 drivers
L_000001f73bc07d20 .part v000001f73bb583f0_0, 15, 1;
L_000001f73bc07a00 .part v000001f73bb583f0_0, 10, 5;
L_000001f73bc07dc0 .part v000001f73bb583f0_0, 0, 10;
L_000001f73bc08ae0 .reduce/and L_000001f73bc07a00;
L_000001f73bc08400 .reduce/or L_000001f73bc07dc0;
S_000001f73bb76800 .scope module, "inv_val_2" "is_invalid_val" 4 122, 8 51 0, S_000001f73ba98de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "value";
    .port_info 1 /OUTPUT 1 "InvalidVal";
P_000001f73bb2ccb0 .param/l "BS" 0 8 54, +C4<00000000000000000000000000001111>;
P_000001f73bb2cce8 .param/l "EBS" 0 8 53, +C4<00000000000000000000000000000100>;
P_000001f73bb2cd20 .param/l "MBS" 0 8 52, +C4<00000000000000000000000000001001>;
L_000001f73bc3a4c0 .functor AND 1, L_000001f73bc07780, L_000001f73bc07820, C4<1>, C4<1>;
v000001f73bb70d10_0 .net "Exp", 4 0, L_000001f73bc07460;  1 drivers
v000001f73bb70db0_0 .net "InvalidVal", 0 0, L_000001f73bc3a4c0;  alias, 1 drivers
v000001f73bb70f90_0 .net "Man", 9 0, L_000001f73bc08d60;  1 drivers
v000001f73bb6efb0_0 .net *"_ivl_7", 0 0, L_000001f73bc07780;  1 drivers
v000001f73bb6f190_0 .net *"_ivl_9", 0 0, L_000001f73bc07820;  1 drivers
v000001f73bb71030_0 .net "sign", 0 0, L_000001f73bc076e0;  1 drivers
v000001f73bb6e8d0_0 .net "value", 15 0, v000001f73bb58710_0;  alias, 1 drivers
L_000001f73bc076e0 .part v000001f73bb58710_0, 15, 1;
L_000001f73bc07460 .part v000001f73bb58710_0, 10, 5;
L_000001f73bc08d60 .part v000001f73bb58710_0, 0, 10;
L_000001f73bc07780 .reduce/and L_000001f73bc07460;
L_000001f73bc07820 .reduce/or L_000001f73bc08d60;
S_000001f73bb77160 .scope module, "special_handler" "fp16_special_case_handler" 4 38, 10 76 0, S_000001f73ba98de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "op";
    .port_info 3 /OUTPUT 1 "is_special_case";
    .port_info 4 /OUTPUT 16 "special_result";
    .port_info 5 /OUTPUT 1 "invalid_op";
    .port_info 6 /OUTPUT 1 "div_by_zero";
P_000001f73bb2d0d0 .param/l "BS" 0 10 76, +C4<00000000000000000000000000001111>;
P_000001f73bb2d108 .param/l "EBS" 0 10 76, +C4<00000000000000000000000000000100>;
P_000001f73bb2d140 .param/l "MBS" 0 10 76, +C4<00000000000000000000000000001001>;
L_000001f73ba682d0 .functor XOR 1, L_000001f73bb58fd0, L_000001f73bb592f0, C4<0>, C4<0>;
L_000001f73ba68420 .functor BUFZ 1, v000001f73bb54d90_0, C4<0>, C4<0>, C4<0>;
L_000001f73ba68f80 .functor BUFZ 1, v000001f73bb54c50_0, C4<0>, C4<0>, C4<0>;
L_000001f73ba69370 .functor BUFZ 1, v000001f73bb54cf0_0, C4<0>, C4<0>, C4<0>;
v000001f73bb547f0_0 .net "a", 15 0, v000001f73bb583f0_0;  alias, 1 drivers
v000001f73bb53df0_0 .net "a_denorm", 0 0, L_000001f73ba68960;  1 drivers
v000001f73bb54bb0_0 .net "a_inf", 0 0, L_000001f73ba69290;  1 drivers
v000001f73bb54250_0 .net "a_nan", 0 0, L_000001f73ba689d0;  1 drivers
v000001f73bb54f70_0 .net "a_normal", 0 0, L_000001f73ba68c70;  1 drivers
v000001f73bb53710_0 .net "a_sign", 0 0, L_000001f73bb58fd0;  1 drivers
v000001f73bb542f0_0 .net "a_zero", 0 0, L_000001f73ba69220;  1 drivers
v000001f73bb54430_0 .net "b", 15 0, v000001f73bb58710_0;  alias, 1 drivers
v000001f73bb54390_0 .net "b_denorm", 0 0, L_000001f73ba693e0;  1 drivers
v000001f73bb544d0_0 .net "b_inf", 0 0, L_000001f73ba68dc0;  1 drivers
v000001f73bb54890_0 .net "b_nan", 0 0, L_000001f73ba68880;  1 drivers
v000001f73bb54a70_0 .net "b_normal", 0 0, L_000001f73ba68d50;  1 drivers
v000001f73bb54ed0_0 .net "b_sign", 0 0, L_000001f73bb592f0;  1 drivers
v000001f73bb54930_0 .net "b_zero", 0 0, L_000001f73ba68f10;  1 drivers
v000001f73bb549d0_0 .net "div_by_zero", 0 0, L_000001f73ba69370;  alias, 1 drivers
v000001f73bb54cf0_0 .var "div_zero", 0 0;
v000001f73bb54c50_0 .var "invalid", 0 0;
v000001f73bb555b0_0 .net "invalid_op", 0 0, L_000001f73ba68f80;  alias, 1 drivers
v000001f73bb54d90_0 .var "is_special", 0 0;
v000001f73bb54610_0 .net "is_special_case", 0 0, L_000001f73ba68420;  alias, 1 drivers
v000001f73bb55150_0 .net "neg_inf", 15 0, L_000001f73bb5a0b0;  1 drivers
v000001f73bb546b0_0 .net "neg_zero", 15 0, L_000001f73bb58df0;  1 drivers
v000001f73bb55650_0 .net "op", 1 0, v000001f73bb59430_0;  alias, 1 drivers
v000001f73bb551f0_0 .net "pos_inf", 15 0, L_000001f73bb5a3d0;  1 drivers
v000001f73bb538f0_0 .net "pos_zero", 15 0, L_000001f73bb59b10;  1 drivers
v000001f73bb53b70_0 .net "qnan", 15 0, L_000001f73bb5a470;  1 drivers
v000001f73bb55290_0 .var "result", 15 0;
v000001f73bb55330_0 .net "result_sign", 0 0, L_000001f73ba682d0;  1 drivers
v000001f73bb556f0_0 .net "signed_inf_a", 15 0, L_000001f73bb59d90;  1 drivers
v000001f73bb55790_0 .net "signed_zero_a", 15 0, L_000001f73bb5a1f0;  1 drivers
v000001f73bb55830_0 .net "snan", 15 0, L_000001f73bb59bb0;  1 drivers
v000001f73bb530d0_0 .net "special_result", 15 0, v000001f73bb55290_0;  alias, 1 drivers
E_000001f73b9fce30/0 .event anyedge, v000001f73bb713f0_0, v000001f73bb72570_0, v000001f73bb53670_0, v000001f73bb55650_0;
E_000001f73b9fce30/1 .event anyedge, v000001f73bb72ed0_0, v000001f73bb71fd0_0, v000001f73bb72bb0_0, v000001f73bb53e90_0;
E_000001f73b9fce30/2 .event anyedge, v000001f73bb550b0_0, v000001f73bb20d50_0, v000001f73bb20cb0_0, v000001f73bb72930_0;
E_000001f73b9fce30/3 .event anyedge, v000001f73bb53fd0_0, v000001f73bb535d0_0, v000001f73bb55010_0, v000001f73bb71990_0;
E_000001f73b9fce30/4 .event anyedge, v000001f73bb71c10_0, v000001f73bb55330_0, v000001f73bb53850_0, v000001f73bb53c10_0;
E_000001f73b9fce30 .event/or E_000001f73b9fce30/0, E_000001f73b9fce30/1, E_000001f73b9fce30/2, E_000001f73b9fce30/3, E_000001f73b9fce30/4;
S_000001f73bb77ac0 .scope module, "class_a" "fp16_classifier" 10 92, 10 9 0, S_000001f73bb77160;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "val";
    .port_info 1 /OUTPUT 1 "is_zero";
    .port_info 2 /OUTPUT 1 "is_denorm";
    .port_info 3 /OUTPUT 1 "is_normal";
    .port_info 4 /OUTPUT 1 "is_inf";
    .port_info 5 /OUTPUT 1 "is_nan";
    .port_info 6 /OUTPUT 1 "sign";
P_000001f73bb2d4f0 .param/l "BS" 0 10 9, +C4<00000000000000000000000000001111>;
P_000001f73bb2d528 .param/l "EBS" 0 10 9, +C4<00000000000000000000000000000100>;
P_000001f73bb2d560 .param/l "MBS" 0 10 9, +C4<00000000000000000000000000001001>;
L_000001f73ba69220 .functor AND 1, L_000001f73bb59110, L_000001f73bb58f30, C4<1>, C4<1>;
L_000001f73ba68960 .functor AND 1, L_000001f73bb59750, L_000001f73bb59e30, C4<1>, C4<1>;
L_000001f73ba68c70 .functor AND 1, L_000001f73bb59070, L_000001f73bb59890, C4<1>, C4<1>;
L_000001f73ba69290 .functor AND 1, L_000001f73bb59c50, L_000001f73bb59930, C4<1>, C4<1>;
L_000001f73ba689d0 .functor AND 1, L_000001f73bb591b0, L_000001f73bb5a650, C4<1>, C4<1>;
L_000001f73bb910c0 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001f73bb6ec90_0 .net/2u *"_ivl_10", 9 0, L_000001f73bb910c0;  1 drivers
v000001f73bb6edd0_0 .net *"_ivl_12", 0 0, L_000001f73bb58f30;  1 drivers
L_000001f73bb91108 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f73bb6f410_0 .net/2u *"_ivl_16", 4 0, L_000001f73bb91108;  1 drivers
v000001f73bb71210_0 .net *"_ivl_18", 0 0, L_000001f73bb59750;  1 drivers
L_000001f73bb91150 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001f73bb72250_0 .net/2u *"_ivl_20", 9 0, L_000001f73bb91150;  1 drivers
v000001f73bb71490_0 .net *"_ivl_22", 0 0, L_000001f73bb59e30;  1 drivers
L_000001f73bb91198 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f73bb715d0_0 .net/2u *"_ivl_26", 4 0, L_000001f73bb91198;  1 drivers
v000001f73bb72750_0 .net *"_ivl_28", 0 0, L_000001f73bb59070;  1 drivers
L_000001f73bb911e0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001f73bb71cb0_0 .net/2u *"_ivl_30", 4 0, L_000001f73bb911e0;  1 drivers
v000001f73bb727f0_0 .net *"_ivl_32", 0 0, L_000001f73bb59890;  1 drivers
L_000001f73bb91228 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001f73bb72890_0 .net/2u *"_ivl_36", 4 0, L_000001f73bb91228;  1 drivers
v000001f73bb71f30_0 .net *"_ivl_38", 0 0, L_000001f73bb59c50;  1 drivers
L_000001f73bb91270 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001f73bb71350_0 .net/2u *"_ivl_40", 9 0, L_000001f73bb91270;  1 drivers
v000001f73bb72610_0 .net *"_ivl_42", 0 0, L_000001f73bb59930;  1 drivers
L_000001f73bb912b8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001f73bb72f70_0 .net/2u *"_ivl_46", 4 0, L_000001f73bb912b8;  1 drivers
v000001f73bb722f0_0 .net *"_ivl_48", 0 0, L_000001f73bb591b0;  1 drivers
L_000001f73bb91300 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001f73bb726b0_0 .net/2u *"_ivl_50", 9 0, L_000001f73bb91300;  1 drivers
v000001f73bb72390_0 .net *"_ivl_52", 0 0, L_000001f73bb5a650;  1 drivers
L_000001f73bb91078 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f73bb71850_0 .net/2u *"_ivl_6", 4 0, L_000001f73bb91078;  1 drivers
v000001f73bb718f0_0 .net *"_ivl_8", 0 0, L_000001f73bb59110;  1 drivers
v000001f73bb72070_0 .net "exp", 4 0, L_000001f73bb58350;  1 drivers
v000001f73bb71990_0 .net "is_denorm", 0 0, L_000001f73ba68960;  alias, 1 drivers
v000001f73bb72ed0_0 .net "is_inf", 0 0, L_000001f73ba69290;  alias, 1 drivers
v000001f73bb713f0_0 .net "is_nan", 0 0, L_000001f73ba689d0;  alias, 1 drivers
v000001f73bb72e30_0 .net "is_normal", 0 0, L_000001f73ba68c70;  alias, 1 drivers
v000001f73bb72930_0 .net "is_zero", 0 0, L_000001f73ba69220;  alias, 1 drivers
v000001f73bb729d0_0 .net "man", 9 0, L_000001f73bb5a010;  1 drivers
v000001f73bb72bb0_0 .net "sign", 0 0, L_000001f73bb58fd0;  alias, 1 drivers
v000001f73bb72430_0 .net "val", 15 0, v000001f73bb583f0_0;  alias, 1 drivers
L_000001f73bb58350 .part v000001f73bb583f0_0, 10, 5;
L_000001f73bb5a010 .part v000001f73bb583f0_0, 0, 10;
L_000001f73bb58fd0 .part v000001f73bb583f0_0, 15, 1;
L_000001f73bb59110 .cmp/eq 5, L_000001f73bb58350, L_000001f73bb91078;
L_000001f73bb58f30 .cmp/eq 10, L_000001f73bb5a010, L_000001f73bb910c0;
L_000001f73bb59750 .cmp/eq 5, L_000001f73bb58350, L_000001f73bb91108;
L_000001f73bb59e30 .cmp/ne 10, L_000001f73bb5a010, L_000001f73bb91150;
L_000001f73bb59070 .cmp/ne 5, L_000001f73bb58350, L_000001f73bb91198;
L_000001f73bb59890 .cmp/ne 5, L_000001f73bb58350, L_000001f73bb911e0;
L_000001f73bb59c50 .cmp/eq 5, L_000001f73bb58350, L_000001f73bb91228;
L_000001f73bb59930 .cmp/eq 10, L_000001f73bb5a010, L_000001f73bb91270;
L_000001f73bb591b0 .cmp/eq 5, L_000001f73bb58350, L_000001f73bb912b8;
L_000001f73bb5a650 .cmp/ne 10, L_000001f73bb5a010, L_000001f73bb91300;
S_000001f73bb76b20 .scope module, "class_b" "fp16_classifier" 10 95, 10 9 0, S_000001f73bb77160;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "val";
    .port_info 1 /OUTPUT 1 "is_zero";
    .port_info 2 /OUTPUT 1 "is_denorm";
    .port_info 3 /OUTPUT 1 "is_normal";
    .port_info 4 /OUTPUT 1 "is_inf";
    .port_info 5 /OUTPUT 1 "is_nan";
    .port_info 6 /OUTPUT 1 "sign";
P_000001f73bb2d910 .param/l "BS" 0 10 9, +C4<00000000000000000000000000001111>;
P_000001f73bb2d948 .param/l "EBS" 0 10 9, +C4<00000000000000000000000000000100>;
P_000001f73bb2d980 .param/l "MBS" 0 10 9, +C4<00000000000000000000000000001001>;
L_000001f73ba68f10 .functor AND 1, L_000001f73bb5a6f0, L_000001f73bb58b70, C4<1>, C4<1>;
L_000001f73ba693e0 .functor AND 1, L_000001f73bb59610, L_000001f73bb596b0, C4<1>, C4<1>;
L_000001f73ba68d50 .functor AND 1, L_000001f73bb5a150, L_000001f73bb59a70, C4<1>, C4<1>;
L_000001f73ba68dc0 .functor AND 1, L_000001f73bb58530, L_000001f73bb59ed0, C4<1>, C4<1>;
L_000001f73ba68880 .functor AND 1, L_000001f73bb59cf0, L_000001f73bb5a330, C4<1>, C4<1>;
L_000001f73bb91390 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001f73bb71670_0 .net/2u *"_ivl_10", 9 0, L_000001f73bb91390;  1 drivers
v000001f73bb72110_0 .net *"_ivl_12", 0 0, L_000001f73bb58b70;  1 drivers
L_000001f73bb913d8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f73bb72d90_0 .net/2u *"_ivl_16", 4 0, L_000001f73bb913d8;  1 drivers
v000001f73bb721b0_0 .net *"_ivl_18", 0 0, L_000001f73bb59610;  1 drivers
L_000001f73bb91420 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001f73bb717b0_0 .net/2u *"_ivl_20", 9 0, L_000001f73bb91420;  1 drivers
v000001f73bb710d0_0 .net *"_ivl_22", 0 0, L_000001f73bb596b0;  1 drivers
L_000001f73bb91468 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f73bb72a70_0 .net/2u *"_ivl_26", 4 0, L_000001f73bb91468;  1 drivers
v000001f73bb71d50_0 .net *"_ivl_28", 0 0, L_000001f73bb5a150;  1 drivers
L_000001f73bb914b0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001f73bb724d0_0 .net/2u *"_ivl_30", 4 0, L_000001f73bb914b0;  1 drivers
v000001f73bb71df0_0 .net *"_ivl_32", 0 0, L_000001f73bb59a70;  1 drivers
L_000001f73bb914f8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001f73bb71710_0 .net/2u *"_ivl_36", 4 0, L_000001f73bb914f8;  1 drivers
v000001f73bb71a30_0 .net *"_ivl_38", 0 0, L_000001f73bb58530;  1 drivers
L_000001f73bb91540 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001f73bb71170_0 .net/2u *"_ivl_40", 9 0, L_000001f73bb91540;  1 drivers
v000001f73bb72cf0_0 .net *"_ivl_42", 0 0, L_000001f73bb59ed0;  1 drivers
L_000001f73bb91588 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001f73bb71530_0 .net/2u *"_ivl_46", 4 0, L_000001f73bb91588;  1 drivers
v000001f73bb72b10_0 .net *"_ivl_48", 0 0, L_000001f73bb59cf0;  1 drivers
L_000001f73bb915d0 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001f73bb71ad0_0 .net/2u *"_ivl_50", 9 0, L_000001f73bb915d0;  1 drivers
v000001f73bb712b0_0 .net *"_ivl_52", 0 0, L_000001f73bb5a330;  1 drivers
L_000001f73bb91348 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f73bb72c50_0 .net/2u *"_ivl_6", 4 0, L_000001f73bb91348;  1 drivers
v000001f73bb71e90_0 .net *"_ivl_8", 0 0, L_000001f73bb5a6f0;  1 drivers
v000001f73bb71b70_0 .net "exp", 4 0, L_000001f73bb599d0;  1 drivers
v000001f73bb71c10_0 .net "is_denorm", 0 0, L_000001f73ba693e0;  alias, 1 drivers
v000001f73bb71fd0_0 .net "is_inf", 0 0, L_000001f73ba68dc0;  alias, 1 drivers
v000001f73bb72570_0 .net "is_nan", 0 0, L_000001f73ba68880;  alias, 1 drivers
v000001f73bb54e30_0 .net "is_normal", 0 0, L_000001f73ba68d50;  alias, 1 drivers
v000001f73bb53fd0_0 .net "is_zero", 0 0, L_000001f73ba68f10;  alias, 1 drivers
v000001f73bb53a30_0 .net "man", 9 0, L_000001f73bb59250;  1 drivers
v000001f73bb53e90_0 .net "sign", 0 0, L_000001f73bb592f0;  alias, 1 drivers
v000001f73bb53350_0 .net "val", 15 0, v000001f73bb58710_0;  alias, 1 drivers
L_000001f73bb599d0 .part v000001f73bb58710_0, 10, 5;
L_000001f73bb59250 .part v000001f73bb58710_0, 0, 10;
L_000001f73bb592f0 .part v000001f73bb58710_0, 15, 1;
L_000001f73bb5a6f0 .cmp/eq 5, L_000001f73bb599d0, L_000001f73bb91348;
L_000001f73bb58b70 .cmp/eq 10, L_000001f73bb59250, L_000001f73bb91390;
L_000001f73bb59610 .cmp/eq 5, L_000001f73bb599d0, L_000001f73bb913d8;
L_000001f73bb596b0 .cmp/ne 10, L_000001f73bb59250, L_000001f73bb91420;
L_000001f73bb5a150 .cmp/ne 5, L_000001f73bb599d0, L_000001f73bb91468;
L_000001f73bb59a70 .cmp/ne 5, L_000001f73bb599d0, L_000001f73bb914b0;
L_000001f73bb58530 .cmp/eq 5, L_000001f73bb599d0, L_000001f73bb914f8;
L_000001f73bb59ed0 .cmp/eq 10, L_000001f73bb59250, L_000001f73bb91540;
L_000001f73bb59cf0 .cmp/eq 5, L_000001f73bb599d0, L_000001f73bb91588;
L_000001f73bb5a330 .cmp/ne 10, L_000001f73bb59250, L_000001f73bb915d0;
S_000001f73bb77c50 .scope module, "special" "fp16_special_values" 10 102, 10 44 0, S_000001f73bb77160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sign_in";
    .port_info 1 /OUTPUT 16 "pos_zero";
    .port_info 2 /OUTPUT 16 "neg_zero";
    .port_info 3 /OUTPUT 16 "pos_inf";
    .port_info 4 /OUTPUT 16 "neg_inf";
    .port_info 5 /OUTPUT 16 "qnan";
    .port_info 6 /OUTPUT 16 "snan";
    .port_info 7 /OUTPUT 16 "signed_inf";
    .port_info 8 /OUTPUT 16 "signed_zero";
P_000001f73bb2d650 .param/l "BS" 0 10 44, +C4<00000000000000000000000000001111>;
P_000001f73bb2d688 .param/l "EBS" 0 10 44, +C4<00000000000000000000000000000100>;
P_000001f73bb2d6c0 .param/l "MBS" 0 10 44, +C4<00000000000000000000000000001001>;
L_000001f73bb91660 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_000001f73bc3b410 .functor BUFT 32, L_000001f73bb91660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f73bb916a8 .functor BUFT 1, C4<00000000000000001000000000000000>, C4<0>, C4<0>, C4<0>;
L_000001f73bc3aae0 .functor BUFT 32, L_000001f73bb916a8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f73bb916f0 .functor BUFT 1, C4<00000000000000000111110000000000>, C4<0>, C4<0>, C4<0>;
L_000001f73bc3afb0 .functor BUFT 32, L_000001f73bb916f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f73bb91738 .functor BUFT 1, C4<00000000000000001111110000000000>, C4<0>, C4<0>, C4<0>;
L_000001f73bc3b170 .functor BUFT 32, L_000001f73bb91738, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f73bb91780 .functor BUFT 1, C4<00000000000000000111111000000000>, C4<0>, C4<0>, C4<0>;
L_000001f73bc3b1e0 .functor BUFT 32, L_000001f73bb91780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f73bb917c8 .functor BUFT 1, C4<00000000000000000111110100000000>, C4<0>, C4<0>, C4<0>;
L_000001f73bc3bbf0 .functor BUFT 32, L_000001f73bb917c8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f73bb54570_0 .net/2u *"_ivl_10", 31 0, L_000001f73bb916a8;  1 drivers
v000001f73bb553d0_0 .net *"_ivl_14", 31 0, L_000001f73bc3aae0;  1 drivers
v000001f73bb55470_0 .net/2u *"_ivl_18", 31 0, L_000001f73bb916f0;  1 drivers
v000001f73bb533f0_0 .net/2u *"_ivl_2", 31 0, L_000001f73bb91660;  1 drivers
v000001f73bb53cb0_0 .net *"_ivl_22", 31 0, L_000001f73bc3afb0;  1 drivers
v000001f73bb55510_0 .net/2u *"_ivl_26", 31 0, L_000001f73bb91738;  1 drivers
v000001f73bb537b0_0 .net *"_ivl_30", 31 0, L_000001f73bc3b170;  1 drivers
v000001f73bb54750_0 .net/2u *"_ivl_34", 31 0, L_000001f73bb91780;  1 drivers
v000001f73bb53f30_0 .net *"_ivl_38", 31 0, L_000001f73bc3b1e0;  1 drivers
v000001f73bb54110_0 .net/2u *"_ivl_42", 31 0, L_000001f73bb917c8;  1 drivers
v000001f73bb53490_0 .net *"_ivl_46", 31 0, L_000001f73bc3bbf0;  1 drivers
v000001f73bb541b0_0 .net *"_ivl_6", 31 0, L_000001f73bc3b410;  1 drivers
L_000001f73bb91618 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f73bb53530_0 .net "is_half", 0 0, L_000001f73bb91618;  1 drivers
v000001f73bb53850_0 .net "neg_inf", 15 0, L_000001f73bb5a0b0;  alias, 1 drivers
v000001f73bb535d0_0 .net "neg_zero", 15 0, L_000001f73bb58df0;  alias, 1 drivers
v000001f73bb53c10_0 .net "pos_inf", 15 0, L_000001f73bb5a3d0;  alias, 1 drivers
v000001f73bb55010_0 .net "pos_zero", 15 0, L_000001f73bb59b10;  alias, 1 drivers
v000001f73bb53670_0 .net "qnan", 15 0, L_000001f73bb5a470;  alias, 1 drivers
v000001f73bb53990_0 .net "sign_in", 0 0, L_000001f73bb58fd0;  alias, 1 drivers
v000001f73bb550b0_0 .net "signed_inf", 15 0, L_000001f73bb59d90;  alias, 1 drivers
v000001f73bb53d50_0 .net "signed_zero", 15 0, L_000001f73bb5a1f0;  alias, 1 drivers
v000001f73bb54b10_0 .net "snan", 15 0, L_000001f73bb59bb0;  alias, 1 drivers
L_000001f73bb59b10 .part L_000001f73bc3b410, 0, 16;
L_000001f73bb58df0 .part L_000001f73bc3aae0, 0, 16;
L_000001f73bb5a3d0 .part L_000001f73bc3afb0, 0, 16;
L_000001f73bb5a0b0 .part L_000001f73bc3b170, 0, 16;
L_000001f73bb5a470 .part L_000001f73bc3b1e0, 0, 16;
L_000001f73bb59bb0 .part L_000001f73bc3bbf0, 0, 16;
L_000001f73bb59d90 .functor MUXZ 16, L_000001f73bb5a3d0, L_000001f73bb5a0b0, L_000001f73bb58fd0, C4<>;
L_000001f73bb5a1f0 .functor MUXZ 16, L_000001f73bb59b10, L_000001f73bb58df0, L_000001f73bb58fd0, C4<>;
    .scope S_000001f73bb77160;
T_4 ;
    %wait E_000001f73b9fce30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f73bb54d90_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001f73bb55290_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f73bb54c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f73bb54cf0_0, 0, 1;
    %load/vec4 v000001f73bb54250_0;
    %flag_set/vec4 8;
    %load/vec4 v000001f73bb54890_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f73bb54d90_0, 0, 1;
    %load/vec4 v000001f73bb53b70_0;
    %store/vec4 v000001f73bb55290_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f73bb54c50_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001f73bb55650_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %load/vec4 v000001f73bb55650_0;
    %cmpi/e 1, 0, 2;
    %flag_or 4, 8;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v000001f73bb54bb0_0;
    %load/vec4 v000001f73bb544d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f73bb54d90_0, 0, 1;
    %load/vec4 v000001f73bb55650_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001f73bb53710_0;
    %load/vec4 v000001f73bb54ed0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v000001f73bb55650_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001f73bb53710_0;
    %load/vec4 v000001f73bb54ed0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.6, 9;
    %load/vec4 v000001f73bb556f0_0;
    %store/vec4 v000001f73bb55290_0, 0, 16;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v000001f73bb53b70_0;
    %store/vec4 v000001f73bb55290_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f73bb54c50_0, 0, 1;
T_4.7 ;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v000001f73bb54bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f73bb54d90_0, 0, 1;
    %load/vec4 v000001f73bb547f0_0;
    %store/vec4 v000001f73bb55290_0, 0, 16;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v000001f73bb544d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f73bb54d90_0, 0, 1;
    %load/vec4 v000001f73bb55650_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_4.12, 8;
    %load/vec4 v000001f73bb54430_0;
    %jmp/1 T_4.13, 8;
T_4.12 ; End of true expr.
    %load/vec4 v000001f73bb54430_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v000001f73bb54430_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_4.13, 8;
 ; End of false expr.
    %blend;
T_4.13;
    %store/vec4 v000001f73bb55290_0, 0, 16;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v000001f73bb542f0_0;
    %load/vec4 v000001f73bb54930_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f73bb54d90_0, 0, 1;
    %load/vec4 v000001f73bb53710_0;
    %load/vec4 v000001f73bb54ed0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.16, 8;
    %load/vec4 v000001f73bb546b0_0;
    %jmp/1 T_4.17, 8;
T_4.16 ; End of true expr.
    %load/vec4 v000001f73bb538f0_0;
    %jmp/0 T_4.17, 8;
 ; End of false expr.
    %blend;
T_4.17;
    %store/vec4 v000001f73bb55290_0, 0, 16;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v000001f73bb53df0_0;
    %load/vec4 v000001f73bb54930_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f73bb54d90_0, 0, 1;
    %load/vec4 v000001f73bb547f0_0;
    %store/vec4 v000001f73bb55290_0, 0, 16;
    %jmp T_4.19;
T_4.18 ;
    %load/vec4 v000001f73bb542f0_0;
    %load/vec4 v000001f73bb54390_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.20, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f73bb54d90_0, 0, 1;
    %load/vec4 v000001f73bb55650_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_4.22, 8;
    %load/vec4 v000001f73bb54430_0;
    %jmp/1 T_4.23, 8;
T_4.22 ; End of true expr.
    %load/vec4 v000001f73bb54430_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v000001f73bb54430_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_4.23, 8;
 ; End of false expr.
    %blend;
T_4.23;
    %store/vec4 v000001f73bb55290_0, 0, 16;
T_4.20 ;
T_4.19 ;
T_4.15 ;
T_4.11 ;
T_4.9 ;
T_4.5 ;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000001f73bb55650_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_4.24, 4;
    %load/vec4 v000001f73bb54bb0_0;
    %load/vec4 v000001f73bb54930_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v000001f73bb542f0_0;
    %load/vec4 v000001f73bb544d0_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.26, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f73bb54d90_0, 0, 1;
    %load/vec4 v000001f73bb53b70_0;
    %store/vec4 v000001f73bb55290_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f73bb54c50_0, 0, 1;
    %jmp T_4.27;
T_4.26 ;
    %load/vec4 v000001f73bb54bb0_0;
    %flag_set/vec4 8;
    %load/vec4 v000001f73bb544d0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.28, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f73bb54d90_0, 0, 1;
    %load/vec4 v000001f73bb55330_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.30, 8;
    %load/vec4 v000001f73bb55150_0;
    %jmp/1 T_4.31, 8;
T_4.30 ; End of true expr.
    %load/vec4 v000001f73bb551f0_0;
    %jmp/0 T_4.31, 8;
 ; End of false expr.
    %blend;
T_4.31;
    %store/vec4 v000001f73bb55290_0, 0, 16;
    %jmp T_4.29;
T_4.28 ;
    %load/vec4 v000001f73bb542f0_0;
    %flag_set/vec4 8;
    %load/vec4 v000001f73bb54930_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.32, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f73bb54d90_0, 0, 1;
    %load/vec4 v000001f73bb55330_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.34, 8;
    %load/vec4 v000001f73bb546b0_0;
    %jmp/1 T_4.35, 8;
T_4.34 ; End of true expr.
    %load/vec4 v000001f73bb538f0_0;
    %jmp/0 T_4.35, 8;
 ; End of false expr.
    %blend;
T_4.35;
    %store/vec4 v000001f73bb55290_0, 0, 16;
T_4.32 ;
T_4.29 ;
T_4.27 ;
    %jmp T_4.25;
T_4.24 ;
    %load/vec4 v000001f73bb55650_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.36, 4;
    %load/vec4 v000001f73bb542f0_0;
    %load/vec4 v000001f73bb54930_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.38, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f73bb54d90_0, 0, 1;
    %load/vec4 v000001f73bb53b70_0;
    %store/vec4 v000001f73bb55290_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f73bb54c50_0, 0, 1;
    %jmp T_4.39;
T_4.38 ;
    %load/vec4 v000001f73bb54bb0_0;
    %load/vec4 v000001f73bb544d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.40, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f73bb54d90_0, 0, 1;
    %load/vec4 v000001f73bb53b70_0;
    %store/vec4 v000001f73bb55290_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f73bb54c50_0, 0, 1;
    %jmp T_4.41;
T_4.40 ;
    %load/vec4 v000001f73bb54930_0;
    %load/vec4 v000001f73bb542f0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.42, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f73bb54d90_0, 0, 1;
    %load/vec4 v000001f73bb55330_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.44, 8;
    %load/vec4 v000001f73bb55150_0;
    %jmp/1 T_4.45, 8;
T_4.44 ; End of true expr.
    %load/vec4 v000001f73bb551f0_0;
    %jmp/0 T_4.45, 8;
 ; End of false expr.
    %blend;
T_4.45;
    %store/vec4 v000001f73bb55290_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f73bb54cf0_0, 0, 1;
    %jmp T_4.43;
T_4.42 ;
    %load/vec4 v000001f73bb54bb0_0;
    %load/vec4 v000001f73bb544d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.46, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f73bb54d90_0, 0, 1;
    %load/vec4 v000001f73bb55330_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.48, 8;
    %load/vec4 v000001f73bb55150_0;
    %jmp/1 T_4.49, 8;
T_4.48 ; End of true expr.
    %load/vec4 v000001f73bb551f0_0;
    %jmp/0 T_4.49, 8;
 ; End of false expr.
    %blend;
T_4.49;
    %store/vec4 v000001f73bb55290_0, 0, 16;
    %jmp T_4.47;
T_4.46 ;
    %load/vec4 v000001f73bb544d0_0;
    %load/vec4 v000001f73bb54bb0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.50, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f73bb54d90_0, 0, 1;
    %load/vec4 v000001f73bb55330_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.52, 8;
    %load/vec4 v000001f73bb546b0_0;
    %jmp/1 T_4.53, 8;
T_4.52 ; End of true expr.
    %load/vec4 v000001f73bb538f0_0;
    %jmp/0 T_4.53, 8;
 ; End of false expr.
    %blend;
T_4.53;
    %store/vec4 v000001f73bb55290_0, 0, 16;
    %jmp T_4.51;
T_4.50 ;
    %load/vec4 v000001f73bb542f0_0;
    %load/vec4 v000001f73bb54930_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.54, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f73bb54d90_0, 0, 1;
    %load/vec4 v000001f73bb55330_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.56, 8;
    %load/vec4 v000001f73bb546b0_0;
    %jmp/1 T_4.57, 8;
T_4.56 ; End of true expr.
    %load/vec4 v000001f73bb538f0_0;
    %jmp/0 T_4.57, 8;
 ; End of false expr.
    %blend;
T_4.57;
    %store/vec4 v000001f73bb55290_0, 0, 16;
T_4.54 ;
T_4.51 ;
T_4.47 ;
T_4.43 ;
T_4.41 ;
T_4.39 ;
T_4.36 ;
T_4.25 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001f73ba98de0;
T_5 ;
    %end;
    .thread T_5;
    .scope S_000001f73ba98de0;
T_6 ;
    %wait E_000001f73b9f40b0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001f73bb594d0_0, 0, 16;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f73bb53170_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001f73bb58e90_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001f73bb59570_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f73bb55e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f73bb57c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f73bb56690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f73bb57950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f73bb56a50_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f73bb56190_0, 0, 5;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000001f73bb57770_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f73bb56410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f73bb56e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f73bb567d0_0, 0, 1;
    %load/vec4 v000001f73bb57bd0_0;
    %parti/s 5, 10, 5;
    %store/vec4 v000001f73bb57e50_0, 0, 5;
    %load/vec4 v000001f73bb57bd0_0;
    %parti/s 10, 0, 2;
    %store/vec4 v000001f73bb55b50_0, 0, 10;
    %load/vec4 v000001f73bb56ff0_0;
    %parti/s 5, 10, 5;
    %store/vec4 v000001f73bb55970_0, 0, 5;
    %load/vec4 v000001f73bb56ff0_0;
    %parti/s 10, 0, 2;
    %store/vec4 v000001f73bb579f0_0, 0, 10;
    %load/vec4 v000001f73bb57e50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001f73bb55b50_0;
    %pushi/vec4 0, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v000001f73bb564b0_0, 0, 1;
    %load/vec4 v000001f73bb55970_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001f73bb579f0_0;
    %pushi/vec4 0, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v000001f73bb57590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f73bb573b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f73bb558d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f73bb56870_0, 0, 1;
    %load/vec4 v000001f73bb578b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001f73bb56b90_0;
    %store/vec4 v000001f73bb594d0_0, 0, 16;
    %load/vec4 v000001f73bb57d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001f73bb56730_0;
    %concati/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001f73bb53170_0, 0, 5;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000001f73bb56730_0;
    %load/vec4 v000001f73bb57090_0;
    %load/vec4 v000001f73bb55a10_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000001f73bb53170_0, 0, 5;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v000001f73bb56af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001f73bb53170_0, 0, 5;
    %load/vec4 v000001f73bb56910_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f73bb53170_0, 4, 1;
    %load/vec4 v000001f73bb56050_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f73bb53170_0, 4, 1;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %load/vec4 v000001f73bb57f90_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001f73bb53170_0, 0, 5;
T_6.7 ;
T_6.5 ;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001f73bb55fb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001f73bb58e90_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f73bb55e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f73bb57c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f73bb56690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f73bb57950_0, 0, 1;
    %jmp T_6.15;
T_6.10 ;
    %load/vec4 v000001f73bb55bf0_0;
    %store/vec4 v000001f73bb58e90_0, 0, 16;
    %load/vec4 v000001f73bb57270_0;
    %store/vec4 v000001f73bb55e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f73bb57c70_0, 0, 1;
    %load/vec4 v000001f73bb57db0_0;
    %store/vec4 v000001f73bb56690_0, 0, 1;
    %load/vec4 v000001f73bb57450_0;
    %store/vec4 v000001f73bb57950_0, 0, 1;
    %jmp T_6.15;
T_6.11 ;
    %load/vec4 v000001f73bb56eb0_0;
    %store/vec4 v000001f73bb58e90_0, 0, 16;
    %load/vec4 v000001f73bb55f10_0;
    %store/vec4 v000001f73bb55e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f73bb57c70_0, 0, 1;
    %load/vec4 v000001f73bb560f0_0;
    %store/vec4 v000001f73bb56690_0, 0, 1;
    %load/vec4 v000001f73bb58030_0;
    %store/vec4 v000001f73bb57950_0, 0, 1;
    %jmp T_6.15;
T_6.12 ;
    %load/vec4 v000001f73bb55ab0_0;
    %store/vec4 v000001f73bb58e90_0, 0, 16;
    %load/vec4 v000001f73bb56550_0;
    %store/vec4 v000001f73bb55e70_0, 0, 1;
    %load/vec4 v000001f73bb55dd0_0;
    %store/vec4 v000001f73bb57c70_0, 0, 1;
    %load/vec4 v000001f73bb57130_0;
    %store/vec4 v000001f73bb56690_0, 0, 1;
    %load/vec4 v000001f73bb576d0_0;
    %store/vec4 v000001f73bb57950_0, 0, 1;
    %jmp T_6.15;
T_6.13 ;
    %load/vec4 v000001f73bb55c90_0;
    %store/vec4 v000001f73bb58e90_0, 0, 16;
    %load/vec4 v000001f73bb56cd0_0;
    %store/vec4 v000001f73bb55e70_0, 0, 1;
    %load/vec4 v000001f73bb56d70_0;
    %store/vec4 v000001f73bb57c70_0, 0, 1;
    %load/vec4 v000001f73bb569b0_0;
    %store/vec4 v000001f73bb56690_0, 0, 1;
    %load/vec4 v000001f73bb57310_0;
    %store/vec4 v000001f73bb57950_0, 0, 1;
    %jmp T_6.15;
T_6.15 ;
    %pop/vec4 1;
    %load/vec4 v000001f73bb55fb0_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %load/vec4 v000001f73bb55fb0_0;
    %cmpi/e 3, 0, 2;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_6.16, 8;
    %load/vec4 v000001f73bb57bd0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v000001f73bb56ff0_0;
    %parti/s 1, 15, 5;
    %xor;
    %jmp/1 T_6.17, 8;
T_6.16 ; End of true expr.
    %load/vec4 v000001f73bb58e90_0;
    %parti/s 1, 15, 5;
    %jmp/0 T_6.17, 8;
 ; End of false expr.
    %blend;
T_6.17;
    %store/vec4 v000001f73bb56a50_0, 0, 1;
    %load/vec4 v000001f73bb58e90_0;
    %store/vec4 v000001f73bb59570_0, 0, 16;
    %load/vec4 v000001f73bb56690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.18, 8;
    %load/vec4 v000001f73bb56a50_0;
    %concati/vec4 31, 0, 5;
    %concati/vec4 0, 0, 10;
    %store/vec4 v000001f73bb59570_0, 0, 16;
T_6.18 ;
    %load/vec4 v000001f73bb57950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.20, 8;
    %load/vec4 v000001f73bb56a50_0;
    %concati/vec4 0, 0, 5;
    %concati/vec4 0, 0, 10;
    %store/vec4 v000001f73bb59570_0, 0, 16;
T_6.20 ;
    %load/vec4 v000001f73bb59570_0;
    %parti/s 5, 10, 5;
    %store/vec4 v000001f73bb56190_0, 0, 5;
    %load/vec4 v000001f73bb59570_0;
    %parti/s 10, 0, 2;
    %store/vec4 v000001f73bb57770_0, 0, 10;
    %load/vec4 v000001f73bb56190_0;
    %pushi/vec4 31, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001f73bb57770_0;
    %pushi/vec4 0, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v000001f73bb56410_0, 0, 1;
    %load/vec4 v000001f73bb56190_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001f73bb57770_0;
    %pushi/vec4 0, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v000001f73bb56e10_0, 0, 1;
    %load/vec4 v000001f73bb56190_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001f73bb57770_0;
    %pushi/vec4 0, 0, 10;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v000001f73bb567d0_0, 0, 1;
    %load/vec4 v000001f73bb56410_0;
    %load/vec4 v000001f73bb56690_0;
    %or;
    %store/vec4 v000001f73bb573b0_0, 0, 1;
    %load/vec4 v000001f73bb567d0_0;
    %load/vec4 v000001f73bb57950_0;
    %or;
    %load/vec4 v000001f73bb55fb0_0;
    %parti/s 1, 1, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001f73bb56e10_0;
    %and;
    %load/vec4 v000001f73bb564b0_0;
    %nor/r;
    %and;
    %load/vec4 v000001f73bb57590_0;
    %nor/r;
    %and;
    %or;
    %store/vec4 v000001f73bb558d0_0, 0, 1;
    %load/vec4 v000001f73bb55e70_0;
    %load/vec4 v000001f73bb573b0_0;
    %or;
    %load/vec4 v000001f73bb558d0_0;
    %or;
    %store/vec4 v000001f73bb56870_0, 0, 1;
    %load/vec4 v000001f73bb59570_0;
    %store/vec4 v000001f73bb594d0_0, 0, 16;
    %load/vec4 v000001f73bb57c70_0;
    %concati/vec4 0, 0, 1;
    %load/vec4 v000001f73bb573b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f73bb558d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f73bb56870_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001f73bb53170_0, 0, 5;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001f73ba98020;
T_7 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f73bb59430_0, 0, 2;
    %pushi/vec4 19216, 0, 16;
    %store/vec4 v000001f73bb583f0_0, 0, 16;
    %pushi/vec4 18975, 0, 16;
    %store/vec4 v000001f73bb58710_0, 0, 16;
    %pushi/vec4 16264, 0, 16;
    %store/vec4 v000001f73bb59390_0, 0, 16;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f73bb587b0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001f73bb58a30_0;
    %load/vec4 v000001f73bb59390_0;
    %cmp/e;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 36 "$display", "\342\234\205 Test 1 OK: 14.125 + 12.24 = 1.8828 => %b (esperado %b)", v000001f73bb58a30_0, v000001f73bb59390_0 {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 38 "$display", "\342\235\214 Test 1 FAIL: 14.125 + 12.24 => %b (esperado %b)", v000001f73bb58a30_0, v000001f73bb59390_0 {0 0 0};
T_7.1 ;
    %delay 1000, 0;
    %load/vec4 v000001f73bb597f0_0;
    %load/vec4 v000001f73bb587b0_0;
    %cmp/e;
    %jmp/0xz  T_7.2, 4;
    %vpi_call/w 3 41 "$display", "   \342\234\205 Flags OK: %b\012", v000001f73bb597f0_0 {0 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 43 "$display", "   \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001f73bb597f0_0, v000001f73bb587b0_0 {0 0 0};
T_7.3 ;
    %delay 10000, 0;
    %pushi/vec4 18600, 0, 16;
    %store/vec4 v000001f73bb583f0_0, 0, 16;
    %pushi/vec4 168, 0, 16;
    %store/vec4 v000001f73bb58710_0, 0, 16;
    %pushi/vec4 18600, 0, 16;
    %store/vec4 v000001f73bb59390_0, 0, 16;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001f73bb587b0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001f73bb58a30_0;
    %load/vec4 v000001f73bb59390_0;
    %cmp/e;
    %jmp/0xz  T_7.4, 4;
    %vpi_call/w 3 57 "$display", "\342\234\205 Test 2 OK: 9.3123123 - 1e-05 = 9.3125 => %b (esperado %b)", v000001f73bb58a30_0, v000001f73bb59390_0 {0 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 59 "$display", "\342\235\214 Test 2 FAIL: 9.3123123 + 1e-05 => %b (esperado %b)", v000001f73bb58a30_0, v000001f73bb59390_0 {0 0 0};
T_7.5 ;
    %delay 1000, 0;
    %load/vec4 v000001f73bb597f0_0;
    %load/vec4 v000001f73bb587b0_0;
    %cmp/e;
    %jmp/0xz  T_7.6, 4;
    %vpi_call/w 3 62 "$display", "   \342\234\205 Flags OK: %b\012", v000001f73bb597f0_0 {0 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 64 "$display", "   \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001f73bb597f0_0, v000001f73bb587b0_0 {0 0 0};
T_7.7 ;
    %delay 10000, 0;
    %pushi/vec4 45031, 0, 16;
    %store/vec4 v000001f73bb583f0_0, 0, 16;
    %pushi/vec4 48103, 0, 16;
    %store/vec4 v000001f73bb58710_0, 0, 16;
    %pushi/vec4 15082, 0, 16;
    %store/vec4 v000001f73bb59390_0, 0, 16;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001f73bb587b0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001f73bb58a30_0;
    %load/vec4 v000001f73bb59390_0;
    %cmp/e;
    %jmp/0xz  T_7.8, 4;
    %vpi_call/w 3 78 "$display", "\342\234\205 Test 3 OK: -0.123456789 - (-0.987654321) = -1.111328125 => %b (esperado %b)", v000001f73bb58a30_0, v000001f73bb59390_0 {0 0 0};
    %jmp T_7.9;
T_7.8 ;
    %vpi_call/w 3 80 "$display", "\342\235\214 Test 3 FAIL: -0.123456789 + -0.987654321 => %b (esperado %b)", v000001f73bb58a30_0, v000001f73bb59390_0 {0 0 0};
T_7.9 ;
    %delay 1000, 0;
    %load/vec4 v000001f73bb597f0_0;
    %load/vec4 v000001f73bb587b0_0;
    %cmp/e;
    %jmp/0xz  T_7.10, 4;
    %vpi_call/w 3 83 "$display", "   \342\234\205 Flags OK: %b\012", v000001f73bb597f0_0 {0 0 0};
    %jmp T_7.11;
T_7.10 ;
    %vpi_call/w 3 85 "$display", "   \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001f73bb597f0_0, v000001f73bb587b0_0 {0 0 0};
T_7.11 ;
    %delay 10000, 0;
    %pushi/vec4 15381, 0, 16;
    %store/vec4 v000001f73bb583f0_0, 0, 16;
    %pushi/vec4 25668, 0, 16;
    %store/vec4 v000001f73bb58710_0, 0, 16;
    %pushi/vec4 58435, 0, 16;
    %store/vec4 v000001f73bb59390_0, 0, 16;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001f73bb587b0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001f73bb58a30_0;
    %load/vec4 v000001f73bb59390_0;
    %cmp/e;
    %jmp/0xz  T_7.12, 4;
    %vpi_call/w 3 99 "$display", "\342\234\205 Test 4 OK: 1.0205 - 1.092e+03 = -1091.0 => %b (esperado %b)", v000001f73bb58a30_0, v000001f73bb59390_0 {0 0 0};
    %jmp T_7.13;
T_7.12 ;
    %vpi_call/w 3 101 "$display", "\342\235\214 Test 4 FAIL: 1.0205 - 1.092e+03 => %b (esperado %b)", v000001f73bb58a30_0, v000001f73bb59390_0 {0 0 0};
T_7.13 ;
    %delay 1000, 0;
    %load/vec4 v000001f73bb597f0_0;
    %load/vec4 v000001f73bb587b0_0;
    %cmp/e;
    %jmp/0xz  T_7.14, 4;
    %vpi_call/w 3 104 "$display", "   \342\234\205 Flags OK: %b\012", v000001f73bb597f0_0 {0 0 0};
    %jmp T_7.15;
T_7.14 ;
    %vpi_call/w 3 106 "$display", "   \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001f73bb597f0_0, v000001f73bb587b0_0 {0 0 0};
T_7.15 ;
    %delay 10000, 0;
    %pushi/vec4 56113, 0, 16;
    %store/vec4 v000001f73bb583f0_0, 0, 16;
    %pushi/vec4 5390, 0, 16;
    %store/vec4 v000001f73bb58710_0, 0, 16;
    %pushi/vec4 56113, 0, 16;
    %store/vec4 v000001f73bb59390_0, 0, 16;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001f73bb587b0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001f73bb58a30_0;
    %load/vec4 v000001f73bb59390_0;
    %cmp/e;
    %jmp/0xz  T_7.16, 4;
    %vpi_call/w 3 120 "$display", "\342\234\205 Test 5 OK: -230.1 - 0.001234 = -230.125 => %b (esperado %b)", v000001f73bb58a30_0, v000001f73bb59390_0 {0 0 0};
    %jmp T_7.17;
T_7.16 ;
    %vpi_call/w 3 122 "$display", "\342\235\214 Test 5 FAIL: -230.1 - 0.001234 => %b (esperado %b)", v000001f73bb58a30_0, v000001f73bb59390_0 {0 0 0};
T_7.17 ;
    %delay 1000, 0;
    %load/vec4 v000001f73bb597f0_0;
    %load/vec4 v000001f73bb587b0_0;
    %cmp/e;
    %jmp/0xz  T_7.18, 4;
    %vpi_call/w 3 125 "$display", "   \342\234\205 Flags OK: %b\012", v000001f73bb597f0_0 {0 0 0};
    %jmp T_7.19;
T_7.18 ;
    %vpi_call/w 3 127 "$display", "   \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001f73bb597f0_0, v000001f73bb587b0_0 {0 0 0};
T_7.19 ;
    %delay 10000, 0;
    %pushi/vec4 15492, 0, 16;
    %store/vec4 v000001f73bb583f0_0, 0, 16;
    %pushi/vec4 15358, 0, 16;
    %store/vec4 v000001f73bb58710_0, 0, 16;
    %pushi/vec4 12328, 0, 16;
    %store/vec4 v000001f73bb59390_0, 0, 16;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f73bb587b0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001f73bb58a30_0;
    %load/vec4 v000001f73bb59390_0;
    %cmp/e;
    %jmp/0xz  T_7.20, 4;
    %vpi_call/w 3 141 "$display", "\342\234\205 Test 6 OK: 1.129 - 0.999 = 0.12988 => %b (esperado %b)", v000001f73bb58a30_0, v000001f73bb59390_0 {0 0 0};
    %jmp T_7.21;
T_7.20 ;
    %vpi_call/w 3 143 "$display", "\342\235\214 Test 6 FAIL: 1.129 - 0.999 => %b (esperado %b)", v000001f73bb58a30_0, v000001f73bb59390_0 {0 0 0};
T_7.21 ;
    %delay 1000, 0;
    %load/vec4 v000001f73bb597f0_0;
    %load/vec4 v000001f73bb587b0_0;
    %cmp/e;
    %jmp/0xz  T_7.22, 4;
    %vpi_call/w 3 146 "$display", "   \342\234\205 Flags OK: %b\012", v000001f73bb597f0_0 {0 0 0};
    %jmp T_7.23;
T_7.22 ;
    %vpi_call/w 3 148 "$display", "   \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001f73bb597f0_0, v000001f73bb587b0_0 {0 0 0};
T_7.23 ;
    %delay 10000, 0;
    %pushi/vec4 31744, 0, 16;
    %store/vec4 v000001f73bb583f0_0, 0, 16;
    %pushi/vec4 15360, 0, 16;
    %store/vec4 v000001f73bb58710_0, 0, 16;
    %pushi/vec4 31744, 0, 16;
    %store/vec4 v000001f73bb59390_0, 0, 16;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001f73bb587b0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001f73bb58a30_0;
    %load/vec4 v000001f73bb59390_0;
    %cmp/e;
    %jmp/0xz  T_7.24, 4;
    %vpi_call/w 3 161 "$display", "\342\234\205 Test 7 OK: +Inf - 1.0 = +Inf => %b", v000001f73bb58a30_0 {0 0 0};
    %jmp T_7.25;
T_7.24 ;
    %vpi_call/w 3 163 "$display", "\342\235\214 Test 7 FAIL: +Inf - 1.0 => %b (esperado %b)", v000001f73bb58a30_0, v000001f73bb59390_0 {0 0 0};
T_7.25 ;
    %delay 1000, 0;
    %load/vec4 v000001f73bb597f0_0;
    %load/vec4 v000001f73bb587b0_0;
    %cmp/e;
    %jmp/0xz  T_7.26, 4;
    %vpi_call/w 3 166 "$display", "   \342\234\205 Flags OK: %b\012", v000001f73bb597f0_0 {0 0 0};
    %jmp T_7.27;
T_7.26 ;
    %vpi_call/w 3 168 "$display", "   \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001f73bb597f0_0, v000001f73bb587b0_0 {0 0 0};
T_7.27 ;
    %delay 10000, 0;
    %pushi/vec4 64512, 0, 16;
    %store/vec4 v000001f73bb583f0_0, 0, 16;
    %pushi/vec4 19200, 0, 16;
    %store/vec4 v000001f73bb58710_0, 0, 16;
    %pushi/vec4 64512, 0, 16;
    %store/vec4 v000001f73bb59390_0, 0, 16;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000001f73bb587b0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001f73bb58a30_0;
    %load/vec4 v000001f73bb59390_0;
    %cmp/e;
    %jmp/0xz  T_7.28, 4;
    %vpi_call/w 3 181 "$display", "\342\234\205 Test 8 OK: -Inf - 5.5 = -Inf => %b", v000001f73bb58a30_0 {0 0 0};
    %jmp T_7.29;
T_7.28 ;
    %vpi_call/w 3 183 "$display", "\342\235\214 Test 8 FAIL: -Inf - 5.5 => %b (esperado %b)", v000001f73bb58a30_0, v000001f73bb59390_0 {0 0 0};
T_7.29 ;
    %delay 1000, 0;
    %load/vec4 v000001f73bb597f0_0;
    %load/vec4 v000001f73bb587b0_0;
    %cmp/e;
    %jmp/0xz  T_7.30, 4;
    %vpi_call/w 3 186 "$display", "   \342\234\205 Flags OK: %b\012", v000001f73bb597f0_0 {0 0 0};
    %jmp T_7.31;
T_7.30 ;
    %vpi_call/w 3 188 "$display", "   \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001f73bb597f0_0, v000001f73bb587b0_0 {0 0 0};
T_7.31 ;
    %delay 10000, 0;
    %pushi/vec4 31744, 0, 16;
    %store/vec4 v000001f73bb583f0_0, 0, 16;
    %pushi/vec4 64512, 0, 16;
    %store/vec4 v000001f73bb58710_0, 0, 16;
    %pushi/vec4 31744, 0, 16;
    %store/vec4 v000001f73bb59390_0, 0, 16;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v000001f73bb587b0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001f73bb58a30_0;
    %load/vec4 v000001f73bb59390_0;
    %cmp/e;
    %jmp/0xz  T_7.32, 4;
    %vpi_call/w 3 201 "$display", "\342\234\205 Test 9 OK: +Inf - -Inf = NaN => %b", v000001f73bb58a30_0 {0 0 0};
    %jmp T_7.33;
T_7.32 ;
    %vpi_call/w 3 203 "$display", "\342\235\214 Test 9 FAIL: +Inf - -Inf => %b (esperado %b)", v000001f73bb58a30_0, v000001f73bb59390_0 {0 0 0};
T_7.33 ;
    %delay 1000, 0;
    %load/vec4 v000001f73bb597f0_0;
    %load/vec4 v000001f73bb587b0_0;
    %cmp/e;
    %jmp/0xz  T_7.34, 4;
    %vpi_call/w 3 206 "$display", "   \342\234\205 Flags OK: %b\012", v000001f73bb597f0_0 {0 0 0};
    %jmp T_7.35;
T_7.34 ;
    %vpi_call/w 3 208 "$display", "   \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001f73bb597f0_0, v000001f73bb587b0_0 {0 0 0};
T_7.35 ;
    %delay 10000, 0;
    %pushi/vec4 32256, 0, 16;
    %store/vec4 v000001f73bb583f0_0, 0, 16;
    %pushi/vec4 18432, 0, 16;
    %store/vec4 v000001f73bb58710_0, 0, 16;
    %pushi/vec4 32256, 0, 16;
    %store/vec4 v000001f73bb59390_0, 0, 16;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000001f73bb587b0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001f73bb58a30_0;
    %load/vec4 v000001f73bb59390_0;
    %cmp/e;
    %jmp/0xz  T_7.36, 4;
    %vpi_call/w 3 221 "$display", "\342\234\205 Test 10 OK: NaN - 5.0 = NaN => %b", v000001f73bb58a30_0 {0 0 0};
    %jmp T_7.37;
T_7.36 ;
    %vpi_call/w 3 223 "$display", "\342\235\214 Test 10 FAIL: NaN - 5.0 => %b (esperado %b)", v000001f73bb58a30_0, v000001f73bb59390_0 {0 0 0};
T_7.37 ;
    %delay 1000, 0;
    %load/vec4 v000001f73bb597f0_0;
    %load/vec4 v000001f73bb587b0_0;
    %cmp/e;
    %jmp/0xz  T_7.38, 4;
    %vpi_call/w 3 226 "$display", "   \342\234\205 Flags OK: %b\012", v000001f73bb597f0_0 {0 0 0};
    %jmp T_7.39;
T_7.38 ;
    %vpi_call/w 3 228 "$display", "   \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001f73bb597f0_0, v000001f73bb587b0_0 {0 0 0};
T_7.39 ;
    %delay 10000, 0;
    %vpi_call/w 3 234 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "sim_1\new\tb_alu_sub_16.v";
    "sources_1\new\alu.v";
    "sources_1\new\SumaResta.v";
    "sources_1\new\RoundNearestEven.v";
    "sources_1\new\Division.v";
    "sources_1\new\flags_operations.v";
    "sources_1\new\Multiplicacion.v";
    "sources_1\new\fp16_special_cases.v";
