#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Jun 08 16:52:02 2018
# Process ID: 9012
# Log file: E:/Peripheral_Interface_lab/mipsfpga_test2/vivado.log
# Journal file: E:/Peripheral_Interface_lab/mipsfpga_test2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.xpr
open_bd_design {E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.srcs/sources_1/bd/mipsfpga_test2/mipsfpga_test2.bd}
report_ip_status -name ip_status 
set_property  ip_repo_paths  {{c:/MIPSfpga_Ucore_Materials - 2016/my_mips_packaged} e:/Peripheral_Interface_lab/xilinx.com_user_seven_seg_1.0} [current_project]
update_ip_catalog
set_property  ip_repo_paths  e:/Peripheral_Interface_lab/xilinx.com_user_seven_seg_1.0 [current_project]
update_ip_catalog
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  E:/Peripheral_Interface_lab/ip_repo [current_project]
update_ip_catalog
set_property location {4 1182 959} [get_bd_cells util_vector_logic_2]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:PWM_w_Int:1.1 PWM_w_Int_1
endgroup
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HCLK] [get_bd_pins PWM_w_Int_1/s00_axi_aclk] [get_bd_pins MIPS_MicroAptiv_UP_0/HCLK]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HRESETn] [get_bd_pins PWM_w_Int_1/s00_axi_aresetn] [get_bd_pins MIPS_MicroAptiv_UP_0/HRESETn]
delete_bd_objs [get_bd_nets PWM_w_Int_0_LEDs]
connect_bd_net [get_bd_ports PWMs] [get_bd_pins PWM_w_Int_1/LEDs]
delete_bd_objs [get_bd_nets PWM_w_Int_0_Interrupt_out]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M04_AXI] [get_bd_cells PWM_w_Int_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M04_AXI] [get_bd_intf_pins PWM_w_Int_1/S00_AXI]
set_property location {6 1956 1075} [get_bd_cells PWM_w_Int_1]
connect_bd_net -net [get_bd_nets xlconstant_2_dout] [get_bd_pins xlconcat_0/In5] [get_bd_pins xlconstant_2/dout]
disconnect_bd_net /xlconstant_2_dout [get_bd_pins xlconcat_0/In5]
connect_bd_net [get_bd_pins xlconcat_0/In5] [get_bd_pins PWM_w_Int_1/Interrupt_out]
save_bd_design
validate_bd_design
assign_bd_address [get_bd_addr_segs {PWM_w_Int_1/S00_AXI/S00_AXI_reg }]
set_property offset 0x10C00000 [get_bd_addr_segs {MIPS_MicroAptiv_UP_0/ahblite/SEG_PWM_w_Int_1_S00_AXI_reg}]
validate_bd_design
report_ip_status -name ip_status 
set_property location {2378 1070} [get_bd_ports PWMs]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_tft:2.0 axi_tft_0
endgroup
startgroup
set_property -dict [list CONFIG.NUM_MI {6}] [get_bd_cells axi_interconnect_0]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M05_AXI] [get_bd_intf_pins axi_tft_0/S_AXI_MM]
set_property location {6 1886 919} [get_bd_cells axi_tft_0]
set_property location {6 1949 1339} [get_bd_cells axi_tft_0]
set_property location {6 1964 990} [get_bd_cells PWM_w_Int_1]
set_property location {6 1997 1142} [get_bd_cells axi_tft_0]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HCLK] [get_bd_pins axi_interconnect_0/M05_ACLK] [get_bd_pins MIPS_MicroAptiv_UP_0/HCLK]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HRESETn] [get_bd_pins axi_interconnect_0/M05_ARESETN] [get_bd_pins MIPS_MicroAptiv_UP_0/HRESETn]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HCLK] [get_bd_pins axi_tft_0/s_axi_aclk] [get_bd_pins MIPS_MicroAptiv_UP_0/HCLK]
startgroup
set_property -dict [list CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {25.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT2_DIVIDE {32} CONFIG.NUM_OUT_CLKS {3} CONFIG.CLKOUT3_JITTER {191.696} CONFIG.CLKOUT3_PHASE_ERROR {114.212}] [get_bd_cells clk_wiz_0]
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_out3] [get_bd_pins axi_tft_0/sys_tft_clk]
startgroup
set_property -dict [list CONFIG.C_TFT_INTERFACE {0} CONFIG.C_M_AXI_DATA_WIDTH {32} CONFIG.C_MAX_BURST_LEN {32} CONFIG.C_EN_I2C_INTF {0}] [get_bd_cells axi_tft_0]
endgroup
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HRESETn] [get_bd_pins axi_tft_0/s_axi_aresetn] [get_bd_pins MIPS_MicroAptiv_UP_0/HRESETn]
startgroup
set_property -dict [list CONFIG.NUM_SI {2} CONFIG.NUM_MI {6}] [get_bd_cells axi_interconnect_0]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S01_AXI] [get_bd_intf_pins axi_tft_0/M_AXI_MM]
set_property location {5 1566 1251} [get_bd_cells axi_tft_0]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HCLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins MIPS_MicroAptiv_UP_0/HCLK]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HRESETn] [get_bd_pins axi_interconnect_0/S01_ARESETN] [get_bd_pins MIPS_MicroAptiv_UP_0/HRESETn]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HCLK] [get_bd_pins axi_tft_0/m_axi_aclk] [get_bd_pins MIPS_MicroAptiv_UP_0/HCLK]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HRESETn] [get_bd_pins axi_tft_0/m_axi_aresetn] [get_bd_pins MIPS_MicroAptiv_UP_0/HRESETn]
startgroup
create_bd_port -dir O tft_vsync
connect_bd_net [get_bd_pins /axi_tft_0/tft_vsync] [get_bd_ports tft_vsync]
endgroup
startgroup
create_bd_port -dir O -from 5 -to 0 tft_vga_r
connect_bd_net [get_bd_pins /axi_tft_0/tft_vga_r] [get_bd_ports tft_vga_r]
endgroup
startgroup
create_bd_port -dir O tft_hsync
connect_bd_net [get_bd_pins /axi_tft_0/tft_hsync] [get_bd_ports tft_hsync]
endgroup
startgroup
create_bd_port -dir O -from 5 -to 0 tft_vga_g
connect_bd_net [get_bd_pins /axi_tft_0/tft_vga_g] [get_bd_ports tft_vga_g]
endgroup
startgroup
create_bd_port -dir O -from 5 -to 0 tft_vga_b
connect_bd_net [get_bd_pins /axi_tft_0/tft_vga_b] [get_bd_ports tft_vga_b]
endgroup
validate_bd_design
assign_bd_address [get_bd_addr_segs {axi_tft_0/S_AXI_MM/Reg }]
assign_bd_address [get_bd_addr_segs {axi_gpio_0/S_AXI/Reg }]
assign_bd_address [get_bd_addr_segs {mig_7series_0/memmap/memaddr }]
assign_bd_address [get_bd_addr_segs {axi_bram_ctrl_1/S_AXI/Mem0 }]
assign_bd_address [get_bd_addr_segs {axi_uart16550_0/S_AXI/Reg }]
assign_bd_address [get_bd_addr_segs {PWM_w_Int_1/S00_AXI/S00_AXI_reg }]
include_bd_addr_seg [get_bd_addr_segs -excluded axi_tft_0/Video_data/SEG_PWM_w_Int_1_S00_AXI_reg]
include_bd_addr_seg [get_bd_addr_segs -excluded axi_tft_0/Video_data/SEG_axi_uart16550_0_Reg]
include_bd_addr_seg [get_bd_addr_segs -excluded axi_tft_0/Video_data/SEG_axi_gpio_0_Reg]
include_bd_addr_seg [get_bd_addr_segs -excluded axi_tft_0/Video_data/SEG_axi_tft_0_Reg]
set_property offset 0x10F00000 [get_bd_addr_segs {axi_tft_0/Video_data/SEG_axi_tft_0_Reg}]
set_property offset 0x10F00000 [get_bd_addr_segs {MIPS_MicroAptiv_UP_0/ahblite/SEG_axi_tft_0_Reg}]
validate_bd_design
set_property synth_checkpoint_mode Hierarchical [get_files  E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.srcs/sources_1/bd/mipsfpga_test2/mipsfpga_test2.bd]
generate_target all [get_files  E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.srcs/sources_1/bd/mipsfpga_test2/mipsfpga_test2.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.srcs/sources_1/bd/mipsfpga_test2/mipsfpga_test2.bd]
launch_run -jobs 4 {mipsfpga_test2_MIPS_MicroAptiv_UP_0_0_synth_1 mipsfpga_test2_ahblite_axi_bridge_0_0_synth_1 mipsfpga_test2_xbar_0_synth_1 mipsfpga_test2_axi_gpio_0_0_synth_1 mipsfpga_test2_axi_bram_ctrl_1_0_synth_1 mipsfpga_test2_blk_mem_gen_0_1_synth_1 mipsfpga_test2_axi_uart16550_0_1_synth_1 mipsfpga_test2_xlconcat_0_1_synth_1 mipsfpga_test2_xlconstant_0_0_synth_1 mipsfpga_test2_xlconstant_0_1_synth_1 mipsfpga_test2_xlconstant_0_2_synth_1 mipsfpga_test2_clk_wiz_0_0_synth_1 mipsfpga_test2_util_vector_logic_0_0_synth_1 mipsfpga_test2_util_vector_logic_0_1_synth_1 mipsfpga_test2_util_ds_buf_0_0_synth_1 mipsfpga_test2_xlconstant_0_3_synth_1 mipsfpga_test2_mig_7series_0_0_synth_1 mipsfpga_test2_util_vector_logic_2_0_synth_1 mipsfpga_test2_PWM_w_Int_1_0_synth_1 mipsfpga_test2_axi_tft_0_0_synth_1 mipsfpga_test2_auto_ds_0_synth_1 mipsfpga_test2_auto_pc_0_synth_1 mipsfpga_test2_auto_cc_0_synth_1 mipsfpga_test2_auto_ds_1_synth_1 mipsfpga_test2_auto_ds_2_synth_1 mipsfpga_test2_auto_pc_1_synth_1 mipsfpga_test2_auto_ds_3_synth_1 mipsfpga_test2_auto_pc_2_synth_1 mipsfpga_test2_auto_ds_4_synth_1 mipsfpga_test2_auto_pc_3_synth_1 mipsfpga_test2_auto_us_0_synth_1 mipsfpga_test2_auto_us_1_synth_1}
reset_run mipsfpga_test2_xlconstant_0_0_synth_1
reset_run mipsfpga_test2_xlconstant_0_1_synth_1
reset_run mipsfpga_test2_xlconstant_0_2_synth_1
reset_run mipsfpga_test2_clk_wiz_0_0_synth_1
reset_run mipsfpga_test2_util_vector_logic_0_1_synth_1
reset_run mipsfpga_test2_util_ds_buf_0_0_synth_1
reset_run mipsfpga_test2_xlconstant_0_3_synth_1
reset_run mipsfpga_test2_mig_7series_0_0_synth_1
reset_run mipsfpga_test2_util_vector_logic_2_0_synth_1
reset_run mipsfpga_test2_PWM_w_Int_1_0_synth_1
reset_run mipsfpga_test2_axi_tft_0_0_synth_1
reset_run mipsfpga_test2_auto_ds_0_synth_1
reset_run mipsfpga_test2_auto_pc_0_synth_1
reset_run mipsfpga_test2_auto_cc_0_synth_1
reset_run mipsfpga_test2_auto_ds_1_synth_1
reset_run mipsfpga_test2_auto_ds_2_synth_1
reset_run mipsfpga_test2_auto_pc_1_synth_1
reset_run mipsfpga_test2_auto_ds_3_synth_1
reset_run mipsfpga_test2_auto_pc_2_synth_1
reset_run mipsfpga_test2_auto_ds_4_synth_1
reset_run mipsfpga_test2_auto_pc_3_synth_1
reset_run mipsfpga_test2_auto_us_0_synth_1
reset_run mipsfpga_test2_auto_us_1_synth_1
reset_run mipsfpga_test2_MIPS_MicroAptiv_UP_0_0_synth_1
reset_run mipsfpga_test2_axi_bram_ctrl_1_0_synth_1
reset_run mipsfpga_test2_blk_mem_gen_0_1_synth_1
reset_run mipsfpga_test2_axi_uart16550_0_1_synth_1
reset_run mipsfpga_test2_xlconcat_0_1_synth_1
reset_run mipsfpga_test2_util_vector_logic_0_0_synth_1
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
update_files -from_files E:/Peripheral_Interface_lab/ram_init.coe -to_files E:/Peripheral_Interface_lab/MIPSfpga_uart_irq/LED_Soc.srcs/sources_1/new/ram_init.coe -filesets [get_filesets *]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
