<Results/membwl/dimm1/tcp_bi_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 79d0
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8931.72 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7034.54 --|
|-- Mem Ch  2: Reads (MB/s):   101.22 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    47.11 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   101.22 --||-- NODE 1 Mem Read (MB/s) :  8931.72 --|
|-- NODE 0 Mem Write(MB/s) :    47.11 --||-- NODE 1 Mem Write(MB/s) :  7034.54 --|
|-- NODE 0 P. Write (T/s):      31229 --||-- NODE 1 P. Write (T/s):     147035 --|
|-- NODE 0 Memory (MB/s):      148.33 --||-- NODE 1 Memory (MB/s):    15966.26 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9032.94                --|
            |--                System Write Throughput(MB/s):       7081.65                --|
            |--               System Memory Throughput(MB/s):      16114.58                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7b07
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      37 M        58 K  2458 K  1082 K     71 M     0     840  
 1    1020          12      25 M   137 M      0       0     594 K
-----------------------------------------------------------------------
 *      37 M        58 K    28 M   138 M     71 M     0     595 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.57        Core1: 135.61        
Core2: 32.73        Core3: 103.00        
Core4: 27.40        Core5: 137.48        
Core6: 26.03        Core7: 102.29        
Core8: 25.21        Core9: 72.85        
Core10: 14.98        Core11: 134.22        
Core12: 19.75        Core13: 158.51        
Core14: 33.27        Core15: 153.27        
Core16: 27.39        Core17: 115.05        
Core18: 18.97        Core19: 101.63        
Core20: 45.16        Core21: 104.24        
Core22: 28.22        Core23: 107.44        
Core24: 37.53        Core25: 101.65        
Core26: 41.36        Core27: 158.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.58
Socket1: 129.77
DDR read Latency(ns)
Socket0: 27986.75
Socket1: 240.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.26        Core1: 140.55        
Core2: 30.80        Core3: 108.75        
Core4: 30.44        Core5: 141.25        
Core6: 32.09        Core7: 103.55        
Core8: 13.46        Core9: 73.25        
Core10: 24.06        Core11: 138.41        
Core12: 23.20        Core13: 163.03        
Core14: 32.24        Core15: 149.02        
Core16: 32.40        Core17: 116.98        
Core18: 29.98        Core19: 104.84        
Core20: 20.51        Core21: 114.31        
Core22: 29.06        Core23: 112.83        
Core24: 47.10        Core25: 112.23        
Core26: 32.26        Core27: 162.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.48
Socket1: 133.72
DDR read Latency(ns)
Socket0: 28767.46
Socket1: 244.73
irq_total: 156329.408963725
cpu_total: 32.08
cpu_0: 1.79
cpu_1: 85.98
cpu_2: 1.99
cpu_3: 99.53
cpu_4: 1.53
cpu_5: 97.67
cpu_6: 0.86
cpu_7: 51.43
cpu_8: 1.13
cpu_9: 20.20
cpu_10: 1.06
cpu_11: 100.00
cpu_12: 1.53
cpu_13: 69.83
cpu_14: 0.86
cpu_15: 69.17
cpu_16: 0.53
cpu_17: 30.76
cpu_18: 0.66
cpu_19: 49.63
cpu_20: 0.53
cpu_21: 42.86
cpu_22: 0.33
cpu_23: 39.20
cpu_24: 1.13
cpu_25: 43.46
cpu_26: 0.93
cpu_27: 83.92
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 561536
Total_rx_packets: 561536
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 364517
Total_tx_packets_phy: 364517
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 4450860947
Total_rx_bytes: 4450860947
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 561541
Total_rx_packets_phy: 561541
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 2375780112
Total_tx_bytes_phy: 2375780112
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 309428
Total_tx_packets: 309428
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 4475472331
Total_rx_bytes_phy: 4475472331
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 2370995875
Total_tx_bytes: 2370995875


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.77        Core1: 141.80        
Core2: 32.52        Core3: 109.76        
Core4: 35.26        Core5: 144.81        
Core6: 39.13        Core7: 109.54        
Core8: 23.22        Core9: 73.87        
Core10: 38.70        Core11: 139.12        
Core12: 40.34        Core13: 171.26        
Core14: 43.50        Core15: 158.06        
Core16: 35.24        Core17: 125.65        
Core18: 36.02        Core19: 112.24        
Core20: 34.80        Core21: 122.31        
Core22: 24.74        Core23: 117.15        
Core24: 41.70        Core25: 117.33        
Core26: 40.21        Core27: 169.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.39
Socket1: 139.17
DDR read Latency(ns)
Socket0: 27967.43
Socket1: 239.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.13        Core1: 141.98        
Core2: 35.86        Core3: 106.49        
Core4: 37.88        Core5: 142.87        
Core6: 16.81        Core7: 103.93        
Core8: 18.33        Core9: 73.12        
Core10: 24.07        Core11: 140.09        
Core12: 23.15        Core13: 161.67        
Core14: 22.98        Core15: 158.07        
Core16: 36.41        Core17: 119.96        
Core18: 29.05        Core19: 109.06        
Core20: 35.81        Core21: 115.23        
Core22: 26.18        Core23: 109.58        
Core24: 25.19        Core25: 110.96        
Core26: 31.75        Core27: 164.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.62
Socket1: 135.70
DDR read Latency(ns)
Socket0: 27741.85
Socket1: 242.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.75        Core1: 142.09        
Core2: 27.88        Core3: 105.48        
Core4: 35.70        Core5: 142.48        
Core6: 34.51        Core7: 108.79        
Core8: 13.67        Core9: 76.57        
Core10: 19.26        Core11: 138.87        
Core12: 24.24        Core13: 162.89        
Core14: 32.54        Core15: 159.28        
Core16: 24.95        Core17: 121.51        
Core18: 29.36        Core19: 113.48        
Core20: 25.45        Core21: 116.66        
Core22: 29.29        Core23: 114.15        
Core24: 25.36        Core25: 114.06        
Core26: 27.61        Core27: 162.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.79
Socket1: 136.22
DDR read Latency(ns)
Socket0: 28322.82
Socket1: 241.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.08        Core1: 142.25        
Core2: 14.62        Core3: 107.85        
Core4: 37.05        Core5: 142.48        
Core6: 30.08        Core7: 106.81        
Core8: 26.69        Core9: 77.26        
Core10: 23.02        Core11: 137.50        
Core12: 23.62        Core13: 162.89        
Core14: 24.35        Core15: 162.22        
Core16: 28.22        Core17: 119.43        
Core18: 33.85        Core19: 114.00        
Core20: 46.54        Core21: 113.56        
Core22: 32.82        Core23: 112.50        
Core24: 41.85        Core25: 110.82        
Core26: 31.96        Core27: 164.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.09
Socket1: 136.36
DDR read Latency(ns)
Socket0: 27903.79
Socket1: 242.11
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 32110
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6008 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14422805182; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14422820010; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7211413894; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7211413894; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7211513132; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7211513132; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6009556339; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4310657; Consumed Joules: 263.10; Watts: 43.79; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 704339; Consumed DRAM Joules: 10.78; DRAM Watts: 1.79
S1P0; QPIClocks: 14422733438; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14422736886; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7211485159; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7211485159; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7211385008; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7211385008; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008426630; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6292510; Consumed Joules: 384.06; Watts: 63.93; Thermal headroom below TjMax: 51
S1; Consumed DRAM energy units: 1729717; Consumed DRAM Joules: 26.46; DRAM Watts: 4.40
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7ea4
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.36   0.01    0.60     255 K    919 K    0.72    0.09    0.01    0.02     3080        5        1     70
   1    1     0.06   0.06   1.01    1.20      41 M     51 M    0.19    0.23    0.07    0.08     3528     6986        8     57
   2    0     0.00   0.35   0.00    0.60      23 K    144 K    0.84    0.19    0.00    0.01     1064        3        0     69
   3    1     0.19   0.16   1.20    1.20      42 M     55 M    0.23    0.24    0.02    0.03     1848     4406       67     57
   4    0     0.00   0.37   0.00    0.60      18 K    110 K    0.83    0.22    0.00    0.01      560        0        1     70
   5    1     0.05   0.04   1.18    1.20      57 M     69 M    0.17    0.18    0.13    0.15     4256     8629        4     56
   6    0     0.00   0.36   0.01    0.60     155 K    798 K    0.81    0.09    0.00    0.02      784        5        2     69
   7    1     0.07   0.11   0.61    1.12      19 M     24 M    0.21    0.28    0.03    0.04     3248     3969       31     56
   8    0     0.03   1.46   0.02    0.97      86 K    475 K    0.82    0.49    0.00    0.00     3864       13        0     69
   9    1     0.07   0.47   0.16    0.61    2247 K   3555 K    0.37    0.51    0.00    0.00      112       97       18     57
  10    0     0.03   1.13   0.02    0.99     112 K    593 K    0.81    0.55    0.00    0.00     7896       23        2     68
  11    1     0.09   0.07   1.20    1.20      60 M     71 M    0.16    0.18    0.07    0.08     2968     3992        9     56
  12    0     0.03   1.44   0.02    1.03      74 K    428 K    0.83    0.54    0.00    0.00     4872        8        1     69
  13    1     0.08   0.10   0.81    1.20      26 M     35 M    0.25    0.30    0.03    0.04     1624     3988       15     55
  14    0     0.01   1.35   0.01    0.62      48 K    234 K    0.79    0.41    0.00    0.00      336        1        1     69
  15    1     0.09   0.11   0.83    1.20      26 M     35 M    0.25    0.31    0.03    0.04     1344     3709      160     56
  16    0     0.00   0.40   0.01    0.60     171 K    864 K    0.80    0.16    0.00    0.02     1120        3        2     70
  17    1     0.01   0.06   0.14    0.61      10 M     12 M    0.14    0.18    0.13    0.15     3136     1831        3     58
  18    0     0.00   0.59   0.00    0.60      25 K    181 K    0.86    0.30    0.00    0.01      336        1        0     70
  19    1     0.07   0.11   0.61    1.11      19 M     24 M    0.20    0.27    0.03    0.04     5208     3486       15     58
  20    0     0.00   0.59   0.00    0.60      18 K    128 K    0.85    0.26    0.00    0.01      560        1        0     70
  21    1     0.03   0.08   0.40    0.90      17 M     21 M    0.18    0.23    0.05    0.07     1680     3651        9     58
  22    0     0.00   0.57   0.00    0.60      28 K    132 K    0.79    0.30    0.00    0.01     1456        1        1     70
  23    1     0.03   0.09   0.34    0.85      16 M     20 M    0.18    0.22    0.05    0.06     3696     3644       25     59
  24    0     0.02   1.99   0.01    0.84      42 K    186 K    0.77    0.43    0.00    0.00     1456        3        2     71
  25    1     0.03   0.13   0.26    0.75      12 M     15 M    0.20    0.23    0.04    0.05     3808     2504        6     57
  26    0     0.00   0.88   0.00    0.60      42 K    141 K    0.70    0.28    0.00    0.01      952        3        1     70
  27    1     0.07   0.06   1.08    1.20      44 M     54 M    0.19    0.24    0.06    0.08     2016     7309       11     58
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.03   0.01    0.77    1104 K   5339 K    0.79    0.33    0.00    0.00    28336       70       14     61
 SKT    1     0.07   0.10   0.70    1.11     398 M    495 M    0.20    0.24    0.04    0.05    38472    58201      381     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.11   0.36    1.10     399 M    500 M    0.20    0.24    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   10 G ; Active cycles:  100 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 32.25 %

 C1 core residency: 17.03 %; C3 core residency: 0.93 %; C6 core residency: 49.80 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.11 => corresponds to 2.71 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.96 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       18 G     18 G   |   19%    19%   
 SKT    1       12 G     12 G   |   12%    12%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   62 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.48     0.23     220.64       8.97         228.90
 SKT   1    44.64    35.39     322.73      22.12         477.83
---------------------------------------------------------------------------------------------------------------
       *    45.11    35.61     543.37      31.09         477.33
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1a9
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8926.70 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7057.70 --|
|-- Mem Ch  2: Reads (MB/s):   108.43 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    51.13 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   108.43 --||-- NODE 1 Mem Read (MB/s) :  8926.70 --|
|-- NODE 0 Mem Write(MB/s) :    51.13 --||-- NODE 1 Mem Write(MB/s) :  7057.70 --|
|-- NODE 0 P. Write (T/s):      31170 --||-- NODE 1 P. Write (T/s):     142695 --|
|-- NODE 0 Memory (MB/s):      159.56 --||-- NODE 1 Memory (MB/s):    15984.39 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9035.12                --|
            |--                System Write Throughput(MB/s):       7108.83                --|
            |--               System Memory Throughput(MB/s):      16143.95                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2ec
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      37 M        13 K  1853 K  2791 K     72 M     0     936  
 1     516           0      26 M   136 M    504      12     800 K
-----------------------------------------------------------------------
 *      37 M        13 K    28 M   139 M     72 M    12     801 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.86        Core1: 137.88        
Core2: 31.63        Core3: 126.51        
Core4: 26.63        Core5: 133.46        
Core6: 30.56        Core7: 108.18        
Core8: 28.59        Core9: 59.03        
Core10: 34.53        Core11: 129.02        
Core12: 29.85        Core13: 158.42        
Core14: 13.84        Core15: 164.85        
Core16: 22.61        Core17: 108.24        
Core18: 26.29        Core19: 94.22        
Core20: 22.73        Core21: 107.41        
Core22: 25.66        Core23: 107.63        
Core24: 37.11        Core25: 94.05        
Core26: 36.79        Core27: 162.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.20
Socket1: 130.87
DDR read Latency(ns)
Socket0: 23051.52
Socket1: 240.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.92        Core1: 141.12        
Core2: 36.03        Core3: 123.74        
Core4: 33.33        Core5: 135.16        
Core6: 29.94        Core7: 108.20        
Core8: 26.71        Core9: 62.16        
Core10: 26.22        Core11: 126.25        
Core12: 22.43        Core13: 162.72        
Core14: 13.85        Core15: 168.47        
Core16: 22.63        Core17: 105.64        
Core18: 28.93        Core19: 94.14        
Core20: 24.91        Core21: 109.46        
Core22: 16.49        Core23: 105.91        
Core24: 33.72        Core25: 97.54        
Core26: 36.83        Core27: 166.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.01
Socket1: 132.25
DDR read Latency(ns)
Socket0: 23175.25
Socket1: 243.72
irq_total: 173982.154513179
cpu_total: 30.05
cpu_0: 1.73
cpu_1: 82.25
cpu_2: 0.47
cpu_3: 100.00
cpu_4: 0.53
cpu_5: 96.14
cpu_6: 1.53
cpu_7: 38.23
cpu_8: 0.53
cpu_9: 15.56
cpu_10: 1.73
cpu_11: 99.07
cpu_12: 0.86
cpu_13: 60.57
cpu_14: 1.20
cpu_15: 57.31
cpu_16: 1.33
cpu_17: 42.62
cpu_18: 0.53
cpu_19: 45.15
cpu_20: 0.60
cpu_21: 40.16
cpu_22: 0.47
cpu_23: 42.29
cpu_24: 1.20
cpu_25: 47.81
cpu_26: 0.66
cpu_27: 60.90
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 309130
Total_tx_packets: 309130
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 2387509263
Total_tx_bytes: 2387509263
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 364829
Total_tx_packets_phy: 364829
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 583275
Total_rx_packets: 583275
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 4586104315
Total_rx_bytes: 4586104315
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 583262
Total_rx_packets_phy: 583262
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 4615151104
Total_rx_bytes_phy: 4615151104
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 2392306609
Total_tx_bytes_phy: 2392306609


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.92        Core1: 156.06        
Core2: 36.57        Core3: 126.37        
Core4: 35.11        Core5: 130.45        
Core6: 35.37        Core7: 104.49        
Core8: 37.35        Core9: 60.01        
Core10: 30.41        Core11: 129.38        
Core12: 23.36        Core13: 158.89        
Core14: 32.02        Core15: 171.72        
Core16: 23.15        Core17: 100.52        
Core18: 39.68        Core19: 92.40        
Core20: 46.15        Core21: 111.73        
Core22: 41.70        Core23: 103.08        
Core24: 20.61        Core25: 93.18        
Core26: 34.09        Core27: 164.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.57
Socket1: 131.79
DDR read Latency(ns)
Socket0: 24808.97
Socket1: 241.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.66        Core1: 157.91        
Core2: 36.98        Core3: 124.56        
Core4: 37.18        Core5: 131.42        
Core6: 30.89        Core7: 104.14        
Core8: 30.13        Core9: 58.81        
Core10: 35.17        Core11: 124.93        
Core12: 26.24        Core13: 161.68        
Core14: 22.08        Core15: 171.76        
Core16: 28.50        Core17: 99.88        
Core18: 30.42        Core19: 94.30        
Core20: 32.80        Core21: 112.69        
Core22: 28.86        Core23: 102.73        
Core24: 13.83        Core25: 95.69        
Core26: 33.42        Core27: 163.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.40
Socket1: 131.89
DDR read Latency(ns)
Socket0: 25456.06
Socket1: 240.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.54        Core1: 157.29        
Core2: 30.87        Core3: 125.34        
Core4: 35.16        Core5: 130.75        
Core6: 36.64        Core7: 102.47        
Core8: 34.99        Core9: 60.74        
Core10: 28.70        Core11: 128.86        
Core12: 25.83        Core13: 163.74        
Core14: 17.22        Core15: 171.51        
Core16: 27.62        Core17: 102.90        
Core18: 25.79        Core19: 94.77        
Core20: 28.13        Core21: 114.05        
Core22: 12.65        Core23: 102.09        
Core24: 23.68        Core25: 96.17        
Core26: 22.07        Core27: 165.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.75
Socket1: 132.73
DDR read Latency(ns)
Socket0: 26091.21
Socket1: 240.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.40        Core1: 155.71        
Core2: 23.33        Core3: 122.59        
Core4: 35.48        Core5: 129.66        
Core6: 37.39        Core7: 102.92        
Core8: 34.17        Core9: 57.99        
Core10: 30.93        Core11: 129.51        
Core12: 35.84        Core13: 160.18        
Core14: 34.90        Core15: 170.31        
Core16: 14.49        Core17: 102.22        
Core18: 25.94        Core19: 91.59        
Core20: 26.13        Core21: 110.39        
Core22: 24.13        Core23: 99.64        
Core24: 26.63        Core25: 95.83        
Core26: 31.72        Core27: 165.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.40
Socket1: 131.19
DDR read Latency(ns)
Socket0: 25282.38
Socket1: 241.52
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1400
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14417361642; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14417373610; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208691194; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208691194; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208786158; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208786158; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007342381; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4326809; Consumed Joules: 264.09; Watts: 43.96; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 707077; Consumed DRAM Joules: 10.82; DRAM Watts: 1.80
S1P0; QPIClocks: 14417423142; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14417428746; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208831217; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208831217; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208730536; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208730536; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007413988; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6383123; Consumed Joules: 389.59; Watts: 64.86; Thermal headroom below TjMax: 51
S1; Consumed DRAM energy units: 1725635; Consumed DRAM Joules: 26.40; DRAM Watts: 4.40
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6b2
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.37   0.02    0.63     234 K    909 K    0.74    0.11    0.00    0.02     2856        2        1     70
   1    1     0.05   0.06   0.86    1.20      34 M     42 M    0.19    0.23    0.07    0.09     3920     4922        7     57
   2    0     0.00   0.63   0.00    0.60      24 K    135 K    0.82    0.29    0.00    0.01      840        3        0     69
   3    1     0.08   0.06   1.20    1.20      55 M     66 M    0.16    0.23    0.07    0.09     4592     7034       51     56
   4    0     0.00   0.74   0.00    0.60      21 K    118 K    0.82    0.29    0.00    0.01     1288        2        1     70
   5    1     0.04   0.04   1.16    1.20      57 M     68 M    0.16    0.17    0.14    0.16     5824     8292        5     57
   6    0     0.00   0.35   0.00    0.60      11 K     72 K    0.84    0.21    0.00    0.01      224        1        0     69
   7    1     0.03   0.08   0.37    0.87      18 M     22 M    0.17    0.21    0.06    0.08     3472     3735       18     58
   8    0     0.00   0.46   0.00    0.60      19 K    103 K    0.81    0.28    0.00    0.01     1288        1        1     68
   9    1     0.06   0.44   0.13    0.60    1658 K   3301 K    0.50    0.45    0.00    0.01      168       82       12     58
  10    0     0.01   0.35   0.02    0.60     257 K   1181 K    0.78    0.13    0.00    0.02      392        5        3     68
  11    1     0.10   0.08   1.20    1.20      54 M     65 M    0.16    0.26    0.05    0.07     3248     4930       27     56
  12    0     0.00   0.46   0.00    0.60      54 K    226 K    0.76    0.21    0.00    0.01      504        1        1     69
  13    1     0.09   0.10   0.86    1.20      28 M     37 M    0.23    0.31    0.03    0.04     1848     4267       18     55
  14    0     0.03   1.62   0.02    0.71     125 K    611 K    0.79    0.30    0.00    0.00     2184        5        2     69
  15    1     0.06   0.08   0.79    1.20      28 M     35 M    0.21    0.27    0.05    0.06     2016     5244       64     56
  16    0     0.03   1.19   0.03    1.04     147 K    670 K    0.78    0.53    0.00    0.00     8176       18        4     69
  17    1     0.04   0.10   0.47    0.99      19 M     23 M    0.19    0.24    0.04    0.05      784     3405        8     57
  18    0     0.00   0.72   0.00    0.60      25 K    174 K    0.85    0.33    0.00    0.01     3584        4        1     69
  19    1     0.09   0.13   0.66    1.16      19 M     25 M    0.23    0.29    0.02    0.03     2352     3482       22     59
  20    0     0.03   1.47   0.02    0.95      44 K    355 K    0.87    0.56    0.00    0.00     1568        2        1     70
  21    1     0.03   0.19   0.16    0.62    9396 K     11 M    0.19    0.20    0.03    0.04      560     1701       14     59
  22    0     0.02   1.22   0.02    0.96      64 K    391 K    0.84    0.54    0.00    0.00     4872        9        1     70
  23    1     0.05   0.11   0.45    0.96      19 M     23 M    0.19    0.23    0.04    0.05     2632     4297       65     59
  24    0     0.01   1.46   0.01    0.73      28 K    147 K    0.81    0.43    0.00    0.00     1008        2        1     71
  25    1     0.09   0.14   0.67    1.18      20 M     26 M    0.22    0.28    0.02    0.03     2408     3692       15     58
  26    0     0.00   0.57   0.00    0.60      14 K    106 K    0.87    0.32    0.00    0.01      448        1        0     70
  27    1     0.07   0.09   0.82    1.20      27 M     35 M    0.23    0.29    0.04    0.05     1904     4329       13     58
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.02   0.01    0.76    1073 K   5205 K    0.79    0.34    0.00    0.00    29232       56       16     61
 SKT    1     0.06   0.09   0.70    1.12     395 M    488 M    0.19    0.25    0.05    0.06    35728    59412      339     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.10   0.35    1.12     396 M    493 M    0.20    0.25    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   10 G ; Active cycles:   99 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.76 %

 C1 core residency: 20.59 %; C3 core residency: 0.64 %; C6 core residency: 47.01 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.10 => corresponds to 2.54 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.90 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       19 G     19 G   |   20%    19%   
 SKT    1       12 G     12 G   |   12%    12%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   63 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.55     0.25     220.68       9.06         225.22
 SKT   1    44.64    35.46     326.05      22.05         482.92
---------------------------------------------------------------------------------------------------------------
       *    45.19    35.71     546.73      31.11         482.50
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 89b
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8810.09 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7070.38 --|
|-- Mem Ch  2: Reads (MB/s):   105.74 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    46.28 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   105.74 --||-- NODE 1 Mem Read (MB/s) :  8810.09 --|
|-- NODE 0 Mem Write(MB/s) :    46.28 --||-- NODE 1 Mem Write(MB/s) :  7070.38 --|
|-- NODE 0 P. Write (T/s):      31198 --||-- NODE 1 P. Write (T/s):     150654 --|
|-- NODE 0 Memory (MB/s):      152.02 --||-- NODE 1 Memory (MB/s):    15880.48 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       8915.83                --|
            |--                System Write Throughput(MB/s):       7116.66                --|
            |--               System Memory Throughput(MB/s):      16032.50                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 9d8
Program exited with status 0
Cleaning up
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      38 M       185 K   805 K  1900 K     71 M     0     228  
 1     492           0      28 M   144 M    504      12     732 K
-----------------------------------------------------------------------
 *      38 M       185 K    29 M   146 M     71 M    12     732 K

 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.76        Core1: 138.27        
Core2: 32.92        Core3: 129.85        
Core4: 37.49        Core5: 131.48        
Core6: 33.62        Core7: 86.29        
Core8: 36.20        Core9: 64.47        
Core10: 27.64        Core11: 142.66        
Core12: 34.77        Core13: 156.03        
Core14: 13.85        Core15: 143.23        
Core16: 35.97        Core17: 105.68        
Core18: 34.25        Core19: 95.36        
Core20: 33.03        Core21: 84.86        
Core22: 30.26        Core23: 98.55        
Core24: 24.86        Core25: 96.88        
Core26: 37.39        Core27: 161.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.01
Socket1: 129.68
DDR read Latency(ns)
Socket0: 25538.92
Socket1: 236.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.79        Core1: 137.57        
Core2: 30.59        Core3: 127.38        
Core4: 21.89        Core5: 133.20        
Core6: 30.91        Core7: 87.62        
Core8: 41.82        Core9: 63.93        
Core10: 39.32        Core11: 141.40        
Core12: 32.30        Core13: 156.76        
Core14: 33.90        Core15: 141.83        
Core16: 34.13        Core17: 107.57        
Core18: 14.08        Core19: 92.32        
Core20: 28.35        Core21: 82.32        
Core22: 22.72        Core23: 98.95        
Core24: 29.10        Core25: 98.22        
Core26: 29.50        Core27: 159.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.83
Socket1: 128.96
DDR read Latency(ns)
Socket0: 27425.78
Socket1: 236.62
irq_total: 149496.315622586
cpu_total: 31.68
cpu_0: 1.99
cpu_1: 87.18
cpu_2: 1.00
cpu_3: 78.67
cpu_4: 0.53
cpu_5: 98.41
cpu_6: 0.73
cpu_7: 61.86
cpu_8: 0.60
cpu_9: 14.68
cpu_10: 0.60
cpu_11: 57.14
cpu_12: 0.27
cpu_13: 76.01
cpu_14: 0.53
cpu_15: 80.80
cpu_16: 0.47
cpu_17: 35.88
cpu_18: 0.66
cpu_19: 48.24
cpu_20: 0.93
cpu_21: 45.12
cpu_22: 1.00
cpu_23: 40.86
cpu_24: 0.73
cpu_25: 60.73
cpu_26: 0.47
cpu_27: 90.90
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 2425129738
Total_tx_bytes: 2425129738
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 2430128494
Total_tx_bytes_phy: 2430128494
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 4519076666
Total_rx_bytes: 4519076666
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 327143
Total_tx_packets: 327143
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 581036
Total_rx_packets: 581036
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 581031
Total_rx_packets_phy: 581031
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 383213
Total_tx_packets_phy: 383213
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 4537771252
Total_rx_bytes_phy: 4537771252


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 46.96        Core1: 137.22        
Core2: 34.63        Core3: 128.74        
Core4: 31.38        Core5: 130.73        
Core6: 32.56        Core7: 85.46        
Core8: 27.84        Core9: 65.49        
Core10: 32.67        Core11: 139.99        
Core12: 39.50        Core13: 155.87        
Core14: 43.93        Core15: 140.04        
Core16: 26.07        Core17: 103.79        
Core18: 42.87        Core19: 94.55        
Core20: 39.98        Core21: 84.07        
Core22: 31.39        Core23: 97.57        
Core24: 39.95        Core25: 97.09        
Core26: 41.89        Core27: 158.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.77
Socket1: 128.28
DDR read Latency(ns)
Socket0: 26323.69
Socket1: 239.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.54        Core1: 144.21        
Core2: 37.45        Core3: 135.50        
Core4: 33.40        Core5: 133.08        
Core6: 30.08        Core7: 90.17        
Core8: 39.12        Core9: 71.89        
Core10: 29.20        Core11: 151.28        
Core12: 33.53        Core13: 174.87        
Core14: 31.76        Core15: 160.66        
Core16: 14.21        Core17: 103.47        
Core18: 24.45        Core19: 97.37        
Core20: 24.91        Core21: 90.75        
Core22: 28.99        Core23: 102.72        
Core24: 30.16        Core25: 104.68        
Core26: 30.33        Core27: 170.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.06
Socket1: 137.70
DDR read Latency(ns)
Socket0: 25216.20
Socket1: 233.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.69        Core1: 143.76        
Core2: 30.85        Core3: 136.87        
Core4: 28.30        Core5: 132.43        
Core6: 32.46        Core7: 91.47        
Core8: 31.70        Core9: 71.03        
Core10: 31.56        Core11: 153.35        
Core12: 30.41        Core13: 175.38        
Core14: 28.17        Core15: 162.44        
Core16: 13.15        Core17: 107.35        
Core18: 28.23        Core19: 98.53        
Core20: 31.78        Core21: 93.66        
Core22: 27.48        Core23: 104.71        
Core24: 28.03        Core25: 105.76        
Core26: 29.76        Core27: 170.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.72
Socket1: 138.72
DDR read Latency(ns)
Socket0: 25736.87
Socket1: 232.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 46.87        Core1: 140.60        
Core2: 41.37        Core3: 132.15        
Core4: 33.93        Core5: 134.73        
Core6: 33.46        Core7: 88.54        
Core8: 29.31        Core9: 66.45        
Core10: 35.79        Core11: 149.42        
Core12: 29.16        Core13: 169.57        
Core14: 14.04        Core15: 157.51        
Core16: 29.17        Core17: 105.64        
Core18: 20.26        Core19: 97.55        
Core20: 27.32        Core21: 84.76        
Core22: 26.92        Core23: 103.67        
Core24: 32.79        Core25: 103.83        
Core26: 30.94        Core27: 167.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.28
Socket1: 135.25
DDR read Latency(ns)
Socket0: 26596.60
Socket1: 233.13
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3135
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6010 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14428225342; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14428237070; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7214120825; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7214120825; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7214233335; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7214233335; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6011858467; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4303478; Consumed Joules: 262.66; Watts: 43.70; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 701676; Consumed DRAM Joules: 10.74; DRAM Watts: 1.79
S1P0; QPIClocks: 14428296178; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14428300686; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7214253070; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7214253070; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7214158240; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7214158240; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6010944869; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6432176; Consumed Joules: 392.59; Watts: 65.32; Thermal headroom below TjMax: 51
S1; Consumed DRAM energy units: 1724847; Consumed DRAM Joules: 26.39; DRAM Watts: 4.39
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: d73
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.38   0.01    0.60     269 K    911 K    0.70    0.10    0.01    0.02     3416        6        1     69
   1    1     0.05   0.05   1.06    1.20      49 M     60 M    0.18    0.20    0.09    0.11     4984     6717       32     57
   2    0     0.00   0.49   0.00    0.60      33 K    126 K    0.74    0.27    0.00    0.01     2240        3        0     69
   3    1     0.08   0.09   0.94    1.20      38 M     48 M    0.20    0.23    0.05    0.06     4984     5392       58     56
   4    0     0.01   1.06   0.01    0.91      86 K    347 K    0.75    0.51    0.00    0.00     2184        9        3     70
   5    1     0.08   0.07   1.18    1.20      53 M     67 M    0.20    0.22    0.06    0.08     4648     6629       31     57
   6    0     0.02   1.37   0.02    0.88      64 K    367 K    0.83    0.55    0.00    0.00     2464       11        2     69
   7    1     0.15   0.18   0.79    1.20      20 M     28 M    0.27    0.35    0.01    0.02     2856     3381       48     56
   8    0     0.00   0.51   0.00    0.60      46 K    186 K    0.75    0.27    0.00    0.01     1680        4        0     69
   9    1     0.06   0.53   0.12    0.64    1692 K   3320 K    0.49    0.36    0.00    0.01      112       57       26     58
  10    0     0.00   0.57   0.00    0.60      26 K    121 K    0.78    0.32    0.00    0.01      616        3        2     67
  11    1     0.10   0.15   0.71    1.20      23 M     31 M    0.25    0.34    0.02    0.03     1400     2255       16     57
  12    0     0.00   0.47   0.00    0.60      21 K    101 K    0.79    0.29    0.00    0.01      560        1        0     69
  13    1     0.06   0.06   0.96    1.20      46 M     56 M    0.19    0.17    0.07    0.09     1008      525       10     56
  14    0     0.00   0.44   0.00    0.60      21 K     88 K    0.76    0.29    0.00    0.01     1400        1        1     69
  15    1     0.09   0.09   1.00    1.20      42 M     53 M    0.20    0.24    0.04    0.06      560      232       73     57
  16    0     0.00   0.37   0.00    0.60      16 K     70 K    0.76    0.23    0.00    0.01     2240        2        0     69
  17    1     0.05   0.22   0.23    0.69      11 M     14 M    0.20    0.25    0.02    0.03     2184     1807       11     58
  18    0     0.00   0.33   0.00    0.60    9657       52 K    0.81    0.18    0.00    0.02     1680        1        0     70
  19    1     0.08   0.15   0.50    1.01      18 M     23 M    0.22    0.27    0.02    0.03     3192     3197       14     59
  20    0     0.00   0.63   0.00    0.60      25 K    105 K    0.76    0.24    0.00    0.01     1288        2        0     70
  21    1     0.09   0.16   0.60    1.12      18 M     24 M    0.24    0.32    0.02    0.03     3920     3240       27     59
  22    0     0.00   0.48   0.00    0.60      26 K     91 K    0.71    0.23    0.00    0.01      616        1        1     70
  23    1     0.03   0.10   0.33    0.80      17 M     21 M    0.20    0.24    0.06    0.07     4200     3577       21     59
  24    0     0.00   0.55   0.00    0.62      44 K    143 K    0.69    0.26    0.00    0.01     1792        4        1     71
  25    1     0.14   0.26   0.53    1.03      13 M     19 M    0.31    0.19    0.01    0.01        0     1987        5     58
  26    0     0.02   1.23   0.01    0.96      74 K    330 K    0.77    0.54    0.00    0.00     2744       11        1     70
  27    1     0.08   0.08   1.08    1.20      44 M     55 M    0.20    0.26    0.05    0.07     1680     3647       11     58
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.90   0.01    0.75     766 K   3043 K    0.75    0.36    0.00    0.00    24920       59       11     61
 SKT    1     0.08   0.12   0.72    1.13     400 M    509 M    0.21    0.25    0.03    0.04    35728    42643      383     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.12   0.36    1.12     400 M    512 M    0.22    0.25    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   12 G ; Active cycles:  101 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 32.19 %

 C1 core residency: 18.04 %; C3 core residency: 1.26 %; C6 core residency: 48.50 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.12 => corresponds to 3.05 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 1.10 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       19 G     19 G   |   19%    19%   
 SKT    1       12 G     12 G   |   13%    13%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   63 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.52     0.21     219.47       8.99         218.00
 SKT   1    44.14    35.38     327.21      22.00         477.58
---------------------------------------------------------------------------------------------------------------
       *    44.67    35.60     546.68      30.99         477.09
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: f52
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8990.40 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7079.75 --|
|-- Mem Ch  2: Reads (MB/s):   114.36 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    53.76 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   114.36 --||-- NODE 1 Mem Read (MB/s) :  8990.40 --|
|-- NODE 0 Mem Write(MB/s) :    53.76 --||-- NODE 1 Mem Write(MB/s) :  7079.75 --|
|-- NODE 0 P. Write (T/s):      31161 --||-- NODE 1 P. Write (T/s):     150983 --|
|-- NODE 0 Memory (MB/s):      168.11 --||-- NODE 1 Memory (MB/s):    16070.15 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9104.76                --|
            |--                System Write Throughput(MB/s):       7133.50                --|
            |--               System Memory Throughput(MB/s):      16238.26                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 108d
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      37 M       192 K  1307 K   476 K     73 M     0      36  
 1       0         324      24 M   139 M    252       0     624 K
-----------------------------------------------------------------------
 *      37 M       193 K    25 M   139 M     73 M     0     624 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.03        Core1: 116.55        
Core2: 28.89        Core3: 130.97        
Core4: 30.64        Core5: 123.21        
Core6: 33.48        Core7: 102.05        
Core8: 40.98        Core9: 50.27        
Core10: 28.87        Core11: 125.47        
Core12: 33.56        Core13: 145.94        
Core14: 41.83        Core15: 143.19        
Core16: 44.04        Core17: 106.54        
Core18: 30.06        Core19: 99.58        
Core20: 24.21        Core21: 88.70        
Core22: 37.13        Core23: 102.30        
Core24: 25.07        Core25: 99.12        
Core26: 30.22        Core27: 142.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.23
Socket1: 123.58
DDR read Latency(ns)
Socket0: 23319.98
Socket1: 260.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 46.53        Core1: 118.36        
Core2: 34.17        Core3: 133.62        
Core4: 29.92        Core5: 126.02        
Core6: 26.67        Core7: 104.24        
Core8: 31.24        Core9: 61.66        
Core10: 13.12        Core11: 129.79        
Core12: 31.40        Core13: 149.93        
Core14: 27.25        Core15: 146.79        
Core16: 28.09        Core17: 106.74        
Core18: 28.49        Core19: 105.42        
Core20: 29.25        Core21: 96.07        
Core22: 30.24        Core23: 108.41        
Core24: 24.62        Core25: 105.41        
Core26: 29.75        Core27: 144.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.53
Socket1: 127.55
DDR read Latency(ns)
Socket0: 24690.92
Socket1: 266.83
irq_total: 133003.316912113
cpu_total: 26.81
cpu_0: 1.73
cpu_1: 75.83
cpu_2: 0.46
cpu_3: 78.02
cpu_4: 0.40
cpu_5: 93.29
cpu_6: 0.40
cpu_7: 33.93
cpu_8: 0.80
cpu_9: 15.67
cpu_10: 1.26
cpu_11: 51.26
cpu_12: 0.60
cpu_13: 68.06
cpu_14: 0.33
cpu_15: 67.33
cpu_16: 0.33
cpu_17: 40.70
cpu_18: 0.33
cpu_19: 36.72
cpu_20: 0.53
cpu_21: 43.23
cpu_22: 0.60
cpu_23: 27.16
cpu_24: 0.66
cpu_25: 41.37
cpu_26: 0.86
cpu_27: 68.92
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 2365791792
Total_tx_bytes_phy: 2365791792
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 2361032652
Total_tx_bytes: 2361032652
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 4639773808
Total_rx_bytes: 4639773808
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 578374
Total_rx_packets: 578374
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 578413
Total_rx_packets_phy: 578413
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 4665131499
Total_rx_bytes_phy: 4665131499
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 355703
Total_tx_packets_phy: 355703
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 299956
Total_tx_packets: 299956


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.93        Core1: 115.40        
Core2: 30.60        Core3: 129.95        
Core4: 30.31        Core5: 130.31        
Core6: 26.83        Core7: 98.76        
Core8: 28.65        Core9: 63.16        
Core10: 24.18        Core11: 133.87        
Core12: 13.40        Core13: 144.96        
Core14: 28.53        Core15: 143.10        
Core16: 30.38        Core17: 105.67        
Core18: 28.11        Core19: 97.58        
Core20: 31.22        Core21: 93.57        
Core22: 24.99        Core23: 104.66        
Core24: 27.59        Core25: 101.52        
Core26: 30.87        Core27: 142.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.36
Socket1: 125.64
DDR read Latency(ns)
Socket0: 22329.22
Socket1: 266.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 47.02        Core1: 113.72        
Core2: 24.82        Core3: 129.09        
Core4: 28.39        Core5: 128.50        
Core6: 24.50        Core7: 101.12        
Core8: 12.55        Core9: 59.10        
Core10: 26.12        Core11: 130.59        
Core12: 23.77        Core13: 144.54        
Core14: 26.71        Core15: 142.04        
Core16: 22.82        Core17: 103.73        
Core18: 33.00        Core19: 98.76        
Core20: 29.62        Core21: 92.68        
Core22: 40.40        Core23: 100.91        
Core24: 40.34        Core25: 102.21        
Core26: 28.94        Core27: 141.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.80
Socket1: 124.44
DDR read Latency(ns)
Socket0: 24861.44
Socket1: 264.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.67        Core1: 115.85        
Core2: 42.03        Core3: 131.45        
Core4: 46.64        Core5: 129.25        
Core6: 41.26        Core7: 104.74        
Core8: 46.14        Core9: 58.47        
Core10: 42.08        Core11: 133.27        
Core12: 38.50        Core13: 146.30        
Core14: 40.57        Core15: 143.27        
Core16: 30.73        Core17: 104.36        
Core18: 41.71        Core19: 100.43        
Core20: 28.07        Core21: 91.91        
Core22: 42.80        Core23: 101.60        
Core24: 45.64        Core25: 99.93        
Core26: 38.72        Core27: 144.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.81
Socket1: 125.92
DDR read Latency(ns)
Socket0: 27230.16
Socket1: 266.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.63        Core1: 114.14        
Core2: 34.34        Core3: 130.79        
Core4: 33.01        Core5: 129.41        
Core6: 30.42        Core7: 102.76        
Core8: 34.34        Core9: 60.58        
Core10: 30.79        Core11: 132.84        
Core12: 12.03        Core13: 147.74        
Core14: 27.96        Core15: 143.96        
Core16: 27.85        Core17: 108.02        
Core18: 25.20        Core19: 102.57        
Core20: 23.18        Core21: 91.03        
Core22: 29.38        Core23: 104.86        
Core24: 29.20        Core25: 102.64        
Core26: 29.92        Core27: 143.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.69
Socket1: 126.12
DDR read Latency(ns)
Socket0: 24123.91
Socket1: 264.99
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4875
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14416047346; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14416057658; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208031950; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208031950; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208168764; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208168764; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006761926; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4289535; Consumed Joules: 261.81; Watts: 43.59; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 704291; Consumed DRAM Joules: 10.78; DRAM Watts: 1.79
S1P0; QPIClocks: 14416069054; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14416073214; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208137867; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208137867; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208047464; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208047464; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006246430; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6120769; Consumed Joules: 373.58; Watts: 62.20; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 1722017; Consumed DRAM Joules: 26.35; DRAM Watts: 4.39
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 145d
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.68   0.02    0.74     342 K   1116 K    0.69    0.25    0.00    0.01     4592        9        1     70
   1    1     0.12   0.13   0.92    1.20      38 M     48 M    0.20    0.32    0.03    0.04     4200     5218       38     58
   2    0     0.01   0.91   0.01    1.00      60 K    316 K    0.81    0.53    0.00    0.00     3360       10        1     69
   3    1     0.09   0.10   0.99    1.20      48 M     60 M    0.19    0.19    0.05    0.06     3752     4774       64     57
   4    0     0.01   0.95   0.01    1.04      39 K    250 K    0.84    0.57    0.00    0.00     2856        8        0     70
   5    1     0.09   0.08   1.02    1.20      51 M     65 M    0.21    0.21    0.06    0.08     4200     6541       14     58
   6    0     0.00   0.68   0.00    0.60      16 K    109 K    0.85    0.38    0.00    0.01      448        2        1     69
   7    1     0.02   0.11   0.21    0.66      17 M     20 M    0.17    0.22    0.08    0.09     1064     3405       12     59
   8    0     0.00   0.47   0.00    0.60    9656       65 K    0.85    0.29    0.00    0.01      560        1        0     68
   9    1     0.11   0.62   0.17    0.67    2241 K   3931 K    0.43    0.49    0.00    0.00      168       62       40     59
  10    0     0.00   0.54   0.00    0.60      17 K     86 K    0.80    0.31    0.00    0.01      840        1        1     68
  11    1     0.11   0.18   0.61    1.16      24 M     32 M    0.25    0.32    0.02    0.03      448     2363       32     57
  12    0     0.01   1.04   0.01    0.95      54 K    287 K    0.81    0.56    0.00    0.00     4536       13        0     69
  13    1     0.06   0.08   0.80    1.20      39 M     48 M    0.19    0.17    0.06    0.08     2016     3306       11     57
  14    0     0.00   0.46   0.00    0.60      56 K    240 K    0.77    0.24    0.00    0.01      336        2        0     69
  15    1     0.06   0.08   0.81    1.20      42 M     52 M    0.20    0.16    0.07    0.09     2688     3508       87     57
  16    0     0.00   0.42   0.00    0.60      86 K    312 K    0.72    0.21    0.00    0.01      448        2        2     69
  17    1     0.04   0.22   0.20    0.68      12 M     15 M    0.19    0.18    0.03    0.04     3304     2089       49     58
  18    0     0.00   0.93   0.00    0.60      40 K    130 K    0.69    0.22    0.00    0.00     2016        5        1     70
  19    1     0.04   0.14   0.28    0.75      16 M     20 M    0.18    0.23    0.04    0.05     2744     3166       12     59
  20    0     0.00   0.68   0.00    0.60      64 K    179 K    0.64    0.35    0.00    0.01     2352        6        1     70
  21    1     0.11   0.21   0.51    1.02      19 M     24 M    0.23    0.30    0.02    0.02     2744     3419       19     59
  22    0     0.01   1.68   0.01    0.61      59 K    151 K    0.61    0.38    0.00    0.00     3192        7        1     70
  23    1     0.03   0.12   0.30    0.77      16 M     21 M    0.20    0.23    0.05    0.06     3080     3714       50     59
  24    0     0.00   0.58   0.00    0.60      32 K    106 K    0.70    0.29    0.00    0.01      728        1        1     71
  25    1     0.05   0.21   0.23    0.72      12 M     15 M    0.21    0.20    0.03    0.03     3528     2352       27     59
  26    0     0.00   0.49   0.00    0.60      25 K    110 K    0.77    0.25    0.00    0.01      560        2        0     70
  27    1     0.07   0.08   0.84    1.20      42 M     52 M    0.20    0.19    0.06    0.08     2352     3443       14     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.82   0.01    0.75     906 K   3463 K    0.74    0.37    0.00    0.01    26824       69        8     61
 SKT    1     0.07   0.13   0.56    1.06     384 M    483 M    0.20    0.23    0.04    0.05    36288    47360      469     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.14   0.28    1.05     385 M    486 M    0.21    0.23    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   10 G ; Active cycles:   79 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 26.99 %

 C1 core residency: 21.15 %; C3 core residency: 1.64 %; C6 core residency: 50.22 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.14 => corresponds to 3.38 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.96 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       19 G     19 G   |   20%    20%   
 SKT    1       12 G     12 G   |   12%    12%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   64 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.59     0.28     219.24       9.02         214.35
 SKT   1    45.45    35.30     306.19      21.90         503.49
---------------------------------------------------------------------------------------------------------------
       *    46.04    35.58     525.43      30.91         502.97
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1637
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9088.48 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7053.85 --|
|-- Mem Ch  2: Reads (MB/s):   112.04 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    53.70 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   112.04 --||-- NODE 1 Mem Read (MB/s) :  9088.48 --|
|-- NODE 0 Mem Write(MB/s) :    53.70 --||-- NODE 1 Mem Write(MB/s) :  7053.85 --|
|-- NODE 0 P. Write (T/s):      31188 --||-- NODE 1 P. Write (T/s):     160227 --|
|-- NODE 0 Memory (MB/s):      165.74 --||-- NODE 1 Memory (MB/s):    16142.33 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9200.52                --|
            |--                System Write Throughput(MB/s):       7107.55                --|
            |--               System Memory Throughput(MB/s):      16308.07                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1772
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      38 M       180 K   435 K  2620 K     74 M     0       0  
 1     492          24      25 M   143 M   3096       0     683 K
-----------------------------------------------------------------------
 *      38 M       180 K    25 M   146 M     74 M     0     683 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.34        Core1: 114.90        
Core2: 26.64        Core3: 129.35        
Core4: 27.09        Core5: 114.59        
Core6: 25.23        Core7: 95.20        
Core8: 30.71        Core9: 60.21        
Core10: 25.26        Core11: 134.20        
Core12: 30.07        Core13: 134.23        
Core14: 26.67        Core15: 131.75        
Core16: 27.42        Core17: 90.76        
Core18: 12.36        Core19: 85.28        
Core20: 24.05        Core21: 85.52        
Core22: 21.95        Core23: 88.24        
Core24: 29.17        Core25: 75.33        
Core26: 35.11        Core27: 145.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.45
Socket1: 116.53
DDR read Latency(ns)
Socket0: 22908.68
Socket1: 249.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.57        Core1: 109.90        
Core2: 27.97        Core3: 128.94        
Core4: 26.90        Core5: 115.89        
Core6: 21.16        Core7: 92.97        
Core8: 27.59        Core9: 55.86        
Core10: 31.23        Core11: 136.35        
Core12: 34.91        Core13: 135.00        
Core14: 35.50        Core15: 130.09        
Core16: 28.26        Core17: 91.89        
Core18: 30.61        Core19: 83.52        
Core20: 30.41        Core21: 80.74        
Core22: 12.74        Core23: 85.43        
Core24: 28.69        Core25: 77.88        
Core26: 27.23        Core27: 142.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.83
Socket1: 115.38
DDR read Latency(ns)
Socket0: 25660.38
Socket1: 251.88
irq_total: 121515.883625473
cpu_total: 25.51
cpu_0: 1.46
cpu_1: 76.68
cpu_2: 0.66
cpu_3: 66.25
cpu_4: 1.00
cpu_5: 87.97
cpu_6: 0.33
cpu_7: 25.58
cpu_8: 0.53
cpu_9: 20.93
cpu_10: 0.40
cpu_11: 59.34
cpu_12: 0.33
cpu_13: 51.83
cpu_14: 0.86
cpu_15: 61.53
cpu_16: 0.66
cpu_17: 34.35
cpu_18: 0.73
cpu_19: 40.66
cpu_20: 0.66
cpu_21: 33.22
cpu_22: 0.47
cpu_23: 40.60
cpu_24: 0.60
cpu_25: 45.65
cpu_26: 0.33
cpu_27: 60.73
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 2360330377
Total_tx_bytes_phy: 2360330377
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 581997
Total_rx_packets_phy: 581997
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 2355284713
Total_tx_bytes: 2355284713
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 4703859884
Total_rx_bytes: 4703859884
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 350076
Total_tx_packets_phy: 350076
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 581954
Total_rx_packets: 581954
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 292421
Total_tx_packets: 292421
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 4728930679
Total_rx_bytes_phy: 4728930679


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.69        Core1: 109.96        
Core2: 27.69        Core3: 127.26        
Core4: 37.10        Core5: 113.99        
Core6: 28.63        Core7: 93.31        
Core8: 35.90        Core9: 60.98        
Core10: 27.55        Core11: 127.88        
Core12: 35.62        Core13: 131.39        
Core14: 38.38        Core15: 130.17        
Core16: 40.75        Core17: 92.11        
Core18: 46.07        Core19: 79.89        
Core20: 26.94        Core21: 79.65        
Core22: 40.42        Core23: 83.63        
Core24: 39.43        Core25: 77.60        
Core26: 39.10        Core27: 142.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.42
Socket1: 114.19
DDR read Latency(ns)
Socket0: 24500.80
Socket1: 253.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 46.92        Core1: 124.95        
Core2: 27.64        Core3: 139.30        
Core4: 26.19        Core5: 122.37        
Core6: 25.71        Core7: 112.19        
Core8: 36.51        Core9: 66.99        
Core10: 33.34        Core11: 150.75        
Core12: 34.66        Core13: 157.78        
Core14: 31.55        Core15: 156.96        
Core16: 37.79        Core17: 109.15        
Core18: 28.24        Core19: 91.68        
Core20: 11.93        Core21: 91.55        
Core22: 23.16        Core23: 96.74        
Core24: 23.79        Core25: 105.32        
Core26: 27.45        Core27: 159.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.41
Socket1: 132.28
DDR read Latency(ns)
Socket0: 26248.74
Socket1: 283.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.52        Core1: 120.71        
Core2: 29.19        Core3: 126.60        
Core4: 24.17        Core5: 123.98        
Core6: 26.21        Core7: 103.26        
Core8: 26.31        Core9: 52.18        
Core10: 28.85        Core11: 147.96        
Core12: 27.78        Core13: 147.43        
Core14: 32.48        Core15: 146.69        
Core16: 36.54        Core17: 95.05        
Core18: 35.71        Core19: 98.06        
Core20: 27.80        Core21: 94.59        
Core22: 30.17        Core23: 102.38        
Core24: 28.79        Core25: 86.33        
Core26: 11.31        Core27: 154.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.87
Socket1: 126.10
DDR read Latency(ns)
Socket0: 24670.59
Socket1: 280.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 46.63        Core1: 126.63        
Core2: 36.58        Core3: 130.87        
Core4: 11.99        Core5: 125.24        
Core6: 23.61        Core7: 105.10        
Core8: 22.53        Core9: 54.53        
Core10: 25.18        Core11: 151.93        
Core12: 24.80        Core13: 160.49        
Core14: 28.64        Core15: 160.07        
Core16: 28.39        Core17: 96.96        
Core18: 30.83        Core19: 98.05        
Core20: 27.29        Core21: 97.54        
Core22: 36.62        Core23: 101.97        
Core24: 26.25        Core25: 94.20        
Core26: 30.89        Core27: 162.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.30
Socket1: 131.82
DDR read Latency(ns)
Socket0: 26224.94
Socket1: 283.24
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 
4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6617
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410544486; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410550338; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205279950; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205279950; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205367482; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205367482; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004519227; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4256379; Consumed Joules: 259.79; Watts: 43.26; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 703299; Consumed DRAM Joules: 10.76; DRAM Watts: 1.79
S1P0; QPIClocks: 14410703758; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410707310; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205444362; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205444362; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205359872; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205359872; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004580279; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5906429; Consumed Joules: 360.50; Watts: 60.03; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 1708771; Consumed DRAM Joules: 26.14; DRAM Watts: 4.35
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1b0f
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.36   0.01    0.60     324 K    971 K    0.67    0.08    0.01    0.02     2800        2        1     70
   1    1     0.07   0.08   0.93    1.20      48 M     60 M    0.19    0.20    0.07    0.08     6496     4936       13     58
   2    0     0.00   1.30   0.00    0.64      40 K    141 K    0.71    0.31    0.00    0.00     1680        4        1     69
   3    1     0.08   0.10   0.77    1.20      36 M     46 M    0.21    0.25    0.05    0.06     2240     2761       62     58
   4    0     0.00   0.56   0.00    0.60      30 K    116 K    0.74    0.31    0.00    0.01     2688        6        1     70
   5    1     0.10   0.10   1.03    1.20      51 M     64 M    0.20    0.23    0.05    0.06     5320     5225       22     59
   6    0     0.00   0.53   0.00    0.60      20 K     72 K    0.72    0.31    0.00    0.01      560        3        1     69
   7    1     0.06   0.31   0.19    0.64      10 M     14 M    0.22    0.23    0.02    0.02     1344     1835       17     59
   8    0     0.00   0.57   0.00    0.60      30 K    100 K    0.70    0.28    0.00    0.01     2632        5        0     69
   9    1     0.09   0.62   0.15    0.64    2265 K   4259 K    0.47    0.41    0.00    0.00      392       46       25     59
  10    0     0.00   0.55   0.00    0.60      16 K     78 K    0.78    0.30    0.00    0.01      616        0        1     68
  11    1     0.08   0.11   0.75    1.20      36 M     46 M    0.21    0.15    0.04    0.06     1904     2171       22     58
  12    0     0.00   0.47   0.00    0.62      51 K    120 K    0.57    0.25    0.00    0.01     4424        3        4     69
  13    1     0.04   0.06   0.64    1.16      34 M     42 M    0.19    0.15    0.08    0.10     1960     2283        7     57
  14    0     0.02   1.12   0.02    1.06      53 K    393 K    0.86    0.62    0.00    0.00     3696       10        0     69
  15    1     0.06   0.09   0.71    1.20      36 M     44 M    0.18    0.14    0.06    0.07     2408     2449        4     58
  16    0     0.00   0.53   0.00    0.61      15 K     74 K    0.79    0.31    0.00    0.01      504        1        0     69
  17    1     0.03   0.13   0.23    0.71      14 M     18 M    0.22    0.24    0.05    0.06      392     2472        8     59
  18    0     0.01   1.01   0.01    0.96      43 K    271 K    0.84    0.57    0.00    0.00     3752       10        0     70
  19    1     0.06   0.18   0.33    0.81      17 M     23 M    0.22    0.27    0.03    0.04     2184     3220        8     61
  20    0     0.00   0.53   0.00    0.60      22 K     87 K    0.74    0.30    0.00    0.01     1008        2        0     70
  21    1     0.05   0.19   0.26    0.74      14 M     18 M    0.21    0.22    0.03    0.04     3696     2478       10     60
  22    0     0.01   1.11   0.01    0.93      43 K    252 K    0.83    0.58    0.00    0.00     3136       10        1     70
  23    1     0.05   0.17   0.29    0.77      16 M     20 M    0.22    0.23    0.03    0.04     3248     3047       19     61
  24    0     0.01   1.68   0.00    0.67      29 K    115 K    0.75    0.41    0.00    0.00      504        2        2     70
  25    1     0.09   0.23   0.40    0.93      16 M     20 M    0.23    0.28    0.02    0.02     2968     2489       16     60
  26    0     0.00   0.54   0.00    0.60      18 K     93 K    0.80    0.32    0.00    0.01      784        2        0     70
  27    1     0.05   0.07   0.69    1.20      34 M     42 M    0.21    0.16    0.07    0.09     1232     2170       11     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.90   0.01    0.77     741 K   2891 K    0.74    0.39    0.00    0.00    28784       60       11     61
 SKT    1     0.07   0.12   0.53    1.05     371 M    468 M    0.21    0.21    0.04    0.05    35784    37582      244     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.13   0.27    1.04     371 M    471 M    0.21    0.21    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired: 9839 M ; Active cycles:   74 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 25.49 %

 C1 core residency: 19.33 %; C3 core residency: 3.92 %; C6 core residency: 51.27 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.13 => corresponds to 3.29 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.87 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       20 G     20 G   |   21%    20%   
 SKT    1       12 G     12 G   |   13%    13%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   65 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.52     0.25     217.76       9.03         230.70
 SKT   1    46.15    35.36     302.62      21.89         542.19
---------------------------------------------------------------------------------------------------------------
       *    46.67    35.61     520.38      30.91         541.16
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1ce5
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8865.71 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7081.76 --|
|-- Mem Ch  2: Reads (MB/s):   109.80 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    49.98 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   109.80 --||-- NODE 1 Mem Read (MB/s) :  8865.71 --|
|-- NODE 0 Mem Write(MB/s) :    49.98 --||-- NODE 1 Mem Write(MB/s) :  7081.76 --|
|-- NODE 0 P. Write (T/s):      31162 --||-- NODE 1 P. Write (T/s):     144021 --|
|-- NODE 0 Memory (MB/s):      159.78 --||-- NODE 1 Memory (MB/s):    15947.47 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       8975.50                --|
            |--                System Write Throughput(MB/s):       7131.75                --|
            |--               System Memory Throughput(MB/s):      16107.25                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1e1d
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      37 M       104 K  1892 K   557 K     72 M   372      36  
 1     984          12      24 M   136 M    252      36     728 K
-----------------------------------------------------------------------
 *      37 M       104 K    26 M   137 M     72 M   408     728 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.74        Core1: 140.23        
Core2: 36.99        Core3: 137.63        
Core4: 30.01        Core5: 137.87        
Core6: 12.82        Core7: 100.59        
Core8: 23.75        Core9: 48.94        
Core10: 25.42        Core11: 134.48        
Core12: 28.26        Core13: 153.71        
Core14: 28.22        Core15: 149.96        
Core16: 18.17        Core17: 83.94        
Core18: 41.85        Core19: 102.89        
Core20: 42.13        Core21: 91.78        
Core22: 32.63        Core23: 90.39        
Core24: 40.69        Core25: 101.31        
Core26: 33.35        Core27: 158.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.41
Socket1: 129.67
DDR read Latency(ns)
Socket0: 25072.91
Socket1: 240.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.13        Core1: 140.41        
Core2: 40.28        Core3: 137.34        
Core4: 33.92        Core5: 137.51        
Core6: 22.74        Core7: 102.70        
Core8: 30.79        Core9: 48.77        
Core10: 41.57        Core11: 130.88        
Core12: 27.62        Core13: 153.74        
Core14: 21.86        Core15: 150.40        
Core16: 27.75        Core17: 85.12        
Core18: 28.72        Core19: 105.41        
Core20: 39.01        Core21: 94.38        
Core22: 30.05        Core23: 90.98        
Core24: 41.13        Core25: 104.83        
Core26: 35.47        Core27: 158.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.24
Socket1: 129.78
DDR read Latency(ns)
Socket0: 25885.47
Socket1: 241.98
irq_total: 141064.572492738
cpu_total: 28.51
cpu_0: 1.86
cpu_1: 62.52
cpu_2: 1.00
cpu_3: 91.36
cpu_4: 0.80
cpu_5: 99.27
cpu_6: 1.26
cpu_7: 27.31
cpu_8: 1.13
cpu_9: 7.38
cpu_10: 0.53
cpu_11: 99.40
cpu_12: 0.40
cpu_13: 82.39
cpu_14: 1.00
cpu_15: 53.49
cpu_16: 0.47
cpu_17: 49.77
cpu_18: 0.60
cpu_19: 36.48
cpu_20: 0.66
cpu_21: 41.99
cpu_22: 0.40
cpu_23: 53.29
cpu_24: 0.53
cpu_25: 32.96
cpu_26: 0.66
cpu_27: 49.30
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 581448
Total_rx_packets_phy: 581448
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 581433
Total_rx_packets: 581433
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 2405787317
Total_tx_bytes: 2405787317
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 309090
Total_tx_packets: 309090
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 2410640788
Total_tx_bytes_phy: 2410640788
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 4635332842
Total_rx_bytes_phy: 4635332842
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 4609029971
Total_rx_bytes: 4609029971
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 364443
Total_tx_packets_phy: 364443


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.59        Core1: 139.32        
Core2: 28.38        Core3: 137.24        
Core4: 14.28        Core5: 138.26        
Core6: 25.18        Core7: 100.57        
Core8: 25.05        Core9: 48.38        
Core10: 29.96        Core11: 134.05        
Core12: 25.92        Core13: 153.40        
Core14: 19.50        Core15: 150.60        
Core16: 27.75        Core17: 84.85        
Core18: 27.91        Core19: 104.17        
Core20: 28.26        Core21: 92.53        
Core22: 32.04        Core23: 89.33        
Core24: 34.95        Core25: 98.97        
Core26: 22.97        Core27: 156.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.76
Socket1: 129.31
DDR read Latency(ns)
Socket0: 24175.78
Socket1: 241.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 46.26        Core1: 140.11        
Core2: 29.61        Core3: 137.96        
Core4: 23.50        Core5: 138.84        
Core6: 26.27        Core7: 100.83        
Core8: 13.64        Core9: 48.44        
Core10: 23.72        Core11: 133.68        
Core12: 29.96        Core13: 156.06        
Core14: 23.90        Core15: 154.74        
Core16: 27.01        Core17: 82.88        
Core18: 23.81        Core19: 103.79        
Core20: 31.05        Core21: 90.92        
Core22: 27.84        Core23: 92.35        
Core24: 29.51        Core25: 101.34        
Core26: 17.57        Core27: 159.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.73
Socket1: 130.24
DDR read Latency(ns)
Socket0: 24619.63
Socket1: 242.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.78        Core1: 139.91        
Core2: 27.67        Core3: 136.71        
Core4: 19.01        Core5: 138.72        
Core6: 12.97        Core7: 98.61        
Core8: 28.23        Core9: 46.34        
Core10: 24.61        Core11: 131.26        
Core12: 24.24        Core13: 155.43        
Core14: 22.69        Core15: 151.83        
Core16: 27.72        Core17: 85.34        
Core18: 27.19        Core19: 103.96        
Core20: 30.68        Core21: 89.86        
Core22: 28.52        Core23: 91.40        
Core24: 28.01        Core25: 103.59        
Core26: 34.45        Core27: 157.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.80
Socket1: 129.51
DDR read Latency(ns)
Socket0: 24733.24
Socket1: 241.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.25        Core1: 133.49        
Core2: 19.02        Core3: 131.42        
Core4: 26.36        Core5: 133.10        
Core6: 14.38        Core7: 93.22        
Core8: 26.76        Core9: 46.56        
Core10: 30.44        Core11: 131.68        
Core12: 25.78        Core13: 148.32        
Core14: 22.65        Core15: 145.53        
Core16: 26.24        Core17: 87.25        
Core18: 28.75        Core19: 95.83        
Core20: 40.92        Core21: 84.78        
Core22: 31.60        Core23: 85.05        
Core24: 39.23        Core25: 107.19        
Core26: 32.56        Core27: 153.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.10
Socket1: 125.73
DDR read Latency(ns)
Socket0: 25265.21
Socket1: 239.24
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 8330
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6009 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14423173422; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14423181314; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7211596633; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7211596633; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7211699467; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7211699467; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6009714874; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4314772; Consumed Joules: 263.35; Watts: 43.83; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 707387; Consumed DRAM Joules: 10.82; DRAM Watts: 1.80
S1P0; QPIClocks: 14423115554; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14423123546; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7211673113; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7211673113; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7211574221; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7211574221; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6009458941; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6416429; Consumed Joules: 391.63; Watts: 65.17; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 1729646; Consumed DRAM Joules: 26.46; DRAM Watts: 4.40
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 21bf
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.65   0.02    0.80     295 K   1010 K    0.71    0.28    0.00    0.01     6384       13        1     69
   1    1     0.05   0.07   0.78    1.20      31 M     39 M    0.19    0.25    0.06    0.07     3640     5327        6     57
   2    0     0.01   1.38   0.01    0.63      43 K    186 K    0.77    0.37    0.00    0.00      840        2        0     68
   3    1     0.05   0.04   1.20    1.20      62 M     74 M    0.17    0.16    0.13    0.16     4704     8148       67     57
   4    0     0.03   1.47   0.02    0.96      82 K    396 K    0.79    0.55    0.00    0.00     4480       12        1     69
   5    1     0.05   0.04   1.19    1.20      61 M     73 M    0.17    0.17    0.13    0.16     5712     8106        4     58
   6    0     0.03   1.56   0.02    0.97      69 K    411 K    0.83    0.57    0.00    0.00     3696       21        2     69
   7    1     0.02   0.06   0.32    0.81      16 M     20 M    0.17    0.21    0.08    0.10     2856     3217        9     58
   8    0     0.03   1.53   0.02    0.99      61 K    373 K    0.83    0.57    0.00    0.00     4872       10        2     68
   9    1     0.03   0.35   0.07    0.60     900 K   3494 K    0.74    0.20    0.00    0.01       56       40       20     59
  10    0     0.00   0.71   0.00    0.60      52 K    185 K    0.72    0.35    0.00    0.01     1064        5        4     68
  11    1     0.11   0.09   1.20    1.20      52 M     65 M    0.19    0.23    0.05    0.06     3808     5668       28     56
  12    0     0.00   0.74   0.00    0.60      35 K    140 K    0.75    0.39    0.00    0.01      784        3        0     69
  13    1     0.11   0.16   0.67    1.20      20 M     28 M    0.26    0.33    0.02    0.03     1400     2403       12     56
  14    0     0.00   1.09   0.00    0.60      27 K    120 K    0.77    0.39    0.00    0.00     1064        3        0     69
  15    1     0.12   0.17   0.71    1.20      21 M     28 M    0.27    0.35    0.02    0.02      952     2342      109     57
  16    0     0.00   0.63   0.00    0.63      22 K     95 K    0.77    0.33    0.00    0.01      840        1        0     69
  17    1     0.10   0.16   0.64    1.13      18 M     23 M    0.23    0.29    0.02    0.02     2016     3015       22     57
  18    0     0.00   1.45   0.00    0.82      18 K     89 K    0.80    0.33    0.00    0.00      952        2        0     70
  19    1     0.03   0.09   0.31    0.79      16 M     20 M    0.18    0.21    0.06    0.07     1288     3045        8     60
  20    0     0.00   0.58   0.00    0.60      11 K     55 K    0.79    0.28    0.00    0.01      392        0        0     70
  21    1     0.06   0.13   0.46    0.98      16 M     21 M    0.22    0.27    0.03    0.03     2520     3120       17     59
  22    0     0.00   0.89   0.00    0.60      25 K     83 K    0.69    0.29    0.00    0.00     1232        2        0     70
  23    1     0.11   0.15   0.71    1.19      18 M     24 M    0.23    0.34    0.02    0.02     1736     3633       63     59
  24    0     0.01   1.74   0.00    0.69      21 K     89 K    0.76    0.41    0.00    0.00      392        1        1     71
  25    1     0.05   0.10   0.50    1.03      17 M     21 M    0.19    0.25    0.03    0.04     3416     3139       13     58
  26    0     0.00   0.41   0.00    0.60      33 K    104 K    0.68    0.20    0.00    0.01     1400        3        1     70
  27    1     0.06   0.06   0.89    1.20      39 M     48 M    0.19    0.20    0.07    0.08     1680     3776        7     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.24   0.01    0.82     800 K   3344 K    0.76    0.43    0.00    0.00    28392       78       11     61
 SKT    1     0.07   0.10   0.69    1.13     394 M    493 M    0.20    0.23    0.04    0.05    35784    54979      385     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.11   0.35    1.12     394 M    496 M    0.20    0.24    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   10 G ; Active cycles:   98 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.01 %

 C1 core residency: 19.15 %; C3 core residency: 1.10 %; C6 core residency: 48.74 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.11 => corresponds to 2.76 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.96 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       19 G     19 G   |   20%    20%   
 SKT    1       12 G     12 G   |   12%    12%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   63 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.52     0.24     220.39       8.98         221.30
 SKT   1    44.61    35.53     326.92      22.12         474.37
---------------------------------------------------------------------------------------------------------------
       *    45.13    35.77     547.31      31.10         474.38
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2396
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8878.07 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7049.07 --|
|-- Mem Ch  2: Reads (MB/s):   127.81 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    58.65 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   127.81 --||-- NODE 1 Mem Read (MB/s) :  8878.07 --|
|-- NODE 0 Mem Write(MB/s) :    58.65 --||-- NODE 1 Mem Write(MB/s) :  7049.07 --|
|-- NODE 0 P. Write (T/s):      31250 --||-- NODE 1 P. Write (T/s):     167265 --|
|-- NODE 0 Memory (MB/s):      186.45 --||-- NODE 1 Memory (MB/s):    15927.14 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9005.88                --|
            |--                System Write Throughput(MB/s):       7107.72                --|
            |--               System Memory Throughput(MB/s):      16113.60                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 24cc
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      40 M       123 K  2273 K   445 K     72 M     0      36  
 1     492          12      25 M   148 M    252       0     743 K
-----------------------------------------------------------------------
 *      40 M       123 K    27 M   148 M     72 M     0     743 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.82        Core1: 127.14        
Core2: 29.33        Core3: 123.90        
Core4: 31.13        Core5: 105.71        
Core6: 39.12        Core7: 66.07        
Core8: 41.48        Core9: 57.26        
Core10: 41.11        Core11: 132.36        
Core12: 40.82        Core13: 137.56        
Core14: 42.22        Core15: 129.08        
Core16: 36.10        Core17: 102.19        
Core18: 38.99        Core19: 75.19        
Core20: 40.06        Core21: 84.88        
Core22: 31.26        Core23: 62.76        
Core24: 35.44        Core25: 70.67        
Core26: 32.70        Core27: 99.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.46
Socket1: 108.55
DDR read Latency(ns)
Socket0: 23434.66
Socket1: 230.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.51        Core1: 129.21        
Core2: 42.95        Core3: 121.29        
Core4: 29.04        Core5: 111.56        
Core6: 42.28        Core7: 63.64        
Core8: 40.47        Core9: 56.70        
Core10: 29.21        Core11: 132.92        
Core12: 28.36        Core13: 136.96        
Core14: 28.95        Core15: 127.53        
Core16: 15.19        Core17: 101.66        
Core18: 25.84        Core19: 80.70        
Core20: 24.71        Core21: 85.41        
Core22: 25.67        Core23: 60.35        
Core24: 26.93        Core25: 75.06        
Core26: 30.14        Core27: 99.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.04
Socket1: 109.40
DDR read Latency(ns)
Socket0: 23430.78
Socket1: 232.08
irq_total: 158561.844983246
cpu_total: 28.30
cpu_0: 1.59
cpu_1: 63.59
cpu_2: 0.66
cpu_3: 73.49
cpu_4: 0.53
cpu_5: 99.60
cpu_6: 0.40
cpu_7: 38.27
cpu_8: 0.53
cpu_9: 24.25
cpu_10: 1.46
cpu_11: 51.16
cpu_12: 0.53
cpu_13: 92.96
cpu_14: 0.33
cpu_15: 60.07
cpu_16: 1.20
cpu_17: 23.52
cpu_18: 0.53
cpu_19: 34.95
cpu_20: 0.60
cpu_21: 36.94
cpu_22: 0.53
cpu_23: 41.66
cpu_24: 0.73
cpu_25: 41.53
cpu_26: 0.86
cpu_27: 100.00
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 2505171497
Total_tx_bytes_phy: 2505171497
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 2500300801
Total_tx_bytes: 2500300801
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 572500
Total_rx_packets: 572500
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 328072
Total_tx_packets: 328072
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 4522296668
Total_rx_bytes: 4522296668
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 383050
Total_tx_packets_phy: 383050
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 572505
Total_rx_packets_phy: 572505
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 4538990033
Total_rx_bytes_phy: 4538990033


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.77        Core1: 125.52        
Core2: 42.86        Core3: 126.72        
Core4: 27.60        Core5: 125.95        
Core6: 29.04        Core7: 72.74        
Core8: 29.62        Core9: 57.90        
Core10: 14.71        Core11: 137.96        
Core12: 22.11        Core13: 141.70        
Core14: 24.92        Core15: 128.42        
Core16: 29.51        Core17: 105.07        
Core18: 23.44        Core19: 85.47        
Core20: 27.42        Core21: 65.49        
Core22: 39.18        Core23: 69.54        
Core24: 26.08        Core25: 95.89        
Core26: 38.26        Core27: 102.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.70
Socket1: 113.87
DDR read Latency(ns)
Socket0: 21099.52
Socket1: 232.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.29        Core1: 124.27        
Core2: 31.74        Core3: 125.38        
Core4: 31.88        Core5: 125.87        
Core6: 37.15        Core7: 72.90        
Core8: 26.44        Core9: 55.22        
Core10: 24.75        Core11: 138.41        
Core12: 44.08        Core13: 142.15        
Core14: 42.26        Core15: 127.98        
Core16: 30.04        Core17: 108.52        
Core18: 14.00        Core19: 84.42        
Core20: 26.45        Core21: 66.65        
Core22: 31.19        Core23: 69.16        
Core24: 26.51        Core25: 93.66        
Core26: 29.45        Core27: 103.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.14
Socket1: 113.64
DDR read Latency(ns)
Socket0: 21032.60
Socket1: 229.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.18        Core1: 123.21        
Core2: 27.04        Core3: 125.44        
Core4: 32.89        Core5: 125.12        
Core6: 39.69        Core7: 70.96        
Core8: 32.19        Core9: 56.07        
Core10: 37.35        Core11: 138.58        
Core12: 24.35        Core13: 142.50        
Core14: 29.01        Core15: 128.56        
Core16: 32.37        Core17: 106.63        
Core18: 13.55        Core19: 85.66        
Core20: 27.21        Core21: 64.95        
Core22: 21.40        Core23: 66.88        
Core24: 26.87        Core25: 92.74        
Core26: 30.16        Core27: 103.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.42
Socket1: 113.25
DDR read Latency(ns)
Socket0: 21237.68
Socket1: 230.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.02        Core1: 124.88        
Core2: 32.85        Core3: 126.87        
Core4: 37.47        Core5: 126.27        
Core6: 33.00        Core7: 71.89        
Core8: 30.31        Core9: 57.48        
Core10: 31.20        Core11: 138.44        
Core12: 37.19        Core13: 142.32        
Core14: 30.85        Core15: 129.01        
Core16: 26.51        Core17: 105.60        
Core18: 34.82        Core19: 84.60        
Core20: 39.86        Core21: 64.85        
Core22: 42.21        Core23: 68.12        
Core24: 41.59        Core25: 94.68        
Core26: 40.47        Core27: 102.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.17
Socket1: 113.78
DDR read Latency(ns)
Socket0: 22362.84
Socket1: 229.13
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 10033
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6011 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14445714974; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14445721886; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7222863139; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7222863139; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7222948884; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7222948884; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6019145100; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4299535; Consumed Joules: 262.42; Watts: 43.66; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 706306; Consumed DRAM Joules: 10.81; DRAM Watts: 1.80
S1P0; QPIClocks: 14445821330; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14445824054; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7223005307; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7223005307; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7222917809; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7222917809; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6011791990; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6209300; Consumed Joules: 378.99; Watts: 63.05; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 1714451; Consumed DRAM Joules: 26.23; DRAM Watts: 4.36
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2859
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.48   0.01    0.60     276 K    909 K    0.70    0.11    0.00    0.01     6664        3        1     70
   1    1     0.09   0.10   0.89    1.20      37 M     47 M    0.22    0.29    0.04    0.05     3584     5942       16     58
   2    0     0.00   0.37   0.00    0.60      46 K    188 K    0.75    0.13    0.00    0.02      896        2        1     68
   3    1     0.09   0.09   0.93    1.20      39 M     50 M    0.21    0.27    0.05    0.06     3136     5816       71     58
   4    0     0.00   0.51   0.00    0.60      49 K    182 K    0.73    0.23    0.00    0.01     1624        3        0     70
   5    1     0.07   0.06   1.18    1.20      65 M     78 M    0.17    0.18    0.09    0.11     4200     5530        8     58
   6    0     0.00   0.96   0.00    0.60      29 K    110 K    0.73    0.28    0.00    0.00     1512        5        1     69
   7    1     0.03   0.08   0.39    0.89      19 M     24 M    0.22    0.27    0.06    0.08     4648     3362       33     58
   8    0     0.00   0.51   0.00    0.60      48 K    129 K    0.62    0.26    0.00    0.01     1568        4        1     68
   9    1     0.10   0.54   0.19    0.65    2877 K   5308 K    0.46    0.49    0.00    0.01      112       70       39     58
  10    0     0.02   1.02   0.02    1.04     108 K    457 K    0.76    0.59    0.00    0.00     3976       24        0     68
  11    1     0.06   0.09   0.63    1.19      30 M     38 M    0.21    0.19    0.05    0.07      168      102       10     57
  12    0     0.01   1.75   0.01    0.66      59 K    196 K    0.70    0.45    0.00    0.00     1568        2        3     69
  13    1     0.08   0.07   1.15    1.20      57 M     71 M    0.19    0.19    0.07    0.09     2464     3833       16     57
  14    0     0.01   0.95   0.01    0.96      49 K    260 K    0.81    0.58    0.00    0.00     1232        6        1     69
  15    1     0.13   0.16   0.83    1.20      27 M     37 M    0.26    0.36    0.02    0.03     2352     2825      175     57
  16    0     0.01   0.93   0.01    0.99      67 K    281 K    0.76    0.56    0.00    0.00     1568       10        1     69
  17    1     0.02   0.13   0.14    0.62      12 M     14 M    0.15    0.19    0.07    0.08     2464     1988       21     59
  18    0     0.00   1.00   0.00    0.60      37 K    122 K    0.69    0.30    0.00    0.00     2352        4        0     70
  19    1     0.10   0.24   0.42    0.92      13 M     18 M    0.26    0.33    0.01    0.02     2016     1934       32     59
  20    0     0.00   1.01   0.00    0.61      23 K    111 K    0.79    0.36    0.00    0.00      560        3        0     70
  21    1     0.08   0.13   0.61    1.14      19 M     27 M    0.28    0.33    0.02    0.03     4032     3166       15     59
  22    0     0.00   1.06   0.00    0.60      20 K     86 K    0.77    0.30    0.00    0.00      448        1        1     70
  23    1     0.04   0.10   0.42    0.93      18 M     23 M    0.23    0.29    0.04    0.06     5488     3288       45     59
  24    0     0.00   0.55   0.00    0.60      44 K    110 K    0.60    0.28    0.00    0.01     1344        3        1     71
  25    1     0.06   0.20   0.31    0.80      14 M     18 M    0.22    0.28    0.02    0.03     1288     2015       15     58
  26    0     0.00   0.51   0.00    0.60      22 K     83 K    0.73    0.25    0.00    0.01     1008        2        1     69
  27    1     0.28   0.23   1.20    1.20      45 M     58 M    0.23    0.14    0.02    0.02     1064     1033       10     58
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.91   0.01    0.75     884 K   3231 K    0.73    0.39    0.00    0.00    26320       72       12     61
 SKT    1     0.09   0.13   0.67    1.10     403 M    515 M    0.22    0.25    0.03    0.04    37016    40904      506     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.14   0.34    1.09     404 M    518 M    0.22    0.25    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:   94 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.72 %

 C1 core residency: 18.32 %; C3 core residency: 0.50 %; C6 core residency: 50.46 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.14 => corresponds to 3.50 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.17 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       19 G     19 G   |   19%    19%   
 SKT    1       12 G     12 G   |   13%    13%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   63 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.65     0.29     220.39       9.05         206.84
 SKT   1    44.23    35.53     318.56      21.96         460.60
---------------------------------------------------------------------------------------------------------------
       *    44.88    35.83     538.95      31.01         459.59
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2a30
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8896.25 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7050.75 --|
|-- Mem Ch  2: Reads (MB/s):   110.39 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    54.81 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   110.39 --||-- NODE 1 Mem Read (MB/s) :  8896.25 --|
|-- NODE 0 Mem Write(MB/s) :    54.81 --||-- NODE 1 Mem Write(MB/s) :  7050.75 --|
|-- NODE 0 P. Write (T/s):      31177 --||-- NODE 1 P. Write (T/s):     146635 --|
|-- NODE 0 Memory (MB/s):      165.20 --||-- NODE 1 Memory (MB/s):    15946.99 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9006.64                --|
            |--                System Write Throughput(MB/s):       7105.56                --|
            |--               System Memory Throughput(MB/s):      16112.20                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2b63
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      38 M       124 K  2660 K   495 K     72 M     0     108  
 1    8916          12      23 M   139 M    252       0     600 K
-----------------------------------------------------------------------
 *      38 M       124 K    26 M   140 M     72 M     0     600 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.99        Core1: 125.43        
Core2: 13.42        Core3: 126.28        
Core4: 26.42        Core5: 130.04        
Core6: 26.68        Core7: 90.32        
Core8: 27.07        Core9: 71.74        
Core10: 27.89        Core11: 164.94        
Core12: 26.02        Core13: 158.57        
Core14: 37.52        Core15: 157.02        
Core16: 31.49        Core17: 116.90        
Core18: 39.52        Core19: 93.96        
Core20: 37.91        Core21: 95.53        
Core22: 31.26        Core23: 91.42        
Core24: 33.07        Core25: 109.06        
Core26: 29.62        Core27: 123.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.16
Socket1: 129.05
DDR read Latency(ns)
Socket0: 24433.80
Socket1: 240.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.93        Core1: 131.29        
Core2: 32.23        Core3: 121.56        
Core4: 26.59        Core5: 126.81        
Core6: 39.82        Core7: 82.10        
Core8: 33.11        Core9: 70.39        
Core10: 30.47        Core11: 166.89        
Core12: 29.22        Core13: 154.63        
Core14: 13.84        Core15: 154.77        
Core16: 24.40        Core17: 116.43        
Core18: 32.33        Core19: 91.06        
Core20: 32.39        Core21: 97.87        
Core22: 20.05        Core23: 89.47        
Core24: 29.50        Core25: 109.11        
Core26: 24.10        Core27: 118.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.33
Socket1: 127.24
DDR read Latency(ns)
Socket0: 24241.78
Socket1: 234.75
irq_total: 141943.821357754
cpu_total: 30.61
cpu_0: 1.66
cpu_1: 81.00
cpu_2: 0.66
cpu_3: 90.56
cpu_4: 1.13
cpu_5: 95.88
cpu_6: 1.33
cpu_7: 54.62
cpu_8: 1.46
cpu_9: 9.83
cpu_10: 0.53
cpu_11: 77.41
cpu_12: 0.73
cpu_13: 62.66
cpu_14: 0.73
cpu_15: 77.34
cpu_16: 0.80
cpu_17: 26.11
cpu_18: 0.33
cpu_19: 46.45
cpu_20: 0.20
cpu_21: 41.93
cpu_22: 0.80
cpu_23: 47.64
cpu_24: 0.33
cpu_25: 34.49
cpu_26: 0.60
cpu_27: 99.93
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 2422253168
Total_tx_bytes: 2422253168
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 4525493783
Total_rx_bytes_phy: 4525493783
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 4502433936
Total_rx_bytes: 4502433936
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 549805
Total_rx_packets_phy: 549805
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 369552
Total_tx_packets_phy: 369552
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 2427001622
Total_tx_bytes_phy: 2427001622
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 313806
Total_tx_packets: 313806
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 549822
Total_rx_packets: 549822


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.28        Core1: 128.75        
Core2: 42.04        Core3: 123.96        
Core4: 23.06        Core5: 126.00        
Core6: 31.30        Core7: 82.48        
Core8: 42.35        Core9: 62.27        
Core10: 22.34        Core11: 165.98        
Core12: 25.15        Core13: 152.29        
Core14: 31.03        Core15: 151.60        
Core16: 15.61        Core17: 109.02        
Core18: 26.25        Core19: 86.59        
Core20: 30.53        Core21: 98.35        
Core22: 30.82        Core23: 90.02        
Core24: 29.87        Core25: 108.45        
Core26: 32.47        Core27: 118.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.38
Socket1: 125.96
DDR read Latency(ns)
Socket0: 20881.44
Socket1: 237.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.01        Core1: 126.38        
Core2: 31.14        Core3: 127.07        
Core4: 27.87        Core5: 124.34        
Core6: 27.02        Core7: 80.24        
Core8: 23.15        Core9: 58.71        
Core10: 31.48        Core11: 162.70        
Core12: 36.06        Core13: 154.42        
Core14: 35.92        Core15: 152.59        
Core16: 32.61        Core17: 109.80        
Core18: 31.74        Core19: 84.38        
Core20: 13.57        Core21: 96.44        
Core22: 29.15        Core23: 89.98        
Core24: 23.62        Core25: 107.28        
Core26: 28.33        Core27: 124.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.16
Socket1: 126.03
DDR read Latency(ns)
Socket0: 24762.07
Socket1: 235.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.10        Core1: 129.62        
Core2: 22.11        Core3: 125.89        
Core4: 39.00        Core5: 127.54        
Core6: 42.85        Core7: 82.33        
Core8: 42.61        Core9: 55.62        
Core10: 42.28        Core11: 164.93        
Core12: 41.61        Core13: 155.75        
Core14: 41.53        Core15: 158.45        
Core16: 39.32        Core17: 115.23        
Core18: 45.81        Core19: 89.65        
Core20: 44.98        Core21: 96.77        
Core22: 45.33        Core23: 86.87        
Core24: 42.95        Core25: 111.85        
Core26: 41.47        Core27: 118.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.01
Socket1: 127.31
DDR read Latency(ns)
Socket0: 27098.74
Socket1: 236.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.87        Core1: 127.59        
Core2: 29.73        Core3: 124.50        
Core4: 22.45        Core5: 124.18        
Core6: 27.22        Core7: 81.48        
Core8: 31.40        Core9: 59.30        
Core10: 30.49        Core11: 162.56        
Core12: 39.61        Core13: 151.54        
Core14: 33.95        Core15: 152.34        
Core16: 39.40        Core17: 113.72        
Core18: 29.18        Core19: 88.52        
Core20: 36.23        Core21: 94.66        
Core22: 29.64        Core23: 86.89        
Core24: 14.74        Core25: 104.00        
Core26: 26.33        Core27: 116.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.07
Socket1: 124.86
DDR read Latency(ns)
Socket0: 24392.69
Socket1: 235.69
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 11722
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6012 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14430621202; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14430630286; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7215321343; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7215321343; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7215434211; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7215434211; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6012743898; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4319069; Consumed Joules: 263.62; Watts: 43.85; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 703549; Consumed DRAM Joules: 10.76; DRAM Watts: 1.79
S1P0; QPIClocks: 14430407506; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14430416038; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7215322440; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7215322440; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7215220414; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7215220414; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6012767860; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6297278; Consumed Joules: 384.36; Watts: 63.93; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 1724951; Consumed DRAM Joules: 26.39; DRAM Watts: 4.39
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2f00
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.38   0.01    0.60     248 K    842 K    0.70    0.10    0.01    0.02     4256        2        0     70
   1    1     0.07   0.08   0.88    1.20      38 M     47 M    0.19    0.21    0.05    0.07     3472     2510       37     57
   2    0     0.01   0.90   0.01    0.93      75 K    320 K    0.76    0.53    0.00    0.00     3136       11        2     69
   3    1     0.08   0.08   1.07    1.20      44 M     53 M    0.18    0.27    0.05    0.07     5096     6075       60     57
   4    0     0.01   1.19   0.01    0.92      64 K    278 K    0.77    0.56    0.00    0.00     3584       11        1     70
   5    1     0.05   0.04   1.15    1.20      56 M     67 M    0.17    0.19    0.11    0.14     7000     7375       30     57
   6    0     0.02   0.93   0.02    1.05     126 K    525 K    0.76    0.57    0.00    0.00     5432       26        2     69
   7    1     0.09   0.13   0.67    1.15      20 M     27 M    0.24    0.29    0.02    0.03     2520     3653       50     57
   8    0     0.01   1.52   0.01    0.71      39 K    160 K    0.75    0.40    0.00    0.00     1344        2        1     69
   9    1     0.05   0.51   0.09    0.64    1281 K   2923 K    0.56    0.29    0.00    0.01      280       68       25     58
  10    0     0.00   0.56   0.00    0.60      24 K    116 K    0.79    0.33    0.00    0.01      504        2        1     67
  11    1     0.06   0.05   1.09    1.20      48 M     58 M    0.18    0.21    0.08    0.10     3248     7456        8     57
  12    0     0.00   0.49   0.00    0.60      16 K     85 K    0.81    0.33    0.00    0.01      280        1        0     69
  13    1     0.08   0.10   0.77    1.20      27 M     35 M    0.23    0.29    0.04    0.05     2352     3835       12     57
  14    0     0.00   0.54   0.00    0.60      21 K     89 K    0.76    0.34    0.00    0.01      560        1        1     69
  15    1     0.11   0.12   0.89    1.20      29 M     38 M    0.23    0.31    0.03    0.04     2856     3291      162     57
  16    0     0.01   2.00   0.01    0.66      39 K    143 K    0.73    0.41    0.00    0.00     1400        4        0     69
  17    1     0.02   0.15   0.11    0.62    8564 K     10 M    0.15    0.19    0.05    0.06      224     1435        8     58
  18    0     0.00   0.61   0.00    0.60      33 K    138 K    0.76    0.35    0.00    0.01      952        3        0     70
  19    1     0.06   0.11   0.50    1.01      19 M     24 M    0.20    0.25    0.03    0.04     2912     3607       16     59
  20    0     0.00   0.37   0.00    0.60      18 K     65 K    0.72    0.23    0.00    0.01     1512        3        0     70
  21    1     0.07   0.20   0.36    0.87      11 M     15 M    0.25    0.29    0.02    0.02      224     1808       35     59
  22    0     0.01   1.27   0.00    0.70      41 K    156 K    0.73    0.33    0.00    0.00     1456        2        2     70
  23    1     0.07   0.13   0.57    1.09      19 M     24 M    0.22    0.27    0.03    0.03     3360     3671       45     59
  24    0     0.00   0.43   0.00    0.60      16 K     79 K    0.79    0.27    0.00    0.01     2240        3        1     71
  25    1     0.04   0.09   0.48    0.99      19 M     23 M    0.20    0.26    0.04    0.05     1176     3298        6     58
  26    0     0.00   0.99   0.00    0.60      19 K     92 K    0.79    0.28    0.00    0.00     1232        1        0     70
  27    1     0.17   0.14   1.20    1.20      52 M     65 M    0.20    0.16    0.03    0.04     2352     2161       14     58
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.98   0.01    0.77     786 K   3095 K    0.75    0.41    0.00    0.00    27888       72       10     61
 SKT    1     0.07   0.10   0.70    1.13     395 M    494 M    0.20    0.24    0.04    0.05    37072    50243      508     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.11   0.35    1.13     396 M    497 M    0.20    0.24    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   10 G ; Active cycles:   99 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.43 %

 C1 core residency: 16.74 %; C3 core residency: 0.56 %; C6 core residency: 51.27 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.11 => corresponds to 2.76 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.98 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       19 G     19 G   |   19%    19%   
 SKT    1       12 G     12 G   |   13%    13%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   63 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.58     0.28     219.43       8.96         218.53
 SKT   1    44.14    35.45     322.68      22.00         473.86
---------------------------------------------------------------------------------------------------------------
       *    44.72    35.73     542.11      30.95         473.45
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 30d6
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8740.67 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7111.64 --|
|-- Mem Ch  2: Reads (MB/s):   108.92 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    51.61 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   108.92 --||-- NODE 1 Mem Read (MB/s) :  8740.67 --|
|-- NODE 0 Mem Write(MB/s) :    51.61 --||-- NODE 1 Mem Write(MB/s) :  7111.64 --|
|-- NODE 0 P. Write (T/s):      31179 --||-- NODE 1 P. Write (T/s):     136670 --|
|-- NODE 0 Memory (MB/s):      160.53 --||-- NODE 1 Memory (MB/s):    15852.32 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       8849.59                --|
            |--                System Write Throughput(MB/s):       7163.25                --|
            |--               System Memory Throughput(MB/s):      16012.84                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 320d
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      38 M        50 K    13 M  2831 K     71 M     0     828  
 1     492         276      23 M   136 M      0       0     733 K
-----------------------------------------------------------------------
 *      38 M        50 K    36 M   139 M     71 M     0     734 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.91        Core1: 124.75        
Core2: 36.49        Core3: 137.93        
Core4: 32.55        Core5: 140.75        
Core6: 31.08        Core7: 102.25        
Core8: 35.72        Core9: 62.80        
Core10: 26.04        Core11: 165.36        
Core12: 37.66        Core13: 148.30        
Core14: 34.12        Core15: 158.95        
Core16: 29.41        Core17: 103.20        
Core18: 34.99        Core19: 107.94        
Core20: 28.07        Core21: 106.05        
Core22: 36.51        Core23: 103.94        
Core24: 14.71        Core25: 120.15        
Core26: 35.30        Core27: 148.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.54
Socket1: 133.77
DDR read Latency(ns)
Socket0: 25663.32
Socket1: 231.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.80        Core1: 127.23        
Core2: 27.96        Core3: 137.51        
Core4: 27.17        Core5: 126.31        
Core6: 32.52        Core7: 106.19        
Core8: 32.42        Core9: 64.42        
Core10: 20.33        Core11: 163.67        
Core12: 26.85        Core13: 148.81        
Core14: 36.17        Core15: 153.70        
Core16: 37.47        Core17: 105.71        
Core18: 39.70        Core19: 117.11        
Core20: 31.10        Core21: 113.94        
Core22: 35.06        Core23: 108.55        
Core24: 30.89        Core25: 115.13        
Core26: 14.85        Core27: 151.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.08
Socket1: 133.62
DDR read Latency(ns)
Socket0: 25054.89
Socket1: 237.96
irq_total: 166245.437085832
cpu_total: 32.35
cpu_0: 1.46
cpu_1: 86.78
cpu_2: 0.66
cpu_3: 93.22
cpu_4: 0.40
cpu_5: 89.37
cpu_6: 0.60
cpu_7: 65.51
cpu_8: 0.80
cpu_9: 26.51
cpu_10: 1.40
cpu_11: 50.63
cpu_12: 0.80
cpu_13: 99.87
cpu_14: 1.73
cpu_15: 54.15
cpu_16: 1.13
cpu_17: 56.15
cpu_18: 1.40
cpu_19: 35.95
cpu_20: 0.86
cpu_21: 48.31
cpu_22: 1.59
cpu_23: 47.24
cpu_24: 0.93
cpu_25: 37.61
cpu_26: 0.93
cpu_27: 99.67
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 2438535129
Total_tx_bytes_phy: 2438535129
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 573093
Total_rx_packets_phy: 573093
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 4601912481
Total_rx_bytes_phy: 4601912481
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 573150
Total_rx_packets: 573150
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 322083
Total_tx_packets: 322083
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 2433787692
Total_tx_bytes: 2433787692
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 4575159089
Total_rx_bytes: 4575159089
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 376671
Total_tx_packets_phy: 376671


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.18        Core1: 128.78        
Core2: 22.73        Core3: 141.68        
Core4: 33.07        Core5: 126.85        
Core6: 36.84        Core7: 105.08        
Core8: 31.19        Core9: 59.56        
Core10: 36.97        Core11: 166.08        
Core12: 27.78        Core13: 150.84        
Core14: 38.19        Core15: 155.73        
Core16: 40.21        Core17: 107.45        
Core18: 33.63        Core19: 114.97        
Core20: 33.44        Core21: 108.39        
Core22: 15.73        Core23: 105.95        
Core24: 25.80        Core25: 115.71        
Core26: 35.22        Core27: 155.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.54
Socket1: 134.53
DDR read Latency(ns)
Socket0: 23247.90
Socket1: 237.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.22        Core1: 128.75        
Core2: 37.21        Core3: 137.82        
Core4: 41.63        Core5: 128.02        
Core6: 42.90        Core7: 107.81        
Core8: 40.51        Core9: 65.03        
Core10: 38.46        Core11: 166.72        
Core12: 42.87        Core13: 149.55        
Core14: 37.51        Core15: 159.71        
Core16: 37.29        Core17: 110.09        
Core18: 34.69        Core19: 117.19        
Core20: 29.61        Core21: 118.72        
Core22: 37.59        Core23: 109.93        
Core24: 31.06        Core25: 123.28        
Core26: 30.96        Core27: 157.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.39
Socket1: 136.03
DDR read Latency(ns)
Socket0: 26419.10
Socket1: 239.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.06        Core1: 121.44        
Core2: 35.77        Core3: 137.16        
Core4: 25.60        Core5: 150.94        
Core6: 28.64        Core7: 99.33        
Core8: 39.43        Core9: 65.61        
Core10: 28.43        Core11: 168.07        
Core12: 14.64        Core13: 143.35        
Core14: 34.75        Core15: 161.38        
Core16: 34.52        Core17: 102.97        
Core18: 36.77        Core19: 105.35        
Core20: 29.56        Core21: 103.45        
Core22: 42.64        Core23: 101.88        
Core24: 37.11        Core25: 117.92        
Core26: 38.64        Core27: 154.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.58
Socket1: 134.26
DDR read Latency(ns)
Socket0: 27331.69
Socket1: 235.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.67        Core1: 121.60        
Core2: 32.04        Core3: 136.26        
Core4: 14.78        Core5: 149.58        
Core6: 27.65        Core7: 99.09        
Core8: 30.06        Core9: 67.22        
Core10: 51.15        Core11: 166.87        
Core12: 40.24        Core13: 145.77        
Core14: 37.14        Core15: 160.15        
Core16: 31.82        Core17: 98.58        
Core18: 31.88        Core19: 106.02        
Core20: 24.93        Core21: 103.73        
Core22: 33.86        Core23: 102.44        
Core24: 27.87        Core25: 118.52        
Core26: 36.46        Core27: 151.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.79
Socket1: 133.54
DDR read Latency(ns)
Socket0: 25468.30
Socket1: 233.85
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 13428
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14456544318; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14456555874; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7228281306; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7228281306; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7228369165; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7228369165; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6023635012; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4315883; Consumed Joules: 263.42; Watts: 43.85; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 704447; Consumed DRAM Joules: 10.78; DRAM Watts: 1.79
S1P0; QPIClocks: 14456550166; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14456553602; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7228377276; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7228377276; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7228284504; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7228284504; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6012068942; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6504854; Consumed Joules: 397.02; Watts: 66.09; Thermal headroom below TjMax: 51
S1; Consumed DRAM energy units: 1727522; Consumed DRAM Joules: 26.43; DRAM Watts: 4.40
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 35aa
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.31   0.01    0.60     192 K    719 K    0.73    0.09    0.01    0.02     2688        1        0     70
   1    1     0.09   0.09   1.03    1.20      36 M     46 M    0.21    0.30    0.04    0.05     4480     5266       37     57
   2    0     0.00   0.49   0.00    0.60      75 K    251 K    0.70    0.21    0.00    0.01      616        4        0     68
   3    1     0.06   0.05   1.09    1.20      46 M     56 M    0.18    0.22    0.08    0.10     3752     6886       67     56
   4    0     0.01   1.48   0.01    0.65      43 K    161 K    0.73    0.28    0.00    0.00      616        4        1     69
   5    1     0.08   0.08   1.03    1.20      39 M     49 M    0.21    0.28    0.05    0.06     3360     8077       15     57
   6    0     0.00   0.42   0.00    0.60      26 K    146 K    0.82    0.27    0.00    0.01     1232        8        0     69
   7    1     0.11   0.14   0.80    1.20      21 M     27 M    0.21    0.30    0.02    0.03     2128     3885       34     57
   8    0     0.03   0.92   0.03    1.09     117 K    656 K    0.82    0.59    0.00    0.00     8792       27        0     69
   9    1     0.10   0.46   0.22    0.67    2832 K   6133 K    0.54    0.43    0.00    0.01      224       44       27     58
  10    0     0.01   1.48   0.01    0.69      54 K    265 K    0.80    0.39    0.00    0.00     4312        7        1     67
  11    1     0.06   0.10   0.61    1.18      20 M     27 M    0.23    0.30    0.03    0.04      728     2776       10     57
  12    0     0.01   0.76   0.01    0.86      94 K    505 K    0.81    0.44    0.00    0.00     3752       10        0     69
  13    1     0.05   0.04   1.20    1.20      58 M     70 M    0.17    0.18    0.12    0.14     2688     6010        5     56
  14    0     0.00   0.42   0.00    0.60      27 K    170 K    0.84    0.28    0.00    0.01      952        1        0     69
  15    1     0.09   0.13   0.67    1.20      21 M     28 M    0.25    0.32    0.02    0.03     1064     2820       91     56
  16    0     0.00   0.46   0.01    0.60      58 K    311 K    0.81    0.24    0.00    0.01      840        1        1     69
  17    1     0.07   0.10   0.67    1.16      20 M     25 M    0.21    0.29    0.03    0.04     3248     3556       16     57
  18    0     0.00   0.45   0.00    0.60      35 K    209 K    0.83    0.27    0.00    0.01      840        2        0     70
  19    1     0.04   0.08   0.48    1.00      18 M     22 M    0.18    0.23    0.05    0.06     3080     3427       11     59
  20    0     0.01   1.00   0.01    0.61      38 K    171 K    0.77    0.31    0.00    0.00      560        1        0     70
  21    1     0.05   0.10   0.45    0.98      16 M     20 M    0.19    0.24    0.04    0.04     2632     2698       15     59
  22    0     0.00   1.19   0.00    0.60      31 K    116 K    0.73    0.25    0.00    0.00      896        2        0     70
  23    1     0.06   0.09   0.68    1.17      19 M     24 M    0.21    0.28    0.03    0.04     3416     3500       52     58
  24    0     0.00   0.38   0.00    0.60      14 K     84 K    0.83    0.24    0.00    0.01      392        3        0     71
  25    1     0.06   0.25   0.24    0.69      10 M     12 M    0.20    0.23    0.02    0.02     1736     1398        8     58
  26    0     0.00   0.63   0.00    0.60      52 K    149 K    0.65    0.22    0.00    0.01     2296        3        2     69
  27    1     0.04   0.04   1.20    1.20      59 M     71 M    0.16    0.17    0.13    0.16     3808     6296        5     58
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.82   0.01    0.73     863 K   3921 K    0.78    0.36    0.00    0.00    28784       74        5     61
 SKT    1     0.07   0.09   0.74    1.13     392 M    489 M    0.20    0.25    0.04    0.05    36344    56639      393     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.10   0.37    1.13     393 M    493 M    0.20    0.25    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   10 G ; Active cycles:  105 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 33.15 %

 C1 core residency: 19.20 %; C3 core residency: 0.25 %; C6 core residency: 47.41 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.10 => corresponds to 2.52 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.94 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       19 G     19 G   |   20%    19%   
 SKT    1       12 G     12 G   |   13%    12%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   63 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.53     0.24     219.89       8.96         217.40
 SKT   1    44.09    35.56     332.03      22.11         473.86
---------------------------------------------------------------------------------------------------------------
       *    44.62    35.80     551.92      31.06         473.48
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3781
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8881.23 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7068.37 --|
|-- Mem Ch  2: Reads (MB/s):   114.31 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    51.94 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   114.31 --||-- NODE 1 Mem Read (MB/s) :  8881.23 --|
|-- NODE 0 Mem Write(MB/s) :    51.94 --||-- NODE 1 Mem Write(MB/s) :  7068.37 --|
|-- NODE 0 P. Write (T/s):      31163 --||-- NODE 1 P. Write (T/s):     143721 --|
|-- NODE 0 Memory (MB/s):      166.25 --||-- NODE 1 Memory (MB/s):    15949.60 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       8995.54                --|
            |--                System Write Throughput(MB/s):       7120.31                --|
            |--               System Memory Throughput(MB/s):      16115.85                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 38bc
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      38 M       111 K  1708 K   464 K     72 M   144       0  
 1       0          12      23 M   137 M   3252       0     676 K
-----------------------------------------------------------------------
 *      38 M       111 K    25 M   137 M     72 M   144     676 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.18        Core1: 135.40        
Core2: 32.49        Core3: 131.60        
Core4: 31.85        Core5: 122.92        
Core6: 30.19        Core7: 88.31        
Core8: 37.99        Core9: 50.53        
Core10: 29.53        Core11: 127.17        
Core12: 31.73        Core13: 152.18        
Core14: 30.55        Core15: 156.58        
Core16: 13.63        Core17: 96.53        
Core18: 26.47        Core19: 79.10        
Core20: 26.04        Core21: 101.41        
Core22: 29.92        Core23: 80.72        
Core24: 24.11        Core25: 87.09        
Core26: 28.99        Core27: 158.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.50
Socket1: 122.19
DDR read Latency(ns)
Socket0: 24365.03
Socket1: 237.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.55        Core1: 140.89        
Core2: 38.24        Core3: 137.48        
Core4: 25.31        Core5: 125.28        
Core6: 32.10        Core7: 93.27        
Core8: 35.82        Core9: 52.63        
Core10: 27.55        Core11: 124.89        
Core12: 38.00        Core13: 159.89        
Core14: 41.23        Core15: 158.89        
Core16: 34.74        Core17: 99.93        
Core18: 36.16        Core19: 79.91        
Core20: 35.99        Core21: 104.97        
Core22: 29.11        Core23: 85.03        
Core24: 35.76        Core25: 92.21        
Core26: 37.64        Core27: 164.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.25
Socket1: 126.51
DDR read Latency(ns)
Socket0: 26900.25
Socket1: 237.27
irq_total: 165152.954972479
cpu_total: 29.18
cpu_0: 1.53
cpu_1: 96.88
cpu_2: 0.86
cpu_3: 75.22
cpu_4: 1.20
cpu_5: 95.95
cpu_6: 0.60
cpu_7: 49.24
cpu_8: 0.33
cpu_9: 10.50
cpu_10: 0.53
cpu_11: 99.40
cpu_12: 0.66
cpu_13: 55.68
cpu_14: 0.53
cpu_15: 51.43
cpu_16: 0.60
cpu_17: 39.20
cpu_18: 0.80
cpu_19: 42.66
cpu_20: 0.66
cpu_21: 35.55
cpu_22: 0.73
cpu_23: 55.88
cpu_24: 0.47
cpu_25: 49.77
cpu_26: 0.53
cpu_27: 49.63
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 2415768764
Total_tx_bytes: 2415768764
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 367071
Total_tx_packets_phy: 367071
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 4564169072
Total_rx_bytes: 4564169072
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 586206
Total_rx_packets: 586206
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 4590854186
Total_rx_bytes_phy: 4590854186
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 586198
Total_rx_packets_phy: 586198
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 311675
Total_tx_packets: 311675
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 2420598301
Total_tx_bytes_phy: 2420598301


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.74        Core1: 134.20        
Core2: 28.10        Core3: 135.78        
Core4: 31.54        Core5: 124.33        
Core6: 25.89        Core7: 90.38        
Core8: 27.75        Core9: 52.34        
Core10: 31.26        Core11: 128.83        
Core12: 28.44        Core13: 157.27        
Core14: 30.14        Core15: 158.19        
Core16: 25.43        Core17: 97.28        
Core18: 12.07        Core19: 79.19        
Core20: 24.08        Core21: 99.93        
Core22: 29.68        Core23: 84.29        
Core24: 28.69        Core25: 89.97        
Core26: 30.48        Core27: 160.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.71
Socket1: 124.24
DDR read Latency(ns)
Socket0: 24893.18
Socket1: 239.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.66        Core1: 135.07        
Core2: 30.50        Core3: 136.17        
Core4: 27.22        Core5: 122.35        
Core6: 33.10        Core7: 87.84        
Core8: 31.54        Core9: 53.92        
Core10: 27.70        Core11: 126.98        
Core12: 29.10        Core13: 158.51        
Core14: 15.05        Core15: 160.43        
Core16: 23.23        Core17: 98.85        
Core18: 22.54        Core19: 81.64        
Core20: 21.54        Core21: 99.07        
Core22: 34.69        Core23: 85.23        
Core24: 21.11        Core25: 87.05        
Core26: 34.99        Core27: 163.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.81
Socket1: 124.98
DDR read Latency(ns)
Socket0: 25457.68
Socket1: 236.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.04        Core1: 145.78        
Core2: 29.27        Core3: 133.63        
Core4: 29.23        Core5: 130.65        
Core6: 34.25        Core7: 89.88        
Core8: 34.73        Core9: 49.01        
Core10: 31.57        Core11: 128.89        
Core12: 30.35        Core13: 143.86        
Core14: 30.67        Core15: 155.59        
Core16: 14.35        Core17: 94.16        
Core18: 23.04        Core19: 78.71        
Core20: 26.71        Core21: 105.36        
Core22: 30.18        Core23: 77.47        
Core24: 29.65        Core25: 89.90        
Core26: 25.32        Core27: 158.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.79
Socket1: 124.88
DDR read Latency(ns)
Socket0: 24394.38
Socket1: 236.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.54        Core1: 142.25        
Core2: 32.27        Core3: 140.78        
Core4: 26.32        Core5: 126.13        
Core6: 24.28        Core7: 94.91        
Core8: 28.28        Core9: 54.14        
Core10: 31.90        Core11: 128.79        
Core12: 36.45        Core13: 162.94        
Core14: 31.10        Core15: 164.77        
Core16: 34.61        Core17: 103.31        
Core18: 12.64        Core19: 80.85        
Core20: 23.07        Core21: 107.15        
Core22: 24.60        Core23: 86.93        
Core24: 28.83        Core25: 94.38        
Core26: 32.94        Core27: 166.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.75
Socket1: 128.87
DDR read Latency(ns)
Socket0: 25731.86
Socket1: 236.26
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 15146
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14419152694; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14419162042; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7209584090; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7209584090; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7209690453; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7209690453; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6008072597; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4297285; Consumed Joules: 262.29; Watts: 43.66; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 697565; Consumed DRAM Joules: 10.67; DRAM Watts: 1.78
S1P0; QPIClocks: 14419212334; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14419224466; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7209718200; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7209718200; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7209623308; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7209623308; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008200018; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6210675; Consumed Joules: 379.07; Watts: 63.10; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 1723809; Consumed DRAM Joules: 26.37; DRAM Watts: 4.39
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3c4f
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.38   0.01    0.60     301 K    941 K    0.68    0.11    0.01    0.02     3416        5        2     70
   1    1     0.07   0.06   1.12    1.20      51 M     62 M    0.18    0.20    0.08    0.10     4536     5984       10     57
   2    0     0.01   1.29   0.01    0.69      82 K    250 K    0.67    0.38    0.00    0.00     1736        5        2     69
   3    1     0.09   0.09   1.05    1.20      43 M     53 M    0.19    0.25    0.05    0.06     1456     4788       57     57
   4    0     0.00   1.00   0.00    0.60      49 K    186 K    0.73    0.35    0.00    0.00     1344        3        2     70
   5    1     0.05   0.04   1.14    1.20      57 M     69 M    0.17    0.18    0.12    0.15     5096     7607       53     58
   6    0     0.00   0.48   0.00    0.60      30 K    107 K    0.72    0.24    0.00    0.01      168        4        0     69
   7    1     0.06   0.12   0.54    1.06      19 M     24 M    0.19    0.27    0.03    0.04     1848     3900       25     58
   8    0     0.00   0.60   0.00    0.60      35 K    106 K    0.67    0.34    0.00    0.01      952        2        0     68
   9    1     0.04   0.53   0.08    0.63    1123 K   3601 K    0.69    0.24    0.00    0.01      448       38       27     58
  10    0     0.01   1.68   0.01    0.76      50 K    162 K    0.69    0.39    0.00    0.00     1568        3        1     68
  11    1     0.13   0.11   1.19    1.20      53 M     64 M    0.17    0.21    0.04    0.05     3248     4636       27     57
  12    0     0.00   0.51   0.00    0.60      20 K     96 K    0.79    0.30    0.00    0.01      392        1        0     69
  13    1     0.06   0.08   0.75    1.18      32 M     39 M    0.20    0.23    0.05    0.06     1176     4554       10     57
  14    0     0.01   0.94   0.01    0.98      54 K    269 K    0.80    0.56    0.00    0.00     3808       11        0     69
  15    1     0.05   0.09   0.59    1.12      24 M     30 M    0.21    0.26    0.05    0.06     1176     3439       62     57
  16    0     0.00   0.58   0.00    0.60      22 K    103 K    0.78    0.34    0.00    0.01      896        2        0     69
  17    1     0.02   0.06   0.30    0.76      19 M     22 M    0.15    0.20    0.11    0.12     3416     3561       24     58
  18    0     0.00   0.41   0.00    0.60      20 K     83 K    0.75    0.23    0.00    0.01     1288        1        0     70
  19    1     0.13   0.18   0.73    1.19      20 M     27 M    0.27    0.33    0.02    0.02     3136     3285       25     59
  20    0     0.00   0.43   0.00    0.60      15 K     80 K    0.81    0.26    0.00    0.01      728        4        0     70
  21    1     0.05   0.22   0.22    0.68      10 M     13 M    0.20    0.25    0.02    0.03     2296     1731       14     60
  22    0     0.00   0.59   0.00    0.60      16 K     75 K    0.78    0.29    0.00    0.01     1400        3        0     70
  23    1     0.10   0.15   0.68    1.16      20 M     26 M    0.21    0.31    0.02    0.03     3192     3631      152     59
  24    0     0.03   0.99   0.03    1.11     112 K    593 K    0.81    0.62    0.00    0.00     8176       27        1     71
  25    1     0.08   0.14   0.54    1.06      19 M     25 M    0.23    0.27    0.03    0.03     2800     3278       18     58
  26    0     0.01   1.78   0.01    0.67      38 K    151 K    0.74    0.41    0.00    0.00     1232        2        1     69
  27    1     0.05   0.09   0.60    1.13      24 M     30 M    0.21    0.28    0.04    0.06     1120     4207        6     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.95   0.01    0.77     851 K   3208 K    0.73    0.40    0.00    0.00    27104       73        9     61
 SKT    1     0.07   0.10   0.68    1.12     397 M    494 M    0.20    0.24    0.04    0.05    34944    54639      510     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.11   0.34    1.12     398 M    497 M    0.20    0.24    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   10 G ; Active cycles:   96 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.84 %

 C1 core residency: 18.50 %; C3 core residency: 0.35 %; C6 core residency: 50.32 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.11 => corresponds to 2.77 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.95 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       19 G     19 G   |   19%    19%   
 SKT    1       12 G     12 G   |   12%    12%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   63 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.55     0.26     219.59       8.92         222.25
 SKT   1    44.68    35.40     322.04      22.02         476.90
---------------------------------------------------------------------------------------------------------------
       *    45.23    35.65     541.63      30.94         476.49
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
