INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/Arbiter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Arbiter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/my_package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/ArbiterBRAM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArbiterBRAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/CHIConverter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CHIConverter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/CHI_DMA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CHI_DMA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/CHI_Responser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CHI_Responser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/Completer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Completer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Addr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/PseudoCPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PseudoCPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/RegSpace.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bytewrite_tdp_ram_rf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/ReqFlitFIFO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReqFlitFIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/Scheduler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scheduler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sim_1/new/TestFULLSystem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestFULLSystem
