{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1666040313546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666040313546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 17:58:33 2022 " "Processing started: Mon Oct 17 17:58:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666040313546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1666040313546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetoProcessador -c projetoProcessador " "Command: quartus_map --read_settings_files=on --write_settings_files=off projetoProcessador -c projetoProcessador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1666040313546 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1666040313938 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "processador.v " "Can't analyze file -- file processador.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1666040313982 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Din DIN projetoProcessador_tb.v(3) " "Verilog HDL Declaration information at projetoProcessador_tb.v(3): object \"Din\" differs only in case from object \"DIN\" in the same scope" {  } { { "projetoProcessador_tb.v" "" { Text "C:/altera/projetoProcessador/projetoProcessador_tb.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666040313984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoprocessador_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoprocessador_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 projetoProcessador_tb " "Found entity 1: projetoProcessador_tb" {  } { { "projetoProcessador_tb.v" "" { Text "C:/altera/projetoProcessador/projetoProcessador_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666040313985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666040313985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IMM Imm projetoProcessador.v(5) " "Verilog HDL Declaration information at projetoProcessador.v(5): object \"IMM\" differs only in case from object \"Imm\" in the same scope" {  } { { "projetoProcessador.v" "" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666040313989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wren Wren projetoProcessador.v(28) " "Verilog HDL Declaration information at projetoProcessador.v(28): object \"wren\" differs only in case from object \"Wren\" in the same scope" {  } { { "projetoProcessador.v" "" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666040313989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoprocessador.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoprocessador.v" { { "Info" "ISGN_ENTITY_NAME" "1 projetoProcessador " "Found entity 1: projetoProcessador" {  } { { "projetoProcessador.v" "" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666040313989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666040313989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/altera/projetoProcessador/memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666040313992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666040313992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaprincipal.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriaprincipal.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaPrincipal " "Found entity 1: memoriaPrincipal" {  } { { "memoriaPrincipal.v" "" { Text "C:/altera/projetoProcessador/memoriaPrincipal.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666040313993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666040313993 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Din DIN testeBenchTese01.v(2) " "Verilog HDL Declaration information at testeBenchTese01.v(2): object \"Din\" differs only in case from object \"DIN\" in the same scope" {  } { { "testeBenchTese01.v" "" { Text "C:/altera/projetoProcessador/testeBenchTese01.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666040313996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testebenchtese01.v 1 1 " "Found 1 design units, including 1 entities, in source file testebenchtese01.v" { { "Info" "ISGN_ENTITY_NAME" "1 testeBenchTese01 " "Found entity 1: testeBenchTese01" {  } { { "testeBenchTese01.v" "" { Text "C:/altera/projetoProcessador/testeBenchTese01.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666040313996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666040313996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel.v 1 1 " "Found 1 design units, including 1 entities, in source file barrel.v" { { "Info" "ISGN_ENTITY_NAME" "1 barrel " "Found entity 1: barrel" {  } { { "barrel.v" "" { Text "C:/altera/projetoProcessador/barrel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666040313997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666040313997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "Alu.v" "" { Text "C:/altera/projetoProcessador/Alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666040314000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666040314000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench2.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench2.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench2 " "Found entity 1: testbench2" {  } { { "testbench2.v" "" { Text "C:/altera/projetoProcessador/testbench2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666040314001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666040314001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_counter " "Found entity 1: pc_counter" {  } { { "pc_counter.v" "" { Text "C:/altera/projetoProcessador/pc_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666040314004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666040314004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reginstr.v 1 1 " "Found 1 design units, including 1 entities, in source file reginstr.v" { { "Info" "ISGN_ENTITY_NAME" "1 regInstr " "Found entity 1: regInstr" {  } { { "regInstr.v" "" { Text "C:/altera/projetoProcessador/regInstr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666040314006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666040314006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.v 1 1 " "Found 1 design units, including 1 entities, in source file regn.v" { { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "regn.v" "" { Text "C:/altera/projetoProcessador/regn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666040314008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666040314008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f.v 1 1 " "Found 1 design units, including 1 entities, in source file f.v" { { "Info" "ISGN_ENTITY_NAME" "1 F " "Found entity 1: F" {  } { { "F.v" "" { Text "C:/altera/projetoProcessador/F.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666040314010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666040314010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regw.v 1 1 " "Found 1 design units, including 1 entities, in source file regw.v" { { "Info" "ISGN_ENTITY_NAME" "1 regW " "Found entity 1: regW" {  } { { "regW.v" "" { Text "C:/altera/projetoProcessador/regW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666040314011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666040314011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "display.v" "" { Text "C:/altera/projetoProcessador/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666040314013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666040314013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file dec3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Found entity 1: dec3to8" {  } { { "dec3to8.v" "" { Text "C:/altera/projetoProcessador/dec3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666040314014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666040314014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666040314017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666040314017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider " "Found entity 1: Clock_divider" {  } { { "Clock_divider.v" "" { Text "C:/altera/projetoProcessador/Clock_divider.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666040314018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666040314018 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Reset projetoProcessador.v(58) " "Verilog HDL Implicit Net warning at projetoProcessador.v(58): created implicit net for \"Reset\"" {  } { { "projetoProcessador.v" "" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666040314018 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZeroULA projetoProcessador.v(341) " "Verilog HDL Implicit Net warning at projetoProcessador.v(341): created implicit net for \"ZeroULA\"" {  } { { "projetoProcessador.v" "" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 341 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666040314018 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1666040314151 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[16..0\] Main.v(9) " "Output port \"LEDR\[16..0\]\" at Main.v(9) has no driver" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666040314151 "|Main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoProcessador projetoProcessador:Controle " "Elaborating entity \"projetoProcessador\" for hierarchy \"projetoProcessador:Controle\"" {  } { { "Main.v" "Controle" { Text "C:/altera/projetoProcessador/Main.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666040314171 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALU_and projetoProcessador.v(20) " "Verilog HDL or VHDL warning at projetoProcessador.v(20): object \"ALU_and\" assigned a value but never read" {  } { { "projetoProcessador.v" "" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666040314175 "|Main|projetoProcessador:Controle"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projetoProcessador.v(169) " "Verilog HDL Case Statement warning at projetoProcessador.v(169): incomplete case statement has no default case item" {  } { { "projetoProcessador.v" "" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 169 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1666040314175 "|Main|projetoProcessador:Controle"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "projetoProcessador.v(169) " "Verilog HDL Case Statement information at projetoProcessador.v(169): all case item expressions in this case statement are onehot" {  } { { "projetoProcessador.v" "" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 169 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1666040314175 "|Main|projetoProcessador:Controle"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projetoProcessador.v(210) " "Verilog HDL Case Statement warning at projetoProcessador.v(210): incomplete case statement has no default case item" {  } { { "projetoProcessador.v" "" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 210 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1666040314175 "|Main|projetoProcessador:Controle"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projetoProcessador.v(275) " "Verilog HDL Case Statement warning at projetoProcessador.v(275): incomplete case statement has no default case item" {  } { { "projetoProcessador.v" "" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 275 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1666040314176 "|Main|projetoProcessador:Controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Select projetoProcessador.v(129) " "Verilog HDL Always Construct warning at projetoProcessador.v(129): inferring latch(es) for variable \"Select\", which holds its previous value in one or more paths through the always construct" {  } { { "projetoProcessador.v" "" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 129 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1666040314176 "|Main|projetoProcessador:Controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A_in projetoProcessador.v(129) " "Verilog HDL Always Construct warning at projetoProcessador.v(129): inferring latch(es) for variable \"A_in\", which holds its previous value in one or more paths through the always construct" {  } { { "projetoProcessador.v" "" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 129 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1666040314176 "|Main|projetoProcessador:Controle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DOUT_in projetoProcessador.v(129) " "Verilog HDL Always Construct warning at projetoProcessador.v(129): inferring latch(es) for variable \"DOUT_in\", which holds its previous value in one or more paths through the always construct" {  } { { "projetoProcessador.v" "" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 129 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1666040314176 "|Main|projetoProcessador:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUT_in projetoProcessador.v(129) " "Inferred latch for \"DOUT_in\" at projetoProcessador.v(129)" {  } { { "projetoProcessador.v" "" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666040314176 "|Main|projetoProcessador:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_in projetoProcessador.v(129) " "Inferred latch for \"A_in\" at projetoProcessador.v(129)" {  } { { "projetoProcessador.v" "" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666040314176 "|Main|projetoProcessador:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select\[0\] projetoProcessador.v(129) " "Inferred latch for \"Select\[0\]\" at projetoProcessador.v(129)" {  } { { "projetoProcessador.v" "" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666040314176 "|Main|projetoProcessador:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select\[1\] projetoProcessador.v(129) " "Inferred latch for \"Select\[1\]\" at projetoProcessador.v(129)" {  } { { "projetoProcessador.v" "" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666040314176 "|Main|projetoProcessador:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select\[2\] projetoProcessador.v(129) " "Inferred latch for \"Select\[2\]\" at projetoProcessador.v(129)" {  } { { "projetoProcessador.v" "" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666040314176 "|Main|projetoProcessador:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select\[3\] projetoProcessador.v(129) " "Inferred latch for \"Select\[3\]\" at projetoProcessador.v(129)" {  } { { "projetoProcessador.v" "" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666040314176 "|Main|projetoProcessador:Controle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 projetoProcessador:Controle\|dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"projetoProcessador:Controle\|dec3to8:decX\"" {  } { { "projetoProcessador.v" "decX" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666040314177 ""}
{ "Warning" "WSGN_SEARCH_FILE" "instr_memory.v 1 1 " "Using design file instr_memory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 instr_memory " "Found entity 1: instr_memory" {  } { { "instr_memory.v" "" { Text "C:/altera/projetoProcessador/instr_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666040314179 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1666040314179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_memory projetoProcessador:Controle\|instr_memory:memInstr " "Elaborating entity \"instr_memory\" for hierarchy \"projetoProcessador:Controle\|instr_memory:memInstr\"" {  } { { "projetoProcessador.v" "memInstr" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666040314190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram projetoProcessador:Controle\|instr_memory:memInstr\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"projetoProcessador:Controle\|instr_memory:memInstr\|altsyncram:altsyncram_component\"" {  } { { "instr_memory.v" "altsyncram_component" { Text "C:/altera/projetoProcessador/instr_memory.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666040314219 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projetoProcessador:Controle\|instr_memory:memInstr\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"projetoProcessador:Controle\|instr_memory:memInstr\|altsyncram:altsyncram_component\"" {  } { { "instr_memory.v" "" { Text "C:/altera/projetoProcessador/instr_memory.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666040314225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projetoProcessador:Controle\|instr_memory:memInstr\|altsyncram:altsyncram_component " "Instantiated megafunction \"projetoProcessador:Controle\|instr_memory:memInstr\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666040314225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666040314225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../instrucao4.mif " "Parameter \"init_file\" = \"../instrucao4.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666040314225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666040314225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666040314225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666040314225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666040314225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666040314225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666040314225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666040314225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666040314225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666040314225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666040314225 ""}  } { { "instr_memory.v" "" { Text "C:/altera/projetoProcessador/instr_memory.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1666040314225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ma81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ma81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ma81 " "Found entity 1: altsyncram_ma81" {  } { { "db/altsyncram_ma81.tdf" "" { Text "C:/altera/projetoProcessador/db/altsyncram_ma81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666040314280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666040314280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ma81 projetoProcessador:Controle\|instr_memory:memInstr\|altsyncram:altsyncram_component\|altsyncram_ma81:auto_generated " "Elaborating entity \"altsyncram_ma81\" for hierarchy \"projetoProcessador:Controle\|instr_memory:memInstr\|altsyncram:altsyncram_component\|altsyncram_ma81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666040314282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaPrincipal projetoProcessador:Controle\|memoriaPrincipal:memPrincipal " "Elaborating entity \"memoriaPrincipal\" for hierarchy \"projetoProcessador:Controle\|memoriaPrincipal:memPrincipal\"" {  } { { "projetoProcessador.v" "memPrincipal" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666040314284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram projetoProcessador:Controle\|memoriaPrincipal:memPrincipal\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"projetoProcessador:Controle\|memoriaPrincipal:memPrincipal\|altsyncram:altsyncram_component\"" {  } { { "memoriaPrincipal.v" "altsyncram_component" { Text "C:/altera/projetoProcessador/memoriaPrincipal.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666040314290 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projetoProcessador:Controle\|memoriaPrincipal:memPrincipal\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"projetoProcessador:Controle\|memoriaPrincipal:memPrincipal\|altsyncram:altsyncram_component\"" {  } { { "memoriaPrincipal.v" "" { Text "C:/altera/projetoProcessador/memoriaPrincipal.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666040314296 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projetoProcessador:Controle\|memoriaPrincipal:memPrincipal\|altsyncram:altsyncram_component " "Instantiated megafunction \"projetoProcessador:Controle\|memoriaPrincipal:memPrincipal\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666040314296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666040314296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data_memory.mif " "Parameter \"init_file\" = \"data_memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666040314296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666040314296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666040314296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666040314296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666040314296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666040314296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666040314296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666040314296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666040314296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666040314296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666040314296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666040314296 ""}  } { { "memoriaPrincipal.v" "" { Text "C:/altera/projetoProcessador/memoriaPrincipal.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1666040314296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ffd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ffd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ffd1 " "Found entity 1: altsyncram_ffd1" {  } { { "db/altsyncram_ffd1.tdf" "" { Text "C:/altera/projetoProcessador/db/altsyncram_ffd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666040314348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666040314348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ffd1 projetoProcessador:Controle\|memoriaPrincipal:memPrincipal\|altsyncram:altsyncram_component\|altsyncram_ffd1:auto_generated " "Elaborating entity \"altsyncram_ffd1\" for hierarchy \"projetoProcessador:Controle\|memoriaPrincipal:memPrincipal\|altsyncram:altsyncram_component\|altsyncram_ffd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666040314351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn projetoProcessador:Controle\|regn:regIR " "Elaborating entity \"regn\" for hierarchy \"projetoProcessador:Controle\|regn:regIR\"" {  } { { "projetoProcessador.v" "regIR" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666040314352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_counter projetoProcessador:Controle\|pc_counter:reg_7 " "Elaborating entity \"pc_counter\" for hierarchy \"projetoProcessador:Controle\|pc_counter:reg_7\"" {  } { { "projetoProcessador.v" "reg_7" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666040314356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regW projetoProcessador:Controle\|regW:Wren " "Elaborating entity \"regW\" for hierarchy \"projetoProcessador:Controle\|regW:Wren\"" {  } { { "projetoProcessador.v" "Wren" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666040314361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu projetoProcessador:Controle\|Alu:alu " "Elaborating entity \"Alu\" for hierarchy \"projetoProcessador:Controle\|Alu:alu\"" {  } { { "projetoProcessador.v" "alu" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666040314372 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Res Alu.v(11) " "Verilog HDL Always Construct warning at Alu.v(11): inferring latch(es) for variable \"Res\", which holds its previous value in one or more paths through the always construct" {  } { { "Alu.v" "" { Text "C:/altera/projetoProcessador/Alu.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1666040314375 "|Main|projetoProcessador:Controle|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[0\] Alu.v(13) " "Inferred latch for \"Res\[0\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/altera/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666040314375 "|Main|projetoProcessador:Controle|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[1\] Alu.v(13) " "Inferred latch for \"Res\[1\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/altera/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666040314375 "|Main|projetoProcessador:Controle|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[2\] Alu.v(13) " "Inferred latch for \"Res\[2\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/altera/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666040314376 "|Main|projetoProcessador:Controle|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[3\] Alu.v(13) " "Inferred latch for \"Res\[3\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/altera/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666040314376 "|Main|projetoProcessador:Controle|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[4\] Alu.v(13) " "Inferred latch for \"Res\[4\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/altera/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666040314376 "|Main|projetoProcessador:Controle|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[5\] Alu.v(13) " "Inferred latch for \"Res\[5\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/altera/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666040314376 "|Main|projetoProcessador:Controle|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[6\] Alu.v(13) " "Inferred latch for \"Res\[6\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/altera/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666040314376 "|Main|projetoProcessador:Controle|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[7\] Alu.v(13) " "Inferred latch for \"Res\[7\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/altera/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666040314376 "|Main|projetoProcessador:Controle|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[8\] Alu.v(13) " "Inferred latch for \"Res\[8\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/altera/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666040314376 "|Main|projetoProcessador:Controle|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[9\] Alu.v(13) " "Inferred latch for \"Res\[9\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/altera/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666040314376 "|Main|projetoProcessador:Controle|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[10\] Alu.v(13) " "Inferred latch for \"Res\[10\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/altera/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666040314376 "|Main|projetoProcessador:Controle|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[11\] Alu.v(13) " "Inferred latch for \"Res\[11\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/altera/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666040314376 "|Main|projetoProcessador:Controle|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[12\] Alu.v(13) " "Inferred latch for \"Res\[12\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/altera/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666040314376 "|Main|projetoProcessador:Controle|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[13\] Alu.v(13) " "Inferred latch for \"Res\[13\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/altera/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666040314376 "|Main|projetoProcessador:Controle|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[14\] Alu.v(13) " "Inferred latch for \"Res\[14\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/altera/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666040314376 "|Main|projetoProcessador:Controle|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[15\] Alu.v(13) " "Inferred latch for \"Res\[15\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/altera/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666040314376 "|Main|projetoProcessador:Controle|Alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F projetoProcessador:Controle\|F:bitF " "Elaborating entity \"F\" for hierarchy \"projetoProcessador:Controle\|F:bitF\"" {  } { { "projetoProcessador.v" "bitF" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666040314377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel projetoProcessador:Controle\|barrel:Barrilzao " "Elaborating entity \"barrel\" for hierarchy \"projetoProcessador:Controle\|barrel:Barrilzao\"" {  } { { "projetoProcessador.v" "Barrilzao" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666040314379 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 barrel.v(16) " "Verilog HDL assignment warning at barrel.v(16): truncated value with size 32 to match size of target (16)" {  } { { "barrel.v" "" { Text "C:/altera/projetoProcessador/barrel.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666040314380 "|projetoProcessador|barrel:Barrilzao"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:registrador0_3 " "Elaborating entity \"Display\" for hierarchy \"Display:registrador0_3\"" {  } { { "Main.v" "registrador0_3" { Text "C:/altera/projetoProcessador/Main.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666040314382 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "projetoProcessador:Controle\|Reset " "Net \"projetoProcessador:Controle\|Reset\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "Reset" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 58 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1666040314425 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1666040314425 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1666040315008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projetoProcessador:Controle\|Select\[1\] " "Latch projetoProcessador:Controle\|Select\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projetoProcessador:Controle\|Tstep_Q.T5 " "Ports D and ENA on the latch are fed by the same signal projetoProcessador:Controle\|Tstep_Q.T5" {  } { { "projetoProcessador.v" "" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666040315027 ""}  } { { "projetoProcessador.v" "" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666040315027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projetoProcessador:Controle\|Select\[0\] " "Latch projetoProcessador:Controle\|Select\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projetoProcessador:Controle\|Tstep_Q.T5 " "Ports D and ENA on the latch are fed by the same signal projetoProcessador:Controle\|Tstep_Q.T5" {  } { { "projetoProcessador.v" "" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666040315027 ""}  } { { "projetoProcessador.v" "" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666040315027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projetoProcessador:Controle\|Select\[2\] " "Latch projetoProcessador:Controle\|Select\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projetoProcessador:Controle\|Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal projetoProcessador:Controle\|Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666040315027 ""}  } { { "projetoProcessador.v" "" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666040315027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projetoProcessador:Controle\|Select\[3\] " "Latch projetoProcessador:Controle\|Select\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projetoProcessador:Controle\|Tstep_Q.T5 " "Ports D and ENA on the latch are fed by the same signal projetoProcessador:Controle\|Tstep_Q.T5" {  } { { "projetoProcessador.v" "" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666040315031 ""}  } { { "projetoProcessador.v" "" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666040315031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projetoProcessador:Controle\|Alu:alu\|Res\[0\] " "Latch projetoProcessador:Controle\|Alu:alu\|Res\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projetoProcessador:Controle\|Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal projetoProcessador:Controle\|Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666040315031 ""}  } { { "Alu.v" "" { Text "C:/altera/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666040315031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projetoProcessador:Controle\|Alu:alu\|Res\[1\] " "Latch projetoProcessador:Controle\|Alu:alu\|Res\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projetoProcessador:Controle\|Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal projetoProcessador:Controle\|Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666040315031 ""}  } { { "Alu.v" "" { Text "C:/altera/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666040315031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projetoProcessador:Controle\|Alu:alu\|Res\[2\] " "Latch projetoProcessador:Controle\|Alu:alu\|Res\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projetoProcessador:Controle\|Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal projetoProcessador:Controle\|Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666040315031 ""}  } { { "Alu.v" "" { Text "C:/altera/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666040315031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projetoProcessador:Controle\|Alu:alu\|Res\[3\] " "Latch projetoProcessador:Controle\|Alu:alu\|Res\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projetoProcessador:Controle\|Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal projetoProcessador:Controle\|Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666040315031 ""}  } { { "Alu.v" "" { Text "C:/altera/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666040315031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projetoProcessador:Controle\|Alu:alu\|Res\[4\] " "Latch projetoProcessador:Controle\|Alu:alu\|Res\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projetoProcessador:Controle\|Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal projetoProcessador:Controle\|Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666040315031 ""}  } { { "Alu.v" "" { Text "C:/altera/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666040315031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projetoProcessador:Controle\|Alu:alu\|Res\[5\] " "Latch projetoProcessador:Controle\|Alu:alu\|Res\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projetoProcessador:Controle\|Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal projetoProcessador:Controle\|Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666040315031 ""}  } { { "Alu.v" "" { Text "C:/altera/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666040315031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projetoProcessador:Controle\|Alu:alu\|Res\[6\] " "Latch projetoProcessador:Controle\|Alu:alu\|Res\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projetoProcessador:Controle\|Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal projetoProcessador:Controle\|Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666040315031 ""}  } { { "Alu.v" "" { Text "C:/altera/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666040315031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projetoProcessador:Controle\|Alu:alu\|Res\[7\] " "Latch projetoProcessador:Controle\|Alu:alu\|Res\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projetoProcessador:Controle\|Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal projetoProcessador:Controle\|Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666040315031 ""}  } { { "Alu.v" "" { Text "C:/altera/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666040315031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projetoProcessador:Controle\|Alu:alu\|Res\[8\] " "Latch projetoProcessador:Controle\|Alu:alu\|Res\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projetoProcessador:Controle\|Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal projetoProcessador:Controle\|Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666040315032 ""}  } { { "Alu.v" "" { Text "C:/altera/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666040315032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projetoProcessador:Controle\|Alu:alu\|Res\[9\] " "Latch projetoProcessador:Controle\|Alu:alu\|Res\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projetoProcessador:Controle\|Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal projetoProcessador:Controle\|Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666040315032 ""}  } { { "Alu.v" "" { Text "C:/altera/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666040315032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projetoProcessador:Controle\|Alu:alu\|Res\[10\] " "Latch projetoProcessador:Controle\|Alu:alu\|Res\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projetoProcessador:Controle\|Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal projetoProcessador:Controle\|Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666040315032 ""}  } { { "Alu.v" "" { Text "C:/altera/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666040315032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projetoProcessador:Controle\|Alu:alu\|Res\[11\] " "Latch projetoProcessador:Controle\|Alu:alu\|Res\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projetoProcessador:Controle\|Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal projetoProcessador:Controle\|Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666040315032 ""}  } { { "Alu.v" "" { Text "C:/altera/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666040315032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projetoProcessador:Controle\|Alu:alu\|Res\[12\] " "Latch projetoProcessador:Controle\|Alu:alu\|Res\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projetoProcessador:Controle\|Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal projetoProcessador:Controle\|Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666040315032 ""}  } { { "Alu.v" "" { Text "C:/altera/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666040315032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projetoProcessador:Controle\|Alu:alu\|Res\[13\] " "Latch projetoProcessador:Controle\|Alu:alu\|Res\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projetoProcessador:Controle\|Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal projetoProcessador:Controle\|Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666040315032 ""}  } { { "Alu.v" "" { Text "C:/altera/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666040315032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projetoProcessador:Controle\|Alu:alu\|Res\[14\] " "Latch projetoProcessador:Controle\|Alu:alu\|Res\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projetoProcessador:Controle\|Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal projetoProcessador:Controle\|Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666040315032 ""}  } { { "Alu.v" "" { Text "C:/altera/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666040315032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projetoProcessador:Controle\|Alu:alu\|Res\[15\] " "Latch projetoProcessador:Controle\|Alu:alu\|Res\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projetoProcessador:Controle\|Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal projetoProcessador:Controle\|Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666040315032 ""}  } { { "Alu.v" "" { Text "C:/altera/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666040315032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projetoProcessador:Controle\|A_in " "Latch projetoProcessador:Controle\|A_in has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projetoProcessador:Controle\|regn:regIR\|R_OUT\[13\] " "Ports D and ENA on the latch are fed by the same signal projetoProcessador:Controle\|regn:regIR\|R_OUT\[13\]" {  } { { "regn.v" "" { Text "C:/altera/projetoProcessador/regn.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666040315032 ""}  } { { "projetoProcessador.v" "" { Text "C:/altera/projetoProcessador/projetoProcessador.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666040315032 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666040316114 "|Main|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666040316114 "|Main|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666040316114 "|Main|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666040316114 "|Main|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666040316114 "|Main|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666040316114 "|Main|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666040316114 "|Main|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Pin \"HEX6\[0\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666040316114 "|Main|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Pin \"HEX6\[1\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666040316114 "|Main|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Pin \"HEX6\[2\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666040316114 "|Main|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666040316114 "|Main|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666040316114 "|Main|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666040316114 "|Main|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666040316114 "|Main|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666040316114 "|Main|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666040316114 "|Main|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666040316114 "|Main|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666040316114 "|Main|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666040316114 "|Main|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666040316114 "|Main|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666040316114 "|Main|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666040316114 "|Main|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666040316114 "|Main|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666040316114 "|Main|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666040316114 "|Main|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666040316114 "|Main|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666040316114 "|Main|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666040316114 "|Main|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666040316114 "|Main|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666040316114 "|Main|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666040316114 "|Main|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666040316114 "|Main|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666040316114 "|Main|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666040316114 "|Main|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666040316114 "|Main|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666040316114 "|Main|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666040316114 "|Main|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666040316114 "|Main|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666040316114 "|Main|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666040316114 "|Main|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666040316114 "|Main|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666040316114 "|Main|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666040316114 "|Main|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666040316114 "|Main|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666040316114 "|Main|LEDR[16]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1666040316114 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1666040317671 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/projetoProcessador/output_files/projetoProcessador.map.smsg " "Generated suppressed messages file C:/altera/projetoProcessador/output_files/projetoProcessador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1666040317747 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1666040317966 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666040317966 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666040318045 "|Main|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666040318045 "|Main|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666040318045 "|Main|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666040318045 "|Main|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666040318045 "|Main|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666040318045 "|Main|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666040318045 "|Main|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666040318045 "|Main|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666040318045 "|Main|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666040318045 "|Main|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666040318045 "|Main|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666040318045 "|Main|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666040318045 "|Main|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666040318045 "|Main|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666040318045 "|Main|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666040318045 "|Main|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666040318045 "|Main|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "Main.v" "" { Text "C:/altera/projetoProcessador/Main.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666040318045 "|Main|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1666040318045 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "894 " "Implemented 894 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1666040318047 ""} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Implemented 74 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1666040318047 ""} { "Info" "ICUT_CUT_TM_LCELLS" "769 " "Implemented 769 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1666040318047 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1666040318047 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1666040318047 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 125 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 125 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4620 " "Peak virtual memory: 4620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666040318079 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 17:58:38 2022 " "Processing ended: Mon Oct 17 17:58:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666040318079 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666040318079 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666040318079 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666040318079 ""}
