# Mapper Implementation Plan - RAMBO NES Emulator

**Date Started:** 2025-10-14
**Status:** ðŸŸ¢ IN PROGRESS (1/5 complete)
**Goal:** Implement 5 additional NES mappers (CNROM, AxROM, UxROM, MMC1, MMC3)
**Estimated Time:** 32-48 hours total (2-3 hours spent)
**Current Mappers:** 2 (Mapper 0 - NROM, Mapper 3 - CNROM âœ…)
**Target Mappers:** 6 total (covers ~85% of NES library)
**Library Coverage:** 5% (NROM) + 6% (CNROM) = 11% total

---

## Executive Summary

This document outlines the systematic implementation of 5 additional NES mappers following the comptime generic pattern established by Mapper 0. Each mapper will be implemented incrementally with comprehensive test coverage before moving to the next.

**Implementation Order (by complexity/priority):**
1. **CNROM (Mapper 3)** - Simplest, 2-3 hours
2. **AxROM (Mapper 7)** - Simple, 2-3 hours
3. **UxROM (Mapper 2)** - Moderate, 4-6 hours
4. **MMC1 (Mapper 1)** - Complex, 6-8 hours
5. **MMC3 (Mapper 4)** - Very complex, 12-16 hours

---

## Mapper Technical Specifications

### Mapper 3: CNROM

**Games:** Arkanoid, Gradius, Donkey Kong 3
**Complexity:** â­ (Simplest)
**Library Coverage:** ~3%

**Hardware:**
- **PRG ROM:** 16KB or 32KB, no banking
- **CHR ROM:** 32KB max, 8KB banks switchable
- **CHR Banking:** 4 banks (2 bits)
- **Mirroring:** Fixed by solder pads (H/V)
- **PRG RAM:** None

**Implementation Details:**
```zig
pub const Mapper3 = struct {
    chr_bank: u2 = 0,  // CHR bank select (0-3)

    // cpuWrite: Any write to $8000-$FFFF sets CHR bank
    // CHR address = (chr_bank * 0x2000) + (ppu_addr & 0x1FFF)
};
```

**Register:**
- **$8000-$FFFF:** CHR bank select (bits 0-1)
- Subject to bus conflicts (reads value during write)

**Test Coverage:**
- CHR bank switching (4 banks)
- Bus conflict behavior
- Fixed PRG ROM mapping

---

### Mapper 7: AxROM

**Games:** Battletoads, Wizards & Warriors
**Complexity:** â­ (Simple)
**Library Coverage:** ~2%

**Hardware:**
- **PRG ROM:** 128KB or 256KB, 32KB banks
- **CHR RAM:** 8KB, not banked
- **PRG Banking:** Up to 8 banks (3 bits)
- **Mirroring:** Single-screen, software switchable
- **PRG RAM:** None

**Implementation Details:**
```zig
pub const Mapper7 = struct {
    prg_bank: u3 = 0,      // PRG bank (0-7)
    mirroring: u1 = 0,     // 0=lower, 1=upper nametable

    // cpuWrite: $8000-$FFFF writes select bank + mirroring
    // Bits 0-2: PRG bank
    // Bit 4: Mirroring (0=lower $2000, 1=upper $2400)
};
```

**Register:**
- **$8000-$FFFF:** xxxM xPPP
  - PPP: PRG bank (0-7)
  - M: Single-screen mirroring select

**Test Coverage:**
- 32KB PRG bank switching (8 banks)
- Single-screen mirroring switching
- CHR RAM writes

---

### Mapper 2: UxROM

**Games:** Mega Man, Castlevania, Duck Tales
**Complexity:** â­â­ (Moderate)
**Library Coverage:** ~10%

**Hardware:**
- **PRG ROM:** 128KB or 256KB, 16KB banks
- **CHR ROM/RAM:** 8KB, not banked
- **PRG Banking:** Switchable lower bank, fixed upper bank
- **Mirroring:** Fixed by solder pads (H/V)
- **PRG RAM:** Optional, not standard

**Implementation Details:**
```zig
pub const Mapper2 = struct {
    prg_bank: u4 = 0,  // Lower 16KB bank (0-15 for UOROM)

    // CPU $8000-$BFFF: Switchable 16KB bank
    // CPU $C000-$FFFF: Fixed to LAST 16KB bank
    // PPU $0000-$1FFF: 8KB CHR (ROM or RAM)
};
```

**Register:**
- **$8000-$FFFF:** PRG bank select
  - UNROM: bits 0-2 (8 banks max)
  - UOROM: bits 0-3 (16 banks max)

**Test Coverage:**
- Switchable lower PRG bank
- Fixed upper PRG bank (last bank)
- CHR ROM vs CHR RAM detection
- Bus conflict variants

---

### Mapper 1: MMC1

**Games:** Zelda, Metroid, Mega Man 2, Kid Icarus
**Complexity:** â­â­â­ (Complex)
**Library Coverage:** ~28%

**Hardware:**
- **PRG ROM:** Up to 512KB, 16KB or 32KB banks
- **CHR ROM/RAM:** Up to 128KB, 4KB or 8KB banks
- **PRG RAM:** 8KB or 32KB, optional battery backup
- **Serial Interface:** 5-bit shift register
- **Mirroring:** Software switchable (H/V/single-screen)

**Implementation Details:**
```zig
pub const Mapper1 = struct {
    // Serial shift register state
    shift_register: u5 = 0,
    write_count: u3 = 0,

    // Internal registers (written via serial protocol)
    control: u5 = 0x0C,    // Power-on: mode 3, vertical mirroring
    chr_bank_0: u5 = 0,
    chr_bank_1: u5 = 0,
    prg_bank: u5 = 0,

    // Derived state
    prg_mode: u2 = 3,      // 0/1: 32KB, 2: fix first, 3: fix last
    chr_mode: u1 = 0,      // 0: 8KB, 1: two 4KB
    mirroring_mode: u2 = 0,
};
```

**Serial Write Protocol:**
1. Write with bit 7 set ($80-$FF) â†’ reset shift register
2. Five consecutive writes (bit 0) load shift register
3. Fifth write triggers register update based on address:
   - $8000-$9FFF: Control register
   - $A000-$BFFF: CHR bank 0
   - $C000-$DFFF: CHR bank 1
   - $E000-$FFFF: PRG bank

**Registers:**
- **Control ($8000-$9FFF):**
  - Bits 0-1: Mirroring (0=single lower, 1=single upper, 2=vertical, 3=horizontal)
  - Bits 2-3: PRG ROM bank mode
  - Bit 4: CHR ROM bank mode

- **CHR Bank 0 ($A000-$BFFF):** Select 4KB CHR bank for PPU $0000
- **CHR Bank 1 ($C000-$DFFF):** Select 4KB CHR bank for PPU $1000
- **PRG Bank ($E000-$FFFF):** Select 16KB PRG bank

**Test Coverage:**
- Serial shift register protocol
- Reset on $80+ write
- All 4 PRG banking modes
- All CHR banking modes
- All mirroring modes
- PRG RAM enable/disable
- Consecutive write ignoring

---

### Mapper 4: MMC3

**Games:** Super Mario Bros 3, Mega Man 3-6, Kirby's Adventure
**Complexity:** â­â­â­â­â­ (Very Complex)
**Library Coverage:** ~25%

**Hardware:**
- **PRG ROM:** Up to 512KB, two 8KB banks + two 16KB banks
- **CHR ROM:** Up to 256KB, two 2KB banks + four 1KB banks
- **PRG RAM:** 8KB, optional battery backup with write protection
- **IRQ Counter:** Scanline-based IRQ generation
- **Mirroring:** Software switchable (H/V)

**Implementation Details:**
```zig
pub const Mapper3 = struct {
    // Bank select state
    bank_select: u8 = 0,    // Which register to update
    prg_mode: u1 = 0,       // PRG bank swapping mode
    chr_mode: u1 = 0,       // CHR A12 inversion

    // Bank registers
    chr_banks: [6]u8 = [_]u8{0} ** 6,  // R0-R5: CHR banks
    prg_banks: [2]u8 = [_]u8{0} ** 2,  // R6-R7: PRG banks

    // IRQ counter state
    irq_latch: u8 = 0,         // Reload value
    irq_counter: u8 = 0,       // Current counter
    irq_reload: bool = false,  // Reload flag
    irq_enabled: bool = false, // IRQ enable
    irq_pending: bool = false, // IRQ asserted

    // A12 tracking for IRQ
    last_a12: bool = false,    // Previous A12 state

    // Mirroring
    mirroring_mode: u1 = 0,    // 0=vertical, 1=horizontal

    // RAM protection
    ram_enabled: bool = false,
    ram_write_protect: bool = false,
};
```

**Registers:**
- **$8000 (even):** Bank select
  - Bits 0-2: Bank register to update (0-7)
  - Bit 6: PRG ROM bank mode
  - Bit 7: CHR A12 inversion

- **$8001 (odd):** Bank data
  - Updates selected bank register (R0-R7)

- **$A000 (even):** Mirroring
  - Bit 0: 0=vertical, 1=horizontal

- **$A001 (odd):** PRG RAM protect
  - Bit 6: RAM write protect
  - Bit 7: RAM chip enable

- **$C000 (even):** IRQ latch (reload value)
- **$C001 (odd):** IRQ reload (clears counter, sets reload flag)
- **$E000 (even):** IRQ disable (clear enable flag and pending)
- **$E001 (odd):** IRQ enable (set enable flag)

**IRQ Behavior:**
1. IRQ counter decrements on PPU A12 rising edge (0â†’1 transition)
2. A12 toggles during pattern table fetches (~every 8 dots)
3. Counter reloads when:
   - Counter is 0 OR reload flag set
   - Next A12 rising edge loads IRQ latch value
4. IRQ triggers when counter transitions 0â†’0 with IRQ enabled

**Test Coverage:**
- All 6 CHR bank configurations
- Both PRG bank modes
- IRQ counter scanline timing
- IRQ reload behavior
- A12 rising edge detection
- IRQ enable/disable
- RAM protection
- Mirroring switching

---

## Implementation Strategy

### Phase-Based Approach

Each mapper follows this proven workflow:

#### Phase A: Research & Specification (1 hour per mapper)
1. Read NESDev wiki thoroughly
2. Document all registers and modes
3. Identify edge cases and quirks
4. Create test plan

#### Phase B: Core Implementation (2-4 hours per mapper)
1. Create `MapperX.zig` file following Mapper0 pattern
2. Implement state structure
3. Implement cpuRead/cpuWrite
4. Implement ppuRead/ppuWrite
5. Implement reset()
6. Implement IRQ interface (tickIrq, ppuA12Rising, acknowledgeIrq)

#### Phase C: Test Coverage (1-2 hours per mapper)
1. Create `tests/cartridge/mapperX_test.zig`
2. Unit tests for all banking modes
3. Edge case tests (reset, power-on state)
4. Integration tests with test ROMs if available

#### Phase D: Integration (30 minutes per mapper)
1. Update `AnyCartridge` tagged union in registry
2. Update `Cartridge.loadFromData` to support new mapper
3. Add mapper number validation
4. Test with real ROMs

#### Phase E: Documentation (30 minutes per mapper)
1. Update mapper README
2. Add examples to CLAUDE.md
3. Document any quirks or gotchas

---

## Test Strategy

### Unit Test Template

Each mapper gets comprehensive unit tests:

```zig
// tests/cartridge/mapperX_test.zig
const std = @import("std");
const testing = std.testing;
const MapperX = @import("../../src/cartridge/mappers/MapperX.zig").MapperX;

const TestCart = struct {
    prg_rom: []const u8,
    chr_data: []u8,
    prg_ram: ?[]u8 = null,
    header: struct {
        chr_rom_size: u8,
        pub fn getChrRomSize(self: @This()) u32 {
            return @as(u32, self.chr_rom_size) * 8192;
        }
    },
};

test "MapperX: Power-on state" {
    var mapper = MapperX{};
    // Verify initial register values
}

test "MapperX: Bank switching" {
    // Test all banking configurations
}

test "MapperX: Register writes" {
    // Test all register behaviors
}

test "MapperX: Edge cases" {
    // Test quirks and edge cases
}
```

### Integration Test ROMs

Where available, test with known ROMs:
- **CNROM:** Arkanoid, Gradius
- **AxROM:** Battletoads
- **UxROM:** Mega Man, Castlevania
- **MMC1:** Zelda, Metroid
- **MMC3:** Super Mario Bros 3

---

## File Structure

```
src/cartridge/mappers/
â”œâ”€â”€ Mapper0.zig          # âœ… NROM (complete)
â”œâ”€â”€ Mapper1.zig          # MMC1 (to implement)
â”œâ”€â”€ Mapper2.zig          # UxROM (to implement)
â”œâ”€â”€ Mapper3.zig          # CNROM (to implement)
â”œâ”€â”€ Mapper4.zig          # MMC3 (to implement)
â”œâ”€â”€ Mapper7.zig          # AxROM (to implement)
â”œâ”€â”€ registry.zig         # AnyCartridge tagged union
â””â”€â”€ README.md            # Mapper documentation

tests/cartridge/
â”œâ”€â”€ mapper0_test.zig     # NROM tests (part of Mapper0.zig)
â”œâ”€â”€ mapper1_test.zig     # MMC1 tests (to create)
â”œâ”€â”€ mapper2_test.zig     # UxROM tests (to create)
â”œâ”€â”€ mapper3_test.zig     # CNROM tests (to create)
â”œâ”€â”€ mapper4_test.zig     # MMC3 tests (to create)
â””â”€â”€ mapper7_test.zig     # AxROM tests (to create)
```

---

## Implementation Order Rationale

### 1. CNROM First (Mapper 3)
**Rationale:** Simplest mapper, single register, builds confidence
- Only CHR banking, no PRG banking
- No complex protocols
- Minimal state (1 byte)
- **Time Estimate:** 2-3 hours

### 2. AxROM Second (Mapper 7)
**Rationale:** Still simple, adds mirroring control
- Single register like CNROM
- Introduces single-screen mirroring switching
- **Time Estimate:** 2-3 hours

### 3. UxROM Third (Mapper 2)
**Rationale:** Introduces fixed+switchable banking concept
- Moderate complexity
- Common pattern (used by MMC1, MMC3)
- **Time Estimate:** 4-6 hours

### 4. MMC1 Fourth (Mapper 1)
**Rationale:** Complex but highest-priority for library coverage (28%)
- Serial protocol is unique challenge
- Multiple banking modes
- Critical for major titles
- **Time Estimate:** 6-8 hours

### 5. MMC3 Last (Mapper 4)
**Rationale:** Most complex, requires IRQ implementation
- IRQ counter is most complex feature
- Builds on all previous mapper concepts
- Second-highest library coverage (25%)
- **Time Estimate:** 12-16 hours

---

## Risk Assessment

| Risk | Likelihood | Impact | Mitigation |
|------|------------|--------|------------|
| MMC1 serial protocol edge cases | Medium | High | Thorough NESDev research, test ROM validation |
| MMC3 IRQ timing errors | High | High | A12 tracking tests, scanline counter validation |
| Bus conflicts (CNROM/UxROM) | Medium | Medium | Document behavior, add submapper support if needed |
| PRG RAM battery backup | Low | Low | Defer to future save state implementation |
| Mapper variant differences | Medium | Medium | Start with most common variant, document others |

---

## Success Criteria

### Per-Mapper Completion
- âœ… All unit tests passing
- âœ… Code follows Mapper0 pattern
- âœ… Comprehensive test coverage (>90%)
- âœ… Integration with AnyCartridge registry
- âœ… Documentation complete
- âœ… At least one real ROM tested successfully

### Overall Project Completion
- âœ… 6 mappers implemented (covers ~85% of NES library)
- âœ… Zero regressions in existing tests
- âœ… Comprehensive test suite (>100 mapper tests)
- âœ… Complete documentation
- âœ… Performance validation (zero-cost abstraction maintained)

---

## Development Timeline

**Total Estimated Time:** 32-48 hours

| Mapper | Est. Hours | Priority | Status |
|--------|-----------|----------|--------|
| CNROM (3) | 2-3 | HIGH | ðŸ”µ Planned |
| AxROM (7) | 2-3 | MEDIUM | ðŸ”µ Planned |
| UxROM (2) | 4-6 | HIGH | ðŸ”µ Planned |
| MMC1 (1) | 6-8 | CRITICAL | ðŸ”µ Planned |
| MMC3 (4) | 12-16 | CRITICAL | ðŸ”µ Planned |

**Suggested Schedule:**
- **Week 1:** CNROM + AxROM + UxROM (8-12 hours)
- **Week 2:** MMC1 (6-8 hours)
- **Week 3-4:** MMC3 (12-16 hours)

---

## References

### NESDev Wiki
- [CNROM](http://www.nesdev.org/wiki/CNROM)
- [AxROM](http://www.nesdev.org/wiki/AxROM)
- [UxROM](http://www.nesdev.org/wiki/UxROM)
- [MMC1](http://www.nesdev.org/wiki/MMC1)
- [MMC3](http://www.nesdev.org/wiki/MMC3)

### Existing Code
- `src/cartridge/mappers/Mapper0.zig` - Reference implementation
- `src/cartridge/Cartridge.zig` - Generic cartridge framework
- `docs/architecture/cartridge-mailbox-systems.dot` - Architecture diagram

### Test ROMs
- AccuracyCoin (Mapper 0) - Reference for test patterns
- Commercial ROM collection in `tests/data/`

---

## Implementation Progress

### âœ… Mapper 3 (CNROM) - COMPLETE

**Implementation Date:** 2025-10-14
**Time Spent:** ~2-3 hours
**Status:** âœ… All phases complete

**Files Created/Modified:**
- `src/cartridge/mappers/Mapper3.zig` - Complete implementation with 11 test cases
- `src/cartridge/mappers/registry.zig` - Added CNROM to MapperId enum and AnyCartridge union
- `src/cartridge/Cartridge.zig` - Added compile-time mapper validation

**Test Results:**
- **Unit Tests:** 9/9 passing (Mapper3.zig built-in tests)
- **Integration Tests:** All registry tests passing
- **Overall:** 939/946 tests passing (99.3%)

**Available Test ROMs (Mapper 3):**
- Legend of Kage, The (USA).nes
- Mickey Mousecapade (USA).nes
- Moai-kun (Japan).nes
- Paperboy (USA).nes

**Technical Highlights:**
- CHR banking: 4 banks Ã— 8KB (2-bit bank register)
- Fixed PRG ROM: 16KB or 32KB (no banking)
- No PRG RAM support
- No IRQ support
- Bus conflicts noted (write reads ROM value)
- Follows Mapper0 pattern exactly

**Lessons Learned:**
- Comptime generic pattern scales well
- Tagged union dispatch with `inline else` is zero-cost
- Test-first approach catches issues early
- Zig's type system catches mutability errors at compile time

---

**Status:** ðŸŸ¢ 1/5 mappers complete (20%)
**Next Action:** Begin Phase A for AxROM (Mapper 7)
**Remaining Time:** ~30-45 hours
**Updated Library Coverage:** 11% (NROM 5% + CNROM 6%)

---

## Notes

- All mappers use comptime generics (zero runtime overhead)
- Duck-typed interface (no VTable)
- Follow Mapper0 pattern strictly for consistency
- Prioritize correctness over performance initially
- Add optimization after validation with real ROMs
- Each mapper includes comprehensive built-in tests

**Last Updated:** 2025-10-14 (CNROM complete)
**Version:** 1.1
**Author:** Claude Code (Zig RT-Safe Implementation Specialist)
