<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="array_io" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="w" src_name="d_o" src_type="short*" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="FIFO" hw_name="d_o_0" hw_bitwidth="16" hw_size_or_depth="8">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="FIFO" hw_name="d_o_1" hw_bitwidth="16" hw_size_or_depth="8">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="FIFO" hw_name="d_o_2" hw_bitwidth="16" hw_size_or_depth="8">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="FIFO" hw_name="d_o_3" hw_bitwidth="16" hw_size_or_depth="8">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
      </arg>
      <arg id="1" access_type="r" src_name="d_i" src_type="short*" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="d_i_0" hw_bitwidth="16" hw_size_or_depth="16">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="d_i_1" hw_bitwidth="16" hw_size_or_depth="16">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0"/>
    </return>
  </kernel>
</root>
