Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date             : Mon May 13 20:14:50 2019
| Host             : LAB-SCI-214-01 running 64-bit major release  (build 9200)
| Command          : report_power -file computer_top_power_routed.rpt -pb computer_top_power_summary_routed.pb -rpx computer_top_power_routed.rpx
| Design           : computer_top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 24.751 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 23.954                           |
| Device Static (W)        | 0.797                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     3.378 |      818 |       --- |             --- |
|   LUT as Logic           |     2.473 |      438 |     63400 |            0.69 |
|   LUT as Distributed RAM |     0.744 |      128 |     19000 |            0.67 |
|   CARRY4                 |     0.120 |       29 |     15850 |            0.18 |
|   BUFG                   |     0.026 |        3 |        32 |            9.38 |
|   Register               |     0.016 |       99 |    126800 |            0.08 |
|   Others                 |     0.000 |       13 |       --- |             --- |
| Signals                  |     4.015 |      857 |       --- |             --- |
| DSPs                     |     0.000 |        3 |       240 |            1.25 |
| I/O                      |    16.560 |       22 |       210 |           10.48 |
| Static Power             |     0.797 |          |           |                 |
| Total                    |    24.751 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     7.960 |       7.398 |      0.563 |
| Vccaux    |       1.800 |     0.700 |       0.607 |      0.093 |
| Vcco33    |       3.300 |     4.690 |       4.686 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.018 |       0.000 |      0.018 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| computer_top                 |    23.954 |
|   display                    |     0.401 |
|   proc1                      |     6.935 |
|     dmem1                    |     0.000 |
|       mem_reg_0_15_0_0       |     0.000 |
|       mem_reg_0_15_0_0__0    |     0.000 |
|       mem_reg_0_15_0_0__1    |     0.000 |
|       mem_reg_0_15_0_0__10   |     0.000 |
|       mem_reg_0_15_0_0__11   |     0.000 |
|       mem_reg_0_15_0_0__12   |     0.000 |
|       mem_reg_0_15_0_0__13   |     0.000 |
|       mem_reg_0_15_0_0__14   |     0.000 |
|       mem_reg_0_15_0_0__15   |     0.000 |
|       mem_reg_0_15_0_0__16   |     0.000 |
|       mem_reg_0_15_0_0__17   |     0.000 |
|       mem_reg_0_15_0_0__18   |     0.000 |
|       mem_reg_0_15_0_0__19   |     0.000 |
|       mem_reg_0_15_0_0__2    |     0.000 |
|       mem_reg_0_15_0_0__20   |     0.000 |
|       mem_reg_0_15_0_0__21   |     0.000 |
|       mem_reg_0_15_0_0__22   |     0.000 |
|       mem_reg_0_15_0_0__23   |     0.000 |
|       mem_reg_0_15_0_0__24   |     0.000 |
|       mem_reg_0_15_0_0__25   |     0.000 |
|       mem_reg_0_15_0_0__26   |     0.000 |
|       mem_reg_0_15_0_0__27   |     0.000 |
|       mem_reg_0_15_0_0__28   |     0.000 |
|       mem_reg_0_15_0_0__29   |     0.000 |
|       mem_reg_0_15_0_0__3    |     0.000 |
|       mem_reg_0_15_0_0__30   |     0.000 |
|       mem_reg_0_15_0_0__31   |     0.000 |
|       mem_reg_0_15_0_0__32   |     0.000 |
|       mem_reg_0_15_0_0__33   |     0.000 |
|       mem_reg_0_15_0_0__34   |     0.000 |
|       mem_reg_0_15_0_0__35   |     0.000 |
|       mem_reg_0_15_0_0__36   |     0.000 |
|       mem_reg_0_15_0_0__37   |     0.000 |
|       mem_reg_0_15_0_0__38   |     0.000 |
|       mem_reg_0_15_0_0__39   |     0.000 |
|       mem_reg_0_15_0_0__4    |     0.000 |
|       mem_reg_0_15_0_0__40   |     0.000 |
|       mem_reg_0_15_0_0__41   |     0.000 |
|       mem_reg_0_15_0_0__42   |     0.000 |
|       mem_reg_0_15_0_0__43   |     0.000 |
|       mem_reg_0_15_0_0__44   |     0.000 |
|       mem_reg_0_15_0_0__45   |     0.000 |
|       mem_reg_0_15_0_0__46   |     0.000 |
|       mem_reg_0_15_0_0__47   |     0.000 |
|       mem_reg_0_15_0_0__48   |     0.000 |
|       mem_reg_0_15_0_0__49   |     0.000 |
|       mem_reg_0_15_0_0__5    |     0.000 |
|       mem_reg_0_15_0_0__50   |     0.000 |
|       mem_reg_0_15_0_0__51   |     0.000 |
|       mem_reg_0_15_0_0__52   |     0.000 |
|       mem_reg_0_15_0_0__53   |     0.000 |
|       mem_reg_0_15_0_0__54   |     0.000 |
|       mem_reg_0_15_0_0__55   |     0.000 |
|       mem_reg_0_15_0_0__56   |     0.000 |
|       mem_reg_0_15_0_0__57   |     0.000 |
|       mem_reg_0_15_0_0__58   |     0.000 |
|       mem_reg_0_15_0_0__59   |     0.000 |
|       mem_reg_0_15_0_0__6    |     0.000 |
|       mem_reg_0_15_0_0__60   |     0.000 |
|       mem_reg_0_15_0_0__61   |     0.000 |
|       mem_reg_0_15_0_0__62   |     0.000 |
|       mem_reg_0_15_0_0__7    |     0.000 |
|       mem_reg_0_15_0_0__8    |     0.000 |
|       mem_reg_0_15_0_0__9    |     0.000 |
|     processor1               |     6.935 |
|       dp                     |     6.935 |
|         mainalu              |     0.561 |
|         pcadd1               |     0.048 |
|         pcreg                |     4.929 |
|         rf                   |     1.398 |
|           mem_reg_0_31_0_1   |     0.064 |
|           mem_reg_0_31_10_11 |     0.064 |
|           mem_reg_0_31_12_13 |     0.067 |
|           mem_reg_0_31_14_15 |     0.065 |
|           mem_reg_0_31_16_17 |     0.066 |
|           mem_reg_0_31_18_19 |     0.058 |
|           mem_reg_0_31_20_21 |     0.063 |
|           mem_reg_0_31_22_23 |     0.064 |
|           mem_reg_0_31_24_25 |     0.060 |
|           mem_reg_0_31_26_27 |     0.061 |
|           mem_reg_0_31_28_29 |     0.060 |
|           mem_reg_0_31_2_3   |     0.065 |
|           mem_reg_0_31_30_31 |     0.068 |
|           mem_reg_0_31_4_5   |     0.067 |
|           mem_reg_0_31_6_7   |     0.066 |
|           mem_reg_0_31_8_9   |     0.064 |
+------------------------------+-----------+


