<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 1432, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,   151, user unroll pragmas are applied</column>
            <column name="">(2) simplification,   123, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,   111, user inline pragmas are applied</column>
            <column name="">(4) simplification,    72, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition,    67, user array partition pragmas are applied</column>
            <column name="">(2) simplification,    67, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,    67, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,    67, apply array reshape pragmas</column>
            <column name="">(5) access patterns,    67, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,    67, loop and instruction simplification</column>
            <column name="">(2) parallelization,    67, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,    67, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,    67, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,    73, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,    72, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="execute" col1="loadstore.cpp:179" col2="1432" col3="72" col4="67" col5="67" col6="72">
                    <row id="12" col0="execute_op" col1="loadstore.cpp:107" col2="1093" col3="" col4="" col5="" col6="">
                        <row id="3" col0="read" col1="loadstore.cpp:17" col2="24" col2_disp="  24 (2 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="1" col0="write" col1="loadstore.cpp:10" col2="129" col2_disp=" 129 (3 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="20" col0="write" col1="loadstore.cpp:92" col2="12" col3="" col4="" col5="" col6=""/>
                        <row id="11" col0="read" col1="loadstore.cpp:87" col2="12" col3="" col4="" col5="" col6=""/>
                        <row id="5" col0="compute" col1="loadstore.cpp:54" col2="492" col3="" col4="" col5="" col6="">
                            <row id="6" col0="cmp" col1="loadstore.cpp:49" col2="30" col3="" col4="" col5="" col6=""/>
                            <row id="16" col0="or_op" col1="loadstore.cpp:44" col2="49" col3="" col4="" col5="" col6=""/>
                            <row id="4" col0="and_op" col1="loadstore.cpp:39" col2="49" col3="" col4="" col5="" col6=""/>
                            <row id="8" col0="sub" col1="loadstore.cpp:34" col2="120" col3="" col4="" col5="" col6=""/>
                            <row id="13" col0="add" col1="loadstore.cpp:29" col2="120" col3="" col4="" col5="" col6=""/>
                        </row>
                    </row>
                    <row id="7" col0="get_register" col1="loadstore.cpp:170" col2="54" col2_disp="  54 (3 calls)" col3="" col4="" col5="" col6="">
                        <row id="3" col0="read" col1="loadstore.cpp:17" col2="36" col2_disp="  36 (3 calls)" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="18" col0="get_mem" col1="loadstore.cpp:174" col2="18" col3="" col4="" col5="" col6="">
                        <row id="11" col0="read" col1="loadstore.cpp:87" col2="12" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="17" col0="print_registers" col1="loadstore.cpp:159" col2="64" col3="" col4="" col5="" col6="">
                        <row id="7" col0="get_register" col1="loadstore.cpp:170" col2="18" col3="" col4="" col5="" col6="">
                            <row id="3" col0="read" col1="loadstore.cpp:17" col2="12" col3="" col4="" col5="" col6=""/>
                        </row>
                    </row>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

