#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Dec 12 19:03:01 2018
# Process ID: 6692
# Current directory: C:/Users/Eric/Documents/Xilinx/ECE2120_Final_Project_Image_Edge_Detection/Synthesizable_Project_Code/UART_RX/UART_RX.runs/synth_1
# Command line: vivado.exe -log top_level_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level_test.tcl
# Log file: C:/Users/Eric/Documents/Xilinx/ECE2120_Final_Project_Image_Edge_Detection/Synthesizable_Project_Code/UART_RX/UART_RX.runs/synth_1/top_level_test.vds
# Journal file: C:/Users/Eric/Documents/Xilinx/ECE2120_Final_Project_Image_Edge_Detection/Synthesizable_Project_Code/UART_RX/UART_RX.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_level_test.tcl -notrace
