module dff(
    input  wire clk,
    input  wire reset,
    input  wire sel,
    input  wire D,
    output reg  Q
);
    wire Y;
    assign Y = sel ? D : Q;

  always @(posedge clk or posedge reset) begin
    if (reset)
            Q <= 1'b0;
        else
            Q <= Y;
    end
endmodule
