design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/shahid/Desktop/test123/caravel_user_project/openlane/user_proj_example,user_proj_example,23_12_07_13_51,flow completed,1h21m11s0ms,0h59m32s0ms,11846.064814814812,12.96,4738.425925925925,39.37,-1,2050.85,57481,0,0,0,0,0,0,0,6,6,0,-1,-1,2909722,377974,-0.59,-1,-1,-1,-1,-658.86,-1,-1,-1,-1,4516563573.0,0.0,38.05,43.4,2.98,-1,28.34,587,660,10,61,0,0,0,623,53,24,33,6,79,110,31,20,44,48,19,46625,20615,17568,61524,61410,207742,3158212.2879999997,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,21.0,47.61904761904762,20.0,1,40,153.18,153.6,0.3,1,4,0.5,1,gf180mcu_fd_sc_mcu7t5v0,AREA 0
