Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Reading design: full_box.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "full_box.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "full_box"
Output Format                      : NGC
Target Device                      : xc3s1200e-5-fg320

---- Source Options
Top Module Name                    : full_box
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/ise/vhdl/progetti_vhdl_ok/progetto_esame/sr_par.vhd" in Library work.
Architecture rtl of Entity sr_par is up to date.
Compiling vhdl file "/home/ise/vhdl/progetti_vhdl_ok/progetto_esame/cnt_mod4.vhd" in Library work.
Architecture behavioural of Entity cnt4 is up to date.
Compiling vhdl file "/home/ise/vhdl/progetti_vhdl_ok/progetto_esame/ROM.vhd" in Library work.
Architecture behavioral of Entity rom is up to date.
Compiling vhdl file "/home/ise/vhdl/progetti_vhdl_ok/progetto_esame/cont_mod4.vhd" in Library work.
Architecture behavioural of Entity cont16 is up to date.
Compiling vhdl file "/home/ise/vhdl/progetti_vhdl_ok/progetto_esame/cnt_10.vhd" in Library work.
Architecture behavioural of Entity cnt_10 is up to date.
Compiling vhdl file "/home/ise/vhdl/progetti_vhdl_ok/progetto_esame/riconoscitore_sequenza.vhd" in Library work.
Architecture behavioral of Entity riconoscitore_sequenza is up to date.
Compiling vhdl file "/home/ise/vhdl/progetti_vhdl_ok/progetto_esame/uc_A.vhd" in Library work.
Architecture structural of Entity uc_a is up to date.
Compiling vhdl file "/home/ise/vhdl/progetti_vhdl_ok/progetto_esame/uo_A.vhd" in Library work.
Architecture structural of Entity uo_a is up to date.
Compiling vhdl file "/home/ise/vhdl/progetti_vhdl_ok/progetto_esame/uc_input.vhd" in Library work.
Architecture structural of Entity uc_input is up to date.
Compiling vhdl file "/home/ise/vhdl/progetti_vhdl_ok/progetto_esame/uo_input.vhd" in Library work.
Architecture structural of Entity uo_input is up to date.
Compiling vhdl file "/home/ise/vhdl/progetti_vhdl_ok/progetto_esame/Nodo_A.vhd" in Library work.
Entity <nodo_a> compiled.
Entity <nodo_a> (Architecture <structural>) compiled.
Compiling vhdl file "/home/ise/vhdl/progetti_vhdl_ok/progetto_esame/Nodo_B.vhd" in Library work.
Architecture structural of Entity nodo_b is up to date.
Compiling vhdl file "/home/ise/vhdl/progetti_vhdl_ok/progetto_esame/system.vhd" in Library work.
Architecture structural of Entity system is up to date.
Compiling vhdl file "/home/ise/vhdl/progetti_vhdl_ok/progetto_esame/Nodo_input.vhd" in Library work.
Architecture structural of Entity nodo_input is up to date.
Compiling vhdl file "/home/ise/vhdl/progetti_vhdl_ok/progetto_esame/full_box.vhd" in Library work.
Architecture structural of Entity full_box is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <full_box> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <system> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <Nodo_input> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <Nodo_A> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <Nodo_B> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <uc_input> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <uo_input> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <uc_A> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <uo_A> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <cnt_10> in library <work> (architecture <behavioural>).

Analyzing hierarchy for entity <riconoscitore_sequenza> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ROM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <cont16> in library <work> (architecture <behavioural>).

Analyzing hierarchy for entity <sr_par> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <cnt4> in library <work> (architecture <behavioural>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <full_box> in library <work> (Architecture <structural>).
Entity <full_box> analyzed. Unit <full_box> generated.

Analyzing Entity <system> in library <work> (Architecture <structural>).
Entity <system> analyzed. Unit <system> generated.

Analyzing Entity <Nodo_A> in library <work> (Architecture <structural>).
Entity <Nodo_A> analyzed. Unit <Nodo_A> generated.

Analyzing Entity <uc_A> in library <work> (Architecture <structural>).
Entity <uc_A> analyzed. Unit <uc_A> generated.

Analyzing Entity <uo_A> in library <work> (Architecture <structural>).
WARNING:Xst:753 - "/home/ise/vhdl/progetti_vhdl_ok/progetto_esame/uo_A.vhd" line 76: Unconnected output port 'count' of component 'cnt4'.
Entity <uo_A> analyzed. Unit <uo_A> generated.

Analyzing Entity <sr_par> in library <work> (Architecture <rtl>).
Entity <sr_par> analyzed. Unit <sr_par> generated.

Analyzing Entity <cnt4> in library <work> (Architecture <behavioural>).
Entity <cnt4> analyzed. Unit <cnt4> generated.

Analyzing Entity <Nodo_B> in library <work> (Architecture <structural>).
WARNING:Xst:753 - "/home/ise/vhdl/progetti_vhdl_ok/progetto_esame/Nodo_B.vhd" line 66: Unconnected output port 'count' of component 'cnt_10'.
Entity <Nodo_B> analyzed. Unit <Nodo_B> generated.

Analyzing Entity <cnt_10> in library <work> (Architecture <behavioural>).
Entity <cnt_10> analyzed. Unit <cnt_10> generated.

Analyzing Entity <riconoscitore_sequenza> in library <work> (Architecture <behavioral>).
Entity <riconoscitore_sequenza> analyzed. Unit <riconoscitore_sequenza> generated.

Analyzing Entity <Nodo_input> in library <work> (Architecture <structural>).
Entity <Nodo_input> analyzed. Unit <Nodo_input> generated.

Analyzing Entity <uc_input> in library <work> (Architecture <structural>).
Entity <uc_input> analyzed. Unit <uc_input> generated.

Analyzing Entity <uo_input> in library <work> (Architecture <structural>).
Entity <uo_input> analyzed. Unit <uo_input> generated.

Analyzing Entity <ROM> in library <work> (Architecture <behavioral>).
    Set property "rom_style = block" for signal <ROM>.
Entity <ROM> analyzed. Unit <ROM> generated.

Analyzing Entity <cont16> in library <work> (Architecture <behavioural>).
Entity <cont16> analyzed. Unit <cont16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <uc_A>.
    Related source file is "/home/ise/vhdl/progetti_vhdl_ok/progetto_esame/uc_A.vhd".
    Register <shift> equivalent to <en_cnt> has been removed
    Register <start> equivalent to <load_sr> has been removed
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <rts>.
    Found 1-bit register for signal <load_sr>.
    Found 1-bit register for signal <en_cnt>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 D-type flip-flop(s).
Unit <uc_A> synthesized.


Synthesizing Unit <sr_par>.
    Related source file is "/home/ise/vhdl/progetti_vhdl_ok/progetto_esame/sr_par.vhd".
    Found 4-bit register for signal <T>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <sr_par> synthesized.


Synthesizing Unit <cnt4>.
    Related source file is "/home/ise/vhdl/progetti_vhdl_ok/progetto_esame/cnt_mod4.vhd".
    Found 1-bit register for signal <div>.
    Found 2-bit up counter for signal <c>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <cnt4> synthesized.


Synthesizing Unit <cnt_10>.
    Related source file is "/home/ise/vhdl/progetti_vhdl_ok/progetto_esame/cnt_10.vhd".
    Found 1-bit register for signal <div>.
    Found 4-bit up counter for signal <c>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <cnt_10> synthesized.


Synthesizing Unit <riconoscitore_sequenza>.
    Related source file is "/home/ise/vhdl/progetti_vhdl_ok/progetto_esame/riconoscitore_sequenza.vhd".
    Found finite state machine <FSM_1> for signal <stato_corrente>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 10                                             |
    | Inputs             | 1                                              |
    | Outputs            | 7                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RST                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | q0                                             |
    | Power Up State     | q0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <Y>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <riconoscitore_sequenza> synthesized.


Synthesizing Unit <uc_input>.
    Related source file is "/home/ise/vhdl/progetti_vhdl_ok/progetto_esame/uc_input.vhd".
    Found finite state machine <FSM_2> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <rts>.
    Found 1-bit register for signal <en_cnt>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 D-type flip-flop(s).
Unit <uc_input> synthesized.


Synthesizing Unit <ROM>.
    Related source file is "/home/ise/vhdl/progetti_vhdl_ok/progetto_esame/ROM.vhd".
WARNING:Xst:1781 - Signal <ROM> is used but never assigned. Tied to default value.
    Found 16x4-bit ROM for signal <$varindex0000> created at line 66.
    Found 4-bit register for signal <DATA>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 D-type flip-flop(s).
Unit <ROM> synthesized.


Synthesizing Unit <cont16>.
    Related source file is "/home/ise/vhdl/progetti_vhdl_ok/progetto_esame/cont_mod4.vhd".
    Found 1-bit register for signal <div>.
    Found 4-bit up counter for signal <c>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <cont16> synthesized.


Synthesizing Unit <Nodo_B>.
    Related source file is "/home/ise/vhdl/progetti_vhdl_ok/progetto_esame/Nodo_B.vhd".
Unit <Nodo_B> synthesized.


Synthesizing Unit <uo_A>.
    Related source file is "/home/ise/vhdl/progetti_vhdl_ok/progetto_esame/uo_A.vhd".
Unit <uo_A> synthesized.


Synthesizing Unit <uo_input>.
    Related source file is "/home/ise/vhdl/progetti_vhdl_ok/progetto_esame/uo_input.vhd".
WARNING:Xst:1780 - Signal <data_s> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <uo_input> synthesized.


Synthesizing Unit <Nodo_input>.
    Related source file is "/home/ise/vhdl/progetti_vhdl_ok/progetto_esame/Nodo_input.vhd".
Unit <Nodo_input> synthesized.


Synthesizing Unit <Nodo_A>.
    Related source file is "/home/ise/vhdl/progetti_vhdl_ok/progetto_esame/Nodo_A.vhd".
Unit <Nodo_A> synthesized.


Synthesizing Unit <system>.
    Related source file is "/home/ise/vhdl/progetti_vhdl_ok/progetto_esame/system.vhd".
Unit <system> synthesized.


Synthesizing Unit <full_box>.
    Related source file is "/home/ise/vhdl/progetti_vhdl_ok/progetto_esame/full_box.vhd".
Unit <full_box> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x4-bit ROM                                          : 1
# Counters                                             : 3
 2-bit up counter                                      : 1
 4-bit up counter                                      : 2
# Registers                                            : 14
 1-bit register                                        : 13
 4-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <N_in/ucA/current_state/FSM> on signal <current_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 q0    | 01
 q1    | 10
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <sys/nodoB/ric/stato_corrente/FSM> on signal <stato_corrente[1:7]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 q0    | 0000001
 q1    | 0000100
 q2    | 0000010
 q3    | 0001000
 q4    | 0010000
 q5    | 1000000
 q6    | 0100000
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <sys/nodoA/ucA/current_state/FSM> on signal <current_state[1:3]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 000
 wait_cts | 001
 upload   | 011
 wait_div | 010
 check    | 110
----------------------
WARNING:Xst:1290 - Hierarchical block <sys> is unconnected in block <full_box>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <N_in> is unconnected in block <full_box>.
   It will be removed from the design.

Synthesizing (advanced) Unit <ROM>.
INFO:Xst:3044 - The ROM <Mrom__varindex0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <DATA>.
INFO:Xst:3225 - The RAM <Mrom__varindex0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <ADDR>          |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <DATA>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ROM> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# RAMs                                                 : 1
 16x4-bit single-port block RAM                        : 1
# Counters                                             : 3
 2-bit up counter                                      : 1
 4-bit up counter                                      : 2
# Registers                                            : 13
 Flip-Flops                                            : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <full_box> ...

Optimizing unit <sr_par> ...
WARNING:Xst:2677 - Node <N_in/uoA/cnt_0/div> of sequential type is unconnected in block <full_box>.
WARNING:Xst:2677 - Node <N_in/ucA/en_cnt> of sequential type is unconnected in block <full_box>.
WARNING:Xst:2677 - Node <N_in/ucA/rts> of sequential type is unconnected in block <full_box>.
WARNING:Xst:2677 - Node <N_in/ucA/current_state_FSM_FFd1> of sequential type is unconnected in block <full_box>.
WARNING:Xst:2677 - Node <N_in/ucA/current_state_FSM_FFd2> of sequential type is unconnected in block <full_box>.
WARNING:Xst:2677 - Node <sys/nodoA/ucA/load_sr> of sequential type is unconnected in block <full_box>.
WARNING:Xst:2677 - Node <sys/nodoA/ucA/en_cnt> of sequential type is unconnected in block <full_box>.
WARNING:Xst:2677 - Node <sys/nodoA/ucA/rts> of sequential type is unconnected in block <full_box>.
WARNING:Xst:2677 - Node <sys/nodoA/uoA/cnt_4_0/div> of sequential type is unconnected in block <full_box>.
WARNING:Xst:2677 - Node <sys/nodoB/cnt_10_is/div> of sequential type is unconnected in block <full_box>.
WARNING:Xst:2677 - Node <sys/nodoB/ric/Y> of sequential type is unconnected in block <full_box>.
WARNING:Xst:2677 - Node <N_in/uoA/rom_0/Mrom__varindex0000> of sequential type is unconnected in block <full_box>.
WARNING:Xst:2677 - Node <N_in/uoA/cnt_0/c_0> of sequential type is unconnected in block <full_box>.
WARNING:Xst:2677 - Node <N_in/uoA/cnt_0/c_1> of sequential type is unconnected in block <full_box>.
WARNING:Xst:2677 - Node <N_in/uoA/cnt_0/c_2> of sequential type is unconnected in block <full_box>.
WARNING:Xst:2677 - Node <N_in/uoA/cnt_0/c_3> of sequential type is unconnected in block <full_box>.
WARNING:Xst:2677 - Node <sys/nodoA/uoA/cnt_4_0/c_0> of sequential type is unconnected in block <full_box>.
WARNING:Xst:2677 - Node <sys/nodoA/uoA/cnt_4_0/c_1> of sequential type is unconnected in block <full_box>.
WARNING:Xst:2677 - Node <sys/nodoB/cnt_10_is/c_0> of sequential type is unconnected in block <full_box>.
WARNING:Xst:2677 - Node <sys/nodoB/cnt_10_is/c_1> of sequential type is unconnected in block <full_box>.
WARNING:Xst:2677 - Node <sys/nodoB/cnt_10_is/c_2> of sequential type is unconnected in block <full_box>.
WARNING:Xst:2677 - Node <sys/nodoB/cnt_10_is/c_3> of sequential type is unconnected in block <full_box>.
WARNING:Xst:2677 - Node <sys/nodoB/ric/stato_corrente_FSM_FFd1> of sequential type is unconnected in block <full_box>.
WARNING:Xst:2677 - Node <sys/nodoB/ric/stato_corrente_FSM_FFd2> of sequential type is unconnected in block <full_box>.
WARNING:Xst:2677 - Node <sys/nodoB/ric/stato_corrente_FSM_FFd3> of sequential type is unconnected in block <full_box>.
WARNING:Xst:2677 - Node <sys/nodoB/ric/stato_corrente_FSM_FFd4> of sequential type is unconnected in block <full_box>.
WARNING:Xst:2677 - Node <sys/nodoB/ric/stato_corrente_FSM_FFd7> of sequential type is unconnected in block <full_box>.
WARNING:Xst:2677 - Node <sys/nodoB/ric/stato_corrente_FSM_FFd5> of sequential type is unconnected in block <full_box>.
WARNING:Xst:2677 - Node <sys/nodoB/ric/stato_corrente_FSM_FFd6> of sequential type is unconnected in block <full_box>.
WARNING:Xst:2677 - Node <sys/nodoA/ucA/current_state_FSM_FFd3> of sequential type is unconnected in block <full_box>.
WARNING:Xst:2677 - Node <sys/nodoA/ucA/current_state_FSM_FFd1> of sequential type is unconnected in block <full_box>.
WARNING:Xst:2677 - Node <sys/nodoA/ucA/current_state_FSM_FFd2> of sequential type is unconnected in block <full_box>.
WARNING:Xst:2677 - Node <sys/nodoA/uoA/sr_par_0/T_3> of sequential type is unconnected in block <full_box>.
WARNING:Xst:2677 - Node <sys/nodoA/uoA/sr_par_0/T_2> of sequential type is unconnected in block <full_box>.
WARNING:Xst:2677 - Node <sys/nodoA/uoA/sr_par_0/T_1> of sequential type is unconnected in block <full_box>.
WARNING:Xst:2677 - Node <sys/nodoA/uoA/sr_par_0/T_0> of sequential type is unconnected in block <full_box>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block full_box, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : full_box.ngr
Top Level Output File Name         : full_box
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 2

Cell Usage :
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-5 

 Number of Slices:                        0  out of   8672     0%  
 Number of IOs:                           2
 Number of bonded IOBs:                   0  out of    250     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 7.91 secs
 
--> 


Total memory usage is 622380 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   42 (   0 filtered)
Number of infos    :    2 (   0 filtered)

