Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_typ_1p2V_3p3V_25C.lib'…
Reading technology LEF file at '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_tech.lef'…
[INFO ODB-0227] LEF file: /opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_tech.lef, created 19 layers, 70 vias
Reading cell LEF file at '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_stdcell.lef'…
[INFO ODB-0227] LEF file: /opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_stdcell.lef, created 84 library cells
Reading gpio pad LEF file at '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.lef'…
[INFO ODB-0227] LEF file: /opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.lef, created 22 library cells
Reading top-level netlist at '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_20-16-41/06-yosys-synthesis/top.nl.v'…
Linking design 'top' from netlist…
Reading design constraints file at '/home/designer/shared/FSE-LMS/design/constrains/constrains.sdc'…
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
Using site height: 3.78 and site width: 0.48…
[INFO] Using absolute sizing for the floorplan.
[INFO] Using the set CORE_AREA; ignoring core margin parameters
+ initialize_floorplan -site CoreSite -die_area 0 0 550 550 -core_area 20.16 22.68 529.84 527.32
[INFO IFP-0001] Added 133 rows of 1061 site CoreSite.
[INFO IFP-0030] Inserted 0 tiecells using sg13g2_tielo/L_LO.
[INFO IFP-0030] Inserted 0 tiecells using sg13g2_tiehi/L_HI.
[INFO] Extracting DIE_AREA and CORE_AREA from the floorplan
[INFO] Floorplanned on a die area of 0.0 0.0 550.0 550.0 (µm).
[INFO] Floorplanned on a core area of 20.16 22.68 529.44 525.42 (µm).
Writing metric design__die__bbox: 0.0 0.0 550.0 550.0
Writing metric design__core__bbox: 20.16 22.68 529.44 525.42
Setting global connections for newly added cells…
[INFO] Setting global connections...
[INFO ODB-0403] 0 connections made, 0 conflicts skipped.
Updating metrics…
Cell type report:                       Count       Area
  Buffer                                    4      29.03
  Inverter                                397    2160.95
  Sequential cell                         804   39387.00
  Multi-Input combinational cell        11380  117300.96
  Total                                 12585  158877.94
Writing OpenROAD database to '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_20-16-41/13-openroad-floorplan/top.odb'…
Writing netlist to '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_20-16-41/13-openroad-floorplan/top.nl.v'…
Writing powered netlist to '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_20-16-41/13-openroad-floorplan/top.pnl.v'…
Writing layout to '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_20-16-41/13-openroad-floorplan/top.def'…
Writing timing constraints to '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_20-16-41/13-openroad-floorplan/top.sdc'…
