<session jtag_chain="DE-SoC [USB-1]" jtag_device="@2: 5CSEBA6(.|ES)/5CSEMA6/.. (0x02D020DD)" sof_file="Audio_Codec.sof">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" log="USE_GLOBAL_TEMP" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance enabled="true" entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="0"/>
      <single attribute="data horizontal scroll position" value="31"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="setup vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="2"/>
      <single attribute="zoom offset denominator" value="1"/>
      <single attribute="zoom offset numerator" value="65472"/>
    </position_info>
    <signal_set global_temp="1" name="signal_set: 2020/11/29 22:54:30  #0">
      <clock name="CLOCK_50" polarity="posedge" tap_mode="classic"/>
      <config is_hps_trigger_out_selected="false" pipeline_level="0" ram_type="AUTO" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="128" trigger_in_enable="yes" trigger_in_node="next_state.ACK_3~0" trigger_in_tap_mode="probeonly" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="CLOCK3_50" tap_mode="classic"/>
          <wire name="FPGA_I2C_SCLK" tap_mode="probeonly"/>
          <wire name="FPGA_I2C_SDAT" tap_mode="probeonly"/>
          <wire name="current_state.ACK_1" tap_mode="probeonly"/>
          <wire name="current_state.ACK_2" tap_mode="probeonly"/>
          <wire name="current_state.ACK_3" tap_mode="probeonly"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="CLOCK3_50" tap_mode="classic"/>
          <wire name="FPGA_I2C_SCLK" tap_mode="probeonly"/>
          <wire name="FPGA_I2C_SDAT" tap_mode="probeonly"/>
          <wire name="current_state.ACK_1" tap_mode="probeonly"/>
          <wire name="current_state.ACK_2" tap_mode="probeonly"/>
          <wire name="current_state.ACK_3" tap_mode="probeonly"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="CLOCK3_50" tap_mode="classic"/>
          <wire name="FPGA_I2C_SCLK" tap_mode="probeonly"/>
          <wire name="FPGA_I2C_SDAT" tap_mode="probeonly"/>
          <wire name="current_state.ACK_1" tap_mode="probeonly"/>
          <wire name="current_state.ACK_2" tap_mode="probeonly"/>
          <wire name="current_state.ACK_3" tap_mode="probeonly"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <unified_setup_data_view>
          <node data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="rising edge" level-1="dont_care" name="current_state.ACK_1" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="probeonly" trigger_index="3" type="unknown"/>
          <node data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="either edge" level-1="dont_care" name="current_state.ACK_2" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="probeonly" trigger_index="4" type="unknown"/>
          <node data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="rising edge" level-1="dont_care" name="current_state.ACK_3" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="probeonly" trigger_index="5" type="unknown"/>
          <node data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="either edge" level-1="dont_care" name="FPGA_I2C_SDAT" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="probeonly" trigger_index="2" type="unknown"/>
          <node data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="either edge" name="CLOCK3_50" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          <node data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FPGA_I2C_SCLK" storage_index="1" tap_mode="probeonly" trigger_index="1" type="unknown"/>
        </unified_setup_data_view>
        <data_view>
          <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="rising edge" level-1="dont_care" name="current_state.ACK_1" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="probeonly" trigger_index="3" type="unknown"/>
          <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="either edge" level-1="dont_care" name="current_state.ACK_2" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="probeonly" trigger_index="4" type="unknown"/>
          <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="rising edge" level-1="dont_care" name="current_state.ACK_3" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="probeonly" trigger_index="5" type="unknown"/>
          <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="either edge" level-1="dont_care" name="FPGA_I2C_SDAT" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="probeonly" trigger_index="2" type="unknown"/>
          <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="either edge" name="CLOCK3_50" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FPGA_I2C_SCLK" storage_index="1" tap_mode="probeonly" trigger_index="1" type="unknown"/>
        </data_view>
        <setup_view>
          <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="rising edge" level-1="dont_care" name="current_state.ACK_1" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="probeonly" trigger_index="3" type="unknown"/>
          <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="either edge" level-1="dont_care" name="current_state.ACK_2" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="probeonly" trigger_index="4" type="unknown"/>
          <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="rising edge" level-1="dont_care" name="current_state.ACK_3" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="probeonly" trigger_index="5" type="unknown"/>
          <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="either edge" level-1="dont_care" name="FPGA_I2C_SDAT" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="probeonly" trigger_index="2" type="unknown"/>
          <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="either edge" name="CLOCK3_50" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FPGA_I2C_SCLK" storage_index="1" tap_mode="probeonly" trigger_index="1" type="unknown"/>
        </setup_view>
        <trigger_in_editor is_enabled="true" is_node_post_fitting="true" node_name="next_state.ACK_3~0"/>
        <trigger_out_editor/>
      </presentation>
      <trigger CRC="32D0984F" attribute_mem_mode="false" gap_record="true" global_temp="1" name="trigger: 2020/11/29 22:54:30  #1" position="post" power_up_trigger_mode="false" record_data_gap="true" segment_size="1" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="false" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_in="high" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no" trigger_in="high"/>
        <events use_custom_flow_control="yes">
          <level enabled="yes" name="condition1" type="basic">'CLOCK3_50' == either edge &amp;&amp; 'FPGA_I2C_SDAT' == either edge &amp;&amp; 'current_state.ACK_1' == rising edge &amp;&amp; 'current_state.ACK_2' == either edge &amp;&amp; 'current_state.ACK_3' == rising edge
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
          <level enabled="yes" name="condition2" type="basic">
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
          <custom_flow_control>
            <runtime_configurable comparison_operator="yes" counter_action="no" flag_action="no" logical_operator="yes" numerical_value="yes" state_transition="yes"/>
            <flow_expression><![CDATA[state ST1:
trigger;]]>
            </flow_expression>
            <power_up_flow_expression><![CDATA[state ST1:
trigger;]]>
            </power_up_flow_expression>
          </custom_flow_control>
        </events>
        <storage_qualifier_events>
          <transitional>111111
            <pwr_up_transitional>111111</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
        <log>
          <data global_temp="1" name="log: Trig @ 2020/11/29 23:00:23 (0:0:19.6 elapsed)" power_up_mode="false" sample_depth="127" trigger_position="-1">010000000000000000010000010000010000000000000000010100010100000100001100011000011000011000011000010000010000000000000000010000011000001000001000011000010000000000000000010000011000011000001000001000010000010000000000000000010000010000000000000000010100010100000100001100011000011000011000011000011000010000000000000000010000011000011000001000001000010000010000000000000000011000011000001000001000010000010000000000000000010000010000000000000000010100010100000100001100011000011000011000011000011000010000010000000000000000011000011000001000001000010000010000000000000000010000011000001000001000011000010000000000000000010000010000010000000000000000010100010100000100001100011000011000011000011000010000010000000000000000010000011000001000001000011000010000000000</data>
          <extradata>1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111</extradata>
          <state_mode_data last_state="0">
            <flags></flags>
            <counters/>
          </state_mode_data>
        </log>
      </trigger>
    </signal_set>
  </instance>
  <mnemonics/>
  <embedded_sof_files/>
  <static_plugin_mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <single attribute="lock mode" value="0"/>
    <single attribute="sof manager visible" value="1"/>
    <multi attribute="column width" size="23" value="34,34,341,74,68,179,199,96,98,98,88,88,260,101,101,101,101,101,101,101,101,107,78"/>
    <multi attribute="frame size" size="2" value="4800,2844"/>
    <multi attribute="jtag widget size" size="2" value="2881,420"/>
  </global_info>
</session>
