// Generated by CIRCT firtool-1.75.0

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module TLDebugModuleInner(	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
  input         clock,	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
  input         reset,	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
  input         auto_sb2tlOpt_out_a_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_sb2tlOpt_out_a_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [2:0]  auto_sb2tlOpt_out_a_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [3:0]  auto_sb2tlOpt_out_a_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [31:0] auto_sb2tlOpt_out_a_bits_address,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [7:0]  auto_sb2tlOpt_out_a_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_sb2tlOpt_out_d_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_sb2tlOpt_out_d_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [2:0]  auto_sb2tlOpt_out_d_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [1:0]  auto_sb2tlOpt_out_d_bits_param,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [3:0]  auto_sb2tlOpt_out_d_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_sb2tlOpt_out_d_bits_sink,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_sb2tlOpt_out_d_bits_denied,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [7:0]  auto_sb2tlOpt_out_d_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_sb2tlOpt_out_d_bits_corrupt,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_tl_in_a_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_tl_in_a_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [2:0]  auto_tl_in_a_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [2:0]  auto_tl_in_a_bits_param,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [1:0]  auto_tl_in_a_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [10:0] auto_tl_in_a_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [11:0] auto_tl_in_a_bits_address,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [7:0]  auto_tl_in_a_bits_mask,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [63:0] auto_tl_in_a_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_tl_in_a_bits_corrupt,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_tl_in_d_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_tl_in_d_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [2:0]  auto_tl_in_d_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [1:0]  auto_tl_in_d_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [10:0] auto_tl_in_d_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [63:0] auto_tl_in_d_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_dmi_in_a_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_dmi_in_a_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [2:0]  auto_dmi_in_a_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [2:0]  auto_dmi_in_a_bits_param,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [1:0]  auto_dmi_in_a_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_dmi_in_a_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [8:0]  auto_dmi_in_a_bits_address,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [3:0]  auto_dmi_in_a_bits_mask,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [31:0] auto_dmi_in_a_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_dmi_in_a_bits_corrupt,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_dmi_in_d_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_dmi_in_d_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [2:0]  auto_dmi_in_d_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [1:0]  auto_dmi_in_d_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_dmi_in_d_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [31:0] auto_dmi_in_d_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         io_dmactive,	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:802:16]
  input         io_innerCtrl_valid,	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:802:16]
  input         io_innerCtrl_bits_resumereq,	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:802:16]
  input  [9:0]  io_innerCtrl_bits_hartsel,	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:802:16]
  input         io_innerCtrl_bits_ackhavereset,	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:802:16]
  input         io_innerCtrl_bits_hrmask_0,	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:802:16]
  output        io_hgDebugInt_0,	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:802:16]
  input         io_hartIsInReset_0,	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:802:16]
  input         io_tl_clock,	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:802:16]
  input         io_tl_reset	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:802:16]
);

  wire               abstractCommandBusy;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1739:42]
  reg  [1:0]         ctrlStateReg;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1731:27]
  wire               out_woready_1_353;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_1_536;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_45;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_28;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_62;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_80;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_119;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_135;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_51;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_9;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_139;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_127;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_72;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_58;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_144;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_16;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_108;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_76;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_104;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_54;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_131;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_32;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_8;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_20;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_123;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_67;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_3;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_24;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               _out_wofireMux_T_2;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_roready_28;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_roready_62;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_roready_80;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_roready_119;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_roready_135;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_roready_51;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_roready_9;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_roready_139;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_roready_127;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_roready_72;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_roready_58;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_roready_144;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_roready_16;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_roready_108;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_roready_76;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_roready_104;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_roready_131;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_roready_32;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_roready_8;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_roready_20;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_roready_123;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_roready_67;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_roready_3;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_roready_24;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               _out_rofireMux_T_1;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_backSel_61;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_backSel_60;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_backSel_57;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_backSel_23;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_backSel_22;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_19;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_19;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_18;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_18;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_17;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_17;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_16;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_16;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire [31:0]        COMMANDWrDataVal;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:297:{24,30}, :1278:39]
  wire               COMMANDWrEnMaybe;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_35;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_35;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_34;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_34;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_33;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_33;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_32;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_32;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_47;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_47;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_46;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_46;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_45;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_45;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_44;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_44;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataWrEnMaybe_31;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataRdEn_31;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataWrEnMaybe_30;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataRdEn_30;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataWrEnMaybe_29;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataRdEn_29;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataWrEnMaybe_28;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataRdEn_28;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_31;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_31;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_30;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_30;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_29;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_29;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_28;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_28;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataWrEnMaybe_15;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataRdEn_15;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataWrEnMaybe_14;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataRdEn_14;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataWrEnMaybe_13;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataRdEn_13;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataWrEnMaybe_12;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataRdEn_12;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_51;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_51;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_50;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_50;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_49;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_49;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_48;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_48;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_11;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_11;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_10;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_10;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_9;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_9;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_8;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_8;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_3;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_3;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_2;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_2;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_1;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_1;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_0;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_0;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_55;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_55;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_54;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_54;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_53;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_53;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_52;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_52;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_7;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_7;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_6;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_6;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_5;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_5;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_4;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_4;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_27;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_27;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_26;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_26;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_25;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_25;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_24;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_24;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire [31:0]        SBDATAWrData_0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:297:{24,30}, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:147:35]
  wire               SBDATAWrEn_0;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               SBDATARdEn_0;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataWrEnMaybe_11;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataRdEn_11;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataWrEnMaybe_10;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataRdEn_10;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataWrEnMaybe_9;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataRdEn_9;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataWrEnMaybe_8;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataRdEn_8;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               SBADDRESSWrEn_0;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_59;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_59;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_58;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_58;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_57;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_57;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_56;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_56;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_23;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_23;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_22;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_22;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_21;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_21;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_20;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_20;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_43;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_43;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_42;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_42;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_41;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_41;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_40;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_40;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataWrEnMaybe_27;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataRdEn_27;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataWrEnMaybe_26;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataRdEn_26;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataWrEnMaybe_25;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataRdEn_25;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataWrEnMaybe_24;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataRdEn_24;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_63;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_63;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_62;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_62;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_61;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_61;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_60;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_60;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataWrEnMaybe_3;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataRdEn_3;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataWrEnMaybe_2;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataRdEn_2;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataWrEnMaybe_1;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataRdEn_1;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataWrEnMaybe_0;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataRdEn_0;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataWrEnMaybe_19;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataRdEn_19;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataWrEnMaybe_18;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataRdEn_18;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataWrEnMaybe_17;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataRdEn_17;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataWrEnMaybe_16;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataRdEn_16;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_15;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_15;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_14;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_14;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_13;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_13;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_12;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_12;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_39;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_39;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_38;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_38;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_37;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_37;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_36;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_36;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataWrEnMaybe_23;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataRdEn_23;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataWrEnMaybe_22;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataRdEn_22;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataWrEnMaybe_21;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataRdEn_21;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataWrEnMaybe_20;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataRdEn_20;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire [31:0]        SBDATAWrData_1;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:297:{24,30}, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:147:35]
  wire               dmiAbstractDataWrEnMaybe_7;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataRdEn_7;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataWrEnMaybe_6;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataRdEn_6;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataWrEnMaybe_5;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataRdEn_5;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataWrEnMaybe_4;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataRdEn_4;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire [2:0]         SBCSRdData_sberror;	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:240:28]
  wire               sb2tlOpt_io_wrEn;	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:199:{60,85,115,138,156}]
  wire               _hartIsInResetSync_0_debug_hartReset_0_io_q;	// @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala:45:23]
  wire               _sb2tlOpt_io_rdLegal;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:782:52]
  wire               _sb2tlOpt_io_wrLegal;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:782:52]
  wire               _sb2tlOpt_io_rdDone;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:782:52]
  wire               _sb2tlOpt_io_wrDone;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:782:52]
  wire               _sb2tlOpt_io_respError;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:782:52]
  wire [7:0]         _sb2tlOpt_io_dataOut;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:782:52]
  wire               _sb2tlOpt_io_rdLoad_0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:782:52]
  wire               _sb2tlOpt_io_rdLoad_1;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:782:52]
  wire               _sb2tlOpt_io_rdLoad_2;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:782:52]
  wire               _sb2tlOpt_io_rdLoad_3;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:782:52]
  wire               _sb2tlOpt_io_rdLoad_4;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:782:52]
  wire               _sb2tlOpt_io_rdLoad_5;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:782:52]
  wire               _sb2tlOpt_io_rdLoad_6;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:782:52]
  wire               _sb2tlOpt_io_rdLoad_7;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:782:52]
  wire [2:0]         _sb2tlOpt_io_sbStateOut;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:782:52]
  reg                hartHalted;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:860:31]
  reg                resumeReqRegs;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:862:31]
  reg                haveResetBitRegs;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:864:31]
  wire               hamaskWrSel_0 = io_innerCtrl_bits_hartsel == 10'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:934:61]
  reg                hrmaskReg_0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:946:29]
  reg                hrDebugIntReg_0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:960:34]
  wire               resumereq = io_innerCtrl_valid & io_innerCtrl_bits_resumereq;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:982:39]
  reg  [2:0]         ABSTRACTCSReg_cmderr;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1182:34]
  reg  [15:0]        ABSTRACTAUTOReg_autoexecprogbuf;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1234:36]
  reg  [11:0]        ABSTRACTAUTOReg_autoexecdata;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1234:36]
  wire               dmiAbstractDataAccessVec_0 = dmiAbstractDataWrEnMaybe_0 | dmiAbstractDataRdEn_0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1257:105, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataAccessVec_4 = dmiAbstractDataWrEnMaybe_4 | dmiAbstractDataRdEn_4;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1257:105, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataAccessVec_8 = dmiAbstractDataWrEnMaybe_8 | dmiAbstractDataRdEn_8;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1257:105, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataAccessVec_12 = dmiAbstractDataWrEnMaybe_12 | dmiAbstractDataRdEn_12;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1257:105, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataAccessVec_16 = dmiAbstractDataWrEnMaybe_16 | dmiAbstractDataRdEn_16;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1257:105, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataAccessVec_20 = dmiAbstractDataWrEnMaybe_20 | dmiAbstractDataRdEn_20;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1257:105, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataAccessVec_24 = dmiAbstractDataWrEnMaybe_24 | dmiAbstractDataRdEn_24;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1257:105, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataAccessVec_28 = dmiAbstractDataWrEnMaybe_28 | dmiAbstractDataRdEn_28;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1257:105, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferAccessVec_0 = dmiProgramBufferWrEnMaybe_0 | dmiProgramBufferRdEn_0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1260:108, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferAccessVec_4 = dmiProgramBufferWrEnMaybe_4 | dmiProgramBufferRdEn_4;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1260:108, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferAccessVec_8 = dmiProgramBufferWrEnMaybe_8 | dmiProgramBufferRdEn_8;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1260:108, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferAccessVec_12 = dmiProgramBufferWrEnMaybe_12 | dmiProgramBufferRdEn_12;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1260:108, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferAccessVec_16 = dmiProgramBufferWrEnMaybe_16 | dmiProgramBufferRdEn_16;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1260:108, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferAccessVec_20 = dmiProgramBufferWrEnMaybe_20 | dmiProgramBufferRdEn_20;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1260:108, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferAccessVec_24 = dmiProgramBufferWrEnMaybe_24 | dmiProgramBufferRdEn_24;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1260:108, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferAccessVec_28 = dmiProgramBufferWrEnMaybe_28 | dmiProgramBufferRdEn_28;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1260:108, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferAccessVec_32 = dmiProgramBufferWrEnMaybe_32 | dmiProgramBufferRdEn_32;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1260:108, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferAccessVec_36 = dmiProgramBufferWrEnMaybe_36 | dmiProgramBufferRdEn_36;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1260:108, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferAccessVec_40 = dmiProgramBufferWrEnMaybe_40 | dmiProgramBufferRdEn_40;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1260:108, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferAccessVec_44 = dmiProgramBufferWrEnMaybe_44 | dmiProgramBufferRdEn_44;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1260:108, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferAccessVec_48 = dmiProgramBufferWrEnMaybe_48 | dmiProgramBufferRdEn_48;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1260:108, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferAccessVec_52 = dmiProgramBufferWrEnMaybe_52 | dmiProgramBufferRdEn_52;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1260:108, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferAccessVec_56 = dmiProgramBufferWrEnMaybe_56 | dmiProgramBufferRdEn_56;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1260:108, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferAccessVec_60 = dmiProgramBufferWrEnMaybe_60 | dmiProgramBufferRdEn_60;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1260:108, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               autoexec = dmiAbstractDataAccessVec_0 & ABSTRACTAUTOReg_autoexecdata[0] | dmiAbstractDataAccessVec_4 & ABSTRACTAUTOReg_autoexecdata[1] | dmiAbstractDataAccessVec_8 & ABSTRACTAUTOReg_autoexecdata[2] | dmiAbstractDataAccessVec_12 & ABSTRACTAUTOReg_autoexecdata[3] | dmiAbstractDataAccessVec_16 & ABSTRACTAUTOReg_autoexecdata[4] | dmiAbstractDataAccessVec_20 & ABSTRACTAUTOReg_autoexecdata[5] | dmiAbstractDataAccessVec_24 & ABSTRACTAUTOReg_autoexecdata[6] | dmiAbstractDataAccessVec_28 & ABSTRACTAUTOReg_autoexecdata[7] | dmiProgramBufferAccessVec_0 & ABSTRACTAUTOReg_autoexecprogbuf[0] | dmiProgramBufferAccessVec_4 & ABSTRACTAUTOReg_autoexecprogbuf[1] | dmiProgramBufferAccessVec_8 & ABSTRACTAUTOReg_autoexecprogbuf[2] | dmiProgramBufferAccessVec_12 & ABSTRACTAUTOReg_autoexecprogbuf[3] | dmiProgramBufferAccessVec_16 & ABSTRACTAUTOReg_autoexecprogbuf[4] | dmiProgramBufferAccessVec_20 & ABSTRACTAUTOReg_autoexecprogbuf[5] | dmiProgramBufferAccessVec_24 & ABSTRACTAUTOReg_autoexecprogbuf[6] | dmiProgramBufferAccessVec_28 & ABSTRACTAUTOReg_autoexecprogbuf[7] | dmiProgramBufferAccessVec_32 & ABSTRACTAUTOReg_autoexecprogbuf[8] | dmiProgramBufferAccessVec_36 & ABSTRACTAUTOReg_autoexecprogbuf[9] | dmiProgramBufferAccessVec_40 & ABSTRACTAUTOReg_autoexecprogbuf[10] | dmiProgramBufferAccessVec_44 & ABSTRACTAUTOReg_autoexecprogbuf[11] | dmiProgramBufferAccessVec_48 & ABSTRACTAUTOReg_autoexecprogbuf[12] | dmiProgramBufferAccessVec_52 & ABSTRACTAUTOReg_autoexecprogbuf[13] | dmiProgramBufferAccessVec_56 & ABSTRACTAUTOReg_autoexecprogbuf[14] | dmiProgramBufferAccessVec_60 & ABSTRACTAUTOReg_autoexecprogbuf[15];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1234:36, :1257:105, :1260:108, :1268:{54,140}, :1269:{57,144}, :1271:{42,48,73}]
  reg  [7:0]         COMMANDReg_cmdtype;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1276:25]
  reg  [23:0]        COMMANDReg_control;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1276:25]
  wire               COMMANDWrEn = COMMANDWrEnMaybe & ~(|ctrlStateReg);	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1284:40, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  reg  [7:0]         abstractDataMem_0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
  reg  [7:0]         abstractDataMem_1;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
  reg  [7:0]         abstractDataMem_2;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
  reg  [7:0]         abstractDataMem_3;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
  reg  [7:0]         abstractDataMem_4;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
  reg  [7:0]         abstractDataMem_5;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
  reg  [7:0]         abstractDataMem_6;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
  reg  [7:0]         abstractDataMem_7;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
  reg  [7:0]         abstractDataMem_8;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
  reg  [7:0]         abstractDataMem_9;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
  reg  [7:0]         abstractDataMem_10;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
  reg  [7:0]         abstractDataMem_11;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
  reg  [7:0]         abstractDataMem_12;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
  reg  [7:0]         abstractDataMem_13;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
  reg  [7:0]         abstractDataMem_14;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
  reg  [7:0]         abstractDataMem_15;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
  reg  [7:0]         abstractDataMem_16;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
  reg  [7:0]         abstractDataMem_17;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
  reg  [7:0]         abstractDataMem_18;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
  reg  [7:0]         abstractDataMem_19;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
  reg  [7:0]         abstractDataMem_20;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
  reg  [7:0]         abstractDataMem_21;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
  reg  [7:0]         abstractDataMem_22;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
  reg  [7:0]         abstractDataMem_23;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
  reg  [7:0]         abstractDataMem_24;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
  reg  [7:0]         abstractDataMem_25;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
  reg  [7:0]         abstractDataMem_26;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
  reg  [7:0]         abstractDataMem_27;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
  reg  [7:0]         abstractDataMem_28;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
  reg  [7:0]         abstractDataMem_29;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
  reg  [7:0]         abstractDataMem_30;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
  reg  [7:0]         abstractDataMem_31;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
  reg  [7:0]         programBufferMem_0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_1;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_2;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_3;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_4;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_5;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_6;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_7;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_8;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_9;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_10;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_11;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_12;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_13;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_14;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_15;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_16;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_17;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_18;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_19;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_20;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_21;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_22;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_23;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_24;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_25;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_26;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_27;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_28;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_29;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_30;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_31;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_32;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_33;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_34;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_35;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_36;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_37;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_38;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_39;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_40;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_41;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_42;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_43;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_44;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_45;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_46;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_47;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_48;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_49;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_50;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_51;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_52;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_53;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_54;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_55;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_56;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_57;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_58;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_59;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_60;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_61;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_62;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_63;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg                SBCSFieldsReg_sbbusyerror;	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:47:28]
  reg                SBCSFieldsReg_sbbusy;	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:47:28]
  reg                SBCSFieldsReg_sbreadonaddr;	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:47:28]
  reg  [2:0]         SBCSFieldsReg_sbaccess;	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:47:28]
  reg                SBCSFieldsReg_sbautoincrement;	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:47:28]
  reg                SBCSFieldsReg_sbreadondata;	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:47:28]
  reg  [31:0]        SBADDRESSFieldsReg_0;	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:104:33]
  reg  [7:0]         SBDATAFieldsReg_0_0;	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:143:30]
  reg  [7:0]         SBDATAFieldsReg_0_1;	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:143:30]
  reg  [7:0]         SBDATAFieldsReg_0_2;	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:143:30]
  reg  [7:0]         SBDATAFieldsReg_0_3;	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:143:30]
  reg  [7:0]         SBDATAFieldsReg_1_0;	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:143:30]
  reg  [7:0]         SBDATAFieldsReg_1_1;	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:143:30]
  reg  [7:0]         SBDATAFieldsReg_1_2;	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:143:30]
  reg  [7:0]         SBDATAFieldsReg_1_3;	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:143:30]
  wire               tryRdEn = SBADDRESSWrEn_0 & SBCSFieldsReg_sbreadonaddr | SBDATARdEn_0 & SBCSFieldsReg_sbreadondata;	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:47:28, :180:{37,68,86}, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               _sbAlignmentError_T_14 = SBCSFieldsReg_sbaccess == 3'h4;	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:47:28, :186:49]
  wire               sbAccessError = _sbAlignmentError_T_14 | SBCSFieldsReg_sbaccess > 3'h4;	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:47:28, :186:{49,97,124}]
  wire [3:0]         compareAddr = SBADDRESSWrEn_0 ? auto_dmi_in_a_bits_data[3:0] : SBADDRESSFieldsReg_0[3:0];	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:104:33, :189:23, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               sbAlignmentError = SBCSFieldsReg_sbaccess == 3'h1 & compareAddr[0] | SBCSFieldsReg_sbaccess == 3'h2 & (|(compareAddr[1:0])) | SBCSFieldsReg_sbaccess == 3'h3 & (|(compareAddr[2:0])) | _sbAlignmentError_T_14 & (|compareAddr);	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:47:28, :183:49, :184:49, :185:49, :186:49, :189:23, :191:{61,76,91}, :192:{61,76,82,91}, :193:{61,76,82,91}, :194:{61,82}]
  assign sb2tlOpt_io_wrEn = SBDATAWrEn_0 & ~SBCSFieldsReg_sbbusy & ~SBCSFieldsReg_sbbusyerror & ~(|SBCSRdData_sberror) & ~sbAccessError & ~sbAlignmentError;	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:47:28, :119:40, :186:97, :191:91, :192:91, :193:91, :199:{60,63,85,88,115,118,138,141,156,159}, :240:28, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               sb2tlOpt_io_rdEn = tryRdEn & ~SBCSFieldsReg_sbbusy & ~SBCSFieldsReg_sbbusyerror & ~(|SBCSRdData_sberror) & ~sbAccessError & ~sbAlignmentError;	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:47:28, :119:40, :180:68, :186:97, :191:91, :192:91, :193:91, :199:{63,88,118,141,159}, :200:{60,85,115,138,156}, :240:28]
  reg                sbErrorReg_0;	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:219:25]
  reg                sbErrorReg_1;	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:219:25]
  reg                sbErrorReg_2;	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:219:25]
  assign SBCSRdData_sberror = {sbErrorReg_2, sbErrorReg_1, sbErrorReg_0};	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:219:25, :240:28]
  wire               in_bits_read = auto_dmi_in_a_bits_opcode == 3'h4;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:74:36]
  wire [7:0]         _out_backMask_T_6 = {8{auto_dmi_in_a_bits_mask[2]}};	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire [7:0]         _out_backMask_T_7 = {8{auto_dmi_in_a_bits_mask[3]}};	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire [31:0]        out_backMask = {_out_backMask_T_7, _out_backMask_T_6, {8{auto_dmi_in_a_bits_mask[1]}}, {8{auto_dmi_in_a_bits_mask[0]}}};	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataRdEn_4 = out_roready_3 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataWrEnMaybe_4 = out_woready_3 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataRdEn_5 = out_roready_3 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataWrEnMaybe_5 = out_woready_3 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataRdEn_6 = out_roready_3 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataWrEnMaybe_6 = out_woready_3 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataRdEn_7 = out_roready_3 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataWrEnMaybe_7 = out_woready_3 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               SBDATAWrEn_1 = _out_wofireMux_T_2 & out_backSel_61 & ~(auto_dmi_in_a_bits_address[8]) & (&out_backMask);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign SBDATAWrData_1 = SBDATAWrEn_1 ? auto_dmi_in_a_bits_data : 32'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:297:{24,30}, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:147:35, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataRdEn_20 = out_roready_8 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataWrEnMaybe_20 = out_woready_8 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataRdEn_21 = out_roready_8 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataWrEnMaybe_21 = out_woready_8 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataRdEn_22 = out_roready_8 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataWrEnMaybe_22 = out_woready_8 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataRdEn_23 = out_roready_8 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataWrEnMaybe_23 = out_woready_8 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_36 = out_roready_9 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_36 = out_woready_9 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_37 = out_roready_9 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_37 = out_woready_9 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_38 = out_roready_9 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_38 = out_woready_9 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_39 = out_roready_9 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_39 = out_woready_9 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_12 = out_roready_16 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_12 = out_woready_16 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_13 = out_roready_16 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_13 = out_woready_16 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_14 = out_roready_16 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_14 = out_woready_16 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_15 = out_roready_16 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_15 = out_woready_16 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataRdEn_16 = out_roready_20 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataWrEnMaybe_16 = out_woready_20 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataRdEn_17 = out_roready_20 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataWrEnMaybe_17 = out_woready_20 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataRdEn_18 = out_roready_20 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataWrEnMaybe_18 = out_woready_20 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataRdEn_19 = out_roready_20 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataWrEnMaybe_19 = out_woready_20 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataRdEn_0 = out_roready_24 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataWrEnMaybe_0 = out_woready_24 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataRdEn_1 = out_roready_24 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataWrEnMaybe_1 = out_woready_24 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataRdEn_2 = out_roready_24 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataWrEnMaybe_2 = out_woready_24 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataRdEn_3 = out_roready_24 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataWrEnMaybe_3 = out_woready_24 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_60 = out_roready_28 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_60 = out_woready_28 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_61 = out_roready_28 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_61 = out_woready_28 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_62 = out_roready_28 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_62 = out_woready_28 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_63 = out_roready_28 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_63 = out_woready_28 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataRdEn_24 = out_roready_32 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataWrEnMaybe_24 = out_woready_32 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataRdEn_25 = out_roready_32 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataWrEnMaybe_25 = out_woready_32 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataRdEn_26 = out_roready_32 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataWrEnMaybe_26 = out_woready_32 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataRdEn_27 = out_roready_32 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataWrEnMaybe_27 = out_woready_32 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               sberrorWrEn = out_woready_45 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_40 = out_roready_51 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_40 = out_woready_51 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_41 = out_roready_51 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_41 = out_woready_51 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_42 = out_roready_51 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_42 = out_woready_51 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_43 = out_roready_51 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_43 = out_woready_51 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               autoexecdataWrEnMaybe = out_woready_54 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               autoexecprogbufWrEnMaybe = out_woready_54 & (&{_out_backMask_T_7, _out_backMask_T_6});	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_20 = out_roready_58 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_20 = out_woready_58 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_21 = out_roready_58 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_21 = out_woready_58 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_22 = out_roready_58 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_22 = out_woready_58 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_23 = out_roready_58 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_23 = out_woready_58 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_56 = out_roready_62 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_56 = out_woready_62 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_57 = out_roready_62 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_57 = out_woready_62 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_58 = out_roready_62 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_58 = out_woready_62 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_59 = out_roready_62 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_59 = out_woready_62 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign SBADDRESSWrEn_0 = _out_wofireMux_T_2 & out_backSel_57 & ~(auto_dmi_in_a_bits_address[8]) & (&out_backMask);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataRdEn_8 = out_roready_67 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataWrEnMaybe_8 = out_woready_67 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataRdEn_9 = out_roready_67 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataWrEnMaybe_9 = out_woready_67 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataRdEn_10 = out_roready_67 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataWrEnMaybe_10 = out_woready_67 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataRdEn_11 = out_roready_67 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataWrEnMaybe_11 = out_woready_67 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign SBDATARdEn_0 = _out_rofireMux_T_1 & out_backSel_60 & ~(auto_dmi_in_a_bits_address[8]) & (|out_backMask);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign SBDATAWrEn_0 = _out_wofireMux_T_2 & out_backSel_60 & ~(auto_dmi_in_a_bits_address[8]) & (&out_backMask);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign SBDATAWrData_0 = SBDATAWrEn_0 ? auto_dmi_in_a_bits_data : 32'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:297:{24,30}, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:147:35, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_24 = out_roready_72 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_24 = out_woready_72 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_25 = out_roready_72 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_25 = out_woready_72 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_26 = out_roready_72 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_26 = out_woready_72 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_27 = out_roready_72 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_27 = out_woready_72 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_4 = out_roready_76 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_4 = out_woready_76 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_5 = out_roready_76 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_5 = out_woready_76 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_6 = out_roready_76 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_6 = out_woready_76 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_7 = out_roready_76 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_7 = out_woready_76 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_52 = out_roready_80 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_52 = out_woready_80 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_53 = out_roready_80 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_53 = out_woready_80 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_54 = out_roready_80 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_54 = out_woready_80 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_55 = out_roready_80 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_55 = out_woready_80 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_0 = out_roready_104 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_0 = out_woready_104 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_1 = out_roready_104 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_1 = out_woready_104 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_2 = out_roready_104 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_2 = out_woready_104 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_3 = out_roready_104 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_3 = out_woready_104 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_8 = out_roready_108 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_8 = out_woready_108 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_9 = out_roready_108 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_9 = out_woready_108 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_10 = out_roready_108 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_10 = out_woready_108 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_11 = out_roready_108 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_11 = out_woready_108 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               ABSTRACTCSWrEnMaybe = _out_wofireMux_T_2 & out_backSel_22 & ~(auto_dmi_in_a_bits_address[8]) & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_48 = out_roready_119 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_48 = out_woready_119 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_49 = out_roready_119 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_49 = out_woready_119 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_50 = out_roready_119 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_50 = out_woready_119 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_51 = out_roready_119 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_51 = out_woready_119 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataRdEn_12 = out_roready_123 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataWrEnMaybe_12 = out_woready_123 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataRdEn_13 = out_roready_123 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataWrEnMaybe_13 = out_woready_123 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataRdEn_14 = out_roready_123 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataWrEnMaybe_14 = out_woready_123 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataRdEn_15 = out_roready_123 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataWrEnMaybe_15 = out_woready_123 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_28 = out_roready_127 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_28 = out_woready_127 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_29 = out_roready_127 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_29 = out_woready_127 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_30 = out_roready_127 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_30 = out_woready_127 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_31 = out_roready_127 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_31 = out_woready_127 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataRdEn_28 = out_roready_131 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataWrEnMaybe_28 = out_woready_131 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataRdEn_29 = out_roready_131 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataWrEnMaybe_29 = out_woready_131 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataRdEn_30 = out_roready_131 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataWrEnMaybe_30 = out_woready_131 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataRdEn_31 = out_roready_131 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataWrEnMaybe_31 = out_woready_131 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_44 = out_roready_135 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_44 = out_woready_135 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_45 = out_roready_135 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_45 = out_woready_135 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_46 = out_roready_135 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_46 = out_woready_135 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_47 = out_roready_135 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_47 = out_woready_135 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_32 = out_roready_139 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_32 = out_woready_139 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_33 = out_roready_139 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_33 = out_woready_139 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_34 = out_roready_139 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_34 = out_woready_139 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_35 = out_roready_139 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_35 = out_woready_139 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign COMMANDWrEnMaybe = _out_wofireMux_T_2 & out_backSel_23 & ~(auto_dmi_in_a_bits_address[8]) & (&out_backMask);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign COMMANDWrDataVal = COMMANDWrEnMaybe ? auto_dmi_in_a_bits_data : 32'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:297:{24,30}, :1278:39, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_16 = out_roready_144 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_16 = out_woready_144 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_17 = out_roready_144 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_17 = out_woready_144 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_18 = out_roready_144 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_18 = out_woready_144 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_19 = out_roready_144 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_19 = out_woready_144 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_backSel_4 = auto_dmi_in_a_bits_address[7:2] == 6'h4;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_backSel_5 = auto_dmi_in_a_bits_address[7:2] == 6'h5;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_backSel_6 = auto_dmi_in_a_bits_address[7:2] == 6'h6;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_backSel_7 = auto_dmi_in_a_bits_address[7:2] == 6'h7;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_backSel_8 = auto_dmi_in_a_bits_address[7:2] == 6'h8;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_backSel_9 = auto_dmi_in_a_bits_address[7:2] == 6'h9;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_backSel_10 = auto_dmi_in_a_bits_address[7:2] == 6'hA;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_backSel_11 = auto_dmi_in_a_bits_address[7:2] == 6'hB;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_backSel_22 = auto_dmi_in_a_bits_address[7:2] == 6'h16;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_backSel_23 = auto_dmi_in_a_bits_address[7:2] == 6'h17;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_backSel_32 = auto_dmi_in_a_bits_address[7:2] == 6'h20;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_backSel_33 = auto_dmi_in_a_bits_address[7:2] == 6'h21;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_backSel_34 = auto_dmi_in_a_bits_address[7:2] == 6'h22;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_backSel_35 = auto_dmi_in_a_bits_address[7:2] == 6'h23;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_backSel_36 = auto_dmi_in_a_bits_address[7:2] == 6'h24;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_backSel_37 = auto_dmi_in_a_bits_address[7:2] == 6'h25;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_backSel_38 = auto_dmi_in_a_bits_address[7:2] == 6'h26;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_backSel_39 = auto_dmi_in_a_bits_address[7:2] == 6'h27;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_backSel_40 = auto_dmi_in_a_bits_address[7:2] == 6'h28;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_backSel_41 = auto_dmi_in_a_bits_address[7:2] == 6'h29;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_backSel_42 = auto_dmi_in_a_bits_address[7:2] == 6'h2A;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_backSel_43 = auto_dmi_in_a_bits_address[7:2] == 6'h2B;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_backSel_44 = auto_dmi_in_a_bits_address[7:2] == 6'h2C;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_backSel_45 = auto_dmi_in_a_bits_address[7:2] == 6'h2D;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_backSel_46 = auto_dmi_in_a_bits_address[7:2] == 6'h2E;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_backSel_47 = auto_dmi_in_a_bits_address[7:2] == 6'h2F;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_backSel_57 = auto_dmi_in_a_bits_address[7:2] == 6'h39;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_backSel_60 = auto_dmi_in_a_bits_address[7:2] == 6'h3C;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_backSel_61 = auto_dmi_in_a_bits_address[7:2] == 6'h3D;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               _out_wofireMux_T = auto_dmi_in_a_valid & auto_dmi_in_d_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign _out_rofireMux_T_1 = _out_wofireMux_T & in_bits_read;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:74:36, :87:24]
  assign out_roready_24 = _out_rofireMux_T_1 & out_backSel_4 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_roready_3 = _out_rofireMux_T_1 & out_backSel_5 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_roready_67 = _out_rofireMux_T_1 & out_backSel_6 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_roready_123 = _out_rofireMux_T_1 & out_backSel_7 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_roready_20 = _out_rofireMux_T_1 & out_backSel_8 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_roready_8 = _out_rofireMux_T_1 & out_backSel_9 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_roready_32 = _out_rofireMux_T_1 & out_backSel_10 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_roready_131 = _out_rofireMux_T_1 & out_backSel_11 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_roready_104 = _out_rofireMux_T_1 & out_backSel_32 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_roready_76 = _out_rofireMux_T_1 & out_backSel_33 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_roready_108 = _out_rofireMux_T_1 & out_backSel_34 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_roready_16 = _out_rofireMux_T_1 & out_backSel_35 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_roready_144 = _out_rofireMux_T_1 & out_backSel_36 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_roready_58 = _out_rofireMux_T_1 & out_backSel_37 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_roready_72 = _out_rofireMux_T_1 & out_backSel_38 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_roready_127 = _out_rofireMux_T_1 & out_backSel_39 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_roready_139 = _out_rofireMux_T_1 & out_backSel_40 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_roready_9 = _out_rofireMux_T_1 & out_backSel_41 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_roready_51 = _out_rofireMux_T_1 & out_backSel_42 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_roready_135 = _out_rofireMux_T_1 & out_backSel_43 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_roready_119 = _out_rofireMux_T_1 & out_backSel_44 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_roready_80 = _out_rofireMux_T_1 & out_backSel_45 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_roready_62 = _out_rofireMux_T_1 & out_backSel_46 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_roready_28 = _out_rofireMux_T_1 & out_backSel_47 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign _out_wofireMux_T_2 = _out_wofireMux_T & ~in_bits_read;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:74:36, :87:24]
  assign out_woready_24 = _out_wofireMux_T_2 & out_backSel_4 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_woready_3 = _out_wofireMux_T_2 & out_backSel_5 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_woready_67 = _out_wofireMux_T_2 & out_backSel_6 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_woready_123 = _out_wofireMux_T_2 & out_backSel_7 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_woready_20 = _out_wofireMux_T_2 & out_backSel_8 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_woready_8 = _out_wofireMux_T_2 & out_backSel_9 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_woready_32 = _out_wofireMux_T_2 & out_backSel_10 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_woready_131 = _out_wofireMux_T_2 & out_backSel_11 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_woready_54 = _out_wofireMux_T_2 & auto_dmi_in_a_bits_address[7:2] == 6'h18 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_woready_104 = _out_wofireMux_T_2 & out_backSel_32 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_woready_76 = _out_wofireMux_T_2 & out_backSel_33 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_woready_108 = _out_wofireMux_T_2 & out_backSel_34 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_woready_16 = _out_wofireMux_T_2 & out_backSel_35 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_woready_144 = _out_wofireMux_T_2 & out_backSel_36 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_woready_58 = _out_wofireMux_T_2 & out_backSel_37 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_woready_72 = _out_wofireMux_T_2 & out_backSel_38 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_woready_127 = _out_wofireMux_T_2 & out_backSel_39 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_woready_139 = _out_wofireMux_T_2 & out_backSel_40 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_woready_9 = _out_wofireMux_T_2 & out_backSel_41 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_woready_51 = _out_wofireMux_T_2 & out_backSel_42 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_woready_135 = _out_wofireMux_T_2 & out_backSel_43 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_woready_119 = _out_wofireMux_T_2 & out_backSel_44 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_woready_80 = _out_wofireMux_T_2 & out_backSel_45 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_woready_62 = _out_wofireMux_T_2 & out_backSel_46 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_woready_28 = _out_wofireMux_T_2 & out_backSel_47 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_woready_45 = _out_wofireMux_T_2 & auto_dmi_in_a_bits_address[7:2] == 6'h38 & ~(auto_dmi_in_a_bits_address[8]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire [63:0]        _GEN = {{1'h1}, {1'h1}, {~(auto_dmi_in_a_bits_address[8])}, {~(auto_dmi_in_a_bits_address[8])}, {1'h1}, {1'h1}, {~(auto_dmi_in_a_bits_address[8])}, {~(auto_dmi_in_a_bits_address[8])}, {1'h1}, {1'h1}, {1'h1}, {1'h1}, {1'h1}, {1'h1}, {1'h1}, {1'h1}, {~(auto_dmi_in_a_bits_address[8])}, {~(auto_dmi_in_a_bits_address[8])}, {~(auto_dmi_in_a_bits_address[8])}, {~(auto_dmi_in_a_bits_address[8])}, {~(auto_dmi_in_a_bits_address[8])}, {~(auto_dmi_in_a_bits_address[8])}, {~(auto_dmi_in_a_bits_address[8])}, {~(auto_dmi_in_a_bits_address[8])}, {~(auto_dmi_in_a_bits_address[8])}, {~(auto_dmi_in_a_bits_address[8])}, {~(auto_dmi_in_a_bits_address[8])}, {~(auto_dmi_in_a_bits_address[8])}, {~(auto_dmi_in_a_bits_address[8])}, {~(auto_dmi_in_a_bits_address[8])}, {~(auto_dmi_in_a_bits_address[8])}, {~(auto_dmi_in_a_bits_address[8])}, {1'h1}, {1'h1}, {1'h1}, {1'h1}, {1'h1}, {1'h1}, {1'h1}, {~(auto_dmi_in_a_bits_address[8])}, {~(auto_dmi_in_a_bits_address[8])}, {~(auto_dmi_in_a_bits_address[8])}, {1'h1}, {1'h1}, {~(auto_dmi_in_a_bits_address[8])}, {1'h1}, {~(auto_dmi_in_a_bits_address[8])}, {1'h1}, {1'h1}, {1'h1}, {1'h1}, {1'h1}, {~(auto_dmi_in_a_bits_address[8])}, {~(auto_dmi_in_a_bits_address[8])}, {~(auto_dmi_in_a_bits_address[8])}, {~(auto_dmi_in_a_bits_address[8])}, {~(auto_dmi_in_a_bits_address[8])}, {~(auto_dmi_in_a_bits_address[8])}, {~(auto_dmi_in_a_bits_address[8])}, {~(auto_dmi_in_a_bits_address[8])}, {1'h1}, {1'h1}, {1'h1}, {auto_dmi_in_a_bits_address[8]}};	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24, generators/rocket-chip/src/main/scala/util/MuxLiteral.scala:49:10]
  wire [63:0][31:0]  _GEN_0 =
    {{32'h0},
     {32'h0},
     {{SBDATAFieldsReg_1_3, SBDATAFieldsReg_1_2, SBDATAFieldsReg_1_1, SBDATAFieldsReg_1_0}},
     {{SBDATAFieldsReg_0_3, SBDATAFieldsReg_0_2, SBDATAFieldsReg_0_1, SBDATAFieldsReg_0_0}},
     {32'h0},
     {32'h0},
     {SBADDRESSFieldsReg_0},
     {{9'h40, SBCSFieldsReg_sbbusyerror, |_sb2tlOpt_io_sbStateOut, SBCSFieldsReg_sbreadonaddr, SBCSFieldsReg_sbaccess, SBCSFieldsReg_sbautoincrement, SBCSFieldsReg_sbreadondata, sbErrorReg_2, sbErrorReg_1, sbErrorReg_0, 12'h40F}},
     {32'h0},
     {32'h0},
     {32'h0},
     {32'h0},
     {32'h0},
     {32'h0},
     {32'h0},
     {32'h0},
     {{programBufferMem_63, programBufferMem_62, programBufferMem_61, programBufferMem_60}},
     {{programBufferMem_59, programBufferMem_58, programBufferMem_57, programBufferMem_56}},
     {{programBufferMem_55, programBufferMem_54, programBufferMem_53, programBufferMem_52}},
     {{programBufferMem_51, programBufferMem_50, programBufferMem_49, programBufferMem_48}},
     {{programBufferMem_47, programBufferMem_46, programBufferMem_45, programBufferMem_44}},
     {{programBufferMem_43, programBufferMem_42, programBufferMem_41, programBufferMem_40}},
     {{programBufferMem_39, programBufferMem_38, programBufferMem_37, programBufferMem_36}},
     {{programBufferMem_35, programBufferMem_34, programBufferMem_33, programBufferMem_32}},
     {{programBufferMem_31, programBufferMem_30, programBufferMem_29, programBufferMem_28}},
     {{programBufferMem_27, programBufferMem_26, programBufferMem_25, programBufferMem_24}},
     {{programBufferMem_23, programBufferMem_22, programBufferMem_21, programBufferMem_20}},
     {{programBufferMem_19, programBufferMem_18, programBufferMem_17, programBufferMem_16}},
     {{programBufferMem_15, programBufferMem_14, programBufferMem_13, programBufferMem_12}},
     {{programBufferMem_11, programBufferMem_10, programBufferMem_9, programBufferMem_8}},
     {{programBufferMem_7, programBufferMem_6, programBufferMem_5, programBufferMem_4}},
     {{programBufferMem_3, programBufferMem_2, programBufferMem_1, programBufferMem_0}},
     {32'h0},
     {32'h0},
     {32'h0},
     {32'h0},
     {32'h0},
     {32'h0},
     {32'h0},
     {{ABSTRACTAUTOReg_autoexecprogbuf, 8'h0, ABSTRACTAUTOReg_autoexecdata[7:0]}},
     {{COMMANDReg_cmdtype, COMMANDReg_control}},
     {{19'h8000, abstractCommandBusy, 1'h0, ABSTRACTCSReg_cmderr, 8'h8}},
     {32'h0},
     {32'h0},
     {{31'h0, hartHalted}},
     {32'h0},
     {{12'h0, {2{haveResetBitRegs}}, {2{resumereq ? ~resumeReqRegs & ~hamaskWrSel_0 : ~resumeReqRegs}}, 4'h0, ~hartHalted, ~hartHalted, {2{hartHalted}}, 8'hA2}},
     {32'h0},
     {32'h0},
     {32'h0},
     {32'h0},
     {32'h0},
     {{abstractDataMem_31, abstractDataMem_30, abstractDataMem_29, abstractDataMem_28}},
     {{abstractDataMem_27, abstractDataMem_26, abstractDataMem_25, abstractDataMem_24}},
     {{abstractDataMem_23, abstractDataMem_22, abstractDataMem_21, abstractDataMem_20}},
     {{abstractDataMem_19, abstractDataMem_18, abstractDataMem_17, abstractDataMem_16}},
     {{abstractDataMem_15, abstractDataMem_14, abstractDataMem_13, abstractDataMem_12}},
     {{abstractDataMem_11, abstractDataMem_10, abstractDataMem_9, abstractDataMem_8}},
     {{abstractDataMem_7, abstractDataMem_6, abstractDataMem_5, abstractDataMem_4}},
     {{abstractDataMem_3, abstractDataMem_2, abstractDataMem_1, abstractDataMem_0}},
     {32'h0},
     {32'h0},
     {32'h0},
     {{31'h0, hartHalted}}};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:782:52, :860:31, :862:31, :864:31, :934:61, :982:39, :1162:26, :1169:48, :1182:34, :1234:36, :1276:25, :1299:36, :1305:34, :1346:24, :1348:{20,24,39,41}, :1350:{20,23}, :1434:40, :1739:42, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:47:28, :51:67, :104:33, :143:30, :165:31, :219:25, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24, generators/rocket-chip/src/main/scala/util/MuxLiteral.scala:49:{10,48}, generators/rocket-chip/src/main/scala/util/package.scala:79:37]
  wire [2:0]         dmiNodeIn_d_bits_opcode = {2'h0, in_bits_read};	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:74:36, :105:19]
  reg                goReg;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1493:27]
  reg  [31:0]        abstractGeneratedMem_0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1585:35]
  reg  [31:0]        abstractGeneratedMem_1;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1585:35]
  wire               in_1_bits_read = auto_tl_in_a_bits_opcode == 3'h4;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:74:36]
  wire [9:0]         _out_womask_T_681 = {{2{auto_tl_in_a_bits_mask[1]}}, {8{auto_tl_in_a_bits_mask[0]}}};	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               hartResumingWrEn = out_woready_1_353 & (&_out_womask_T_681);	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire [9:0]         _out_womask_T_682 = {{2{auto_tl_in_a_bits_mask[5]}}, {8{auto_tl_in_a_bits_mask[4]}}};	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               hartExceptionWrEn = out_woready_1_353 & (&_out_womask_T_682);	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               hartHaltedWrEn = out_woready_1_536 & (&_out_womask_T_681);	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               hartGoingWrEn = out_woready_1_536 & (&_out_womask_T_682);	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               _out_wofireMux_T_262 = auto_tl_in_a_valid & auto_tl_in_d_ready & ~in_1_bits_read;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:74:36, :87:24]
  assign out_woready_1_536 = _out_wofireMux_T_262 & auto_tl_in_a_bits_address[10:3] == 8'h20 & ~(auto_tl_in_a_bits_address[11]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_woready_1_353 = _out_wofireMux_T_262 & auto_tl_in_a_bits_address[10:3] == 8'h21 & ~(auto_tl_in_a_bits_address[11]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_1_938 = _out_wofireMux_T_262 & auto_tl_in_a_bits_address[10:3] == 8'h68 & ~(auto_tl_in_a_bits_address[11]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_1_518 = _out_wofireMux_T_262 & auto_tl_in_a_bits_address[10:3] == 8'h69 & ~(auto_tl_in_a_bits_address[11]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_1_199 = _out_wofireMux_T_262 & auto_tl_in_a_bits_address[10:3] == 8'h6A & ~(auto_tl_in_a_bits_address[11]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_1_1098 = _out_wofireMux_T_262 & auto_tl_in_a_bits_address[10:3] == 8'h6B & ~(auto_tl_in_a_bits_address[11]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_1_738 = _out_wofireMux_T_262 & auto_tl_in_a_bits_address[10:3] == 8'h6C & ~(auto_tl_in_a_bits_address[11]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_1_450 = _out_wofireMux_T_262 & auto_tl_in_a_bits_address[10:3] == 8'h6D & ~(auto_tl_in_a_bits_address[11]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_1_119 = _out_wofireMux_T_262 & auto_tl_in_a_bits_address[10:3] == 8'h6E & ~(auto_tl_in_a_bits_address[11]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_1_1170 = _out_wofireMux_T_262 & auto_tl_in_a_bits_address[10:3] == 8'h6F & ~(auto_tl_in_a_bits_address[11]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_1_834 = _out_wofireMux_T_262 & auto_tl_in_a_bits_address[10:3] == 8'h70 & ~(auto_tl_in_a_bits_address[11]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_1_664 = _out_wofireMux_T_262 & auto_tl_in_a_bits_address[10:3] == 8'h71 & ~(auto_tl_in_a_bits_address[11]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_1_986 = _out_wofireMux_T_262 & auto_tl_in_a_bits_address[10:3] == 8'h72 & ~(auto_tl_in_a_bits_address[11]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_1_39 = _out_wofireMux_T_262 & auto_tl_in_a_bits_address[10:3] == 8'h73 & ~(auto_tl_in_a_bits_address[11]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire [255:0]       _GEN_1 =
    {{~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {~(auto_tl_in_a_bits_address[11])},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {auto_tl_in_a_bits_address[11]},
     {auto_tl_in_a_bits_address[11]},
     {auto_tl_in_a_bits_address[11]},
     {auto_tl_in_a_bits_address[11]},
     {auto_tl_in_a_bits_address[11]},
     {auto_tl_in_a_bits_address[11]},
     {auto_tl_in_a_bits_address[11]},
     {auto_tl_in_a_bits_address[11]},
     {auto_tl_in_a_bits_address[11]},
     {auto_tl_in_a_bits_address[11]},
     {auto_tl_in_a_bits_address[11]}};	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24, generators/rocket-chip/src/main/scala/util/MuxLiteral.scala:49:10]
  wire [255:0][63:0] _GEN_2 =
    {{{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {{abstractDataMem_31, abstractDataMem_30, abstractDataMem_29, abstractDataMem_28, abstractDataMem_27, abstractDataMem_26, abstractDataMem_25, abstractDataMem_24}},
     {{abstractDataMem_23, abstractDataMem_22, abstractDataMem_21, abstractDataMem_20, abstractDataMem_19, abstractDataMem_18, abstractDataMem_17, abstractDataMem_16}},
     {{abstractDataMem_15, abstractDataMem_14, abstractDataMem_13, abstractDataMem_12, abstractDataMem_11, abstractDataMem_10, abstractDataMem_9, abstractDataMem_8}},
     {{abstractDataMem_7, abstractDataMem_6, abstractDataMem_5, abstractDataMem_4, abstractDataMem_3, abstractDataMem_2, abstractDataMem_1, abstractDataMem_0}},
     {{programBufferMem_63, programBufferMem_62, programBufferMem_61, programBufferMem_60, programBufferMem_59, programBufferMem_58, programBufferMem_57, programBufferMem_56}},
     {{programBufferMem_55, programBufferMem_54, programBufferMem_53, programBufferMem_52, programBufferMem_51, programBufferMem_50, programBufferMem_49, programBufferMem_48}},
     {{programBufferMem_47, programBufferMem_46, programBufferMem_45, programBufferMem_44, programBufferMem_43, programBufferMem_42, programBufferMem_41, programBufferMem_40}},
     {{programBufferMem_39, programBufferMem_38, programBufferMem_37, programBufferMem_36, programBufferMem_35, programBufferMem_34, programBufferMem_33, programBufferMem_32}},
     {{programBufferMem_31, programBufferMem_30, programBufferMem_29, programBufferMem_28, programBufferMem_27, programBufferMem_26, programBufferMem_25, programBufferMem_24}},
     {{programBufferMem_23, programBufferMem_22, programBufferMem_21, programBufferMem_20, programBufferMem_19, programBufferMem_18, programBufferMem_17, programBufferMem_16}},
     {{programBufferMem_15, programBufferMem_14, programBufferMem_13, programBufferMem_12, programBufferMem_11, programBufferMem_10, programBufferMem_9, programBufferMem_8}},
     {{programBufferMem_7, programBufferMem_6, programBufferMem_5, programBufferMem_4, programBufferMem_3, programBufferMem_2, programBufferMem_1, programBufferMem_0}},
     {{abstractGeneratedMem_1, abstractGeneratedMem_0}},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h380006F},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h100073},
     {64'h100026237B200073},
     {64'h7B20247310802423},
     {64'hF140247330000067},
     {64'h100022237B202473},
     {64'h4086300147413},
     {64'hFE0408E300347413},
     {64'h4004440310802023},
     {64'hF14024737B241073},
     {64'hFF0000F0440006F},
     {64'h380006F00C0006F}};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :862:31, :1299:36, :1305:34, :1493:27, :1585:35, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24, generators/rocket-chip/src/main/scala/util/MuxLiteral.scala:49:10]
  wire [2:0]         tlNodeIn_d_bits_opcode = {2'h0, in_1_bits_read};	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:74:36, :105:19]
  assign abstractCommandBusy = |ctrlStateReg;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1731:27, :1739:42]
  wire               commandRegIsAccessRegister = COMMANDReg_cmdtype == 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1276:25, :1756:58]
  wire               _GEN_3 = ~(COMMANDReg_control[17]) | (|(COMMANDReg_control[15:12])) & COMMANDReg_control[15:0] < 16'h1020 & (COMMANDReg_control[22:20] == 3'h2 | COMMANDReg_control[22:20] == 3'h3);	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1276:25, :1532:71, :1764:{63,72,106}, :1765:{58,70,104,117}, :1775:{19,54}]
  wire               commandRegIsUnsupported = ~commandRegIsAccessRegister | ~_GEN_3;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1756:58, :1760:43, :1772:39, :1773:115, :1774:33, :1775:{54,73}, :1776:33]
  wire               commandRegBadHaltResume = commandRegIsAccessRegister & _GEN_3 & ~hartHalted;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:860:31, :1756:58, :1761:43, :1772:39, :1773:115, :1775:{54,73}, :1777:{33,36}]
  wire               _regAccessRegisterCommand_T_1 = ABSTRACTCSReg_cmderr == 3'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1182:34, :1781:103]
  wire               _GEN_4 = COMMANDWrEn & ~(|(COMMANDWrDataVal[31:24])) & _regAccessRegisterCommand_T_1 | autoexec & commandRegIsAccessRegister & _regAccessRegisterCommand_T_1;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:297:{24,30}, :1271:{42,48,73}, :1278:39, :1279:65, :1284:40, :1755:60, :1756:58, :1781:{48,78,103}, :1782:{48,78}, :1789:37]
  wire               _GEN_5 = ctrlStateReg == 2'h1;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1731:27, :1796:30]
  wire               _GEN_6 = commandRegIsUnsupported | commandRegBadHaltResume;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1760:43, :1761:43, :1772:39, :1773:115, :1775:73, :1777:33, :1803:38, :1805:22, :1806:43, :1808:22, :1810:33]
  wire               goAbstract = (|ctrlStateReg) & _GEN_5 & ~_GEN_6;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1494:32, :1731:27, :1741:44, :1788:47, :1796:{30,59}, :1803:38, :1805:22, :1806:43, :1808:22, :1810:33]
  wire               _GEN_7 = ctrlStateReg == 2'h2;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1731:27, :1817:30]
  `ifndef SYNTHESIS	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1505:15]
    wire _GEN_8 = (|ctrlStateReg) & ctrlStateReg != 2'h1;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1731:27, :1741:44, :1796:{30,59}]
    always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1505:15]
      if (io_dmactive & ~goAbstract & hartGoingWrEn & ~reset & (|(auto_tl_in_a_bits_data[41:32]))) begin	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1494:32, :1502:25, :1504:33, :1505:{15,28}, :1788:47, :1796:59, :1803:38, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1505:15]
          $error("Assertion failed: Unexpected 'GOING' hart.\n    at Debug.scala:1505 assert(hartGoingId === 0.U, \"Unexpected 'GOING' hart.\")//Chisel3 #540 %%%%x, expected %%%%x\", hartGoingId, 0.U)\n");	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1505:15]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1505:15]
          $fatal;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1505:15]
      end
      if (_GEN_8 & _GEN_7 & hartExceptionWrEn & ~reset & (|(auto_tl_in_a_bits_data[41:32]))) begin	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1505:{15,28}, :1796:59, :1817:{30,51}, :1825:31, :1826:15, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1826:15]
          $error("Assertion failed: Unexpected 'EXCEPTION' hart\n    at Debug.scala:1826 assert(hartExceptionId === 0.U, \"Unexpected 'EXCEPTION' hart\")//Chisel3 #540, %%%%x, expected %%%%x\", hartExceptionId, 0.U)\n");	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1826:15]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1826:15]
          $fatal;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1826:15]
      end
      if (_GEN_8 & ctrlStateReg != 2'h2 & (&ctrlStateReg) & ~reset) begin	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1505:15, :1731:27, :1796:59, :1817:{30,51}, :1830:{30,53}, :1831:13]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1831:13]
          $error("Assertion failed: Should not be in custom state unless we need it.\n    at Debug.scala:1831 assert(needCustom.B, \"Should not be in custom state unless we need it.\")\n");	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1831:13]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1831:13]
          $fatal;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1831:13]
      end
      if (~reset & ~(~io_dmactive | ~hartExceptionWrEn | _GEN_7)) begin	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:953:11, :1505:15, :1817:30, :1844:{12,27,30,49}, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1844:12]
          $error("Assertion failed: Unexpected EXCEPTION write: should only get it in Debug Module EXEC state\n    at Debug.scala:1844 assert ((!io.dmactive || !hartExceptionWrEn || ctrlStateReg === CtrlState(Exec)),\n");	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1844:12]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1844:12]
          $fatal;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1844:12]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire               _sbErrorReg_2_T_10 = SBDATAWrEn_0 | tryRdEn;	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:180:68, :227:39, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               _sbErrorReg_2_T_12 = _sb2tlOpt_io_rdDone | _sb2tlOpt_io_wrDone;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:782:52, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:229:54]
  always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
    hartHalted <= io_dmactive & (hartHaltedWrEn | ~hartResumingWrEn & hartHalted) & ~_hartIsInResetSync_0_debug_hartReset_0_io_q;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:860:31, :1314:45, :1315:23, :1319:42, :1324:31, :1326:25, :1327:39, :1329:25, :1332:{25,42}, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24, generators/rocket-chip/src/main/scala/util/ShiftReg.scala:45:23]
    resumeReqRegs <= io_dmactive & (resumereq ? (resumeReqRegs | hamaskWrSel_0) & ~_hartIsInResetSync_0_debug_hartReset_0_io_q : ~hartResumingWrEn & resumeReqRegs & ~_hartIsInResetSync_0_debug_hartReset_0_io_q);	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:862:31, :934:61, :982:39, :1314:45, :1316:23, :1319:{23,40,42}, :1327:39, :1329:25, :1332:25, :1335:33, :1337:25, :1339:26, :1341:{25,43,65}, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24, generators/rocket-chip/src/main/scala/util/ShiftReg.scala:45:23]
    haveResetBitRegs <= io_dmactive & (io_innerCtrl_valid & io_innerCtrl_bits_ackhavereset ? haveResetBitRegs & ~hamaskWrSel_0 | _hartIsInResetSync_0_debug_hartReset_0_io_q : haveResetBitRegs | _hartIsInResetSync_0_debug_hartReset_0_io_q);	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:864:31, :934:61, :1012:44, :1013:24, :1015:{31,66}, :1016:{26,47,50,74}, :1018:{26,46}, generators/rocket-chip/src/main/scala/util/ShiftReg.scala:45:23]
    ABSTRACTCSReg_cmderr <=
      io_dmactive
        ? (ABSTRACTCSWrEnMaybe & (|ctrlStateReg) | autoexecdataWrEnMaybe & (|ctrlStateReg) | autoexecprogbufWrEnMaybe & (|ctrlStateReg) | COMMANDWrEnMaybe & (|ctrlStateReg) | (dmiAbstractDataAccessVec_0 | dmiAbstractDataWrEnMaybe_1 | dmiAbstractDataRdEn_1 | dmiAbstractDataWrEnMaybe_2 | dmiAbstractDataRdEn_2 | dmiAbstractDataWrEnMaybe_3 | dmiAbstractDataRdEn_3 | dmiAbstractDataAccessVec_4 | dmiAbstractDataWrEnMaybe_5 | dmiAbstractDataRdEn_5 | dmiAbstractDataWrEnMaybe_6 | dmiAbstractDataRdEn_6 | dmiAbstractDataWrEnMaybe_7 | dmiAbstractDataRdEn_7 | dmiAbstractDataAccessVec_8 | dmiAbstractDataWrEnMaybe_9 | dmiAbstractDataRdEn_9 | dmiAbstractDataWrEnMaybe_10 | dmiAbstractDataRdEn_10 | dmiAbstractDataWrEnMaybe_11 | dmiAbstractDataRdEn_11 | dmiAbstractDataAccessVec_12 | dmiAbstractDataWrEnMaybe_13 | dmiAbstractDataRdEn_13 | dmiAbstractDataWrEnMaybe_14 | dmiAbstractDataRdEn_14 | dmiAbstractDataWrEnMaybe_15 | dmiAbstractDataRdEn_15 | dmiAbstractDataAccessVec_16 | dmiAbstractDataWrEnMaybe_17 | dmiAbstractDataRdEn_17 | dmiAbstractDataWrEnMaybe_18 | dmiAbstractDataRdEn_18 | dmiAbstractDataWrEnMaybe_19 | dmiAbstractDataRdEn_19 | dmiAbstractDataAccessVec_20 | dmiAbstractDataWrEnMaybe_21 | dmiAbstractDataRdEn_21 | dmiAbstractDataWrEnMaybe_22 | dmiAbstractDataRdEn_22 | dmiAbstractDataWrEnMaybe_23 | dmiAbstractDataRdEn_23 | dmiAbstractDataAccessVec_24 | dmiAbstractDataWrEnMaybe_25 | dmiAbstractDataRdEn_25 | dmiAbstractDataWrEnMaybe_26 | dmiAbstractDataRdEn_26 | dmiAbstractDataWrEnMaybe_27 | dmiAbstractDataRdEn_27 | dmiAbstractDataAccessVec_28 | dmiAbstractDataWrEnMaybe_29 | dmiAbstractDataRdEn_29 | dmiAbstractDataWrEnMaybe_30 | dmiAbstractDataRdEn_30 | dmiAbstractDataWrEnMaybe_31 | dmiAbstractDataRdEn_31) & (|ctrlStateReg)
           | (dmiProgramBufferAccessVec_0 | dmiProgramBufferWrEnMaybe_1 | dmiProgramBufferRdEn_1 | dmiProgramBufferWrEnMaybe_2 | dmiProgramBufferRdEn_2 | dmiProgramBufferWrEnMaybe_3 | dmiProgramBufferRdEn_3 | dmiProgramBufferAccessVec_4 | dmiProgramBufferWrEnMaybe_5 | dmiProgramBufferRdEn_5 | dmiProgramBufferWrEnMaybe_6 | dmiProgramBufferRdEn_6 | dmiProgramBufferWrEnMaybe_7 | dmiProgramBufferRdEn_7 | dmiProgramBufferAccessVec_8 | dmiProgramBufferWrEnMaybe_9 | dmiProgramBufferRdEn_9 | dmiProgramBufferWrEnMaybe_10 | dmiProgramBufferRdEn_10 | dmiProgramBufferWrEnMaybe_11 | dmiProgramBufferRdEn_11 | dmiProgramBufferAccessVec_12 | dmiProgramBufferWrEnMaybe_13 | dmiProgramBufferRdEn_13 | dmiProgramBufferWrEnMaybe_14 | dmiProgramBufferRdEn_14 | dmiProgramBufferWrEnMaybe_15 | dmiProgramBufferRdEn_15 | dmiProgramBufferAccessVec_16 | dmiProgramBufferWrEnMaybe_17 | dmiProgramBufferRdEn_17 | dmiProgramBufferWrEnMaybe_18 | dmiProgramBufferRdEn_18 | dmiProgramBufferWrEnMaybe_19 | dmiProgramBufferRdEn_19 | dmiProgramBufferAccessVec_20 | dmiProgramBufferWrEnMaybe_21 | dmiProgramBufferRdEn_21 | dmiProgramBufferWrEnMaybe_22 | dmiProgramBufferRdEn_22 | dmiProgramBufferWrEnMaybe_23 | dmiProgramBufferRdEn_23 | dmiProgramBufferAccessVec_24 | dmiProgramBufferWrEnMaybe_25 | dmiProgramBufferRdEn_25 | dmiProgramBufferWrEnMaybe_26 | dmiProgramBufferRdEn_26 | dmiProgramBufferWrEnMaybe_27 | dmiProgramBufferRdEn_27 | dmiProgramBufferAccessVec_28 | dmiProgramBufferWrEnMaybe_29 | dmiProgramBufferRdEn_29 | dmiProgramBufferWrEnMaybe_30 | dmiProgramBufferRdEn_30 | dmiProgramBufferWrEnMaybe_31 | dmiProgramBufferRdEn_31 | dmiProgramBufferAccessVec_32 | dmiProgramBufferWrEnMaybe_33 | dmiProgramBufferRdEn_33 | dmiProgramBufferWrEnMaybe_34 | dmiProgramBufferRdEn_34 | dmiProgramBufferWrEnMaybe_35 | dmiProgramBufferRdEn_35 | dmiProgramBufferAccessVec_36 | dmiProgramBufferWrEnMaybe_37 | dmiProgramBufferRdEn_37 | dmiProgramBufferWrEnMaybe_38 | dmiProgramBufferRdEn_38 | dmiProgramBufferWrEnMaybe_39 | dmiProgramBufferRdEn_39 | dmiProgramBufferAccessVec_40
              | dmiProgramBufferWrEnMaybe_41 | dmiProgramBufferRdEn_41 | dmiProgramBufferWrEnMaybe_42 | dmiProgramBufferRdEn_42 | dmiProgramBufferWrEnMaybe_43 | dmiProgramBufferRdEn_43 | dmiProgramBufferAccessVec_44 | dmiProgramBufferWrEnMaybe_45 | dmiProgramBufferRdEn_45 | dmiProgramBufferWrEnMaybe_46 | dmiProgramBufferRdEn_46 | dmiProgramBufferWrEnMaybe_47 | dmiProgramBufferRdEn_47 | dmiProgramBufferAccessVec_48 | dmiProgramBufferWrEnMaybe_49 | dmiProgramBufferRdEn_49 | dmiProgramBufferWrEnMaybe_50 | dmiProgramBufferRdEn_50 | dmiProgramBufferWrEnMaybe_51 | dmiProgramBufferRdEn_51 | dmiProgramBufferAccessVec_52 | dmiProgramBufferWrEnMaybe_53 | dmiProgramBufferRdEn_53 | dmiProgramBufferWrEnMaybe_54 | dmiProgramBufferRdEn_54 | dmiProgramBufferWrEnMaybe_55 | dmiProgramBufferRdEn_55 | dmiProgramBufferAccessVec_56 | dmiProgramBufferWrEnMaybe_57 | dmiProgramBufferRdEn_57 | dmiProgramBufferWrEnMaybe_58 | dmiProgramBufferRdEn_58 | dmiProgramBufferWrEnMaybe_59 | dmiProgramBufferRdEn_59 | dmiProgramBufferAccessVec_60 | dmiProgramBufferWrEnMaybe_61 | dmiProgramBufferRdEn_61 | dmiProgramBufferWrEnMaybe_62 | dmiProgramBufferRdEn_62 | dmiProgramBufferWrEnMaybe_63 | dmiProgramBufferRdEn_63) & (|ctrlStateReg)
             ? 3'h1
             : ~(~(|ctrlStateReg) | _GEN_5) & _GEN_7 & hartExceptionWrEn ? 3'h3 : ((|ctrlStateReg) ? _GEN_5 & commandRegIsUnsupported : ~_GEN_4 & (COMMANDWrEn & (|(COMMANDWrDataVal[31:24])) | autoexec & commandRegIsUnsupported)) ? 3'h2 : (|ctrlStateReg) & _GEN_5 & ~commandRegIsUnsupported & commandRegBadHaltResume ? 3'h4 : ({3{~(ABSTRACTCSWrEnMaybe & ~(|ctrlStateReg))}} | ~(auto_dmi_in_a_bits_data[10:8])) & ABSTRACTCSReg_cmderr)
        : 3'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:297:{24,30}, :1182:34, :1190:51, :1195:36, :1196:36, :1197:36, :1199:45, :1200:21, :1202:23, :1203:30, :1204:35, :1205:30, :1206:37, :1207:30, :1208:36, :1209:30, :1212:30, :1213:{32,58}, :1257:105, :1260:108, :1262:68, :1263:69, :1271:{42,48,73}, :1278:39, :1279:65, :1284:40, :1731:27, :1741:44, :1747:{42,74}, :1748:{42,74}, :1749:{44,74}, :1750:{42,74}, :1751:{42,74}, :1752:42, :1755:60, :1758:46, :1760:43, :1761:43, :1772:39, :1773:115, :1775:73, :1777:33, :1788:47, :1789:{37,66}, :1791:43, :1792:26, :1793:{28,56}, :1796:{30,59}, :1803:38, :1806:43, :1817:{30,51}, :1825:31, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
    if (io_dmactive) begin	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:802:16]
      if (autoexecprogbufWrEnMaybe & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1247:38, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        ABSTRACTAUTOReg_autoexecprogbuf <= auto_dmi_in_a_bits_data[31:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1234:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (autoexecdataWrEnMaybe & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1250:35, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        ABSTRACTAUTOReg_autoexecdata <= {4'h0, auto_dmi_in_a_bits_data[7:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1234:36, :1251:73, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (COMMANDWrEn) begin	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1284:40]
        COMMANDReg_cmdtype <= COMMANDWrDataVal[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:297:{24,30}, :1276:25, :1278:39, :1279:65]
        COMMANDReg_control <= COMMANDWrDataVal[23:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:297:{24,30}, :1276:25, :1278:39, :1279:65]
      end
      if (out_woready_1_834 & auto_tl_in_a_bits_mask[0])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_0 <= auto_tl_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiAbstractDataWrEnMaybe_0 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1462:60, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_0 <= auto_dmi_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_834 & auto_tl_in_a_bits_mask[1])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_1 <= auto_tl_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiAbstractDataWrEnMaybe_1 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1462:60, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_1 <= auto_dmi_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_834 & auto_tl_in_a_bits_mask[2])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_2 <= auto_tl_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiAbstractDataWrEnMaybe_2 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1462:60, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_2 <= auto_dmi_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_834 & auto_tl_in_a_bits_mask[3])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_3 <= auto_tl_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiAbstractDataWrEnMaybe_3 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1462:60, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_3 <= auto_dmi_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_834 & auto_tl_in_a_bits_mask[4])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_4 <= auto_tl_in_a_bits_data[39:32];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiAbstractDataWrEnMaybe_4 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1462:60, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_4 <= auto_dmi_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_834 & auto_tl_in_a_bits_mask[5])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_5 <= auto_tl_in_a_bits_data[47:40];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiAbstractDataWrEnMaybe_5 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1462:60, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_5 <= auto_dmi_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_834 & auto_tl_in_a_bits_mask[6])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_6 <= auto_tl_in_a_bits_data[55:48];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiAbstractDataWrEnMaybe_6 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1462:60, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_6 <= auto_dmi_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_834 & auto_tl_in_a_bits_mask[7])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_7 <= auto_tl_in_a_bits_data[63:56];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiAbstractDataWrEnMaybe_7 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1462:60, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_7 <= auto_dmi_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_664 & auto_tl_in_a_bits_mask[0])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_8 <= auto_tl_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiAbstractDataWrEnMaybe_8 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1462:60, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_8 <= auto_dmi_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_664 & auto_tl_in_a_bits_mask[1])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_9 <= auto_tl_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiAbstractDataWrEnMaybe_9 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1462:60, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_9 <= auto_dmi_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_664 & auto_tl_in_a_bits_mask[2])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_10 <= auto_tl_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiAbstractDataWrEnMaybe_10 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1462:60, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_10 <= auto_dmi_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_664 & auto_tl_in_a_bits_mask[3])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_11 <= auto_tl_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiAbstractDataWrEnMaybe_11 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1462:60, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_11 <= auto_dmi_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_664 & auto_tl_in_a_bits_mask[4])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_12 <= auto_tl_in_a_bits_data[39:32];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiAbstractDataWrEnMaybe_12 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1462:60, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_12 <= auto_dmi_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_664 & auto_tl_in_a_bits_mask[5])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_13 <= auto_tl_in_a_bits_data[47:40];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiAbstractDataWrEnMaybe_13 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1462:60, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_13 <= auto_dmi_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_664 & auto_tl_in_a_bits_mask[6])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_14 <= auto_tl_in_a_bits_data[55:48];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiAbstractDataWrEnMaybe_14 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1462:60, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_14 <= auto_dmi_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_664 & auto_tl_in_a_bits_mask[7])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_15 <= auto_tl_in_a_bits_data[63:56];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiAbstractDataWrEnMaybe_15 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1462:60, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_15 <= auto_dmi_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_986 & auto_tl_in_a_bits_mask[0])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_16 <= auto_tl_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiAbstractDataWrEnMaybe_16 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1462:60, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_16 <= auto_dmi_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_986 & auto_tl_in_a_bits_mask[1])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_17 <= auto_tl_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiAbstractDataWrEnMaybe_17 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1462:60, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_17 <= auto_dmi_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_986 & auto_tl_in_a_bits_mask[2])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_18 <= auto_tl_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiAbstractDataWrEnMaybe_18 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1462:60, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_18 <= auto_dmi_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_986 & auto_tl_in_a_bits_mask[3])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_19 <= auto_tl_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiAbstractDataWrEnMaybe_19 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1462:60, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_19 <= auto_dmi_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_986 & auto_tl_in_a_bits_mask[4])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_20 <= auto_tl_in_a_bits_data[39:32];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiAbstractDataWrEnMaybe_20 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1462:60, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_20 <= auto_dmi_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_986 & auto_tl_in_a_bits_mask[5])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_21 <= auto_tl_in_a_bits_data[47:40];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiAbstractDataWrEnMaybe_21 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1462:60, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_21 <= auto_dmi_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_986 & auto_tl_in_a_bits_mask[6])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_22 <= auto_tl_in_a_bits_data[55:48];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiAbstractDataWrEnMaybe_22 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1462:60, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_22 <= auto_dmi_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_986 & auto_tl_in_a_bits_mask[7])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_23 <= auto_tl_in_a_bits_data[63:56];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiAbstractDataWrEnMaybe_23 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1462:60, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_23 <= auto_dmi_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_39 & auto_tl_in_a_bits_mask[0])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_24 <= auto_tl_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiAbstractDataWrEnMaybe_24 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1462:60, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_24 <= auto_dmi_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_39 & auto_tl_in_a_bits_mask[1])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_25 <= auto_tl_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiAbstractDataWrEnMaybe_25 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1462:60, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_25 <= auto_dmi_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_39 & auto_tl_in_a_bits_mask[2])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_26 <= auto_tl_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiAbstractDataWrEnMaybe_26 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1462:60, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_26 <= auto_dmi_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_39 & auto_tl_in_a_bits_mask[3])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_27 <= auto_tl_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiAbstractDataWrEnMaybe_27 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1462:60, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_27 <= auto_dmi_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_39 & auto_tl_in_a_bits_mask[4])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_28 <= auto_tl_in_a_bits_data[39:32];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiAbstractDataWrEnMaybe_28 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1462:60, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_28 <= auto_dmi_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_39 & auto_tl_in_a_bits_mask[5])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_29 <= auto_tl_in_a_bits_data[47:40];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiAbstractDataWrEnMaybe_29 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1462:60, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_29 <= auto_dmi_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_39 & auto_tl_in_a_bits_mask[6])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_30 <= auto_tl_in_a_bits_data[55:48];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiAbstractDataWrEnMaybe_30 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1462:60, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_30 <= auto_dmi_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_39 & auto_tl_in_a_bits_mask[7])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_31 <= auto_tl_in_a_bits_data[63:56];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiAbstractDataWrEnMaybe_31 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1462:60, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_31 <= auto_dmi_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_938 & auto_tl_in_a_bits_mask[0])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_0 <= auto_tl_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_0 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_0 <= auto_dmi_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_938 & auto_tl_in_a_bits_mask[1])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_1 <= auto_tl_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_1 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_1 <= auto_dmi_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_938 & auto_tl_in_a_bits_mask[2])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_2 <= auto_tl_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_2 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_2 <= auto_dmi_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_938 & auto_tl_in_a_bits_mask[3])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_3 <= auto_tl_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_3 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_3 <= auto_dmi_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_938 & auto_tl_in_a_bits_mask[4])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_4 <= auto_tl_in_a_bits_data[39:32];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_4 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_4 <= auto_dmi_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_938 & auto_tl_in_a_bits_mask[5])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_5 <= auto_tl_in_a_bits_data[47:40];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_5 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_5 <= auto_dmi_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_938 & auto_tl_in_a_bits_mask[6])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_6 <= auto_tl_in_a_bits_data[55:48];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_6 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_6 <= auto_dmi_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_938 & auto_tl_in_a_bits_mask[7])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_7 <= auto_tl_in_a_bits_data[63:56];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_7 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_7 <= auto_dmi_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_518 & auto_tl_in_a_bits_mask[0])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_8 <= auto_tl_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_8 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_8 <= auto_dmi_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_518 & auto_tl_in_a_bits_mask[1])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_9 <= auto_tl_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_9 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_9 <= auto_dmi_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_518 & auto_tl_in_a_bits_mask[2])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_10 <= auto_tl_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_10 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_10 <= auto_dmi_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_518 & auto_tl_in_a_bits_mask[3])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_11 <= auto_tl_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_11 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_11 <= auto_dmi_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_518 & auto_tl_in_a_bits_mask[4])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_12 <= auto_tl_in_a_bits_data[39:32];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_12 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_12 <= auto_dmi_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_518 & auto_tl_in_a_bits_mask[5])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_13 <= auto_tl_in_a_bits_data[47:40];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_13 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_13 <= auto_dmi_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_518 & auto_tl_in_a_bits_mask[6])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_14 <= auto_tl_in_a_bits_data[55:48];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_14 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_14 <= auto_dmi_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_518 & auto_tl_in_a_bits_mask[7])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_15 <= auto_tl_in_a_bits_data[63:56];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_15 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_15 <= auto_dmi_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_199 & auto_tl_in_a_bits_mask[0])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_16 <= auto_tl_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_16 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_16 <= auto_dmi_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_199 & auto_tl_in_a_bits_mask[1])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_17 <= auto_tl_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_17 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_17 <= auto_dmi_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_199 & auto_tl_in_a_bits_mask[2])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_18 <= auto_tl_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_18 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_18 <= auto_dmi_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_199 & auto_tl_in_a_bits_mask[3])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_19 <= auto_tl_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_19 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_19 <= auto_dmi_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_199 & auto_tl_in_a_bits_mask[4])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_20 <= auto_tl_in_a_bits_data[39:32];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_20 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_20 <= auto_dmi_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_199 & auto_tl_in_a_bits_mask[5])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_21 <= auto_tl_in_a_bits_data[47:40];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_21 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_21 <= auto_dmi_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_199 & auto_tl_in_a_bits_mask[6])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_22 <= auto_tl_in_a_bits_data[55:48];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_22 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_22 <= auto_dmi_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_199 & auto_tl_in_a_bits_mask[7])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_23 <= auto_tl_in_a_bits_data[63:56];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_23 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_23 <= auto_dmi_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_1098 & auto_tl_in_a_bits_mask[0])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_24 <= auto_tl_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_24 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_24 <= auto_dmi_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_1098 & auto_tl_in_a_bits_mask[1])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_25 <= auto_tl_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_25 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_25 <= auto_dmi_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_1098 & auto_tl_in_a_bits_mask[2])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_26 <= auto_tl_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_26 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_26 <= auto_dmi_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_1098 & auto_tl_in_a_bits_mask[3])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_27 <= auto_tl_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_27 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_27 <= auto_dmi_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_1098 & auto_tl_in_a_bits_mask[4])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_28 <= auto_tl_in_a_bits_data[39:32];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_28 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_28 <= auto_dmi_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_1098 & auto_tl_in_a_bits_mask[5])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_29 <= auto_tl_in_a_bits_data[47:40];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_29 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_29 <= auto_dmi_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_1098 & auto_tl_in_a_bits_mask[6])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_30 <= auto_tl_in_a_bits_data[55:48];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_30 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_30 <= auto_dmi_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_1098 & auto_tl_in_a_bits_mask[7])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_31 <= auto_tl_in_a_bits_data[63:56];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_31 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_31 <= auto_dmi_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_738 & auto_tl_in_a_bits_mask[0])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_32 <= auto_tl_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_32 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_32 <= auto_dmi_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_738 & auto_tl_in_a_bits_mask[1])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_33 <= auto_tl_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_33 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_33 <= auto_dmi_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_738 & auto_tl_in_a_bits_mask[2])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_34 <= auto_tl_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_34 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_34 <= auto_dmi_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_738 & auto_tl_in_a_bits_mask[3])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_35 <= auto_tl_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_35 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_35 <= auto_dmi_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_738 & auto_tl_in_a_bits_mask[4])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_36 <= auto_tl_in_a_bits_data[39:32];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_36 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_36 <= auto_dmi_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_738 & auto_tl_in_a_bits_mask[5])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_37 <= auto_tl_in_a_bits_data[47:40];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_37 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_37 <= auto_dmi_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_738 & auto_tl_in_a_bits_mask[6])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_38 <= auto_tl_in_a_bits_data[55:48];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_38 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_38 <= auto_dmi_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_738 & auto_tl_in_a_bits_mask[7])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_39 <= auto_tl_in_a_bits_data[63:56];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_39 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_39 <= auto_dmi_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_450 & auto_tl_in_a_bits_mask[0])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_40 <= auto_tl_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_40 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_40 <= auto_dmi_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_450 & auto_tl_in_a_bits_mask[1])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_41 <= auto_tl_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_41 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_41 <= auto_dmi_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_450 & auto_tl_in_a_bits_mask[2])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_42 <= auto_tl_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_42 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_42 <= auto_dmi_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_450 & auto_tl_in_a_bits_mask[3])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_43 <= auto_tl_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_43 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_43 <= auto_dmi_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_450 & auto_tl_in_a_bits_mask[4])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_44 <= auto_tl_in_a_bits_data[39:32];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_44 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_44 <= auto_dmi_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_450 & auto_tl_in_a_bits_mask[5])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_45 <= auto_tl_in_a_bits_data[47:40];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_45 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_45 <= auto_dmi_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_450 & auto_tl_in_a_bits_mask[6])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_46 <= auto_tl_in_a_bits_data[55:48];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_46 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_46 <= auto_dmi_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_450 & auto_tl_in_a_bits_mask[7])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_47 <= auto_tl_in_a_bits_data[63:56];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_47 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_47 <= auto_dmi_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_119 & auto_tl_in_a_bits_mask[0])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_48 <= auto_tl_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_48 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_48 <= auto_dmi_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_119 & auto_tl_in_a_bits_mask[1])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_49 <= auto_tl_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_49 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_49 <= auto_dmi_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_119 & auto_tl_in_a_bits_mask[2])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_50 <= auto_tl_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_50 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_50 <= auto_dmi_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_119 & auto_tl_in_a_bits_mask[3])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_51 <= auto_tl_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_51 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_51 <= auto_dmi_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_119 & auto_tl_in_a_bits_mask[4])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_52 <= auto_tl_in_a_bits_data[39:32];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_52 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_52 <= auto_dmi_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_119 & auto_tl_in_a_bits_mask[5])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_53 <= auto_tl_in_a_bits_data[47:40];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_53 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_53 <= auto_dmi_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_119 & auto_tl_in_a_bits_mask[6])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_54 <= auto_tl_in_a_bits_data[55:48];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_54 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_54 <= auto_dmi_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_119 & auto_tl_in_a_bits_mask[7])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_55 <= auto_tl_in_a_bits_data[63:56];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_55 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_55 <= auto_dmi_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_1170 & auto_tl_in_a_bits_mask[0])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_56 <= auto_tl_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_56 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_56 <= auto_dmi_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_1170 & auto_tl_in_a_bits_mask[1])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_57 <= auto_tl_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_57 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_57 <= auto_dmi_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_1170 & auto_tl_in_a_bits_mask[2])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_58 <= auto_tl_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_58 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_58 <= auto_dmi_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_1170 & auto_tl_in_a_bits_mask[3])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_59 <= auto_tl_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_59 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_59 <= auto_dmi_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_1170 & auto_tl_in_a_bits_mask[4])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_60 <= auto_tl_in_a_bits_data[39:32];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_60 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_60 <= auto_dmi_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_1170 & auto_tl_in_a_bits_mask[5])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_61 <= auto_tl_in_a_bits_data[47:40];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_61 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_61 <= auto_dmi_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_1170 & auto_tl_in_a_bits_mask[6])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_62 <= auto_tl_in_a_bits_data[55:48];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_62 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_62 <= auto_dmi_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_1170 & auto_tl_in_a_bits_mask[7])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_63 <= auto_tl_in_a_bits_data[63:56];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_63 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_63 <= auto_dmi_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_45 & auto_dmi_in_a_bits_mask[2])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        SBCSFieldsReg_sbaccess <= auto_dmi_in_a_bits_data[19:17];	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:47:28, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (SBADDRESSWrEn_0 & ~(|SBCSRdData_sberror) & ~SBCSFieldsReg_sbbusy & ~SBCSFieldsReg_sbbusyerror)	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:47:28, :119:{37,40,60,63,85,88}, :240:28, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        SBADDRESSFieldsReg_0 <= SBADDRESSWrEn_0 ? auto_dmi_in_a_bits_data : 32'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:297:{24,30}, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:104:33, :106:38, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if ((_sb2tlOpt_io_rdDone | _sb2tlOpt_io_wrDone) & SBCSFieldsReg_sbautoincrement)	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:782:52, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:47:28, :120:{44,71}]
        SBADDRESSFieldsReg_0 <= SBADDRESSFieldsReg_0 + {24'h0, 8'h1 << SBCSFieldsReg_sbaccess};	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:47:28, :104:33, :111:{60,67}]
      if (SBDATAWrEn_0 & ~SBCSFieldsReg_sbbusy & ~SBCSFieldsReg_sbbusyerror & ~(|SBCSRdData_sberror))	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:47:28, :119:40, :160:{39,42,64,67,94,97}, :240:28, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        SBDATAFieldsReg_0_0 <= SBDATAWrData_0[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:297:{24,30}, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:143:30, :147:35, :160:133]
      else if (_sb2tlOpt_io_rdLoad_0)	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:782:52]
        SBDATAFieldsReg_0_0 <= _sb2tlOpt_io_dataOut;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:782:52, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:143:30]
      if (SBDATAWrEn_0 & ~SBCSFieldsReg_sbbusy & ~SBCSFieldsReg_sbbusyerror & ~(|SBCSRdData_sberror))	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:47:28, :119:40, :160:{39,42,64,67,94,97}, :240:28, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        SBDATAFieldsReg_0_1 <= SBDATAWrData_0[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:297:{24,30}, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:143:30, :147:35, :160:133]
      else if (_sb2tlOpt_io_rdLoad_1)	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:782:52]
        SBDATAFieldsReg_0_1 <= _sb2tlOpt_io_dataOut;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:782:52, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:143:30]
      if (SBDATAWrEn_0 & ~SBCSFieldsReg_sbbusy & ~SBCSFieldsReg_sbbusyerror & ~(|SBCSRdData_sberror))	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:47:28, :119:40, :160:{39,42,64,67,94,97}, :240:28, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        SBDATAFieldsReg_0_2 <= SBDATAWrData_0[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:297:{24,30}, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:143:30, :147:35, :160:133]
      else if (_sb2tlOpt_io_rdLoad_2)	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:782:52]
        SBDATAFieldsReg_0_2 <= _sb2tlOpt_io_dataOut;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:782:52, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:143:30]
      if (SBDATAWrEn_0 & ~SBCSFieldsReg_sbbusy & ~SBCSFieldsReg_sbbusyerror & ~(|SBCSRdData_sberror))	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:47:28, :119:40, :160:{39,42,64,67,94,97}, :240:28, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        SBDATAFieldsReg_0_3 <= SBDATAWrData_0[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:297:{24,30}, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:143:30, :147:35, :160:133]
      else if (_sb2tlOpt_io_rdLoad_3)	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:782:52]
        SBDATAFieldsReg_0_3 <= _sb2tlOpt_io_dataOut;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:782:52, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:143:30]
      if (SBDATAWrEn_1 & ~SBCSFieldsReg_sbbusy & ~SBCSFieldsReg_sbbusyerror & ~(|SBCSRdData_sberror))	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:47:28, :119:40, :160:{39,42,64,67,94,97}, :240:28, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        SBDATAFieldsReg_1_0 <= SBDATAWrData_1[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:297:{24,30}, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:143:30, :147:35, :160:133]
      else if (_sb2tlOpt_io_rdLoad_4)	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:782:52]
        SBDATAFieldsReg_1_0 <= _sb2tlOpt_io_dataOut;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:782:52, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:143:30]
      if (SBDATAWrEn_1 & ~SBCSFieldsReg_sbbusy & ~SBCSFieldsReg_sbbusyerror & ~(|SBCSRdData_sberror))	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:47:28, :119:40, :160:{39,42,64,67,94,97}, :240:28, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        SBDATAFieldsReg_1_1 <= SBDATAWrData_1[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:297:{24,30}, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:143:30, :147:35, :160:133]
      else if (_sb2tlOpt_io_rdLoad_5)	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:782:52]
        SBDATAFieldsReg_1_1 <= _sb2tlOpt_io_dataOut;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:782:52, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:143:30]
      if (SBDATAWrEn_1 & ~SBCSFieldsReg_sbbusy & ~SBCSFieldsReg_sbbusyerror & ~(|SBCSRdData_sberror))	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:47:28, :119:40, :160:{39,42,64,67,94,97}, :240:28, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        SBDATAFieldsReg_1_2 <= SBDATAWrData_1[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:297:{24,30}, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:143:30, :147:35, :160:133]
      else if (_sb2tlOpt_io_rdLoad_6)	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:782:52]
        SBDATAFieldsReg_1_2 <= _sb2tlOpt_io_dataOut;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:782:52, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:143:30]
      if (SBDATAWrEn_1 & ~SBCSFieldsReg_sbbusy & ~SBCSFieldsReg_sbbusyerror & ~(|SBCSRdData_sberror))	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:47:28, :119:40, :160:{39,42,64,67,94,97}, :240:28, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        SBDATAFieldsReg_1_3 <= SBDATAWrData_1[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:297:{24,30}, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:143:30, :147:35, :160:133]
      else if (_sb2tlOpt_io_rdLoad_7)	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:782:52]
        SBDATAFieldsReg_1_3 <= _sb2tlOpt_io_dataOut;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:782:52, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:143:30]
      if (|ctrlStateReg) begin	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1731:27, :1741:44]
        if (_GEN_5)	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1796:30]
          ctrlStateReg <= {~_GEN_6, 1'h0};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1731:27, :1803:38, :1805:22, :1806:43, :1808:22, :1810:33]
        else if (_GEN_7 & (hartExceptionWrEn | ~goReg & hartHaltedWrEn))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1493:27, :1734:32, :1817:{30,51}, :1822:{18,30,116}, :1823:22, :1825:31, :1827:24, :1830:53, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
          ctrlStateReg <= 2'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1731:27]
      end
      else if (_GEN_4)	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1789:37]
        ctrlStateReg <= 2'h1;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1731:27]
    end
    else begin	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:802:16]
      ABSTRACTAUTOReg_autoexecprogbuf <= 16'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1234:36]
      ABSTRACTAUTOReg_autoexecdata <= 12'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1234:36]
      COMMANDReg_cmdtype <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1276:25]
      COMMANDReg_control <= 24'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1276:25]
      abstractDataMem_0 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
      abstractDataMem_1 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
      abstractDataMem_2 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
      abstractDataMem_3 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
      abstractDataMem_4 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
      abstractDataMem_5 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
      abstractDataMem_6 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
      abstractDataMem_7 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
      abstractDataMem_8 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
      abstractDataMem_9 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
      abstractDataMem_10 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
      abstractDataMem_11 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
      abstractDataMem_12 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
      abstractDataMem_13 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
      abstractDataMem_14 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
      abstractDataMem_15 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
      abstractDataMem_16 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
      abstractDataMem_17 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
      abstractDataMem_18 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
      abstractDataMem_19 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
      abstractDataMem_20 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
      abstractDataMem_21 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
      abstractDataMem_22 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
      abstractDataMem_23 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
      abstractDataMem_24 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
      abstractDataMem_25 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
      abstractDataMem_26 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
      abstractDataMem_27 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
      abstractDataMem_28 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
      abstractDataMem_29 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
      abstractDataMem_30 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
      abstractDataMem_31 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
      programBufferMem_0 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_1 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_2 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_3 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_4 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_5 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_6 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_7 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_8 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_9 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_10 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_11 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_12 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_13 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_14 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_15 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_16 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_17 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_18 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_19 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_20 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_21 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_22 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_23 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_24 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_25 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_26 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_27 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_28 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_29 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_30 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_31 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_32 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_33 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_34 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_35 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_36 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_37 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_38 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_39 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_40 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_41 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_42 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_43 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_44 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_45 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_46 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_47 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_48 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_49 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_50 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_51 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_52 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_53 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_54 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_55 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_56 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_57 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_58 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_59 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_60 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_61 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_62 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_63 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      SBCSFieldsReg_sbbusy <= |_sb2tlOpt_io_sbStateOut;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:782:52, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:47:28, :51:67]
      SBCSFieldsReg_sbaccess <= 3'h2;	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:47:28]
      SBADDRESSFieldsReg_0 <= 32'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:104:33]
      SBDATAFieldsReg_0_0 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:143:30]
      SBDATAFieldsReg_0_1 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:143:30]
      SBDATAFieldsReg_0_2 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:143:30]
      SBDATAFieldsReg_0_3 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:143:30]
      SBDATAFieldsReg_1_0 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:143:30]
      SBDATAFieldsReg_1_1 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:143:30]
      SBDATAFieldsReg_1_2 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:143:30]
      SBDATAFieldsReg_1_3 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:143:30]
      ctrlStateReg <= 2'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1731:27]
    end
    SBCSFieldsReg_sbbusyerror <= ~(~io_dmactive | out_woready_45 & auto_dmi_in_a_bits_mask[2] & auto_dmi_in_a_bits_data[22]) & (SBADDRESSWrEn_0 & (|_sb2tlOpt_io_sbStateOut) | (SBDATARdEn_0 | _out_rofireMux_T_1 & out_backSel_61 & ~(auto_dmi_in_a_bits_address[8]) & (|out_backMask) | SBDATAWrEn_0 | SBDATAWrEn_1) & (|_sb2tlOpt_io_sbStateOut) | SBCSFieldsReg_sbbusyerror);	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:782:52, :953:11, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:47:28, :51:67, :176:51, :177:51, :205:42, :206:21, :208:{37,43,60}, :209:{43,59}, :210:{43,57,73}, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
    SBCSFieldsReg_sbreadonaddr <= io_dmactive & (out_woready_45 & auto_dmi_in_a_bits_mask[2] ? auto_dmi_in_a_bits_data[20] : SBCSFieldsReg_sbreadonaddr);	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:47:28, :205:42, :206:21, :211:{37,43}, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
    SBCSFieldsReg_sbautoincrement <= io_dmactive & (out_woready_45 & auto_dmi_in_a_bits_mask[2] ? auto_dmi_in_a_bits_data[16] : SBCSFieldsReg_sbautoincrement);	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:47:28, :205:42, :206:21, :212:{37,43}, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
    SBCSFieldsReg_sbreadondata <= io_dmactive & (out_woready_45 & auto_dmi_in_a_bits_mask[1] ? auto_dmi_in_a_bits_data[15] : SBCSFieldsReg_sbreadondata);	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:47:28, :205:42, :206:21, :213:{37,43}, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
    sbErrorReg_0 <= ~(~io_dmactive | sberrorWrEn & auto_dmi_in_a_bits_data[12] | sb2tlOpt_io_wrEn & ~_sb2tlOpt_io_wrLegal | sb2tlOpt_io_rdEn & ~_sb2tlOpt_io_rdLegal) & (_sbErrorReg_2_T_10 & sbAlignmentError | ~(_sbErrorReg_2_T_10 & sbAccessError) & (_sbErrorReg_2_T_12 & _sb2tlOpt_io_respError | sbErrorReg_0));	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:782:52, :953:11, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:186:97, :191:91, :192:91, :193:91, :199:{60,85,115,138,156}, :200:{60,85,115,138,156}, :219:25, :220:41, :222:23, :225:{23,29,42,63}, :226:{29,52,55,81,106,109}, :227:{29,39,51}, :228:{29,51}, :229:{29,54,81}, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
    sbErrorReg_1 <= ~(~io_dmactive | sberrorWrEn & auto_dmi_in_a_bits_data[13]) & (sb2tlOpt_io_wrEn & ~_sb2tlOpt_io_wrLegal | sb2tlOpt_io_rdEn & ~_sb2tlOpt_io_rdLegal | _sbErrorReg_2_T_10 & sbAlignmentError | ~(_sbErrorReg_2_T_10 & sbAccessError) & (_sbErrorReg_2_T_12 & _sb2tlOpt_io_respError | sbErrorReg_1));	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:782:52, :953:11, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:186:97, :191:91, :192:91, :193:91, :199:{60,85,115,138,156}, :200:{60,85,115,138,156}, :219:25, :220:41, :222:23, :225:{23,29,42,63}, :226:{29,52,55,81,106,109}, :227:{29,39,51}, :228:{29,51}, :229:{29,54,81}, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
    sbErrorReg_2 <= ~(~io_dmactive | sberrorWrEn & auto_dmi_in_a_bits_data[14] | sb2tlOpt_io_wrEn & ~_sb2tlOpt_io_wrLegal | sb2tlOpt_io_rdEn & ~_sb2tlOpt_io_rdLegal | _sbErrorReg_2_T_10 & sbAlignmentError) & (_sbErrorReg_2_T_10 & sbAccessError | _sbErrorReg_2_T_12 & _sb2tlOpt_io_respError | sbErrorReg_2);	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:782:52, :953:11, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:186:97, :191:91, :192:91, :193:91, :199:{60,85,115,138,156}, :200:{60,85,115,138,156}, :219:25, :220:41, :222:23, :225:{23,29,42,63}, :226:{29,52,55,81,106,109}, :227:{29,39,51}, :228:{29,51}, :229:{29,54,81}, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
    goReg <= io_dmactive & (goAbstract | ~hartGoingWrEn & goReg);	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1493:27, :1494:32, :1499:24, :1500:13, :1502:25, :1503:15, :1504:33, :1506:15, :1788:47, :1796:59, :1803:38, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
    if (goAbstract) begin	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1494:32, :1788:47, :1796:59, :1803:38]
      abstractGeneratedMem_0 <= COMMANDReg_control[17] ? (COMMANDReg_control[16] ? {17'h7000, COMMANDReg_control[22:20], COMMANDReg_control[4:0], 7'h3} : {7'h1C, COMMANDReg_control[4:0], 5'h0, COMMANDReg_control[22:20], 12'h23}) : 32'h13;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1276:25, :1532:71, :1585:35, :1592:54, :1596:12, :1609:12, :1639:39, :1640:14]
      abstractGeneratedMem_1 <= COMMANDReg_control[18] ? 32'h13 : 32'h100073;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1276:25, :1532:71, :1585:35, :1643:39]
    end
    if (reset)	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
      hrmaskReg_0 <= 1'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:946:29]
    else	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
      hrmaskReg_0 <= io_dmactive & (io_innerCtrl_valid ? io_innerCtrl_bits_hrmask_0 : hrmaskReg_0);	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:946:29, :953:45, :954:17, :955:35, :956:17]
  end // always @(posedge)
  always @(posedge clock or posedge reset) begin	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
    if (reset)	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
      hrDebugIntReg_0 <= 1'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:960:34]
    else	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
      hrDebugIntReg_0 <= io_dmactive & hrmaskReg_0 & (_hartIsInResetSync_0_debug_hartReset_0_io_q | hrDebugIntReg_0 & ~hartHalted);	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:860:31, :946:29, :960:34, :961:47, :962:23, :964:23, generators/rocket-chip/src/main/scala/util/ShiftReg.scala:45:23, generators/rocket-chip/src/main/scala/util/package.scala:74:72, :75:75, :79:37]
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
      `FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
    initial begin	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
        `INIT_RANDOM_PROLOG_	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
        end	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
        hartHalted = _RANDOM[6'h0][0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :860:31]
        resumeReqRegs = _RANDOM[6'h0][1];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :860:31, :862:31]
        haveResetBitRegs = _RANDOM[6'h0][2];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :860:31, :864:31]
        hrmaskReg_0 = _RANDOM[6'h0][4];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :860:31, :946:29]
        hrDebugIntReg_0 = _RANDOM[6'h0][5];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :860:31, :960:34]
        ABSTRACTCSReg_cmderr = _RANDOM[6'h0][29:27];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :860:31, :1182:34]
        ABSTRACTAUTOReg_autoexecprogbuf = _RANDOM[6'h1][21:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1234:36]
        ABSTRACTAUTOReg_autoexecdata = {_RANDOM[6'h1][31:26], _RANDOM[6'h2][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1234:36]
        COMMANDReg_cmdtype = _RANDOM[6'h2][13:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1234:36, :1276:25]
        COMMANDReg_control = {_RANDOM[6'h2][31:14], _RANDOM[6'h3][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1234:36, :1276:25]
        abstractDataMem_0 = _RANDOM[6'h3][13:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1276:25, :1299:36]
        abstractDataMem_1 = _RANDOM[6'h3][21:14];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1276:25, :1299:36]
        abstractDataMem_2 = _RANDOM[6'h3][29:22];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1276:25, :1299:36]
        abstractDataMem_3 = {_RANDOM[6'h3][31:30], _RANDOM[6'h4][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1276:25, :1299:36]
        abstractDataMem_4 = _RANDOM[6'h4][13:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1299:36]
        abstractDataMem_5 = _RANDOM[6'h4][21:14];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1299:36]
        abstractDataMem_6 = _RANDOM[6'h4][29:22];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1299:36]
        abstractDataMem_7 = {_RANDOM[6'h4][31:30], _RANDOM[6'h5][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1299:36]
        abstractDataMem_8 = _RANDOM[6'h5][13:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1299:36]
        abstractDataMem_9 = _RANDOM[6'h5][21:14];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1299:36]
        abstractDataMem_10 = _RANDOM[6'h5][29:22];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1299:36]
        abstractDataMem_11 = {_RANDOM[6'h5][31:30], _RANDOM[6'h6][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1299:36]
        abstractDataMem_12 = _RANDOM[6'h6][13:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1299:36]
        abstractDataMem_13 = _RANDOM[6'h6][21:14];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1299:36]
        abstractDataMem_14 = _RANDOM[6'h6][29:22];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1299:36]
        abstractDataMem_15 = {_RANDOM[6'h6][31:30], _RANDOM[6'h7][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1299:36]
        abstractDataMem_16 = _RANDOM[6'h7][13:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1299:36]
        abstractDataMem_17 = _RANDOM[6'h7][21:14];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1299:36]
        abstractDataMem_18 = _RANDOM[6'h7][29:22];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1299:36]
        abstractDataMem_19 = {_RANDOM[6'h7][31:30], _RANDOM[6'h8][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1299:36]
        abstractDataMem_20 = _RANDOM[6'h8][13:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1299:36]
        abstractDataMem_21 = _RANDOM[6'h8][21:14];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1299:36]
        abstractDataMem_22 = _RANDOM[6'h8][29:22];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1299:36]
        abstractDataMem_23 = {_RANDOM[6'h8][31:30], _RANDOM[6'h9][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1299:36]
        abstractDataMem_24 = _RANDOM[6'h9][13:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1299:36]
        abstractDataMem_25 = _RANDOM[6'h9][21:14];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1299:36]
        abstractDataMem_26 = _RANDOM[6'h9][29:22];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1299:36]
        abstractDataMem_27 = {_RANDOM[6'h9][31:30], _RANDOM[6'hA][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1299:36]
        abstractDataMem_28 = _RANDOM[6'hA][13:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1299:36]
        abstractDataMem_29 = _RANDOM[6'hA][21:14];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1299:36]
        abstractDataMem_30 = _RANDOM[6'hA][29:22];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1299:36]
        abstractDataMem_31 = {_RANDOM[6'hA][31:30], _RANDOM[6'hB][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1299:36]
        programBufferMem_0 = _RANDOM[6'hB][13:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1299:36, :1305:34]
        programBufferMem_1 = _RANDOM[6'hB][21:14];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1299:36, :1305:34]
        programBufferMem_2 = _RANDOM[6'hB][29:22];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1299:36, :1305:34]
        programBufferMem_3 = {_RANDOM[6'hB][31:30], _RANDOM[6'hC][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1299:36, :1305:34]
        programBufferMem_4 = _RANDOM[6'hC][13:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_5 = _RANDOM[6'hC][21:14];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_6 = _RANDOM[6'hC][29:22];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_7 = {_RANDOM[6'hC][31:30], _RANDOM[6'hD][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_8 = _RANDOM[6'hD][13:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_9 = _RANDOM[6'hD][21:14];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_10 = _RANDOM[6'hD][29:22];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_11 = {_RANDOM[6'hD][31:30], _RANDOM[6'hE][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_12 = _RANDOM[6'hE][13:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_13 = _RANDOM[6'hE][21:14];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_14 = _RANDOM[6'hE][29:22];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_15 = {_RANDOM[6'hE][31:30], _RANDOM[6'hF][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_16 = _RANDOM[6'hF][13:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_17 = _RANDOM[6'hF][21:14];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_18 = _RANDOM[6'hF][29:22];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_19 = {_RANDOM[6'hF][31:30], _RANDOM[6'h10][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_20 = _RANDOM[6'h10][13:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_21 = _RANDOM[6'h10][21:14];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_22 = _RANDOM[6'h10][29:22];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_23 = {_RANDOM[6'h10][31:30], _RANDOM[6'h11][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_24 = _RANDOM[6'h11][13:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_25 = _RANDOM[6'h11][21:14];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_26 = _RANDOM[6'h11][29:22];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_27 = {_RANDOM[6'h11][31:30], _RANDOM[6'h12][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_28 = _RANDOM[6'h12][13:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_29 = _RANDOM[6'h12][21:14];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_30 = _RANDOM[6'h12][29:22];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_31 = {_RANDOM[6'h12][31:30], _RANDOM[6'h13][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_32 = _RANDOM[6'h13][13:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_33 = _RANDOM[6'h13][21:14];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_34 = _RANDOM[6'h13][29:22];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_35 = {_RANDOM[6'h13][31:30], _RANDOM[6'h14][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_36 = _RANDOM[6'h14][13:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_37 = _RANDOM[6'h14][21:14];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_38 = _RANDOM[6'h14][29:22];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_39 = {_RANDOM[6'h14][31:30], _RANDOM[6'h15][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_40 = _RANDOM[6'h15][13:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_41 = _RANDOM[6'h15][21:14];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_42 = _RANDOM[6'h15][29:22];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_43 = {_RANDOM[6'h15][31:30], _RANDOM[6'h16][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_44 = _RANDOM[6'h16][13:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_45 = _RANDOM[6'h16][21:14];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_46 = _RANDOM[6'h16][29:22];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_47 = {_RANDOM[6'h16][31:30], _RANDOM[6'h17][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_48 = _RANDOM[6'h17][13:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_49 = _RANDOM[6'h17][21:14];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_50 = _RANDOM[6'h17][29:22];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_51 = {_RANDOM[6'h17][31:30], _RANDOM[6'h18][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_52 = _RANDOM[6'h18][13:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_53 = _RANDOM[6'h18][21:14];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_54 = _RANDOM[6'h18][29:22];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_55 = {_RANDOM[6'h18][31:30], _RANDOM[6'h19][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_56 = _RANDOM[6'h19][13:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_57 = _RANDOM[6'h19][21:14];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_58 = _RANDOM[6'h19][29:22];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_59 = {_RANDOM[6'h19][31:30], _RANDOM[6'h1A][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_60 = _RANDOM[6'h1A][13:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_61 = _RANDOM[6'h1A][21:14];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_62 = _RANDOM[6'h1A][29:22];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_63 = {_RANDOM[6'h1A][31:30], _RANDOM[6'h1B][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        SBCSFieldsReg_sbbusyerror = _RANDOM[6'h1B][15];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:47:28]
        SBCSFieldsReg_sbbusy = _RANDOM[6'h1B][16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:47:28]
        SBCSFieldsReg_sbreadonaddr = _RANDOM[6'h1B][17];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:47:28]
        SBCSFieldsReg_sbaccess = _RANDOM[6'h1B][20:18];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:47:28]
        SBCSFieldsReg_sbautoincrement = _RANDOM[6'h1B][21];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:47:28]
        SBCSFieldsReg_sbreadondata = _RANDOM[6'h1B][22];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:47:28]
        SBADDRESSFieldsReg_0 = {_RANDOM[6'h1C][31:6], _RANDOM[6'h1D][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:104:33]
        SBDATAFieldsReg_0_0 = _RANDOM[6'h20][13:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:143:30]
        SBDATAFieldsReg_0_1 = _RANDOM[6'h20][21:14];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:143:30]
        SBDATAFieldsReg_0_2 = _RANDOM[6'h20][29:22];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:143:30]
        SBDATAFieldsReg_0_3 = {_RANDOM[6'h20][31:30], _RANDOM[6'h21][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:143:30]
        SBDATAFieldsReg_1_0 = _RANDOM[6'h21][13:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:143:30]
        SBDATAFieldsReg_1_1 = _RANDOM[6'h21][21:14];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:143:30]
        SBDATAFieldsReg_1_2 = _RANDOM[6'h21][29:22];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:143:30]
        SBDATAFieldsReg_1_3 = {_RANDOM[6'h21][31:30], _RANDOM[6'h22][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:143:30]
        sbErrorReg_0 = _RANDOM[6'h24][6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:219:25]
        sbErrorReg_1 = _RANDOM[6'h24][7];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:219:25]
        sbErrorReg_2 = _RANDOM[6'h24][8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:219:25]
        goReg = _RANDOM[6'h24][10];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1493:27, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:219:25]
        abstractGeneratedMem_0 = {_RANDOM[6'h24][31:11], _RANDOM[6'h25][10:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1585:35, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:219:25]
        abstractGeneratedMem_1 = {_RANDOM[6'h25][31:11], _RANDOM[6'h26][10:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1585:35]
        ctrlStateReg = _RANDOM[6'h26][12:11];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1585:35, :1731:27]
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
        hrDebugIntReg_0 = 1'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:960:34]
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
      `FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  SBToTL sb2tlOpt (	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:782:52]
    .clock                   (io_tl_clock),
    .reset                   (io_tl_reset),
    .auto_out_a_ready        (auto_sb2tlOpt_out_a_ready),
    .auto_out_a_valid        (auto_sb2tlOpt_out_a_valid),
    .auto_out_a_bits_opcode  (auto_sb2tlOpt_out_a_bits_opcode),
    .auto_out_a_bits_size    (auto_sb2tlOpt_out_a_bits_size),
    .auto_out_a_bits_address (auto_sb2tlOpt_out_a_bits_address),
    .auto_out_a_bits_data    (auto_sb2tlOpt_out_a_bits_data),
    .auto_out_d_ready        (auto_sb2tlOpt_out_d_ready),
    .auto_out_d_valid        (auto_sb2tlOpt_out_d_valid),
    .auto_out_d_bits_opcode  (auto_sb2tlOpt_out_d_bits_opcode),
    .auto_out_d_bits_param   (auto_sb2tlOpt_out_d_bits_param),
    .auto_out_d_bits_size    (auto_sb2tlOpt_out_d_bits_size),
    .auto_out_d_bits_sink    (auto_sb2tlOpt_out_d_bits_sink),
    .auto_out_d_bits_denied  (auto_sb2tlOpt_out_d_bits_denied),
    .auto_out_d_bits_data    (auto_sb2tlOpt_out_d_bits_data),
    .auto_out_d_bits_corrupt (auto_sb2tlOpt_out_d_bits_corrupt),
    .io_rdEn                 (sb2tlOpt_io_rdEn),	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:200:{60,85,115,138,156}]
    .io_wrEn                 (sb2tlOpt_io_wrEn),	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:199:{60,85,115,138,156}]
    .io_addrIn               ({96'h0, SBADDRESSWrEn_0 ? auto_dmi_in_a_bits_data : SBADDRESSFieldsReg_0}),	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:104:33, :111:31, :131:34, :132:10, :133:10, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
    .io_dataIn               ({64'h0, sb2tlOpt_io_wrEn ? {SBDATAWrData_1, SBDATAWrData_0} : {SBDATAFieldsReg_1_3, SBDATAFieldsReg_1_2, SBDATAFieldsReg_1_1, SBDATAFieldsReg_1_0, SBDATAFieldsReg_0_3, SBDATAFieldsReg_0_2, SBDATAFieldsReg_0_1, SBDATAFieldsReg_0_0}}),	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:297:{24,30}, generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:143:30, :147:35, :175:{34,59,85}, :199:{60,85,115,138,156}]
    .io_sizeIn               (SBCSFieldsReg_sbaccess),	// @[generators/rocket-chip/src/main/scala/devices/debug/SBA.scala:47:28]
    .io_rdLegal              (_sb2tlOpt_io_rdLegal),
    .io_wrLegal              (_sb2tlOpt_io_wrLegal),
    .io_rdDone               (_sb2tlOpt_io_rdDone),
    .io_wrDone               (_sb2tlOpt_io_wrDone),
    .io_respError            (_sb2tlOpt_io_respError),
    .io_dataOut              (_sb2tlOpt_io_dataOut),
    .io_rdLoad_0             (_sb2tlOpt_io_rdLoad_0),
    .io_rdLoad_1             (_sb2tlOpt_io_rdLoad_1),
    .io_rdLoad_2             (_sb2tlOpt_io_rdLoad_2),
    .io_rdLoad_3             (_sb2tlOpt_io_rdLoad_3),
    .io_rdLoad_4             (_sb2tlOpt_io_rdLoad_4),
    .io_rdLoad_5             (_sb2tlOpt_io_rdLoad_5),
    .io_rdLoad_6             (_sb2tlOpt_io_rdLoad_6),
    .io_rdLoad_7             (_sb2tlOpt_io_rdLoad_7),
    .io_sbStateOut           (_sb2tlOpt_io_sbStateOut)
  );	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:782:52]
  TLMonitor_36 monitor (	// @[generators/rocket-chip/src/main/scala/tilelink/Nodes.scala:27:25]
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (auto_dmi_in_d_ready),
    .io_in_a_valid        (auto_dmi_in_a_valid),
    .io_in_a_bits_opcode  (auto_dmi_in_a_bits_opcode),
    .io_in_a_bits_param   (auto_dmi_in_a_bits_param),
    .io_in_a_bits_size    (auto_dmi_in_a_bits_size),
    .io_in_a_bits_source  (auto_dmi_in_a_bits_source),
    .io_in_a_bits_address (auto_dmi_in_a_bits_address),
    .io_in_a_bits_mask    (auto_dmi_in_a_bits_mask),
    .io_in_a_bits_corrupt (auto_dmi_in_a_bits_corrupt),
    .io_in_d_ready        (auto_dmi_in_d_ready),
    .io_in_d_valid        (auto_dmi_in_a_valid),
    .io_in_d_bits_opcode  (dmiNodeIn_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:105:19]
    .io_in_d_bits_size    (auto_dmi_in_a_bits_size),
    .io_in_d_bits_source  (auto_dmi_in_a_bits_source)
  );	// @[generators/rocket-chip/src/main/scala/tilelink/Nodes.scala:27:25]
  TLMonitor_37 monitor_1 (	// @[generators/rocket-chip/src/main/scala/tilelink/Nodes.scala:27:25]
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (auto_tl_in_d_ready),
    .io_in_a_valid        (auto_tl_in_a_valid),
    .io_in_a_bits_opcode  (auto_tl_in_a_bits_opcode),
    .io_in_a_bits_param   (auto_tl_in_a_bits_param),
    .io_in_a_bits_size    (auto_tl_in_a_bits_size),
    .io_in_a_bits_source  (auto_tl_in_a_bits_source),
    .io_in_a_bits_address (auto_tl_in_a_bits_address),
    .io_in_a_bits_mask    (auto_tl_in_a_bits_mask),
    .io_in_a_bits_corrupt (auto_tl_in_a_bits_corrupt),
    .io_in_d_ready        (auto_tl_in_d_ready),
    .io_in_d_valid        (auto_tl_in_a_valid),
    .io_in_d_bits_opcode  (tlNodeIn_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:105:19]
    .io_in_d_bits_size    (auto_tl_in_a_bits_size),
    .io_in_d_bits_source  (auto_tl_in_a_bits_source)
  );	// @[generators/rocket-chip/src/main/scala/tilelink/Nodes.scala:27:25]
  AsyncResetSynchronizerShiftReg_w1_d3_i0 hartIsInResetSync_0_debug_hartReset_0 (	// @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala:45:23]
    .clock (clock),
    .reset (reset),
    .io_d  (io_hartIsInReset_0),
    .io_q  (_hartIsInResetSync_0_debug_hartReset_0_io_q)
  );	// @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala:45:23]
  assign auto_tl_in_a_ready = auto_tl_in_d_ready;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
  assign auto_tl_in_d_valid = auto_tl_in_a_valid;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
  assign auto_tl_in_d_bits_opcode = tlNodeIn_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:105:19]
  assign auto_tl_in_d_bits_size = auto_tl_in_a_bits_size;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
  assign auto_tl_in_d_bits_source = auto_tl_in_a_bits_source;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
  assign auto_tl_in_d_bits_data = _GEN_1[auto_tl_in_a_bits_address[10:3]] ? _GEN_2[auto_tl_in_a_bits_address[10:3]] : 64'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24, generators/rocket-chip/src/main/scala/util/MuxLiteral.scala:49:10]
  assign auto_dmi_in_a_ready = auto_dmi_in_d_ready;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
  assign auto_dmi_in_d_valid = auto_dmi_in_a_valid;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
  assign auto_dmi_in_d_bits_opcode = dmiNodeIn_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:105:19]
  assign auto_dmi_in_d_bits_size = auto_dmi_in_a_bits_size;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
  assign auto_dmi_in_d_bits_source = auto_dmi_in_a_bits_source;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
  assign auto_dmi_in_d_bits_data = _GEN[auto_dmi_in_a_bits_address[7:2]] ? _GEN_0[auto_dmi_in_a_bits_address[7:2]] : 32'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24, generators/rocket-chip/src/main/scala/util/MuxLiteral.scala:49:10]
  assign io_hgDebugInt_0 = hrDebugIntReg_0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :960:34]
endmodule

