// Seed: 2388626138
module module_0 (
    input tri  id_0,
    input wor  id_1,
    input tri0 id_2,
    input tri0 id_3
);
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output wor id_0,
    output tri id_1,
    output supply1 id_2,
    input supply1 id_3,
    input wor id_4,
    input wor id_5,
    input supply1 id_6,
    input wire id_7,
    input tri0 id_8,
    input uwire id_9,
    output wor id_10,
    input tri1 id_11
);
  wire id_13;
  module_0(
      id_11, id_5, id_8, id_5
  );
endmodule
