{
  "module_name": "nps_enet.h",
  "hash_id": "cff836366b9c29aa0fc64f0ae7b3cf36da8afabbcee454edd7ecc344afdba794",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/ezchip/nps_enet.h",
  "human_readable_source": " \n \n\n#ifndef _NPS_ENET_H\n#define _NPS_ENET_H\n\n \n#define NPS_ENET_NAPI_POLL_WEIGHT\t\t0x2\n#define NPS_ENET_MAX_FRAME_LENGTH\t\t0x3FFF\n#define NPS_ENET_GE_MAC_CFG_0_TX_FC_RETR\t0x7\n#define NPS_ENET_GE_MAC_CFG_0_RX_IFG\t\t0x5\n#define NPS_ENET_GE_MAC_CFG_0_TX_IFG\t\t0xC\n#define NPS_ENET_GE_MAC_CFG_0_TX_PR_LEN\t\t0x7\n#define NPS_ENET_GE_MAC_CFG_2_STAT_EN\t\t0x3\n#define NPS_ENET_GE_MAC_CFG_3_RX_IFG_TH\t\t0x14\n#define NPS_ENET_GE_MAC_CFG_3_MAX_LEN\t\t0x3FFC\n#define NPS_ENET_ENABLE\t\t\t\t1\n#define NPS_ENET_DISABLE\t\t\t0\n\n \n#define NPS_ENET_REG_TX_CTL\t\t0x800\n#define NPS_ENET_REG_TX_BUF\t\t0x808\n#define NPS_ENET_REG_RX_CTL\t\t0x810\n#define NPS_ENET_REG_RX_BUF\t\t0x818\n#define NPS_ENET_REG_BUF_INT_ENABLE\t0x8C0\n#define NPS_ENET_REG_GE_MAC_CFG_0\t0x1000\n#define NPS_ENET_REG_GE_MAC_CFG_1\t0x1004\n#define NPS_ENET_REG_GE_MAC_CFG_2\t0x1008\n#define NPS_ENET_REG_GE_MAC_CFG_3\t0x100C\n#define NPS_ENET_REG_GE_RST\t\t0x1400\n#define NPS_ENET_REG_PHASE_FIFO_CTL\t0x1404\n\n \n#define TX_CTL_NT_MASK 0x7FF\n#define TX_CTL_NT_SHIFT 0\n#define TX_CTL_ET_MASK 0x4000\n#define TX_CTL_ET_SHIFT 14\n#define TX_CTL_CT_MASK 0x8000\n#define TX_CTL_CT_SHIFT 15\n\n \n#define RX_CTL_NR_MASK 0x7FF\n#define RX_CTL_NR_SHIFT 0\n#define RX_CTL_CRC_MASK 0x2000\n#define RX_CTL_CRC_SHIFT 13\n#define RX_CTL_ER_MASK 0x4000\n#define RX_CTL_ER_SHIFT 14\n#define RX_CTL_CR_MASK 0x8000\n#define RX_CTL_CR_SHIFT 15\n\n \n#define RX_RDY_MASK 0x1\n#define RX_RDY_SHIFT 0\n#define TX_DONE_MASK 0x2\n#define TX_DONE_SHIFT 1\n\n \n#define CFG_0_RX_EN_MASK 0x1\n#define CFG_0_RX_EN_SHIFT 0\n#define CFG_0_TX_EN_MASK 0x2\n#define CFG_0_TX_EN_SHIFT 1\n#define CFG_0_TX_FC_EN_MASK 0x4\n#define CFG_0_TX_FC_EN_SHIFT 2\n#define CFG_0_TX_PAD_EN_MASK 0x8\n#define CFG_0_TX_PAD_EN_SHIFT 3\n#define CFG_0_TX_CRC_EN_MASK 0x10\n#define CFG_0_TX_CRC_EN_SHIFT 4\n#define CFG_0_RX_FC_EN_MASK 0x20\n#define CFG_0_RX_FC_EN_SHIFT 5\n#define CFG_0_RX_CRC_STRIP_MASK 0x40\n#define CFG_0_RX_CRC_STRIP_SHIFT 6\n#define CFG_0_RX_CRC_IGNORE_MASK 0x80\n#define CFG_0_RX_CRC_IGNORE_SHIFT 7\n#define CFG_0_RX_LENGTH_CHECK_EN_MASK 0x100\n#define CFG_0_RX_LENGTH_CHECK_EN_SHIFT 8\n#define CFG_0_TX_FC_RETR_MASK 0xE00\n#define CFG_0_TX_FC_RETR_SHIFT 9\n#define CFG_0_RX_IFG_MASK 0xF000\n#define CFG_0_RX_IFG_SHIFT 12\n#define CFG_0_TX_IFG_MASK 0x3F0000\n#define CFG_0_TX_IFG_SHIFT 16\n#define CFG_0_RX_PR_CHECK_EN_MASK 0x400000\n#define CFG_0_RX_PR_CHECK_EN_SHIFT 22\n#define CFG_0_NIB_MODE_MASK 0x800000\n#define CFG_0_NIB_MODE_SHIFT 23\n#define CFG_0_TX_IFG_NIB_MASK 0xF000000\n#define CFG_0_TX_IFG_NIB_SHIFT 24\n#define CFG_0_TX_PR_LEN_MASK 0xF0000000\n#define CFG_0_TX_PR_LEN_SHIFT 28\n\n \n#define CFG_1_OCTET_0_MASK 0x000000FF\n#define CFG_1_OCTET_0_SHIFT 0\n#define CFG_1_OCTET_1_MASK 0x0000FF00\n#define CFG_1_OCTET_1_SHIFT 8\n#define CFG_1_OCTET_2_MASK 0x00FF0000\n#define CFG_1_OCTET_2_SHIFT 16\n#define CFG_1_OCTET_3_MASK 0xFF000000\n#define CFG_1_OCTET_3_SHIFT 24\n\n \n#define CFG_2_OCTET_4_MASK 0x000000FF\n#define CFG_2_OCTET_4_SHIFT 0\n#define CFG_2_OCTET_5_MASK 0x0000FF00\n#define CFG_2_OCTET_5_SHIFT 8\n#define CFG_2_DISK_MC_MASK 0x00100000\n#define CFG_2_DISK_MC_SHIFT 20\n#define CFG_2_DISK_BC_MASK 0x00200000\n#define CFG_2_DISK_BC_SHIFT 21\n#define CFG_2_DISK_DA_MASK 0x00400000\n#define CFG_2_DISK_DA_SHIFT 22\n#define CFG_2_STAT_EN_MASK 0x3000000\n#define CFG_2_STAT_EN_SHIFT 24\n#define CFG_2_TRANSMIT_FLUSH_EN_MASK 0x80000000\n#define CFG_2_TRANSMIT_FLUSH_EN_SHIFT 31\n\n \n#define CFG_3_TM_HD_MODE_MASK 0x1\n#define CFG_3_TM_HD_MODE_SHIFT 0\n#define CFG_3_RX_CBFC_EN_MASK 0x2\n#define CFG_3_RX_CBFC_EN_SHIFT 1\n#define CFG_3_RX_CBFC_REDIR_EN_MASK 0x4\n#define CFG_3_RX_CBFC_REDIR_EN_SHIFT 2\n#define CFG_3_REDIRECT_CBFC_SEL_MASK 0x18\n#define CFG_3_REDIRECT_CBFC_SEL_SHIFT 3\n#define CFG_3_CF_DROP_MASK 0x20\n#define CFG_3_CF_DROP_SHIFT 5\n#define CFG_3_CF_TIMEOUT_MASK 0x3C0\n#define CFG_3_CF_TIMEOUT_SHIFT 6\n#define CFG_3_RX_IFG_TH_MASK 0x7C00\n#define CFG_3_RX_IFG_TH_SHIFT 10\n#define CFG_3_TX_CBFC_EN_MASK 0x8000\n#define CFG_3_TX_CBFC_EN_SHIFT 15\n#define CFG_3_MAX_LEN_MASK 0x3FFF0000\n#define CFG_3_MAX_LEN_SHIFT 16\n#define CFG_3_EXT_OOB_CBFC_SEL_MASK 0xC0000000\n#define CFG_3_EXT_OOB_CBFC_SEL_SHIFT 30\n\n \n#define RST_SPCS_MASK 0x1\n#define RST_SPCS_SHIFT 0\n#define RST_GMAC_0_MASK 0x100\n#define RST_GMAC_0_SHIFT 8\n\n \n#define PHASE_FIFO_CTL_RST_MASK 0x1\n#define PHASE_FIFO_CTL_RST_SHIFT 0\n#define PHASE_FIFO_CTL_INIT_MASK 0x2\n#define PHASE_FIFO_CTL_INIT_SHIFT 1\n\n \nstruct nps_enet_priv {\n\tvoid __iomem *regs_base;\n\ts32 irq;\n\tstruct sk_buff *tx_skb;\n\tstruct napi_struct napi;\n\tu32 ge_mac_cfg_2_value;\n\tu32 ge_mac_cfg_3_value;\n};\n\n \nstatic inline void nps_enet_reg_set(struct nps_enet_priv *priv,\n\t\t\t\t    s32 reg, s32 value)\n{\n\tiowrite32be(value, priv->regs_base + reg);\n}\n\n \nstatic inline u32 nps_enet_reg_get(struct nps_enet_priv *priv, s32 reg)\n{\n\treturn ioread32be(priv->regs_base + reg);\n}\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}