
---------- Begin Simulation Statistics ----------
final_tick                               1236855317000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  68296                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702100                       # Number of bytes of host memory used
host_op_rate                                    68495                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21035.14                       # Real time elapsed on the host
host_tick_rate                               58799491                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436606586                       # Number of instructions simulated
sim_ops                                    1440810357                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.236855                       # Number of seconds simulated
sim_ticks                                1236855317000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.078436                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              179121451                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           208090969                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13232999                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        277728704                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          23644077                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       24918614                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1274537                       # Number of indirect misses.
system.cpu0.branchPred.lookups              353397880                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2188583                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100291                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8659064                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329547702                       # Number of branches committed
system.cpu0.commit.bw_lim_events             47597178                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309816                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       87738453                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316559917                       # Number of instructions committed
system.cpu0.commit.committedOps            1318663513                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2292172402                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.575290                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.424736                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1702857546     74.29%     74.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    338691565     14.78%     89.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     81742572      3.57%     92.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     79880211      3.48%     96.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     27356748      1.19%     97.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3267365      0.14%     97.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5149589      0.22%     97.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5629628      0.25%     97.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     47597178      2.08%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2292172402                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143816                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273931516                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405173084                       # Number of loads committed
system.cpu0.commit.membars                    4203759                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203768      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742068950     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831810      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099839      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407273363     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151185718     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318663513                       # Class of committed instruction
system.cpu0.commit.refs                     558459116                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316559917                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318663513                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.872560                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.872560                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            454828931                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4625306                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           176936322                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1428157889                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               839394669                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                998985108                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8670299                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12425132                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              7107414                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  353397880                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                257985093                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1464220693                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4095383                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          146                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1449962943                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  15                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           38                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26488480                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.143347                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         831521289                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         202765528                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.588140                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2308986421                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.628877                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.867368                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1261820833     54.65%     54.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               781049415     33.83%     88.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               162324551      7.03%     95.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                82582546      3.58%     99.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11946438      0.52%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6847936      0.30%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  309298      0.01%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2101744      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3660      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2308986421                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       58                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                      156350523                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8791164                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               340333195                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.565604                       # Inst execution rate
system.cpu0.iew.exec_refs                   604335082                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 161730739                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              370770166                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            440461325                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106486                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5374706                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           162298619                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1406343251                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            442604343                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9885052                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1394405665                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1708709                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              9352506                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8670299                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             13735336                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       194036                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        26160508                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        37936                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        10794                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      6740340                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     35288241                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9012587                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         10794                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       755234                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8035930                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                621837729                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1382163587                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.854904                       # average fanout of values written-back
system.cpu0.iew.wb_producers                531611592                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.560639                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1382261422                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1711796155                       # number of integer regfile reads
system.cpu0.int_regfile_writes              889927560                       # number of integer regfile writes
system.cpu0.ipc                              0.534028                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.534028                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205656      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            780185743     55.56%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11834120      0.84%     56.70% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100432      0.15%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           446209979     31.77%     88.62% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          159754719     11.38%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             14      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            25      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1404290718                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     72                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                141                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           69                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                73                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3102332                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002209                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 674605     21.75%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     21.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1951322     62.90%     84.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               476402     15.36%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1403187322                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5120914744                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1382163518                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1494032906                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1400032813                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1404290718                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310438                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       87679734                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           244697                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           622                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     18862883                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2308986421                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.608185                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.823010                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1287993112     55.78%     55.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          717761238     31.09%     86.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          249394735     10.80%     97.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           38702081      1.68%     99.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9075237      0.39%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1964536      0.09%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3384192      0.15%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             485333      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             225957      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2308986421                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.569614                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         17016074                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4025733                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           440461325                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          162298619                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1913                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      2465336944                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8373962                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              399615775                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845203554                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14691360                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               850828452                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              13363420                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                19501                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1741623507                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1419142596                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          920453709                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                992807539                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              27620713                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8670299                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             56670022                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                75250150                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               58                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1741623449                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        394334                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5926                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 32567011                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5923                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3650953010                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2829660448                       # The number of ROB writes
system.cpu0.timesIdled                       20711678                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1869                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.587625                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               21052275                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            23239681                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2805774                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31125146                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1067480                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1086041                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           18561                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35783100                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47842                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2099995                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1989392                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28115677                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4261334                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300672                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       17615112                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120046669                       # Number of instructions committed
system.cpu1.commit.committedOps             122146844                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    472932766                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.258275                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.037715                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    425011124     89.87%     89.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     23342452      4.94%     94.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      7967274      1.68%     96.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7035372      1.49%     97.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1901164      0.40%     98.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       826679      0.17%     98.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2176564      0.46%     99.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       410803      0.09%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4261334      0.90%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    472932766                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797477                       # Number of function calls committed.
system.cpu1.commit.int_insts                116584298                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30172985                       # Number of loads committed
system.cpu1.commit.membars                    4200115                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200115      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76655178     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32272980     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9018427      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122146844                       # Class of committed instruction
system.cpu1.commit.refs                      41291419                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120046669                       # Number of Instructions Simulated
system.cpu1.committedOps                    122146844                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.976739                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.976739                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            377787793                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               862930                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            20025148                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             146331415                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                26276935                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 65222310                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1991397                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2020418                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5182710                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35783100                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23138992                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    447884705                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               294232                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     151766144                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5615558                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.074955                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          25768641                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          22119755                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.317905                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         476461145                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.322936                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.758481                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               379202283     79.59%     79.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                61872895     12.99%     92.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19333092      4.06%     96.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12368956      2.60%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2678349      0.56%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  526984      0.11%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  477899      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     552      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     135      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           476461145                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         933169                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2107513                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30771288                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.281455                       # Inst execution rate
system.cpu1.iew.exec_refs                    45683254                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11500754                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              314725230                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34768609                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100635                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1948581                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11854261                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          139713632                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34182500                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1851889                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            134364793                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2280487                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6010944                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1991397                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10766016                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       100911                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1060908                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        30202                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2646                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        15574                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4595624                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       735827                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2646                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       540764                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1566749                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 80107464                       # num instructions consuming a value
system.cpu1.iew.wb_count                    132957738                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.835417                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 66923134                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.278507                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     133029286                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               170382486                       # number of integer regfile reads
system.cpu1.int_regfile_writes               89682810                       # number of integer regfile writes
system.cpu1.ipc                              0.251462                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.251462                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200224      3.08%      3.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85795827     62.98%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36742536     26.97%     93.04% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9477947      6.96%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             136216682                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3023652                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022197                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 756187     25.01%     25.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     25.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     25.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     25.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     25.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     25.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     25.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     25.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     25.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     25.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     25.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     25.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     25.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     25.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     25.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     25.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     25.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     25.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     25.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     25.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     25.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     25.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     25.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     25.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     25.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     25.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     25.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     25.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     25.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     25.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     25.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     25.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     25.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     25.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     25.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     25.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     25.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     25.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     25.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     25.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     25.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     25.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     25.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1822667     60.28%     85.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               444795     14.71%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             135040095                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         752167379                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    132957726                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        157282458                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 133412795                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                136216682                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300837                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       17566787                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           249245                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           165                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7217208                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    476461145                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.285893                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.786276                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          395678619     83.05%     83.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           49283697     10.34%     93.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18859990      3.96%     97.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6199023      1.30%     98.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3842828      0.81%     99.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1046375      0.22%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             994881      0.21%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             402393      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             153339      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      476461145                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.285334                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13805433                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1381497                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34768609                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11854261                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    109                       # number of misc regfile reads
system.cpu1.numCycles                       477394314                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1996308305                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              339874666                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81676970                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              13735896                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                29914337                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3287715                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                36289                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            183152699                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             144127497                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           96988883                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 65611063                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              21597918                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1991397                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             39044596                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                15311913                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       183152687                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25086                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               606                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 29497318                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           606                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   608433089                       # The number of ROB reads
system.cpu1.rob.rob_writes                  283063204                       # The number of ROB writes
system.cpu1.timesIdled                          54073                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          5001410                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                24356                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5284945                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              14505135                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9055419                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      18036817                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       574780                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        74537                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     76432861                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5833942                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    152931401                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5908479                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1236855317000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5874442                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3786729                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5194556                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              374                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            289                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3180294                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3180284                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5874442                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           133                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     27091543                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               27091543                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    821853120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               821853120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              573                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9055532                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9055532    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9055532                       # Request fanout histogram
system.membus.respLayer1.occupancy        47689668593                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         35464710836                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1236855317000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1236855317000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1236855317000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1236855317000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1236855317000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1236855317000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1236855317000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1236855317000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1236855317000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1236855317000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 20                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       418698600                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   700152955.061202                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        29000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1775533000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1232668331000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4186986000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1236855317000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    227375995                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       227375995                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    227375995                       # number of overall hits
system.cpu0.icache.overall_hits::total      227375995                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     30609098                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      30609098                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     30609098                       # number of overall misses
system.cpu0.icache.overall_misses::total     30609098                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 417321343995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 417321343995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 417321343995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 417321343995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    257985093                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    257985093                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    257985093                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    257985093                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.118647                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.118647                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.118647                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.118647                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13633.898784                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13633.898784                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13633.898784                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13633.898784                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3273                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               64                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    51.140625                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29632835                       # number of writebacks
system.cpu0.icache.writebacks::total         29632835                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       976229                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       976229                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       976229                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       976229                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29632869                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29632869                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29632869                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29632869                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 378244758996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 378244758996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 378244758996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 378244758996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.114863                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.114863                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.114863                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.114863                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12764.365104                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12764.365104                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12764.365104                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12764.365104                       # average overall mshr miss latency
system.cpu0.icache.replacements              29632835                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    227375995                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      227375995                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     30609098                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     30609098                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 417321343995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 417321343995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    257985093                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    257985093                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.118647                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.118647                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13633.898784                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13633.898784                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       976229                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       976229                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29632869                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29632869                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 378244758996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 378244758996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.114863                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.114863                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12764.365104                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12764.365104                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1236855317000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999951                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          257008600                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29632835                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.673102                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999951                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        545603053                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       545603053                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1236855317000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    481818543                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       481818543                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    481818543                       # number of overall hits
system.cpu0.dcache.overall_hits::total      481818543                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     78403298                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      78403298                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     78403298                       # number of overall misses
system.cpu0.dcache.overall_misses::total     78403298                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1886664624854                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1886664624854                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1886664624854                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1886664624854                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    560221841                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    560221841                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    560221841                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    560221841                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.139950                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.139950                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.139950                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.139950                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24063.587540                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24063.587540                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24063.587540                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24063.587540                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     12440502                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       362306                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           247848                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4247                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.194079                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    85.308688                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     43793243                       # number of writebacks
system.cpu0.dcache.writebacks::total         43793243                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     35523301                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     35523301                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     35523301                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     35523301                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     42879997                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     42879997                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     42879997                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     42879997                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 745623561926                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 745623561926                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 745623561926                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 745623561926                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.076541                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.076541                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.076541                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.076541                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17388.610403                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17388.610403                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17388.610403                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17388.610403                       # average overall mshr miss latency
system.cpu0.dcache.replacements              43793243                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    349661230                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      349661230                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     59378758                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     59378758                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1192524002500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1192524002500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    409039988                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    409039988                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.145166                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.145166                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20083.343651                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20083.343651                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     21825307                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     21825307                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     37553451                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     37553451                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 579049293500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 579049293500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.091809                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.091809                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15419.336388                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15419.336388                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    132157313                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     132157313                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     19024540                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     19024540                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 694140622354                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 694140622354                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151181853                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151181853                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.125839                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.125839                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 36486.591652                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 36486.591652                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     13697994                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     13697994                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5326546                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5326546                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 166574268426                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 166574268426                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.035233                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.035233                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 31272.473461                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 31272.473461                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2146                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2146                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1793                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1793                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    133071000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    133071000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.455192                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.455192                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 74216.954824                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 74216.954824                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1777                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1777                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       874500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       874500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004062                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004062                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 54656.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 54656.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3742                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3742                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          145                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          145                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       596000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       596000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3887                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3887                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.037304                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037304                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4110.344828                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4110.344828                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       454000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       454000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.036789                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.036789                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3174.825175                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3174.825175                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1186140                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1186140                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       914151                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       914151                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92625430500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92625430500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100291                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100291                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.435250                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.435250                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101323.994067                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101323.994067                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       914151                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       914151                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91711279500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91711279500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.435250                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.435250                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100323.994067                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100323.994067                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1236855317000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999293                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          526803640                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         43793862                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.029166                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999293                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1168453810                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1168453810                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1236855317000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29359651                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            40642207                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               62888                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              834511                       # number of demand (read+write) hits
system.l2.demand_hits::total                 70899257                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29359651                       # number of overall hits
system.l2.overall_hits::.cpu0.data           40642207                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              62888                       # number of overall hits
system.l2.overall_hits::.cpu1.data             834511                       # number of overall hits
system.l2.overall_hits::total                70899257                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            273217                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3150671                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4655                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2136489                       # number of demand (read+write) misses
system.l2.demand_misses::total                5565032                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           273217                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3150671                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4655                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2136489                       # number of overall misses
system.l2.overall_misses::total               5565032                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  22241386500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 315235257999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    425262000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 225021864497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     562923770996                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  22241386500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 315235257999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    425262000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 225021864497                       # number of overall miss cycles
system.l2.overall_miss_latency::total    562923770996                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29632868                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        43792878                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           67543                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2971000                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             76464289                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29632868                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       43792878                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          67543                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2971000                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            76464289                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.009220                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.071945                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.068919                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.719114                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.072779                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.009220                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.071945                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.068919                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.719114                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.072779                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81405.573226                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100053.372123                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91355.961332                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105323.202926                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101153.734785                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81405.573226                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100053.372123                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91355.961332                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105323.202926                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101153.734785                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               3283                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        38                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      86.394737                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2992347                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3786729                       # number of writebacks
system.l2.writebacks::total                   3786729                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         182786                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          95355                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              278221                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        182786                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         95355                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             278221                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       273182                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2967885                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4610                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2041134                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5286811                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       273182                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2967885                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4610                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2041134                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3778630                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9065441                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  19508045000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 270991873000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    376676000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 195162089499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 486038683499                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  19508045000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 270991873000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    376676000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 195162089499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 333640844611                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 819679528110                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.009219                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.067771                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.068253                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.687019                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.069141                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.009219                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.067771                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.068253                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.687019                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.118558                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71410.433337                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91308.077301                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81708.459870                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95614.540495                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91934.189344                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71410.433337                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91308.077301                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81708.459870                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95614.540495                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 88296.775448                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90418.053364                       # average overall mshr miss latency
system.l2.replacements                       14855868                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     10474590                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         10474590                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     10474590                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     10474590                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     65450890                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         65450890                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     65450890                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     65450890                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3778630                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3778630                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 333640844611                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 333640844611                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 88296.775448                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 88296.775448                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   12                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            66                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 70                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       269000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       269000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           78                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               82                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.846154                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.853659                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4075.757576                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3842.857143                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           66                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            70                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1336500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        78000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1414500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.846154                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.853659                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20207.142857                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           27                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               28                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           27                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           28                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       544500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       564000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20142.857143                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4252142                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           264949                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4517091                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1987755                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1429379                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3417134                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 203140785499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 153495865999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  356636651498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6239897                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1694328                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7934225                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.318556                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.843626                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.430683                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102196.088300                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107386.400667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104367.183581                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       158104                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        82430                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           240534                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1829651                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1346949                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3176600                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 171465944999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 131314370500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 302780315499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.293218                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.794975                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.400367                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 93715.110149                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97490.231998                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95315.845715                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29359651                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         62888                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29422539                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       273217                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4655                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           277872                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  22241386500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    425262000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  22666648500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29632868                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        67543                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29700411                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.009220                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.068919                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009356                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81405.573226                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91355.961332                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81572.265288                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           35                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           45                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            80                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       273182                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4610                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       277792                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  19508045000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    376676000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  19884721000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.009219                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.068253                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009353                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71410.433337                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81708.459870                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71581.330636                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     36390065                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       569562                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          36959627                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1162916                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       707110                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1870026                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 112094472500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  71525998498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 183620470998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     37552981                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1276672                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      38829653                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.030967                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.553870                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.048160                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96390.859271                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 101152.576683                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98191.400012                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        24682                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        12925                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        37607                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1138234                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       694185                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1832419                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  99525928001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  63847718999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 163373647000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.030310                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.543746                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.047191                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87438.899208                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91975.077247                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89157.363572                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           19                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           28                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                47                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          127                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           58                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             185                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2821500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1125000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3946500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          146                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           86                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           232                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.869863                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.674419                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.797414                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 22216.535433                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 19396.551724                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 21332.432432                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           32                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           20                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           52                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           95                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           38                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          133                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1855500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       742500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2598000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.650685                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.441860                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.573276                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19531.578947                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19539.473684                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19533.834586                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1236855317000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1236855317000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999920                       # Cycle average of tags in use
system.l2.tags.total_refs                   155842171                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  14855967                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.490207                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.985644                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.646127                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.934046                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.030880                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.858995                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    17.544228                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.468526                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.025721                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.202094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000482                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.029047                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.274129                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            16                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.250000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1233976919                       # Number of tag accesses
system.l2.tags.data_accesses               1233976919                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1236855317000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      17483584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     190079360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        295040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     130734336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    240910144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          579502464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     17483584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       295040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      17778624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    242350656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       242350656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         273181                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2969990                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4610                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2042724                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3764221                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9054726                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3786729                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3786729                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         14135513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        153679543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           238540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        105698972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    194776334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             468528902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     14135513                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       238540                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14374053                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      195940991                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            195940991                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      195940991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        14135513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       153679543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          238540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       105698972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    194776334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            664469893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3721932.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    273181.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2897890.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4610.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2027366.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3763919.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005637035250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       229017                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       229017                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            18915351                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3503185                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9054726                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3786729                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9054726                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3786729                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  87760                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 64797                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            510955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            504694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            545369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1013910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            590501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            667740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            518785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            501940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            562190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            500693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           517554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           501872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           515150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           501513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           507689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           506411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            228198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            229435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            232334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            232425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            228893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            241464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           234727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           232953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           234110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           232872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           233084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233615                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 313840142029                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                44834830000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            481970754529                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34999.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53749.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5585237                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1728536                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.44                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9054726                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3786729                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3076115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1889975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  907516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  768072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  682085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  418619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  343828                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  280292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  204111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  130217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  92893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  71639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  48615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  26440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  12978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   7379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   3834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  83033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 176494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 208441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 226689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 235399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 240175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 243441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 246710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 251272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 259882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 253326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 253267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 248703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 239948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 237089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 239844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5375092                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    151.083363                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    97.000022                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   212.595309                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3859514     71.80%     71.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       681291     12.67%     84.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       274589      5.11%     89.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       222436      4.14%     93.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        64174      1.19%     94.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        31239      0.58%     95.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        20582      0.38%     95.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        18275      0.34%     96.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       202992      3.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5375092                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       229017                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.153805                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.104691                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    313.824990                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       229012    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-40959            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        229017                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       229017                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.251663                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.235353                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.762772                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           203561     88.88%     88.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2618      1.14%     90.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16088      7.02%     97.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4859      2.12%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1378      0.60%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              373      0.16%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              103      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               30      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        229017                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              573885824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5616640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238202048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               579502464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            242350656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       463.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       192.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    468.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    195.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1236855227500                       # Total gap between requests
system.mem_ctrls.avgGap                      96317.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     17483584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    185464960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       295040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    129751424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    240890816                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238202048                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 14135512.666434209794                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 149948791.464022129774                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 238540.430675126408                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 104904286.068570137024                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 194760707.003533869982                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 192586832.692574322224                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       273181                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2969990                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4610                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2042724                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3764221                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3786729                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   8261353561                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 148464112115                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    183341282                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 110461213414                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 214600734157                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 29536217707903                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30241.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49988.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39770.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54075.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     57010.66                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7799929.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    57.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          18730040700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           9955237545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         29367334080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9784013040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     97636178640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     240834452310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     272144482080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       678451738395                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        548.529589                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 704666644356                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  41301260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 490887412644                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          19648173300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10443236595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         34656803160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9644341500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     97636178640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     420256373880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     121052337600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       713337444675                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        576.734752                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 310158975828                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  41301260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 885395081172                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11601887813.953489                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   58030225027.964691                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     95.35%     95.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        54500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 475851031500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   239092965000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 997762352000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1236855317000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     23061029                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23061029                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     23061029                       # number of overall hits
system.cpu1.icache.overall_hits::total       23061029                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        77963                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         77963                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        77963                       # number of overall misses
system.cpu1.icache.overall_misses::total        77963                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1419490499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1419490499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1419490499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1419490499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23138992                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23138992                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23138992                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23138992                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003369                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003369                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003369                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003369                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 18207.232905                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18207.232905                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 18207.232905                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18207.232905                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          273                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   136.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        67511                       # number of writebacks
system.cpu1.icache.writebacks::total            67511                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        10420                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        10420                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        10420                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        10420                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        67543                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        67543                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        67543                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        67543                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1231673500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1231673500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1231673500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1231673500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002919                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002919                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002919                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002919                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 18235.398191                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 18235.398191                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 18235.398191                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 18235.398191                       # average overall mshr miss latency
system.cpu1.icache.replacements                 67511                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     23061029                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23061029                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        77963                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        77963                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1419490499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1419490499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23138992                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23138992                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003369                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003369                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 18207.232905                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18207.232905                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        10420                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        10420                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        67543                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        67543                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1231673500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1231673500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002919                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002919                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 18235.398191                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 18235.398191                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1236855317000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.441948                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           21042166                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            67511                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           311.684999                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        395925500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.441948                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.951311                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.951311                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         46345527                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        46345527                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1236855317000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32212204                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32212204                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32212204                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32212204                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9521414                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9521414                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9521414                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9521414                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 789668541107                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 789668541107                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 789668541107                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 789668541107                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41733618                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41733618                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41733618                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41733618                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.228147                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.228147                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.228147                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.228147                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82936.057723                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82936.057723                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82936.057723                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82936.057723                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6984275                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       270409                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           112759                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3686                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    61.939845                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    73.361096                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2970938                       # number of writebacks
system.cpu1.dcache.writebacks::total          2970938                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7324942                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7324942                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7324942                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7324942                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2196472                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2196472                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2196472                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2196472                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 165318236673                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 165318236673                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 165318236673                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 165318236673                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.052631                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.052631                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.052631                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.052631                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 75265.351287                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 75265.351287                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 75265.351287                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 75265.351287                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2970938                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27025328                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27025328                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5690304                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5690304                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 404532226500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 404532226500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32715632                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32715632                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.173932                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.173932                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 71091.496430                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 71091.496430                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4413175                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4413175                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1277129                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1277129                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  80940376000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  80940376000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.039037                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.039037                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 63376.820979                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 63376.820979                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5186876                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5186876                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3831110                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3831110                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 385136314607                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 385136314607                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9017986                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9017986                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.424830                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.424830                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 100528.649558                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 100528.649558                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2911767                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2911767                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       919343                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       919343                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  84377860673                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  84377860673                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.101945                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.101945                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 91780.609275                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 91780.609275                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          337                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          337                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          152                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          152                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4259000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4259000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.310838                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.310838                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 28019.736842                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 28019.736842                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          148                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          148                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        13000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        13000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.008180                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.008180                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3250                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3250                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          304                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          304                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          148                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          148                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1365500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1365500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.327434                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.327434                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9226.351351                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9226.351351                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          147                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          147                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1218500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1218500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.325221                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.325221                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8289.115646                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8289.115646                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1324474                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1324474                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       775521                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       775521                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  76440625500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  76440625500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2099995                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2099995                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.369297                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.369297                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 98566.802833                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 98566.802833                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       775521                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       775521                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  75665104500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  75665104500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.369297                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.369297                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 97566.802833                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 97566.802833                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1236855317000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.145002                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36508589                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2971853                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.284790                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        395937000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.145002                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.942031                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.942031                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         90640992                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        90640992                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1236855317000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          68530946                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     14261319                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     65989937                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11069139                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6499657                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             384                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           289                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            673                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7935009                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7935009                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29700411                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     38830536                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          232                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          232                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     88898570                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    131380653                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       202597                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8914199                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             229396019                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3793004928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5605511744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8643456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    380284032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9787444160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        21357756                       # Total snoops (count)
system.tol2bus.snoopTraffic                 242457408                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         97822395                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.067052                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.254475                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               91370879     93.40%     93.40% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6343881      6.49%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 107612      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     23      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           97822395                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       152930233488                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       65696980817                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44480121723                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4459560112                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         101451714                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4477552185500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  65431                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703820                       # Number of bytes of host memory used
host_op_rate                                    65502                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 75585.11                       # Real time elapsed on the host
host_tick_rate                               42874806                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4945626023                       # Number of instructions simulated
sim_ops                                    4951010145                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.240697                       # Number of seconds simulated
sim_ticks                                3240696868500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.524238                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              407413669                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           409361256                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         50933173                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        494640909                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            996214                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1005757                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            9543                       # Number of indirect misses.
system.cpu0.branchPred.lookups              526621944                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7061                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        591938                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         50923275                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 224495137                       # Number of branches committed
system.cpu0.commit.bw_lim_events             99507722                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1780169                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts     1110498677                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1759395018                       # Number of instructions committed
system.cpu0.commit.committedOps            1759987087                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   6289379274                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.279835                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.251458                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   5821528720     92.56%     92.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    168710253      2.68%     95.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     61876374      0.98%     96.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     34267640      0.54%     96.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     27743190      0.44%     97.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     18487046      0.29%     97.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     35556903      0.57%     98.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     21701426      0.35%     98.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     99507722      1.58%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   6289379274                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 666529244                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1821827                       # Number of function calls committed.
system.cpu0.commit.int_insts               1402940130                       # Number of committed integer instructions.
system.cpu0.commit.loads                    444876845                       # Number of loads committed
system.cpu0.commit.membars                    1182043                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1182622      0.07%      0.07% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       813245645     46.21%     46.27% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6951      0.00%     46.28% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             990      0.00%     46.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     205542957     11.68%     57.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           562      0.00%     57.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt     112701711      6.40%     64.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     26877827      1.53%     65.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     65.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      37484353      2.13%     68.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     37608183      2.14%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      277656018     15.78%     85.93% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1365617      0.08%     86.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    167812765      9.53%     95.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     78500886      4.46%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1759987087                       # Class of committed instruction
system.cpu0.commit.refs                     525335286                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1759395018                       # Number of Instructions Simulated
system.cpu0.committedOps                   1759987087                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.681732                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.681732                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           5019208551                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                10066                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           326637281                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            3272130639                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               291362582                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                974977340                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              56628002                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                15149                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            125367854                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  526621944                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                273554800                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   6119609280                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4836823                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          201                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    4022111714                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 112                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          154                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles              113275848                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.081299                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         291296658                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         408409883                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.620924                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        6467544329                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.622055                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.282129                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              4339068865     67.09%     67.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1460599992     22.58%     89.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               127681992      1.97%     91.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               307934601      4.76%     96.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                26057213      0.40%     96.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2958273      0.05%     96.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6               158333017      2.45%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                44901723      0.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8653      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          6467544329                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                781267492                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               659434670                       # number of floating regfile writes
system.cpu0.idleCycles                       10077237                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            57391847                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               321581650                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.408592                       # Inst execution rate
system.cpu0.iew.exec_refs                  1068927486                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  85222955                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             2929920347                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            735868024                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            884093                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         68384089                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           110297693                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2866668837                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            983704531                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         54676551                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2646704215                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              28337310                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            525340444                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              56628002                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            579098912                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     60897807                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         1181135                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          173                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      6147485                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    290991179                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     29839252                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       6147485                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect     25521314                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      31870533                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1768553954                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2183530111                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.765879                       # average fanout of values written-back
system.cpu0.iew.wb_producers               1354498244                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.337088                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2197151566                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2691355802                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1132281838                       # number of integer regfile writes
system.cpu0.ipc                              0.271611                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.271611                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1184335      0.04%      0.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1131183771     41.87%     41.92% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7187      0.00%     41.92% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  993      0.00%     41.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          223704952      8.28%     50.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                567      0.00%     50.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt          154031447      5.70%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          27131670      1.00%     56.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           37484353      1.39%     58.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          41055459      1.52%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           678694915     25.12%     84.94% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1375055      0.05%     84.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      322122546     11.92%     96.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      83403515      3.09%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2701380765                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses             1089175490                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         1982893083                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    742027869                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes        1518359916                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  264190235                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.097798                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                6411777      2.43%      2.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      2.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%      2.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                58789      0.02%      2.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      2.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt               480468      0.18%      2.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                3474      0.00%      2.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      2.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv            181196682     68.59%     71.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              311349      0.12%     71.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     71.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     71.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     71.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     71.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     71.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     71.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     71.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     71.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     71.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     71.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     71.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     71.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     71.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     71.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     71.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     71.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     71.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     71.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     71.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     71.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     71.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     71.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     71.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     71.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     71.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     71.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     71.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     71.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     71.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     71.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     71.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     71.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     71.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              57531787     21.78%     93.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 5689      0.00%     93.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         18170218      6.88%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite           20001      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1875211175                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads       10180283773                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1441502242                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2461136619                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2864031416                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2701380765                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2637421                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined     1106681753                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         28680761                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        857252                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    960612057                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   6467544329                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.417683                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.083741                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         5243269718     81.07%     81.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          566108893      8.75%     89.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          265580936      4.11%     93.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          142930263      2.21%     96.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          146233234      2.26%     98.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           59915483      0.93%     99.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           23092244      0.36%     99.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7           11053068      0.17%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            9360490      0.14%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     6467544329                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.417033                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         61768672                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        40136991                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           735868024                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          110297693                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              805149129                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             420215593                       # number of misc regfile writes
system.cpu0.numCycles                      6477621566                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3772304                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             4306373323                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1455653001                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             215025853                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               370383821                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             524692349                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents             40632705                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           4350120277                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            3087537265                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         2577974134                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                971443759                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              12313664                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              56628002                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            762364571                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps              1122321138                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups       1351256859                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2998863418                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        350853                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              7046                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                668849014                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          7028                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  9060146326                       # The number of ROB reads
system.cpu0.rob.rob_writes                 5919656168                       # The number of ROB writes
system.cpu0.timesIdled                          95671                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1688                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.523349                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              404582629                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           406520311                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         50561136                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        491134290                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            974647                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         977977                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3330                       # Number of indirect misses.
system.cpu1.branchPred.lookups              522882606                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1786                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        586801                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         50556558                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 223078800                       # Number of branches committed
system.cpu1.commit.bw_lim_events             98933063                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1766423                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts     1102204199                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          1749624419                       # Number of instructions committed
system.cpu1.commit.committedOps            1750212701                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   6292524885                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.278142                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.247917                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   5827701760     92.61%     92.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    167134984      2.66%     95.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     61374818      0.98%     96.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     34477195      0.55%     96.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4     27681084      0.44%     97.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5     18359739      0.29%     97.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     35126733      0.56%     98.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     21735509      0.35%     98.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     98933063      1.57%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   6292524885                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 663037163                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1774076                       # Number of function calls committed.
system.cpu1.commit.int_insts               1395328633                       # Number of committed integer instructions.
system.cpu1.commit.loads                    442402079                       # Number of loads committed
system.cpu1.commit.membars                    1174212                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1174212      0.07%      0.07% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       808703643     46.21%     46.27% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            544      0.00%     46.27% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             384      0.00%     46.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     204139123     11.66%     57.94% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     57.94% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt     112205640      6.41%     64.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     26691997      1.53%     65.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     65.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      37484128      2.14%     68.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     37360492      2.13%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      276085893     15.77%     85.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1210862      0.07%     85.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    166902987      9.54%     95.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     78252796      4.47%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       1750212701                       # Class of committed instruction
system.cpu1.commit.refs                     522452538                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 1749624419                       # Number of Instructions Simulated
system.cpu1.committedOps                   1750212701                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.698650                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.698650                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           5034886271                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 4612                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           324515257                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            3251163924                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               287928578                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                965292932                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              56213279                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                10564                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            125079530                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  522882606                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                271716233                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   6125512673                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              4798664                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                    3995071858                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles              112435714                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.080801                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         287670036                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         405557276                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.617357                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        6469400590                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.617695                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.278657                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              4355390362     67.32%     67.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1              1450266201     22.42%     89.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               127304474      1.97%     91.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               305793976      4.73%     96.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                25837121      0.40%     96.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2940765      0.05%     96.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6               157266703      2.43%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                44598818      0.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    2170      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          6469400590                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                777396215                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               656323911                       # number of floating regfile writes
system.cpu1.idleCycles                        1848506                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            56989515                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               319382313                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.406510                       # Inst execution rate
system.cpu1.iew.exec_refs                  1061971468                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  84799488                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             2948375662                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            731198520                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            876188                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         68029199                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts           109676019                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         2848654729                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            977171980                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         54284384                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           2630625108                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              28789527                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            524664416                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              56213279                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            578957297                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     60426696                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1167931                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      6095592                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads    288796441                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores     29625560                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       6095592                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect     25346305                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect      31643210                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               1758568051                       # num instructions consuming a value
system.cpu1.iew.wb_count                   2170987166                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.766282                       # average fanout of values written-back
system.cpu1.iew.wb_producers               1347558803                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.335482                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    2184526873                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              2674372872                       # number of integer regfile reads
system.cpu1.int_regfile_writes             1125360816                       # number of integer regfile writes
system.cpu1.ipc                              0.270369                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.270369                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1175509      0.04%      0.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu           1124186512     41.87%     41.91% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 548      0.00%     41.91% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  384      0.00%     41.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          222362063      8.28%     50.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     50.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt          153373701      5.71%     55.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          26943954      1.00%     56.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     56.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           37484128      1.40%     58.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          40875863      1.52%     59.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     59.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     59.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     59.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     59.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     59.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     59.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     59.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     59.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     59.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     59.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     59.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     59.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     59.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     59.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     59.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     59.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     59.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     59.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     59.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     59.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     59.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     59.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     59.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     59.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     59.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     59.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     59.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     59.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     59.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     59.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     59.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           673694596     25.09%     84.92% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1214625      0.05%     84.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      320454320     11.94%     96.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      83143289      3.10%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            2684909492                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses             1084850950                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1974220225                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    738650081                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes        1508801707                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  263731288                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.098227                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                6392964      2.42%      2.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      2.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      2.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                62769      0.02%      2.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      2.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt               499466      0.19%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                3563      0.00%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv            181011635     68.63%     71.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              319107      0.12%     71.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     71.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     71.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     71.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     71.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     71.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     71.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     71.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     71.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     71.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     71.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     71.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     71.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     71.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     71.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     71.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     71.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     71.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     71.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     71.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     71.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     71.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     71.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     71.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     71.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     71.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     71.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     71.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     71.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     71.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     71.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     71.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     71.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     71.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              57124662     21.66%     93.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   30      0.00%     93.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         18297321      6.94%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite           19771      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1862614321                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads       10157053243                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses   1432337085                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       2444389069                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                2846037959                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               2684909492                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2616770                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined     1098442028                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued         28322606                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        850347                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    952838802                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   6469400590                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.415017                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.081156                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         5253251689     81.20%     81.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          561825085      8.68%     89.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          263983926      4.08%     93.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3          142371941      2.20%     96.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          145012002      2.24%     98.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           59534299      0.92%     99.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           23041761      0.36%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7           11008433      0.17%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            9371454      0.14%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     6469400590                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.414898                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         61368460                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        39864098                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           731198520                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores          109676019                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              801260850                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             417881380                       # number of misc regfile writes
system.cpu1.numCycles                      6471249096                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    10018107                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             4321811273                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           1447679663                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             213967349                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               366539840                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             524990258                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents             40296586                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           4322506454                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            3068005554                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         2561733253                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                962111888                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              12686902                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              56213279                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            762453608                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps              1114053590                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups       1342812962                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      2979693492                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        270702                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              6198                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                668068443                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          6186                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  9045801606                       # The number of ROB reads
system.cpu1.rob.rob_writes                 5882224931                       # The number of ROB writes
system.cpu1.timesIdled                          18352                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        102063165                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2404003                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           108731471                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage             588051081                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    260792302                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     518453871                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      8060240                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      2710787                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    198634792                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    172376792                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    397236656                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      175087579                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3240696868500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          254153984                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     11894731                       # Transaction distribution
system.membus.trans_dist::WritebackClean         8462                       # Transaction distribution
system.membus.trans_dist::CleanEvict        245769948                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           794671                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2843                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5829231                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5825377                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     254153985                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    778433232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              778433232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  17400483456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             17400483456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           577888                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         260780730                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               260780730    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           260780730                       # Request fanout histogram
system.membus.respLayer1.occupancy       1366626610895                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             42.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        625669722986                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              19.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   3240696868500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3240696868500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3240696868500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3240696868500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3240696868500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   3240696868500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3240696868500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3240696868500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3240696868500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3240696868500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                892                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          446                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    4229540.358744                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   5094309.431930                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          446    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     21565500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            446                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   3238810493500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1886375000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3240696868500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    273454790                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       273454790                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    273454790                       # number of overall hits
system.cpu0.icache.overall_hits::total      273454790                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       100007                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        100007                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       100007                       # number of overall misses
system.cpu0.icache.overall_misses::total       100007                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7693673992                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7693673992                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7693673992                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7693673992                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    273554797                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    273554797                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    273554797                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    273554797                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000366                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000366                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000366                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000366                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 76931.354725                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 76931.354725                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 76931.354725                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 76931.354725                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         8401                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              169                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.710059                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        89668                       # number of writebacks
system.cpu0.icache.writebacks::total            89668                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        10339                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10339                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        10339                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10339                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        89668                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        89668                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        89668                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        89668                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6983540992                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6983540992                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6983540992                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6983540992                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000328                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000328                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000328                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000328                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 77882.198688                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 77882.198688                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 77882.198688                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 77882.198688                       # average overall mshr miss latency
system.cpu0.icache.replacements                 89668                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    273454790                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      273454790                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       100007                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       100007                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7693673992                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7693673992                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    273554797                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    273554797                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000366                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000366                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 76931.354725                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 76931.354725                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        10339                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10339                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        89668                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        89668                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6983540992                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6983540992                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000328                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000328                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 77882.198688                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 77882.198688                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3240696868500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          273544720                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            89700                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3049.550948                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        547199262                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       547199262                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3240696868500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    389643506                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       389643506                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    389643506                       # number of overall hits
system.cpu0.dcache.overall_hits::total      389643506                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    274087374                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     274087374                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    274087374                       # number of overall misses
system.cpu0.dcache.overall_misses::total    274087374                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 22799463358476                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 22799463358476                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 22799463358476                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 22799463358476                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    663730880                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    663730880                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    663730880                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    663730880                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.412950                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.412950                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.412950                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.412950                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 83183.194562                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 83183.194562                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 83183.194562                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 83183.194562                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   3634069705                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1554647                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         63154291                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          25543                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    57.542720                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    60.863916                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     98872052                       # number of writebacks
system.cpu0.dcache.writebacks::total         98872052                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data    174787030                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total    174787030                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data    174787030                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total    174787030                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     99300344                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     99300344                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     99300344                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     99300344                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 10331377228195                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 10331377228195                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 10331377228195                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 10331377228195                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.149609                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.149609                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.149609                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.149609                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 104041.706323                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 104041.706323                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 104041.706323                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 104041.706323                       # average overall mshr miss latency
system.cpu0.dcache.replacements              98871816                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    342271253                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      342271253                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    241597045                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    241597045                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 20403368163000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 20403368163000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    583868298                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    583868298                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.413787                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.413787                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 84452.060095                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 84452.060095                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data    146449099                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total    146449099                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     95147946                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     95147946                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 9966722446000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 9966722446000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.162961                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.162961                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 104749.738329                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 104749.738329                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     47372253                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      47372253                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     32490329                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     32490329                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 2396095195476                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 2396095195476                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     79862582                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     79862582                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.406828                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.406828                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 73747.951136                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 73747.951136                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     28337931                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     28337931                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4152398                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4152398                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 364654782195                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 364654782195                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.051994                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.051994                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 87817.878295                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 87817.878295                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3115                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3115                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1116                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1116                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     37738500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     37738500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4231                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4231                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.263767                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.263767                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 33815.860215                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 33815.860215                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1082                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1082                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           34                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           34                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       927000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       927000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.008036                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008036                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 27264.705882                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27264.705882                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2649                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2649                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1264                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1264                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      5954000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      5954000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3913                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3913                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.323026                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.323026                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4710.443038                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4710.443038                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1264                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1264                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      4691000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      4691000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.323026                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.323026                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3711.234177                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3711.234177                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3163                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3163                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       588775                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       588775                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  17297002498                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  17297002498                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       591938                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       591938                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.994657                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.994657                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 29377.949977                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 29377.949977                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       588774                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       588774                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  16708227498                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  16708227498                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.994655                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.994655                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 28377.998176                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 28377.998176                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3240696868500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.948386                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          489800923                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         99528849                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.921195                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.948386                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998387                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998387                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1428190741                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1428190741                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3240696868500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                7504                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10462242                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                3118                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            10618886                       # number of demand (read+write) hits
system.l2.demand_hits::total                 21091750                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               7504                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10462242                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               3118                       # number of overall hits
system.l2.overall_hits::.cpu1.data           10618886                       # number of overall hits
system.l2.overall_hits::total                21091750                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             82165                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          88418030                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             16956                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          87958275                       # number of demand (read+write) misses
system.l2.demand_misses::total              176475426                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            82165                       # number of overall misses
system.l2.overall_misses::.cpu0.data         88418030                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            16956                       # number of overall misses
system.l2.overall_misses::.cpu1.data         87958275                       # number of overall misses
system.l2.overall_misses::total             176475426                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6754852000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 10028401534718                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1425443499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 9998582788588                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     20035164618805                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6754852000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 10028401534718                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1425443499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 9998582788588                       # number of overall miss cycles
system.l2.overall_miss_latency::total    20035164618805                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           89669                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        98880272                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           20074                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        98577161                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            197567176                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          89669                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       98880272                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          20074                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       98577161                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           197567176                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.916314                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.894193                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.844675                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.892278                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.893243                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.916314                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.894193                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.844675                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.892278                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.893243                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82210.819692                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 113420.323148                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 84067.203291                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 113674.157305                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113529.487209                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82210.819692                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 113420.323148                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 84067.203291                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 113674.157305                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113529.487209                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1052495                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     31230                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      33.701409                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  79121622                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            11894702                       # number of writebacks
system.l2.writebacks::total                  11894702                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            172                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         682530                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            177                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         688501                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1371380                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           172                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        682530                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           177                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        688501                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1371380                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        81993                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     87735500                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        16779                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     87269774                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         175104046                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        81993                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     87735500                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        16779                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     87269774                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     88861771                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        263965817                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5927464001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 9110175178173                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1248504500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 9085486242576                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 18202837389250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5927464001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 9110175178173                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1248504500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 9085486242576                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 7838543085425                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 26041380474675                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.914396                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.887290                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.835857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.885294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.886301                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.914396                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.887290                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.835857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.885294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.336081                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72292.317649                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 103836.818371                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 74408.754991                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 104108.052836                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 103954.407708                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72292.317649                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 103836.818371                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 74408.754991                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 104108.052836                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 88210.520646                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98654.366579                       # average overall mshr miss latency
system.l2.replacements                      428375273                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     14361659                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         14361659                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           29                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             29                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks     14361688                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     14361688                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           29                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           29                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    176787767                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        176787767                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         8462                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           8462                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    176796229                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    176796229                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000048                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000048                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         8462                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         8462                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000048                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000048                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     88861771                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       88861771                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 7838543085425                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 7838543085425                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 88210.520646                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 88210.520646                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           25155                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           25649                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                50804                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data        112814                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data        111449                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             224263                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    761943000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    831511500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total   1593454500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data       137969                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data       137098                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           275067                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.817676                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.812915                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.815303                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6753.975570                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7460.914858                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7105.293785                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         7603                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         8328                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total           15931                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data       105211                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data       103121                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        208332                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data   2500581706                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data   2491182700                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   4991764406                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.762570                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.752170                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.757386                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 23767.302906                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 24157.860184                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 23960.622497                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            52                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            85                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                137                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           54                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               68                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       267000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       621500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       888500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           66                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          139                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            205                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.212121                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.388489                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.331707                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 19071.428571                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 11509.259259                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 13066.176471                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           54                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           68                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       275500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1071499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1346999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.212121                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.388489                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.331707                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19678.571429                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19842.574074                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19808.808824                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1122176                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data          1158489                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2280665                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3002947                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2939167                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5942114                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 351821584965                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 360061495445                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  711883080410                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4125123                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      4097656                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8222779                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.727965                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.717280                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.722641                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 117158.772687                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 122504.606048                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 119802.999473                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        57256                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        61084                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           118340                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2945691                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2878083                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5823774                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 318907881473                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 327770705454                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 646678586927                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.714086                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.702373                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.708249                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 108262.503254                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 113885.077482                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 111041.154229                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          7504                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          3118                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              10622                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        82165                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        16956                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            99121                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6754852000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1425443499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8180295499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        89669                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        20074                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         109743                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.916314                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.844675                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.903210                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82210.819692                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 84067.203291                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82528.379445                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          172                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          177                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           349                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        81993                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        16779                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        98772                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5927464001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1248504500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7175968501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.914396                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.835857                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.900030                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72292.317649                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 74408.754991                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72651.849725                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9340066                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      9460397                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          18800463                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     85415083                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     85019108                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       170434191                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 9676579949753                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 9638521293143                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 19315101242896                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     94755149                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     94479505                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     189234654                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.901429                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.899868                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.900650                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 113288.890087                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 113368.882830                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 113328.793534                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       625274                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       627417                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1252691                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     84789809                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     84391691                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    169181500                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 8791267296700                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 8757715537122                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 17548982833822                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.894831                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.893227                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.894030                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 103683.065222                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 103774.618488                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103728.734134                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 3240696868500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3240696868500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   472323642                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 428375337                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.102593                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.707679                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.013546                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.523811                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004951                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        9.405517                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    16.344496                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.448557                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000212                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.148810                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.146961                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.255383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.078125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3540406761                       # Number of tag accesses
system.l2.tags.data_accesses               3540406761                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3240696868500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5247488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    5615240192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1073856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    5585454656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   5431662912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        16638679104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5247488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1073856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6321344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    761262784                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       761262784                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          81992                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       87738128                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          16779                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       87272729                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     84869733                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           259979361                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     11894731                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           11894731                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1619247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1732726145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           331366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1723535055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1676078675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5134290487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1619247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       331366                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1950613                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      234907125                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            234907125                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      234907125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1619247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1732726145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          331366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1723535055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1676078675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5369197612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  10168553.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     81993.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  86772968.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     16779.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  86350841.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  81080913.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000232540250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       634440                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       634440                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           354339578                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            9588079                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   259979362                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   11903193                       # Number of write requests accepted
system.mem_ctrls.readBursts                 259979362                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 11903193                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                5675868                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1734640                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          14925956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          15098330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          15939193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          16495887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          16591065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          16664226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          16361605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          16177098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          16859478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          15583094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         15605534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         16166411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         15338268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         15688710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         15378018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         15430621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            615682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            613951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            591094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            693447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            635594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            640392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            615753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            615679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            731567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            616824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           716829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           617730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           616126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           616009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           616042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           615831                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 11320555728341                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               1271517470000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            16088746240841                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     44515.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63265.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                129745888                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 9351632                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 51.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.97                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             259979362                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             11903193                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 9705702                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                20517440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                30579433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                35923050                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                35501452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                31665748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                26041598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                20506324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                15215920                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                10536632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                6935766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                4664964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                2979869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                1724284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 944344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 502589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 249191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  95876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  11799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 342021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 484287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 559097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 604659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 631850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 649695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 660504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 667227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 672948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 689867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 673020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 667717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 665306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 662243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 659578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 658593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 112794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  49606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  23190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples    125374519                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    135.005182                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    93.786752                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   175.966113                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     89416660     71.32%     71.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     18874569     15.05%     86.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      7763672      6.19%     92.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      3171543      2.53%     95.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1684252      1.34%     96.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1070338      0.85%     97.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       602861      0.48%     97.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       497405      0.40%     98.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      2293219      1.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total    125374519                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       634440                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     400.831421                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    220.972717                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    347.896104                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        305958     48.22%     48.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255        15790      2.49%     50.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         4969      0.78%     51.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511        21675      3.42%     54.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639        66262     10.44%     65.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767        95413     15.04%     80.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895        74274     11.71%     92.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023        35544      5.60%     97.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151        11352      1.79%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279         2483      0.39%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407          439      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           97      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663           58      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           45      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919           50      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           24      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        634440                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       634440                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.027599                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.025565                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.272372                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           625895     98.65%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3155      0.50%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3338      0.53%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1157      0.18%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              511      0.08%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              206      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              125      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               43      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        634440                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            16275423616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               363255552                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               650787200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             16638679168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            761804352                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5022.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       200.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5134.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    235.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        40.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    39.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3240696934500                       # Total gap between requests
system.mem_ctrls.avgGap                      11919.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5247552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   5553469952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1073856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   5526453824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   5189178432                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    650787200                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1619266.538319858257                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1713665355.738902568817                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 331365.765936956799                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1705328837.670026540756                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1601253879.200951099396                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 200817054.605056464672                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        81993                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     87738128                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        16779                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     87272729                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     84869733                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     11903193                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2537023020                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 5463202702797                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    552068103                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 5457572900170                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 5164881546751                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 80882083060220                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30941.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     62267.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     32902.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     62534.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     60856.58                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6794990.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         445756626000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         236925261705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        899997956760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        26867120760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     255817470480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1464422694540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      11229539040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       3341016669285                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1030.956243                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6302995811                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 108213820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 3126180052689                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         449417468220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         238871037900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        915728983260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        26212710240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     255817470480.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1465403620080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      10403496480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       3361854786660                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1037.386378                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4093831484                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 108213820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 3128389217016                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1270                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          636                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7975845.911950                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   10528271.800545                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          636    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     67275500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            636                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   3235624230500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   5072638000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3240696868500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    271693982                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       271693982                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    271693982                       # number of overall hits
system.cpu1.icache.overall_hits::total      271693982                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        22251                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         22251                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        22251                       # number of overall misses
system.cpu1.icache.overall_misses::total        22251                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1644442500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1644442500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1644442500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1644442500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    271716233                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    271716233                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    271716233                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    271716233                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000082                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000082                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000082                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000082                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 73904.206553                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 73904.206553                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 73904.206553                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 73904.206553                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          196                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    17.818182                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        20074                       # number of writebacks
system.cpu1.icache.writebacks::total            20074                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2177                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2177                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2177                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2177                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        20074                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        20074                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        20074                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        20074                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1493109500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1493109500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1493109500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1493109500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000074                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000074                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000074                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000074                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 74380.268008                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 74380.268008                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 74380.268008                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 74380.268008                       # average overall mshr miss latency
system.cpu1.icache.replacements                 20074                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    271693982                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      271693982                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        22251                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        22251                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1644442500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1644442500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    271716233                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    271716233                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000082                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000082                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 73904.206553                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 73904.206553                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2177                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2177                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        20074                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        20074                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1493109500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1493109500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000074                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 74380.268008                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 74380.268008                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3240696868500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          273800462                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            20106                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         13617.848503                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        543452540                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       543452540                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3240696868500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    384460744                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       384460744                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    384460744                       # number of overall hits
system.cpu1.dcache.overall_hits::total      384460744                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    275361720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     275361720                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    275361720                       # number of overall misses
system.cpu1.dcache.overall_misses::total    275361720                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 22945429543996                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 22945429543996                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 22945429543996                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 22945429543996                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    659822464                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    659822464                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    659822464                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    659822464                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.417327                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.417327                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.417327                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.417327                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 83328.320087                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83328.320087                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 83328.320087                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83328.320087                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   3600873524                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1532286                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         62618018                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          25156                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    57.505390                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    60.911353                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     98545474                       # number of writebacks
system.cpu1.dcache.writebacks::total         98545474                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data    176372857                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total    176372857                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data    176372857                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total    176372857                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     98988863                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     98988863                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     98988863                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     98988863                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 10303126525987                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 10303126525987                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 10303126525987                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 10303126525987                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.150023                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.150023                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.150023                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.150023                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 104083.694001                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 104083.694001                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 104083.694001                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 104083.694001                       # average overall mshr miss latency
system.cpu1.dcache.replacements              98545323                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    339630073                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      339630073                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    240732846                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    240732846                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 20360109457000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 20360109457000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    580362919                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    580362919                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.414797                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.414797                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 84575.535891                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84575.535891                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data    145863400                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total    145863400                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     94869446                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     94869446                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 9929866096000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 9929866096000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.163466                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.163466                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 104668.747575                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 104668.747575                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     44830671                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      44830671                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     34628874                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     34628874                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 2585320086996                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 2585320086996                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     79459545                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     79459545                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.435805                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.435805                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 74657.931037                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 74657.931037                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data     30509457                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total     30509457                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      4119417                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4119417                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 373260429987                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 373260429987                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.051843                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.051843                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 90610.013501                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 90610.013501                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         3744                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3744                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          840                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          840                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     35727500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     35727500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         4584                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         4584                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.183246                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.183246                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 42532.738095                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 42532.738095                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          792                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          792                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       426000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       426000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.010471                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.010471                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         8875                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8875                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         2363                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2363                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1718                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1718                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      9216000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      9216000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         4081                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         4081                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.420975                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.420975                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5364.377183                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5364.377183                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1717                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1717                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      7499000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      7499000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.420730                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.420730                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4367.501456                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4367.501456                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         2015                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           2015                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       584786                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       584786                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  17371205998                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  17371205998                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       586801                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       586801                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.996566                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.996566                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 29705.235758                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 29705.235758                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       584786                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       584786                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  16786419998                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  16786419998                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.996566                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.996566                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 28705.235758                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 28705.235758                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3240696868500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.935747                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          484298517                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         99216630                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             4.881223                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.935747                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.997992                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997992                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1420052459                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1420052459                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3240696868500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         190129656                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     26256390                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    183164652                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       416481515                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        151282841                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             716                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          846326                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2980                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         849306                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8725888                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8725888                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        109743                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    190019914                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       269005                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    297846326                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        60222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    296898802                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             595074355                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     11477504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  12656137280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2569472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  12615846528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            25286030784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       581522178                       # Total snoops (count)
system.tol2bus.snoopTraffic                 843762432                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        779367071                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.239856                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.435065                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              595142018     76.36%     76.36% # Request fanout histogram
system.tol2bus.snoop_fanout::1              181514266     23.29%     99.65% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2710787      0.35%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          779367071                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       396172129054                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      149659440399                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         134610782                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      149182160829                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          30213794                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy          1074533                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
