<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Virtual Memory Support"><title>kernel_vmem - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../static.files/rustdoc-ca0dd0c4.css"><meta name="rustdoc-vars" data-root-path="../" data-static-root-path="../static.files/" data-current-crate="kernel_vmem" data-themes="" data-resource-suffix="" data-rustdoc-version="1.93.0-nightly (b6d7ff3aa 2025-11-14)" data-channel="nightly" data-search-js="search-680b2199.js" data-stringdex-js="stringdex-c3e638e9.js" data-settings-js="settings-c38705f0.js" ><script src="../static.files/storage-e2aeef58.js"></script><script defer src="../crates.js"></script><script defer src="../static.files/main-a410ff4d.js"></script><noscript><link rel="stylesheet" href="../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../static.files/favicon-044be391.svg"></head><body class="rustdoc mod crate"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><rustdoc-topbar><h2><a href="#">Crate kernel_vmem</a></h2></rustdoc-topbar><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../kernel_vmem/index.html">kernel_<wbr>vmem</a><span class="version">0.0.0</span></h2></div><div class="sidebar-elems"><ul class="block"><li><a id="all-types" href="all.html">All Items</a></li></ul><section id="rustdoc-toc"><h3><a href="#">Sections</a></h3><ul class="block top-toc"><li><a href="#virtual-memory-support" title="Virtual Memory Support">Virtual Memory Support</a><ul><li><a href="#what-you-get" title="What you get">What you get</a></li><li><a href="#x86-64-virtual-address--physical-address-walk" title="x86-64 Virtual Address â†’ Physical Address Walk">x86-64 Virtual Address â†’ Physical Address Walk</a></li></ul></li></ul><h3><a href="#reexports">Crate Items</a></h3><ul class="block"><li><a href="#reexports" title="Re-exports">Re-exports</a></li><li><a href="#modules" title="Modules">Modules</a></li><li><a href="#structs" title="Structs">Structs</a></li><li><a href="#traits" title="Traits">Traits</a></li><li><a href="#functions" title="Functions">Functions</a></li></ul></section><div id="rustdoc-modnav"></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><section id="main-content" class="content"><div class="main-heading"><h1>Crate <span>kernel_<wbr>vmem</span>&nbsp;<button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../src/kernel_vmem/lib.rs.html#1-289">Source</a> </span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><h2 id="virtual-memory-support"><a class="doc-anchor" href="#virtual-memory-support">Â§</a>Virtual Memory Support</h2>
<p>Minimal x86-64 paging helpers for a hobby OS loader/kernel.</p>
<h3 id="what-you-get"><a class="doc-anchor" href="#what-you-get">Â§</a>What you get</h3>
<ul>
<li>An <a href="address_space/index.html" title="mod kernel_vmem::address_space"><code>address space</code></a> describing a <code>PML4</code> root page table.</li>
<li>Tiny <a href="../kernel_memory_addresses/physical_address/struct.PhysicalAddress.html" title="struct kernel_memory_addresses::physical_address::PhysicalAddress"><code>PhysicalAddress</code></a>/<a href="../kernel_memory_addresses/virtual_address/struct.VirtualAddress.html" title="struct kernel_memory_addresses::virtual_address::VirtualAddress"><code>VirtualAddress</code></a> newtypes (u64) to avoid mixing address kinds.</li>
<li>A <a href="../kernel_memory_addresses/page_size/trait.PageSize.html" title="trait kernel_memory_addresses::page_size::PageSize"><code>PageSize</code></a> enum for 4 KiB / 2 MiB / 1 GiB mappings.</li>
<li>x86-64 page-table <a href="struct.VirtualMemoryPageBits.html" title="struct kernel_vmem::VirtualMemoryPageBits"><code>VirtualMemoryPageBits</code></a> with practical explanations.</li>
<li>A 4 KiB-aligned <a href="page_table/pt/struct.PageTable.html" title="struct kernel_vmem::page_table::pt::PageTable"><code>PageTable</code></a> wrapper and index helpers.</li>
<li>A tiny allocator/mapper interface (<a href="trait.PhysFrameAlloc.html" title="trait kernel_vmem::PhysFrameAlloc"><code>PhysFrameAlloc</code></a>, <a href="trait.PhysMapper.html" title="trait kernel_vmem::PhysMapper"><code>PhysMapper</code></a>).</li>
</ul>
<h3 id="x86-64-virtual-address--physical-address-walk"><a class="doc-anchor" href="#x86-64-virtual-address--physical-address-walk">Â§</a>x86-64 Virtual Address â†’ Physical Address Walk</h3>
<p>Each 48-bit virtual address is divided into five fields:</p>
<div class="example-wrap"><pre class="language-text"><code>| 47â€’39 | 38â€’30 | 29â€’21 | 20â€’12 | 11â€’0   |
|  PML4 |  PDPT |   PD  |   PT  | Offset |</code></pre></div>
<p>The CPU uses these fields as <strong>indices</strong> into four levels of page tables,
each level containing 512 (2â¹) entries of 8 bytes (64 bits) each.</p>
<div class="example-wrap"><pre class="language-text"><code> PML4  â†’  PDPT  â†’  PD  â†’  PT  â†’  Physical Page
  â”‚        â”‚        â”‚        â”‚
  â”‚        â”‚        â”‚        â””â”€â”€â”€â–º PTE   (Page Table Entry)  â†’ maps 4 KiB page
  â”‚        â”‚        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º PDE   (Page Directory Entry) â†’ PS=1 â†’ 2 MiB page
  â”‚        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º PDPTE (Page Directory Pointer Table Entry) â†’ PS=1 â†’ 1 GiB page
  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º PML4E (Page Map Level 4 Entry)</code></pre></div><h4 id="levels-and-their-roles"><a class="doc-anchor" href="#levels-and-their-roles">Â§</a>Levels and their roles</h4><div><table><thead><tr><th style="text-align: left">Level</th><th style="text-align: left">Table name</th><th style="text-align: left">Entry name</th><th style="text-align: left">Description</th></tr></thead><tbody>
<tr><td style="text-align: left">1</td><td style="text-align: left"><strong>PML4</strong> (Page Map Level 4)</td><td style="text-align: left"><strong>PML4E</strong></td><td style="text-align: left">Top-level table; each entry points to a PDPT. One PML4 table per address space, referenced by Control Register 3 (<a href="https://wiki.osdev.org/CPU_Registers_x86#CR3"><code>CR3</code></a>).</td></tr>
<tr><td style="text-align: left">2</td><td style="text-align: left"><strong>PDPT</strong> (Page Directory Pointer Table)</td><td style="text-align: left"><strong>PDPTE</strong></td><td style="text-align: left">Each entry points to a PD. If <code>PS=1</code>, it directly maps a 1 GiB page (leaf).</td></tr>
<tr><td style="text-align: left">3</td><td style="text-align: left"><strong>PD</strong> (Page Directory)</td><td style="text-align: left"><strong>PDE</strong></td><td style="text-align: left">Each entry points to a PT. If <code>PS=1</code>, it directly maps a 2 MiB page (leaf).</td></tr>
<tr><td style="text-align: left">4</td><td style="text-align: left"><strong>PT</strong> (Page Table)</td><td style="text-align: left"><strong>PTE</strong></td><td style="text-align: left">Each entry maps a 4 KiB physical page (always a leaf).</td></tr>
</tbody></table>
</div><h4 id="leaf-vs-non-leaf-entries"><a class="doc-anchor" href="#leaf-vs-non-leaf-entries">Â§</a>Leaf vs. non-leaf entries</h4>
<ul>
<li>
<p>A <strong>leaf entry</strong> directly maps physical memory â€” it contains the physical base address
and the permission bits (<a href="struct.VirtualMemoryPageBits.html#method.with_present" title="method kernel_vmem::VirtualMemoryPageBits::with_present"><code>PRESENT</code></a>, <a href="struct.VirtualMemoryPageBits.html#method.with_writable" title="method kernel_vmem::VirtualMemoryPageBits::with_writable"><code>WRITABLE</code></a>, <a href="struct.VirtualMemoryPageBits.html#method.with_user" title="method kernel_vmem::VirtualMemoryPageBits::with_user"><code>USER</code></a>, <a href="struct.VirtualMemoryPageBits.html#method.with_global" title="method kernel_vmem::VirtualMemoryPageBits::with_global"><code>GLOBAL</code></a>, <a href="struct.VirtualMemoryPageBits.html#method.with_no_execute" title="method kernel_vmem::VirtualMemoryPageBits::with_no_execute"><code>NX</code></a>, etc.).</p>
<ul>
<li>A <strong>PTE</strong> is always a leaf (maps 4 KiB).</li>
<li>A <strong>PDE</strong> with <code>PS=1</code> is a leaf (maps 2 MiB).</li>
<li>A <strong>PDPTE</strong> with <code>PS=1</code> is a leaf (maps 1 GiB).</li>
</ul>
</li>
<li>
<p>A <strong>non-leaf entry</strong> points to the next lower table level and continues the walk.
For example, a PML4E points to a PDPT, and a PDE with <code>PS=0</code> points to a PT.</p>
</li>
</ul>
<h4 id="offset"><a class="doc-anchor" href="#offset">Â§</a>Offset</h4>
<ul>
<li>The final <strong>Offset</strong> field (bits 11â€“0) selects the byte inside the 4 KiB (or larger) page.</li>
</ul>
<h4 id="summary"><a class="doc-anchor" href="#summary">Â§</a>Summary</h4>
<p>A canonical 48-bit virtual address is effectively:</p>
<div class="example-wrap"><pre class="language-text"><code>VA = [PML4:9] [PDPT:9] [PD:9] [PT:9] [Offset:12]</code></pre></div>
<p>This creates a four-level translation tree that can map up to <strong>256 TiB</strong> of
virtual address space, using leaf pages of 1 GiB, 2 MiB, or 4 KiB depending
on which level the translation stops.</p>
</div></details><h2 id="reexports" class="section-header">Re-exports<a href="#reexports" class="anchor">Â§</a></h2><dl class="item-table reexports"><dt id="reexport.AddressSpace"><code>pub use crate::address_space::<a class="struct" href="address_space/struct.AddressSpace.html" title="struct kernel_vmem::address_space::AddressSpace">AddressSpace</a>;</code></dt></dl><h2 id="modules" class="section-header">Modules<a href="#modules" class="anchor">Â§</a></h2><dl class="item-table"><dt><a class="mod" href="address_space/index.html" title="mod kernel_vmem::address_space">address_<wbr>space</a></dt><dd>Address Space (x86-64, PML4-rooted)</dd><dt><a class="mod" href="bits/index.html" title="mod kernel_vmem::bits">bits</a><span title="Restricted Visibility">&nbsp;ğŸ”’</span> </dt><dt><a class="mod" href="info/index.html" title="mod kernel_vmem::info">info</a></dt><dd>Re-export constants as info module.</dd><dt><a class="mod" href="page_table/index.html" title="mod kernel_vmem::page_table">page_<wbr>table</a></dt><dd>Memory Page Table</dd></dl><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">Â§</a></h2><dl class="item-table"><dt><a class="struct" href="struct.VirtualMemoryPageBits.html" title="struct kernel_vmem::VirtualMemoryPageBits">Virtual<wbr>Memory<wbr>Page<wbr>Bits</a></dt><dd>Unified, ergonomic view over x86-64 paging entries (all levels / forms).</dd></dl><h2 id="traits" class="section-header">Traits<a href="#traits" class="anchor">Â§</a></h2><dl class="item-table"><dt><a class="trait" href="trait.PhysFrameAlloc.html" title="trait kernel_vmem::PhysFrameAlloc">Phys<wbr>Frame<wbr>Alloc</a></dt><dd>Minimal allocator that hands out <strong>4 KiB</strong> page-table frames.</dd><dt><a class="trait" href="trait.PhysMapper.html" title="trait kernel_vmem::PhysMapper">Phys<wbr>Mapper</a></dt><dd>Mapper capable of temporarily viewing physical frames as typed tables.</dd><dt><a class="trait" href="trait.PhysMapperExt.html" title="trait kernel_vmem::PhysMapperExt">Phys<wbr>Mapper<wbr>Ext</a></dt><dd>Mapper capable of temporarily viewing physical frames as typed tables.</dd></dl><h2 id="functions" class="section-header">Functions<a href="#functions" class="anchor">Â§</a></h2><dl class="item-table"><dt><a class="fn" href="fn.invalidate_tlb_page.html" title="fn kernel_vmem::invalidate_tlb_page">invalidate_<wbr>tlb_<wbr>page</a><sup title="unsafe function">âš </sup></dt><dd>Invalidate one page in the TLB on the <strong>current CPU</strong> for the <strong>current</strong> address space.</dd><dt><a class="fn" href="fn.read_cr3_phys.html" title="fn kernel_vmem::read_cr3_phys">read_<wbr>cr3_<wbr>phys</a><sup title="unsafe function">âš </sup></dt><dd>Reads the current value of the <strong>CR3 register</strong> (the page table base register)
and returns the physical address of the top-level page table (PML4).</dd></dl></section></div></main></body></html>