RAM : INIT : Loading Instr contents from test/1-binary/sw_1.instr.hex
WARNING: test/mips_avalon_slave.v:49: $readmemh: Standard inconsistency, following 1364-2005.
WARNING: test/mips_avalon_slave.v:49: $readmemh(test/1-binary/sw_1.instr.hex): Not enough words in the file for the requested range [0:1023].
VCD info: dumpfile mips_CPU_bus_tb.vcd opened for output.
TB : STATUS : 00 : Starting test
CPU : Resetting
TB : STATUS : 20 : CPU out of reset
CACHE_CTRL : STATE : IDLE
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATUS : instr_stall: 1, data_stall: 0
RAM : STATUS : Read requested at address 0xbfc00000, wait for 1 cycles
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATUS : instr_stall: 1, data_stall: 0
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATUS : instr_stall: 1, data_stall: 0
CACHE_CTRL : STATUS : waitrequest complete
RAM : READ : Read 0x00008021 data at address 0xbfc00000
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATUS : instr_stall: 1, data_stall: 0
CACHE_CTRL : STATUS : waitrequest complete
INSTR_CACHE : Replacement required: Valid buffer: 0000
INSTR_CACHE : Trivial case, current valid buffer is 0000
INSTR_CACHE : Loading 0x00008021 into index 0x0, tag 0x05fe0000 assoc[0], address 0xbfc00000
CPU : FETCH : write_en = 0, instr = xxxxxxxx, instr_type =xx, pc = bfc00000, register_v0 = 00000000
INSTR_CACHE : READ HIT
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATE : IDLE
CPU : EXEC1 : write_en = 0, instr = 00008021, instr_type =00, pc = bfc00000, register_v0 = 00000000
CPU : EXEC2 : write_en = 1, instr = 00008021, instr_type =00, pc = bfc00004, register_v0 = 00000000
CACHE_CTRL : STATE : IDLE
CACHE_CTRL : STATE : IDLE
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATUS : instr_stall: 1, data_stall: 0
RAM : STATUS : Read requested at address 0xbfc00004, wait for 1 cycles
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATUS : instr_stall: 1, data_stall: 0
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATUS : instr_stall: 1, data_stall: 0
CACHE_CTRL : STATUS : waitrequest complete
RAM : READ : Read 0x3c10bfc0 data at address 0xbfc00004
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATUS : instr_stall: 1, data_stall: 0
CACHE_CTRL : STATUS : waitrequest complete
INSTR_CACHE : Replacement required: Valid buffer: 0000
INSTR_CACHE : Trivial case, current valid buffer is 0000
INSTR_CACHE : Loading 0x3c10bfc0 into index 0x1, tag 0x05fe0000 assoc[0], address 0xbfc00004
CPU : FETCH : write_en = 0, instr = 00008021, instr_type =00, pc = bfc00004, register_v0 = 00000000
INSTR_CACHE : READ HIT
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATE : IDLE
CPU : EXEC1 : write_en = 0, instr = 3c10bfc0, instr_type =01, pc = bfc00004, register_v0 = 00000000
CPU : EXEC2 : write_en = 1, instr = 3c10bfc0, instr_type =01, pc = bfc00008, register_v0 = 00000000
CACHE_CTRL : STATE : IDLE
CACHE_CTRL : STATE : IDLE
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATUS : instr_stall: 1, data_stall: 0
RAM : STATUS : Read requested at address 0xbfc00008, wait for 1 cycles
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATUS : instr_stall: 1, data_stall: 0
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATUS : instr_stall: 1, data_stall: 0
CACHE_CTRL : STATUS : waitrequest complete
RAM : READ : Read 0x261002ec data at address 0xbfc00008
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATUS : instr_stall: 1, data_stall: 0
CACHE_CTRL : STATUS : waitrequest complete
INSTR_CACHE : Replacement required: Valid buffer: 0000
INSTR_CACHE : Trivial case, current valid buffer is 0000
INSTR_CACHE : Loading 0x261002ec into index 0x2, tag 0x05fe0000 assoc[0], address 0xbfc00008
CPU : FETCH : write_en = 0, instr = 3c10bfc0, instr_type =01, pc = bfc00008, register_v0 = 00000000
INSTR_CACHE : READ HIT
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATE : IDLE
CPU : EXEC1 : write_en = 0, instr = 261002ec, instr_type =01, pc = bfc00008, register_v0 = 00000000
CPU : EXEC2 : write_en = 1, instr = 261002ec, instr_type =01, pc = bfc0000c, register_v0 = 00000000
CACHE_CTRL : STATE : IDLE
CACHE_CTRL : STATE : IDLE
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATUS : instr_stall: 1, data_stall: 0
RAM : STATUS : Read requested at address 0xbfc0000c, wait for 1 cycles
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATUS : instr_stall: 1, data_stall: 0
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATUS : instr_stall: 1, data_stall: 0
CACHE_CTRL : STATUS : waitrequest complete
RAM : READ : Read 0x3c1106ee data at address 0xbfc0000c
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATUS : instr_stall: 1, data_stall: 0
CACHE_CTRL : STATUS : waitrequest complete
INSTR_CACHE : Replacement required: Valid buffer: 0000
INSTR_CACHE : Trivial case, current valid buffer is 0000
INSTR_CACHE : Loading 0x3c1106ee into index 0x3, tag 0x05fe0000 assoc[0], address 0xbfc0000c
CPU : FETCH : write_en = 0, instr = 261002ec, instr_type =01, pc = bfc0000c, register_v0 = 00000000
INSTR_CACHE : READ HIT
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATE : IDLE
CPU : EXEC1 : write_en = 0, instr = 3c1106ee, instr_type =01, pc = bfc0000c, register_v0 = 00000000
CPU : EXEC2 : write_en = 1, instr = 3c1106ee, instr_type =01, pc = bfc00010, register_v0 = 00000000
CACHE_CTRL : STATE : IDLE
CACHE_CTRL : STATE : IDLE
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATUS : instr_stall: 1, data_stall: 0
RAM : STATUS : Read requested at address 0xbfc00010, wait for 1 cycles
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATUS : instr_stall: 1, data_stall: 0
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATUS : instr_stall: 1, data_stall: 0
CACHE_CTRL : STATUS : waitrequest complete
RAM : READ : Read 0x263138f1 data at address 0xbfc00010
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATUS : instr_stall: 1, data_stall: 0
CACHE_CTRL : STATUS : waitrequest complete
INSTR_CACHE : Replacement required: Valid buffer: 0000
INSTR_CACHE : Trivial case, current valid buffer is 0000
INSTR_CACHE : Loading 0x263138f1 into index 0x4, tag 0x05fe0000 assoc[0], address 0xbfc00010
CPU : FETCH : write_en = 0, instr = 3c1106ee, instr_type =01, pc = bfc00010, register_v0 = 00000000
INSTR_CACHE : READ HIT
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATE : IDLE
CPU : EXEC1 : write_en = 0, instr = 263138f1, instr_type =01, pc = bfc00010, register_v0 = 00000000
CPU : EXEC2 : write_en = 1, instr = 263138f1, instr_type =01, pc = bfc00014, register_v0 = 00000000
CACHE_CTRL : STATE : IDLE
CACHE_CTRL : STATE : IDLE
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATUS : instr_stall: 1, data_stall: 0
RAM : STATUS : Read requested at address 0xbfc00014, wait for 1 cycles
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATUS : instr_stall: 1, data_stall: 0
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATUS : instr_stall: 1, data_stall: 0
CACHE_CTRL : STATUS : waitrequest complete
RAM : READ : Read 0xae110008 data at address 0xbfc00014
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATUS : instr_stall: 1, data_stall: 0
CACHE_CTRL : STATUS : waitrequest complete
INSTR_CACHE : Replacement required: Valid buffer: 0000
INSTR_CACHE : Trivial case, current valid buffer is 0000
INSTR_CACHE : Loading 0xae110008 into index 0x5, tag 0x05fe0000 assoc[0], address 0xbfc00014
CPU : FETCH : write_en = 0, instr = 263138f1, instr_type =01, pc = bfc00014, register_v0 = 00000000
INSTR_CACHE : READ HIT
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATE : IDLE
CPU : EXEC1 : write_en = 0, instr = ae110008, instr_type =01, pc = bfc00014, register_v0 = 00000000
CPU : EXEC2 : write_en = 0, instr = ae110008, instr_type =01, pc = bfc00018, register_v0 = 00000000
DATA_CACHE : Replacement required: Valid buffer: 0000
DATA_CACHE : Trivial case, current valid buffer is 0000
DATA_CACHE : Loading 0xbfc002ec into index 0x5, tag 0x05fe0017 assoc[0], address 0xbfc002f4
CACHE_CTRL : STATE : IDLE
CACHE_CTRL : STATE : IDLE
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATUS : instr_stall: 1, data_stall: 0
RAM : STATUS : Read requested at address 0xbfc00018, wait for 1 cycles
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATUS : instr_stall: 1, data_stall: 0
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATUS : instr_stall: 1, data_stall: 0
CACHE_CTRL : STATUS : waitrequest complete
RAM : READ : Read 0x26100008 data at address 0xbfc00018
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATUS : instr_stall: 1, data_stall: 0
CACHE_CTRL : STATUS : waitrequest complete
INSTR_CACHE : Replacement required: Valid buffer: 0000
INSTR_CACHE : Trivial case, current valid buffer is 0000
INSTR_CACHE : Loading 0x26100008 into index 0x6, tag 0x05fe0000 assoc[0], address 0xbfc00018
CPU : FETCH : write_en = 0, instr = ae110008, instr_type =01, pc = bfc00018, register_v0 = 00000000
INSTR_CACHE : READ HIT
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATE : WRITE
CPU : EXEC1 : write_en = 0, instr = 26100008, instr_type =01, pc = bfc00018, register_v0 = 00000000
CPU : EXEC2 : write_en = 1, instr = 26100008, instr_type =01, pc = bfc0001c, register_v0 = 00000000
WB : Active
CACHE_CTRL : STATE : WRITE
CACHE_CTRL : STATE : WRITE
WB : Active
FATAL: test/mips_avalon_slave.v:63: RAM : FATAL : Tried to write to instruction area of memory with address 0xbfc002f4
       Time: 585 Scope: mips_CPU_bus_tb.MEM
