[05/17 16:33:01      0s] 
[05/17 16:33:01      0s] Cadence Innovus(TM) Implementation System.
[05/17 16:33:01      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/17 16:33:01      0s] 
[05/17 16:33:01      0s] Version:	v21.12-s106_1, built Wed Dec 8 18:19:02 PST 2021
[05/17 16:33:01      0s] Options:	
[05/17 16:33:01      0s] Date:		Sat May 17 16:33:01 2025
[05/17 16:33:01      0s] Host:		ip-10-16-10-154.rdius.us (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (2cores*4cpus*Intel(R) Xeon(R) Platinum 8259CL CPU @ 2.50GHz 36608KB)
[05/17 16:33:01      0s] OS:		Red Hat Enterprise Linux Server release 7.9 (Maipo)
[05/17 16:33:01      0s] 
[05/17 16:33:01      0s] License:
[05/17 16:33:01      0s] 		[16:33:01.302449] Configured Lic search path (20.02-s004): 50009@10.16.0.85

[05/17 16:33:01      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[05/17 16:33:01      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/17 16:33:15     13s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.12-s106_1 (64bit) 12/08/2021 18:19 (Linux 3.10.0-693.el7.x86_64)
[05/17 16:33:18     16s] @(#)CDS: NanoRoute 21.12-s106_1 NR211128-2235/21_12-UB (database version 18.20.567) {superthreading v2.17}
[05/17 16:33:18     16s] @(#)CDS: AAE 21.12-s039 (64bit) 12/08/2021 (Linux 3.10.0-693.el7.x86_64)
[05/17 16:33:18     16s] @(#)CDS: CTE 21.12-s043_1 () Dec  1 2021 10:06:22 ( )
[05/17 16:33:18     16s] @(#)CDS: SYNTECH 21.12-s014_1 () Oct 27 2021 04:39:25 ( )
[05/17 16:33:18     16s] @(#)CDS: CPE v21.12-s094
[05/17 16:33:18     16s] @(#)CDS: IQuantus/TQuantus 20.1.2-s624 (64bit) Thu Sep 2 20:12:03 PDT 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/17 16:33:18     16s] @(#)CDS: OA 22.60-p059 Mon Jun 28 12:16:29 2021
[05/17 16:33:18     16s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[05/17 16:33:18     16s] @(#)CDS: RCDB 11.15.0
[05/17 16:33:18     16s] @(#)CDS: STYLUS 21.11-s011_1 (12/08/2021 02:58 PST)
[05/17 16:33:18     16s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o.

[05/17 16:33:18     16s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[05/17 16:33:20     18s] 
[05/17 16:33:20     18s] **INFO:  MMMC transition support version v31-84 
[05/17 16:33:20     18s] 
[05/17 16:33:20     18s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/17 16:33:20     18s] <CMD> suppressMessage ENCEXT-2799
[05/17 16:33:20     18s] <CMD> win
[05/17 16:33:35     20s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[05/17 16:33:35     20s] <CMD> set conf_qxconf_file NULL
[05/17 16:33:35     20s] <CMD> set conf_qxlib_file NULL
[05/17 16:33:35     20s] <CMD> set dbgDualViewAwareXTree 1
[05/17 16:33:35     20s] <CMD> set defHierChar /
[05/17 16:33:35     20s] <CMD> set distributed_client_message_echo 1
[05/17 16:33:35     20s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[05/17 16:33:35     20s] <CMD> set dlgflprecConfigFile /CMC/tools/cadence/INNOVUS21.12.000_lnx86/tools.lnx86/dlApp/run_flprec.cfg
[05/17 16:33:35     20s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[05/17 16:33:35     20s] <CMD> set enc_enable_print_mode_command_reset_options 1
[05/17 16:33:35     20s] <CMD> set init_gnd_net VSS
[05/17 16:33:35     20s] <CMD> set init_io_file ../../mcs4_frame_GPDK045.ioc
[05/17 16:33:35     20s] <CMD> set init_lef_file {/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef /CMC/kits/cadence/GPDK045/giolib045_v3.3/lef/giolib045_Hemanth.lef}
[05/17 16:33:35     20s] <CMD> set init_mmmc_file ../../release/v0.0.7/WC_BC_GPDK045_mcs4_Analysis.view
[05/17 16:33:35     20s] <CMD> set init_pwr_net VDD
[05/17 16:33:35     20s] <CMD> set init_top_cell mcs4_pad_frame
[05/17 16:33:35     20s] <CMD> set init_verilog ../../release/v0.0.7/mcs4_pad_frame_opt.v
[05/17 16:33:35     20s] <CMD> get_message -id GLOBAL-100 -suppress
[05/17 16:33:35     20s] <CMD> get_message -id GLOBAL-100 -suppress
[05/17 16:33:35     20s] <CMD> set latch_time_borrow_mode max_borrow
[05/17 16:33:35     20s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockages.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[05/17 16:33:35     20s] <CMD> set pegDefaultResScaleFactor 1
[05/17 16:33:35     20s] <CMD> set pegDetailResScaleFactor 1
[05/17 16:33:35     20s] <CMD> set pegEnableDualViewForTQuantus 1
[05/17 16:33:35     20s] <CMD> get_message -id GLOBAL-100 -suppress
[05/17 16:33:35     20s] <CMD> get_message -id GLOBAL-100 -suppress
[05/17 16:33:35     20s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[05/17 16:33:35     20s] <CMD> set spgUnflattenIlmInCheckPlace 2
[05/17 16:33:35     20s] <CMD> get_message -id GLOBAL-100 -suppress
[05/17 16:33:35     20s] <CMD> get_message -id GLOBAL-100 -suppress
[05/17 16:33:35     20s] <CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[05/17 16:33:35     20s] <CMD> set defStreamOutCheckUncolored false
[05/17 16:33:35     20s] <CMD> set init_verilog_tolerate_port_mismatch 0
[05/17 16:33:35     20s] <CMD> set load_netlist_ignore_undefined_cell 1
[05/17 16:33:37     20s] <CMD> init_design
[05/17 16:33:37     20s] #% Begin Load MMMC data ... (date=05/17 16:33:37, mem=648.2M)
[05/17 16:33:37     21s] #% End Load MMMC data ... (date=05/17 16:33:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=648.8M, current mem=648.8M)
[05/17 16:33:37     21s] 
[05/17 16:33:37     21s] Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef ...
[05/17 16:33:37     21s] 
[05/17 16:33:37     21s] Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef ...
[05/17 16:33:37     21s] Set DBUPerIGU to M2 pitch 400.
[05/17 16:33:38     21s] 
[05/17 16:33:38     21s] Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef ...
[05/17 16:33:38     21s] **WARN: (IMPLF-58):	MACRO 'DFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/17 16:33:38     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/17 16:33:38     21s] Type 'man IMPLF-58' for more detail.
[05/17 16:33:38     21s] **WARN: (IMPLF-58):	MACRO 'DFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/17 16:33:38     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/17 16:33:38     21s] Type 'man IMPLF-58' for more detail.
[05/17 16:33:38     21s] **WARN: (IMPLF-58):	MACRO 'DFF2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/17 16:33:38     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/17 16:33:38     21s] Type 'man IMPLF-58' for more detail.
[05/17 16:33:38     21s] **WARN: (IMPLF-58):	MACRO 'DFF2X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/17 16:33:38     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/17 16:33:38     21s] Type 'man IMPLF-58' for more detail.
[05/17 16:33:38     21s] **WARN: (IMPLF-58):	MACRO 'DFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/17 16:33:38     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/17 16:33:38     21s] Type 'man IMPLF-58' for more detail.
[05/17 16:33:38     21s] **WARN: (IMPLF-58):	MACRO 'DFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/17 16:33:38     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/17 16:33:38     21s] Type 'man IMPLF-58' for more detail.
[05/17 16:33:38     21s] **WARN: (IMPLF-58):	MACRO 'DFF4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/17 16:33:38     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/17 16:33:38     21s] Type 'man IMPLF-58' for more detail.
[05/17 16:33:38     21s] **WARN: (IMPLF-58):	MACRO 'DFF4X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/17 16:33:38     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/17 16:33:38     21s] Type 'man IMPLF-58' for more detail.
[05/17 16:33:38     21s] **WARN: (IMPLF-58):	MACRO 'SDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/17 16:33:38     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/17 16:33:38     21s] Type 'man IMPLF-58' for more detail.
[05/17 16:33:38     21s] **WARN: (IMPLF-58):	MACRO 'SDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/17 16:33:38     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/17 16:33:38     21s] Type 'man IMPLF-58' for more detail.
[05/17 16:33:38     21s] **WARN: (IMPLF-58):	MACRO 'SDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/17 16:33:38     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/17 16:33:38     21s] Type 'man IMPLF-58' for more detail.
[05/17 16:33:38     21s] **WARN: (IMPLF-58):	MACRO 'SDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/17 16:33:38     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/17 16:33:38     21s] Type 'man IMPLF-58' for more detail.
[05/17 16:33:38     21s] **WARN: (IMPLF-58):	MACRO 'SPDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/17 16:33:38     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/17 16:33:38     21s] Type 'man IMPLF-58' for more detail.
[05/17 16:33:38     21s] **WARN: (IMPLF-58):	MACRO 'SPDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/17 16:33:38     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/17 16:33:38     21s] Type 'man IMPLF-58' for more detail.
[05/17 16:33:38     21s] **WARN: (IMPLF-58):	MACRO 'SPDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/17 16:33:38     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/17 16:33:38     21s] Type 'man IMPLF-58' for more detail.
[05/17 16:33:38     21s] **WARN: (IMPLF-58):	MACRO 'SPDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/17 16:33:38     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/17 16:33:38     21s] Type 'man IMPLF-58' for more detail.
[05/17 16:33:38     21s] 
[05/17 16:33:38     21s] Loading LEF file /CMC/kits/cadence/GPDK045/giolib045_v3.3/lef/giolib045_Hemanth.lef ...
[05/17 16:33:38     21s] **WARN: (IMPLF-61):	16 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[05/17 16:33:38     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/17 16:33:38     21s] Type 'man IMPLF-61' for more detail.
[05/17 16:33:38     21s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 16:33:38     21s] Type 'man IMPLF-200' for more detail.
[05/17 16:33:38     21s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 16:33:38     21s] Type 'man IMPLF-200' for more detail.
[05/17 16:33:38     21s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED5' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 16:33:38     21s] Type 'man IMPLF-200' for more detail.
[05/17 16:33:38     21s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED5' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 16:33:38     21s] Type 'man IMPLF-200' for more detail.
[05/17 16:33:38     21s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 16:33:38     21s] Type 'man IMPLF-200' for more detail.
[05/17 16:33:38     21s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 16:33:38     21s] Type 'man IMPLF-200' for more detail.
[05/17 16:33:38     21s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED10' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 16:33:38     21s] Type 'man IMPLF-200' for more detail.
[05/17 16:33:38     21s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED10' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 16:33:38     21s] Type 'man IMPLF-200' for more detail.
[05/17 16:33:38     21s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 16:33:38     21s] Type 'man IMPLF-200' for more detail.
[05/17 16:33:38     21s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 16:33:38     21s] Type 'man IMPLF-200' for more detail.
[05/17 16:33:38     21s] **WARN: (IMPLF-200):	Pin 'VSS25' in macro 'PADVSS25' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 16:33:38     21s] Type 'man IMPLF-200' for more detail.
[05/17 16:33:38     21s] **WARN: (IMPLF-200):	Pin 'VDD25' in macro 'PADVDD25' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 16:33:38     21s] Type 'man IMPLF-200' for more detail.
[05/17 16:33:38     21s] **WARN: (IMPLF-200):	Pin 'OEN' in macro 'PADDOZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 16:33:38     21s] Type 'man IMPLF-200' for more detail.
[05/17 16:33:38     21s] **WARN: (IMPLF-200):	Pin 'A' in macro 'PADDOZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 16:33:38     21s] Type 'man IMPLF-200' for more detail.
[05/17 16:33:38     21s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDOZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 16:33:38     21s] Type 'man IMPLF-201' for more detail.
[05/17 16:33:38     21s] **WARN: (IMPLF-200):	Pin 'A' in macro 'PADDO' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 16:33:38     21s] Type 'man IMPLF-200' for more detail.
[05/17 16:33:38     21s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDO' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 16:33:38     21s] Type 'man IMPLF-201' for more detail.
[05/17 16:33:38     21s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDI' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 16:33:38     21s] Type 'man IMPLF-201' for more detail.
[05/17 16:33:38     21s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'PADDI' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 16:33:38     21s] Type 'man IMPLF-200' for more detail.
[05/17 16:33:38     21s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'PADDI' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 16:33:38     21s] Type 'man IMPLF-201' for more detail.
[05/17 16:33:38     21s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'PADDB' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 16:33:38     21s] Type 'man IMPLF-201' for more detail.
[05/17 16:33:38     21s] **WARN: (IMPLF-200):	Pin 'A' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 16:33:38     21s] Type 'man IMPLF-200' for more detail.
[05/17 16:33:38     21s] **WARN: (IMPLF-200):	Pin 'OEN' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 16:33:38     21s] Type 'man IMPLF-200' for more detail.
[05/17 16:33:38     21s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDB' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 16:33:38     21s] Type 'man IMPLF-201' for more detail.
[05/17 16:33:38     21s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 16:33:38     21s] Type 'man IMPLF-200' for more detail.
[05/17 16:33:38     21s] **WARN: (IMPLF-200):	Pin 'AY' in macro 'PADANALOG' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 16:33:38     21s] Type 'man IMPLF-200' for more detail.
[05/17 16:33:38     21s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[05/17 16:33:38     21s] To increase the message display limit, refer to the product command reference manual.
[05/17 16:33:38     21s] 
[05/17 16:33:38     21s] viaInitial starts at Sat May 17 16:33:38 2025
viaInitial ends at Sat May 17 16:33:38 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[05/17 16:33:38     21s] Loading view definition file from ../../release/v0.0.7/WC_BC_GPDK045_mcs4_Analysis.view
[05/17 16:33:38     21s] Reading Lib_Set_WC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
[05/17 16:33:38     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/17 16:33:38     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/17 16:33:38     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/17 16:33:38     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/17 16:33:38     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/17 16:33:38     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/17 16:33:38     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/17 16:33:38     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/17 16:33:38     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/17 16:33:38     21s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/17 16:33:38     21s] Read 489 cells in library 'slow_vdd1v0' 
[05/17 16:33:38     21s] Reading Lib_Set_WC timing library '/CMC/kits/cadence/GPDK045/giolib045_v3.3/lib/pads_SS_s1vg.lib' ...
[05/17 16:33:38     21s] Read 8 cells in library 'giolib045' 
[05/17 16:33:38     21s] Reading Lib_Set_WC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib' ...
[05/17 16:33:38     21s] **WARN: (TECHLIB-459):	Appending library 'slow_vdd1v0' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/17 16:33:38     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/17 16:33:38     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/17 16:33:38     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/17 16:33:38     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/17 16:33:38     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/17 16:33:38     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/17 16:33:38     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/17 16:33:38     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/17 16:33:38     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/17 16:33:38     21s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/17 16:33:38     21s] Read 16 cells in library 'slow_vdd1v0' 
[05/17 16:33:38     22s] Ending "PreSetAnalysisView" (total cpu=0:00:00.7, real=0:00:00.0, peak res=709.3M, current mem=666.4M)
[05/17 16:33:38     22s] *** End library_loading (cpu=0.01min, real=0.00min, mem=13.5M, fe_cpu=0.37min, fe_real=0.62min, fe_mem=826.5M) ***
[05/17 16:33:38     22s] #% Begin Load netlist data ... (date=05/17 16:33:38, mem=666.4M)
[05/17 16:33:38     22s] *** Begin netlist parsing (mem=826.5M) ***
[05/17 16:33:38     22s] Pin 'VDD' of cell 'SDFF4RX2' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[05/17 16:33:38     22s] Pin 'VSS' of cell 'SDFF4RX2' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[05/17 16:33:38     22s] Pin 'VDD' of cell 'SDFF4RX1' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[05/17 16:33:38     22s] Pin 'VSS' of cell 'SDFF4RX1' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[05/17 16:33:38     22s] **WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDOZ' is defined in LEF but not in the timing library.
[05/17 16:33:38     22s] Type 'man IMPVL-159' for more detail.
[05/17 16:33:38     22s] **WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDOZ' is defined in LEF but not in the timing library.
[05/17 16:33:38     22s] Type 'man IMPVL-159' for more detail.
[05/17 16:33:38     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDOZ' is defined in LEF but not in the timing library.
[05/17 16:33:38     22s] Type 'man IMPVL-159' for more detail.
[05/17 16:33:38     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDOZ' is defined in LEF but not in the timing library.
[05/17 16:33:38     22s] Type 'man IMPVL-159' for more detail.
[05/17 16:33:38     22s] **WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDO' is defined in LEF but not in the timing library.
[05/17 16:33:38     22s] Type 'man IMPVL-159' for more detail.
[05/17 16:33:38     22s] **WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDO' is defined in LEF but not in the timing library.
[05/17 16:33:38     22s] Type 'man IMPVL-159' for more detail.
[05/17 16:33:38     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDO' is defined in LEF but not in the timing library.
[05/17 16:33:38     22s] Type 'man IMPVL-159' for more detail.
[05/17 16:33:38     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDO' is defined in LEF but not in the timing library.
[05/17 16:33:38     22s] Type 'man IMPVL-159' for more detail.
[05/17 16:33:38     22s] **WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDI' is defined in LEF but not in the timing library.
[05/17 16:33:38     22s] Type 'man IMPVL-159' for more detail.
[05/17 16:33:38     22s] **WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDI' is defined in LEF but not in the timing library.
[05/17 16:33:38     22s] Type 'man IMPVL-159' for more detail.
[05/17 16:33:38     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDI' is defined in LEF but not in the timing library.
[05/17 16:33:38     22s] Type 'man IMPVL-159' for more detail.
[05/17 16:33:38     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDI' is defined in LEF but not in the timing library.
[05/17 16:33:38     22s] Type 'man IMPVL-159' for more detail.
[05/17 16:33:38     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDB' is defined in LEF but not in the timing library.
[05/17 16:33:38     22s] Type 'man IMPVL-159' for more detail.
[05/17 16:33:38     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDB' is defined in LEF but not in the timing library.
[05/17 16:33:38     22s] Type 'man IMPVL-159' for more detail.
[05/17 16:33:38     22s] **WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDB' is defined in LEF but not in the timing library.
[05/17 16:33:38     22s] Type 'man IMPVL-159' for more detail.
[05/17 16:33:38     22s] **WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDB' is defined in LEF but not in the timing library.
[05/17 16:33:38     22s] Type 'man IMPVL-159' for more detail.
[05/17 16:33:38     22s] Created 513 new cells from 2 timing libraries.
[05/17 16:33:38     22s] Reading netlist ...
[05/17 16:33:38     22s] Backslashed names will retain backslash and a trailing blank character.
[05/17 16:33:38     22s] Reading verilog netlist '../../release/v0.0.7/mcs4_pad_frame_opt.v'
[05/17 16:33:38     22s] 
[05/17 16:33:38     22s] *** Memory Usage v#1 (Current mem = 826.484M, initial mem = 311.355M) ***
[05/17 16:33:38     22s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=826.5M) ***
[05/17 16:33:38     22s] #% End Load netlist data ... (date=05/17 16:33:38, total cpu=0:00:00.1, real=0:00:00.0, peak res=674.6M, current mem=674.6M)
[05/17 16:33:38     22s] Set top cell to mcs4_pad_frame.
[05/17 16:33:39     22s] Hooked 513 DB cells to tlib cells.
[05/17 16:33:39     22s] ** Removed 4 unused lib cells.
[05/17 16:33:39     22s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=683.3M, current mem=683.3M)
[05/17 16:33:39     22s] Starting recursive module instantiation check.
[05/17 16:33:39     22s] No recursion found.
[05/17 16:33:39     22s] Building hierarchical netlist for Cell mcs4_pad_frame ...
[05/17 16:33:39     22s] *** Netlist is unique.
[05/17 16:33:39     22s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[05/17 16:33:39     22s] ** info: there are 601 modules.
[05/17 16:33:39     22s] ** info: there are 1944 stdCell insts.
[05/17 16:33:39     22s] ** info: there are 30 Pad insts.
[05/17 16:33:39     22s] 
[05/17 16:33:39     22s] *** Memory Usage v#1 (Current mem = 881.910M, initial mem = 311.355M) ***
[05/17 16:33:39     22s] Reading IO assignment file "../../mcs4_frame_GPDK045.ioc" ...
[05/17 16:33:39     22s] **WARN: (IMPFP-4008):	The ring number '1' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
[05/17 16:33:39     22s] Type 'man IMPFP-4008' for more detail.
[05/17 16:33:39     22s] Adjusting Core to Bottom to: 0.1600.
[05/17 16:33:39     22s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/17 16:33:39     22s] Type 'man IMPFP-3961' for more detail.
[05/17 16:33:39     22s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/17 16:33:39     22s] Type 'man IMPFP-3961' for more detail.
[05/17 16:33:39     22s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/17 16:33:39     22s] Type 'man IMPFP-3961' for more detail.
[05/17 16:33:39     22s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/17 16:33:39     22s] Type 'man IMPFP-3961' for more detail.
[05/17 16:33:39     22s] Start create_tracks
[05/17 16:33:39     22s] Set Default Net Delay as 1000 ps.
[05/17 16:33:39     22s] Set Default Net Load as 0.5 pF. 
[05/17 16:33:39     22s] Set Default Input Pin Transition as 0.1 ps.
[05/17 16:33:39     22s] Pre-connect netlist-defined P/G connections...
[05/17 16:33:39     22s]   Updated 5 instances.
[05/17 16:33:39     22s] Extraction setup Started 
[05/17 16:33:39     22s] 
[05/17 16:33:39     22s] Trim Metal Layers:
[05/17 16:33:39     22s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[05/17 16:33:39     22s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[05/17 16:33:39     22s] __QRC_SADV_USE_LE__ is set 0
[05/17 16:33:40     23s] Metal Layer Id 1 is Metal1 
[05/17 16:33:40     23s] Metal Layer Id 2 is Metal2 
[05/17 16:33:40     23s] Metal Layer Id 3 is Metal3 
[05/17 16:33:40     23s] Metal Layer Id 4 is Metal4 
[05/17 16:33:40     23s] Metal Layer Id 5 is Metal5 
[05/17 16:33:40     23s] Metal Layer Id 6 is Metal6 
[05/17 16:33:40     23s] Metal Layer Id 7 is Metal7 
[05/17 16:33:40     23s] Metal Layer Id 8 is Metal8 
[05/17 16:33:40     23s] Metal Layer Id 9 is Metal9 
[05/17 16:33:40     23s] Metal Layer Id 10 is Metal10 
[05/17 16:33:40     23s] Metal Layer Id 11 is Metal11 
[05/17 16:33:40     23s] Via Layer Id 33 is Cont 
[05/17 16:33:40     23s] Via Layer Id 34 is Via1 
[05/17 16:33:40     23s] Via Layer Id 35 is Via2 
[05/17 16:33:40     23s] Via Layer Id 36 is Via3 
[05/17 16:33:40     23s] Via Layer Id 37 is Via4 
[05/17 16:33:40     23s] Via Layer Id 38 is Via5 
[05/17 16:33:40     23s] Via Layer Id 39 is Via6 
[05/17 16:33:40     23s] Via Layer Id 40 is Via7 
[05/17 16:33:40     23s] Via Layer Id 41 is Via8 
[05/17 16:33:40     23s] Via Layer Id 42 is Via9 
[05/17 16:33:40     23s] Via Layer Id 43 is Via10 
[05/17 16:33:40     23s] Via Layer Id 44 is Bondpad 
[05/17 16:33:40     23s] 
[05/17 16:33:40     23s] Trim Metal Layers:
[05/17 16:33:40     23s] Generating auto layer map file.
[05/17 16:33:40     23s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer metal_1 
[05/17 16:33:40     23s]  lef via Layer Id 1 mapped to tech Id 6 of Layer via_1 
[05/17 16:33:40     23s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer metal_2 
[05/17 16:33:40     23s]  lef via Layer Id 2 mapped to tech Id 8 of Layer via_2 
[05/17 16:33:40     23s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer metal_3 
[05/17 16:33:40     23s]  lef via Layer Id 3 mapped to tech Id 10 of Layer via_3 
[05/17 16:33:40     23s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer metal_4 
[05/17 16:33:40     23s]  lef via Layer Id 4 mapped to tech Id 12 of Layer via_4 
[05/17 16:33:40     23s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer metal_5 
[05/17 16:33:40     23s]  lef via Layer Id 5 mapped to tech Id 14 of Layer via_5 
[05/17 16:33:40     23s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer metal_6 
[05/17 16:33:40     23s]  lef via Layer Id 6 mapped to tech Id 16 of Layer via_6 
[05/17 16:33:40     23s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer metal_7 
[05/17 16:33:40     23s]  lef via Layer Id 7 mapped to tech Id 18 of Layer via_7 
[05/17 16:33:40     23s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer metal_8 
[05/17 16:33:40     23s]  lef via Layer Id 8 mapped to tech Id 20 of Layer via_8 
[05/17 16:33:40     23s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer metal_9 
[05/17 16:33:40     23s]  lef via Layer Id 9 mapped to tech Id 22 of Layer via_9 
[05/17 16:33:40     23s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer metal_10 
[05/17 16:33:40     23s]  lef via Layer Id 10 mapped to tech Id 24 of Layer via_10 
[05/17 16:33:40     23s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer metal_11 
[05/17 16:33:40     23s] Metal Layer Id 1 mapped to 5 
[05/17 16:33:40     23s] Via Layer Id 1 mapped to 6 
[05/17 16:33:40     23s] Metal Layer Id 2 mapped to 7 
[05/17 16:33:40     23s] Via Layer Id 2 mapped to 8 
[05/17 16:33:40     23s] Metal Layer Id 3 mapped to 9 
[05/17 16:33:40     23s] Via Layer Id 3 mapped to 10 
[05/17 16:33:40     23s] Metal Layer Id 4 mapped to 11 
[05/17 16:33:40     23s] Via Layer Id 4 mapped to 12 
[05/17 16:33:40     23s] Metal Layer Id 5 mapped to 13 
[05/17 16:33:40     23s] Via Layer Id 5 mapped to 14 
[05/17 16:33:40     23s] Metal Layer Id 6 mapped to 15 
[05/17 16:33:40     23s] Via Layer Id 6 mapped to 16 
[05/17 16:33:40     23s] Metal Layer Id 7 mapped to 17 
[05/17 16:33:40     23s] Via Layer Id 7 mapped to 18 
[05/17 16:33:40     23s] Metal Layer Id 8 mapped to 19 
[05/17 16:33:40     23s] Via Layer Id 8 mapped to 20 
[05/17 16:33:40     23s] Metal Layer Id 9 mapped to 21 
[05/17 16:33:40     23s] Via Layer Id 9 mapped to 22 
[05/17 16:33:40     23s] Metal Layer Id 10 mapped to 23 
[05/17 16:33:40     23s] Via Layer Id 10 mapped to 24 
[05/17 16:33:40     23s] Metal Layer Id 11 mapped to 25 
[05/17 16:33:40     23s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[05/17 16:33:40     23s] eee: Reading patterns meta data.
[05/17 16:33:40     23s] eee: PatternAvail:0, PreRoutePatternReadFailed:1
[05/17 16:33:40     23s] Restore PreRoute Pattern Extraction data failed.
[05/17 16:33:40     23s] Importing multi-corner technology file(s) for preRoute extraction...
[05/17 16:33:40     23s] /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
[05/17 16:33:41     24s] Metal Layer Id 1 is Metal1 
[05/17 16:33:41     24s] Metal Layer Id 2 is Metal2 
[05/17 16:33:41     24s] Metal Layer Id 3 is Metal3 
[05/17 16:33:41     24s] Metal Layer Id 4 is Metal4 
[05/17 16:33:41     24s] Metal Layer Id 5 is Metal5 
[05/17 16:33:41     24s] Metal Layer Id 6 is Metal6 
[05/17 16:33:41     24s] Metal Layer Id 7 is Metal7 
[05/17 16:33:41     24s] Metal Layer Id 8 is Metal8 
[05/17 16:33:41     24s] Metal Layer Id 9 is Metal9 
[05/17 16:33:41     24s] Metal Layer Id 10 is Metal10 
[05/17 16:33:41     24s] Metal Layer Id 11 is Metal11 
[05/17 16:33:41     24s] Via Layer Id 33 is Cont 
[05/17 16:33:41     24s] Via Layer Id 34 is Via1 
[05/17 16:33:41     24s] Via Layer Id 35 is Via2 
[05/17 16:33:41     24s] Via Layer Id 36 is Via3 
[05/17 16:33:41     24s] Via Layer Id 37 is Via4 
[05/17 16:33:41     24s] Via Layer Id 38 is Via5 
[05/17 16:33:41     24s] Via Layer Id 39 is Via6 
[05/17 16:33:41     24s] Via Layer Id 40 is Via7 
[05/17 16:33:41     24s] Via Layer Id 41 is Via8 
[05/17 16:33:41     24s] Via Layer Id 42 is Via9 
[05/17 16:33:41     24s] Via Layer Id 43 is Via10 
[05/17 16:33:41     24s] Via Layer Id 44 is Bondpad 
[05/17 16:33:41     24s] 
[05/17 16:33:41     24s] Trim Metal Layers:
[05/17 16:33:41     24s] Generating auto layer map file.
[05/17 16:33:41     24s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer metal_1 
[05/17 16:33:41     24s]  lef via Layer Id 1 mapped to tech Id 6 of Layer via_1 
[05/17 16:33:41     24s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer metal_2 
[05/17 16:33:41     24s]  lef via Layer Id 2 mapped to tech Id 8 of Layer via_2 
[05/17 16:33:41     24s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer metal_3 
[05/17 16:33:41     24s]  lef via Layer Id 3 mapped to tech Id 10 of Layer via_3 
[05/17 16:33:41     24s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer metal_4 
[05/17 16:33:41     24s]  lef via Layer Id 4 mapped to tech Id 12 of Layer via_4 
[05/17 16:33:41     24s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer metal_5 
[05/17 16:33:41     24s]  lef via Layer Id 5 mapped to tech Id 14 of Layer via_5 
[05/17 16:33:41     24s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer metal_6 
[05/17 16:33:41     24s]  lef via Layer Id 6 mapped to tech Id 16 of Layer via_6 
[05/17 16:33:41     24s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer metal_7 
[05/17 16:33:41     24s]  lef via Layer Id 7 mapped to tech Id 18 of Layer via_7 
[05/17 16:33:41     24s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer metal_8 
[05/17 16:33:41     24s]  lef via Layer Id 8 mapped to tech Id 20 of Layer via_8 
[05/17 16:33:41     24s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer metal_9 
[05/17 16:33:41     24s]  lef via Layer Id 9 mapped to tech Id 22 of Layer via_9 
[05/17 16:33:41     24s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer metal_10 
[05/17 16:33:41     24s]  lef via Layer Id 10 mapped to tech Id 24 of Layer via_10 
[05/17 16:33:41     24s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer metal_11 
[05/17 16:33:41     24s] Metal Layer Id 1 mapped to 5 
[05/17 16:33:41     24s] Via Layer Id 1 mapped to 6 
[05/17 16:33:41     24s] Metal Layer Id 2 mapped to 7 
[05/17 16:33:41     24s] Via Layer Id 2 mapped to 8 
[05/17 16:33:41     24s] Metal Layer Id 3 mapped to 9 
[05/17 16:33:41     24s] Via Layer Id 3 mapped to 10 
[05/17 16:33:41     24s] Metal Layer Id 4 mapped to 11 
[05/17 16:33:41     24s] Via Layer Id 4 mapped to 12 
[05/17 16:33:41     24s] Metal Layer Id 5 mapped to 13 
[05/17 16:33:41     24s] Via Layer Id 5 mapped to 14 
[05/17 16:33:41     24s] Metal Layer Id 6 mapped to 15 
[05/17 16:33:41     24s] Via Layer Id 6 mapped to 16 
[05/17 16:33:41     24s] Metal Layer Id 7 mapped to 17 
[05/17 16:33:41     24s] Via Layer Id 7 mapped to 18 
[05/17 16:33:41     24s] Metal Layer Id 8 mapped to 19 
[05/17 16:33:41     24s] Via Layer Id 8 mapped to 20 
[05/17 16:33:41     24s] Metal Layer Id 9 mapped to 21 
[05/17 16:33:41     24s] Via Layer Id 9 mapped to 22 
[05/17 16:33:41     24s] Metal Layer Id 10 mapped to 23 
[05/17 16:33:41     24s] Via Layer Id 10 mapped to 24 
[05/17 16:33:41     24s] Metal Layer Id 11 mapped to 25 
[05/17 16:33:44     27s] Completed (cpu: 0:00:04.6 real: 0:00:05.0)
[05/17 16:33:44     27s] Set Shrink Factor to 1.00000
[05/17 16:33:44     27s] Summary of Active RC-Corners : 
[05/17 16:33:44     27s]  
[05/17 16:33:44     27s]  Analysis View: AnalysisView_WC
[05/17 16:33:44     27s]     RC-Corner Name        : RC_Extraction_WC
[05/17 16:33:44     27s]     RC-Corner Index       : 0
[05/17 16:33:44     27s]     RC-Corner Temperature : 25 Celsius
[05/17 16:33:44     27s]     RC-Corner Cap Table   : ''
[05/17 16:33:44     27s]     RC-Corner PreRoute Res Factor         : 1
[05/17 16:33:44     27s]     RC-Corner PreRoute Cap Factor         : 1
[05/17 16:33:44     27s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/17 16:33:44     27s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/17 16:33:44     27s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/17 16:33:44     27s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/17 16:33:44     27s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/17 16:33:44     27s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/17 16:33:44     27s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/17 16:33:44     27s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[05/17 16:33:44     27s]     RC-Corner Technology file: '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
[05/17 16:33:44     27s]  
[05/17 16:33:44     27s]  Analysis View: AnalysisView_BC
[05/17 16:33:44     27s]     RC-Corner Name        : RC_Extraction_BC
[05/17 16:33:44     27s]     RC-Corner Index       : 1
[05/17 16:33:44     27s]     RC-Corner Temperature : 25 Celsius
[05/17 16:33:44     27s]     RC-Corner Cap Table   : ''
[05/17 16:33:44     27s]     RC-Corner PreRoute Res Factor         : 1
[05/17 16:33:44     27s]     RC-Corner PreRoute Cap Factor         : 1
[05/17 16:33:44     27s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/17 16:33:44     27s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/17 16:33:44     27s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/17 16:33:44     27s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/17 16:33:44     27s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/17 16:33:44     27s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/17 16:33:44     27s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/17 16:33:44     27s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[05/17 16:33:44     27s]     RC-Corner Technology file: '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
[05/17 16:33:44     27s] Technology file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch' associated with first view 'AnalysisView_WC' will be used as the primary corner for the multi-corner extraction.
[05/17 16:33:44     27s] 
[05/17 16:33:44     27s] Trim Metal Layers:
[05/17 16:33:44     27s] LayerId::1 widthSet size::1
[05/17 16:33:44     27s] LayerId::2 widthSet size::1
[05/17 16:33:44     27s] LayerId::3 widthSet size::1
[05/17 16:33:44     27s] LayerId::4 widthSet size::1
[05/17 16:33:44     27s] LayerId::5 widthSet size::1
[05/17 16:33:44     27s] LayerId::6 widthSet size::1
[05/17 16:33:44     27s] LayerId::7 widthSet size::1
[05/17 16:33:44     27s] LayerId::8 widthSet size::1
[05/17 16:33:44     27s] LayerId::9 widthSet size::1
[05/17 16:33:44     27s] LayerId::10 widthSet size::1
[05/17 16:33:44     27s] LayerId::11 widthSet size::1
[05/17 16:33:44     27s] Updating RC grid for preRoute extraction ...
[05/17 16:33:44     27s] eee: pegSigSF::1.070000
[05/17 16:33:44     27s] Initializing multi-corner resistance tables ...
[05/17 16:33:44     27s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 16:33:44     27s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 16:33:44     27s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 16:33:44     27s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 16:33:44     27s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 16:33:44     27s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 16:33:44     27s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 16:33:44     27s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 16:33:44     27s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 16:33:44     27s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 16:33:44     27s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 16:33:44     27s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/17 16:33:44     27s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; wHLS: 2.500000 ;
[05/17 16:33:44     27s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[05/17 16:33:44     27s] *Info: initialize multi-corner CTS.
[05/17 16:33:44     27s] Reading Lib_Set_BC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib' ...
[05/17 16:33:45     27s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/17 16:33:45     27s] Read 489 cells in library 'fast_vdd1v2' 
[05/17 16:33:45     27s] Reading Lib_Set_BC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib' ...
[05/17 16:33:45     27s] **WARN: (TECHLIB-459):	Appending library 'fast_vdd1v2' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib)
[05/17 16:33:45     28s] Read 16 cells in library 'fast_vdd1v2' 
[05/17 16:33:45     28s] Ending "SetAnalysisView" (total cpu=0:00:00.8, real=0:00:01.0, peak res=940.8M, current mem=766.1M)
[05/17 16:33:45     28s] Reading timing constraints file '../../release/v0.0.7/mcs4_pad_frame_opt.CM_mcs4_slow.sdc' ...
[05/17 16:33:45     28s] Current (total cpu=0:00:28.4, real=0:00:44.0, peak res=1027.4M, current mem=1027.4M)
[05/17 16:33:45     28s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../release/v0.0.7/mcs4_pad_frame_opt.CM_mcs4_slow.sdc, Line 9).
[05/17 16:33:45     28s] 
[05/17 16:33:45     28s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../release/v0.0.7/mcs4_pad_frame_opt.CM_mcs4_slow.sdc, Line 10).
[05/17 16:33:45     28s] 
[05/17 16:33:45     28s] INFO (CTE): Reading of timing constraints file ../../release/v0.0.7/mcs4_pad_frame_opt.CM_mcs4_slow.sdc completed, with 2 WARNING
[05/17 16:33:45     28s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1039.4M, current mem=1039.4M)
[05/17 16:33:45     28s] Current (total cpu=0:00:28.5, real=0:00:44.0, peak res=1039.4M, current mem=1039.4M)
[05/17 16:33:45     28s] Reading timing constraints file '../../release/v0.0.7/mcs4_pad_frame_opt.CM_mcs4_fast.sdc' ...
[05/17 16:33:45     28s] Current (total cpu=0:00:28.5, real=0:00:44.0, peak res=1039.4M, current mem=1039.4M)
[05/17 16:33:45     28s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../release/v0.0.7/mcs4_pad_frame_opt.CM_mcs4_fast.sdc, Line 9).
[05/17 16:33:45     28s] 
[05/17 16:33:45     28s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../release/v0.0.7/mcs4_pad_frame_opt.CM_mcs4_fast.sdc, Line 10).
[05/17 16:33:45     28s] 
[05/17 16:33:45     28s] INFO (CTE): Reading of timing constraints file ../../release/v0.0.7/mcs4_pad_frame_opt.CM_mcs4_fast.sdc completed, with 2 WARNING
[05/17 16:33:45     28s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1039.6M, current mem=1039.6M)
[05/17 16:33:45     28s] Current (total cpu=0:00:28.6, real=0:00:44.0, peak res=1039.6M, current mem=1039.6M)
[05/17 16:33:45     28s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/17 16:33:45     28s] 
[05/17 16:33:45     28s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[05/17 16:33:45     28s] Summary for sequential cells identification: 
[05/17 16:33:45     28s]   Identified SBFF number: 104
[05/17 16:33:45     28s]   Identified MBFF number: 16
[05/17 16:33:45     28s]   Identified SB Latch number: 0
[05/17 16:33:45     28s]   Identified MB Latch number: 0
[05/17 16:33:45     28s]   Not identified SBFF number: 16
[05/17 16:33:45     28s]   Not identified MBFF number: 0
[05/17 16:33:45     28s]   Not identified SB Latch number: 0
[05/17 16:33:45     28s]   Not identified MB Latch number: 0
[05/17 16:33:45     28s]   Number of sequential cells which are not FFs: 32
[05/17 16:33:45     28s] Total number of combinational cells: 327
[05/17 16:33:45     28s] Total number of sequential cells: 168
[05/17 16:33:45     28s] Total number of tristate cells: 10
[05/17 16:33:45     28s] Total number of level shifter cells: 0
[05/17 16:33:45     28s] Total number of power gating cells: 0
[05/17 16:33:45     28s] Total number of isolation cells: 0
[05/17 16:33:45     28s] Total number of power switch cells: 0
[05/17 16:33:45     28s] Total number of pulse generator cells: 0
[05/17 16:33:45     28s] Total number of always on buffers: 0
[05/17 16:33:45     28s] Total number of retention cells: 0
[05/17 16:33:45     28s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[05/17 16:33:45     28s] Total number of usable buffers: 16
[05/17 16:33:45     28s] List of unusable buffers:
[05/17 16:33:45     28s] Total number of unusable buffers: 0
[05/17 16:33:45     28s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[05/17 16:33:45     28s] Total number of usable inverters: 19
[05/17 16:33:45     28s] List of unusable inverters:
[05/17 16:33:45     28s] Total number of unusable inverters: 0
[05/17 16:33:45     28s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[05/17 16:33:45     28s] Total number of identified usable delay cells: 8
[05/17 16:33:45     28s] List of identified unusable delay cells:
[05/17 16:33:45     28s] Total number of identified unusable delay cells: 0
[05/17 16:33:45     28s] 
[05/17 16:33:45     28s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[05/17 16:33:45     28s] 
[05/17 16:33:45     28s] TimeStamp Deleting Cell Server Begin ...
[05/17 16:33:45     28s] 
[05/17 16:33:45     28s] TimeStamp Deleting Cell Server End ...
[05/17 16:33:45     28s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1060.4M, current mem=1060.4M)
[05/17 16:33:45     28s] 
[05/17 16:33:45     28s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/17 16:33:45     28s] Summary for sequential cells identification: 
[05/17 16:33:45     28s]   Identified SBFF number: 104
[05/17 16:33:45     28s]   Identified MBFF number: 16
[05/17 16:33:45     28s]   Identified SB Latch number: 0
[05/17 16:33:45     28s]   Identified MB Latch number: 0
[05/17 16:33:45     28s]   Not identified SBFF number: 16
[05/17 16:33:45     28s]   Not identified MBFF number: 0
[05/17 16:33:45     28s]   Not identified SB Latch number: 0
[05/17 16:33:45     28s]   Not identified MB Latch number: 0
[05/17 16:33:45     28s]   Number of sequential cells which are not FFs: 32
[05/17 16:33:45     28s]  Visiting view : AnalysisView_WC
[05/17 16:33:45     28s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 16:33:45     28s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 16:33:45     28s]  Visiting view : AnalysisView_BC
[05/17 16:33:45     28s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/17 16:33:45     28s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/17 16:33:45     28s]  Visiting view : AnalysisView_WC
[05/17 16:33:45     28s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 16:33:45     28s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 16:33:45     28s]  Visiting view : AnalysisView_BC
[05/17 16:33:45     28s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/17 16:33:45     28s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/17 16:33:45     28s] TLC MultiMap info (StdDelay):
[05/17 16:33:45     28s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/17 16:33:45     28s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/17 16:33:45     28s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/17 16:33:45     28s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/17 16:33:45     28s]  Setting StdDelay to: 38ps
[05/17 16:33:45     28s] 
[05/17 16:33:45     28s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/17 16:33:45     28s] **WARN: (IMPSYC-2):	Timing information is not defined for cell padIORINGCORNER; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[05/17 16:33:45     28s] Type 'man IMPSYC-2' for more detail.
[05/17 16:33:45     28s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADVSSIOR; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[05/17 16:33:45     28s] Type 'man IMPSYC-2' for more detail.
[05/17 16:33:45     28s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADVSS; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[05/17 16:33:45     28s] Type 'man IMPSYC-2' for more detail.
[05/17 16:33:45     28s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADVDDIOR; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[05/17 16:33:45     28s] Type 'man IMPSYC-2' for more detail.
[05/17 16:33:45     28s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADVDD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[05/17 16:33:45     28s] Type 'man IMPSYC-2' for more detail.
[05/17 16:33:45     28s] 
[05/17 16:33:45     28s] *** Summary of all messages that are not suppressed in this session:
[05/17 16:33:46     28s] Severity  ID               Count  Summary                                  
[05/17 16:33:46     28s] WARNING   IMPLF-58            16  MACRO '%s' has been found in the databas...
[05/17 16:33:46     28s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[05/17 16:33:46     28s] WARNING   IMPLF-200           25  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/17 16:33:46     28s] WARNING   IMPLF-201            6  Pin '%s' in macro '%s' has no ANTENNADIF...
[05/17 16:33:46     28s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[05/17 16:33:46     28s] WARNING   IMPFP-4008           1  The ring number '%d' is specified at sid...
[05/17 16:33:46     28s] WARNING   IMPSYC-2             5  Timing information is not defined for ce...
[05/17 16:33:46     28s] WARNING   IMPVL-159           16  Pin '%s' of cell '%s' is defined in LEF ...
[05/17 16:33:46     28s] WARNING   TCLCMD-1461          4  Skipped unsupported command: %s          
[05/17 16:33:46     28s] WARNING   TECHLIB-302         40  No function defined for cell '%s'. The c...
[05/17 16:33:46     28s] WARNING   TECHLIB-459          2  Appending library '%s' to the previously...
[05/17 16:33:46     28s] *** Message Summary: 120 warning(s), 0 error(s)
[05/17 16:33:46     28s] 
[05/17 16:34:40     35s] ### Start verbose source output (echo mode) for '../../pnr/Script_mcs4_pnr.tcl' ...
[05/17 16:34:40     35s] # set DESIGN_NAME mcs4_pad_frame
# set PROCESS_MODE 45
# set CORE_SITE "CoreSite"
# set OUTPUT_DIR "outputs" 
# set CLOCK_BUFFER_CELLS {CLKBUFX2 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20}
# set CLOCK_INVERTER_CELLS {CLKINVX1 CLKINVX2 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 CLKINVX12 CLKINVX16 CLKINVX20}
# set TARGET_MAX_TRANS 100ps
# set POWER_NETS {VDD VSS}
# set POWER_RING_LAYERS {top Metal1 bottom Metal1 left Metal2 right Metal2}
# set POWER_STRIPE_LAYER Metal6
# set GDS_MAP_FILE "/media/Ext/libs/IBM_PDK/bicmos8hp/v.20171220/lef/bicmos8hp_soce2gds.map"  ;
[05/17 16:34:40     35s] # set GDS_LIB_NAME "DesignLib"
# set GDS_MERGE_LIBS {
    "/media/Ext/libs/8HP_IP_CELL_AND_IO_Libs/BiCMOS8HP_Digital_Kit/ibm_cmos8hp/sc_1p2v_12t_rvt/v.20171220/gds2/BICMOS8HP_SC_1P2V_12T_RVT.gds"
    "/opt/libs/IBM_PDK/bicmos8hp/v.20160727/gds2/CMOS8HP_BASE_WB_IO_7LM.gds"
}  
# set TOTAL_CELL_AREA 8002.458  ;
[05/17 16:34:40     35s] # set TARGET_UTILIZATION 0.70  ;
[05/17 16:34:40     35s] # set ASPECT_RATIO 1.2        ;
[05/17 16:34:40     35s] # set CORE_MARGIN 4.0         ;
[05/17 16:34:40     35s] # set ESTIMATED_CORE_AREA [expr {$TOTAL_CELL_AREA / $TARGET_UTILIZATION}]
# set ESTIMATED_ROW_DENSITY [expr {$TOTAL_CELL_AREA / $ESTIMATED_CORE_AREA}]
# set CORE_AREA [expr {$TOTAL_CELL_AREA / $TARGET_UTILIZATION}]
# set CORE_HEIGHT_UNFORMATTED [expr {sqrt($CORE_AREA / $ASPECT_RATIO)}]
# set CORE_WIDTH_UNFORMATTED [expr {$CORE_HEIGHT_UNFORMATTED * $ASPECT_RATIO}]
# set CORE_HEIGHT [format "%.2f" $CORE_HEIGHT_UNFORMATTED]
# set CORE_WIDTH [format "%.2f" $CORE_WIDTH_UNFORMATTED]
# puts "  - Total Cell Area: ${TOTAL_CELL_AREA}"
# puts "  - Target Utilization: ${TARGET_UTILIZATION}"
# puts "  - Aspect Ratio (W/H): 1:${ASPECT_RATIO}"
# puts "  - Calculated Core Area: [format \"%.2f\" $CORE_AREA]"  ;
[05/17 16:34:40     35s] # puts "  - Calculated Core Width: ${CORE_WIDTH}"
# puts "  - Calculated Core Height: ${CORE_HEIGHT}"
# file mkdir  ${OUTPUT_DIR}/reports
# file mkdir  ${OUTPUT_DIR}/gds
# puts "\n--- Design Setup ---"
# setDesignMode -process ${PROCESS_MODE}
<CMD> setDesignMode -process 45
[05/17 16:34:40     35s] ##  Process: 45            (User Set)               
[05/17 16:34:40     35s] ##     Node: (not set)                           
[05/17 16:34:40     35s] 
##  Check design process and node:  
##  Design tech node is not set.

[05/17 16:34:40     35s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[05/17 16:34:40     35s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[05/17 16:34:40     35s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[05/17 16:34:40     35s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[05/17 16:34:40     35s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
[05/17 16:34:40     35s] # puts "\n--- Floorplan ---"
# floorPlan -site CoreSite -r 0.932134096484 0.699918 18.0 18.0 20.01 18.21 -adjustToSite 
<CMD> floorPlan -site CoreSite -r 0.932134096484 0.699918 18.0 18.0 20.01 18.21 -adjustToSite
[05/17 16:34:40     35s] Adjusting Core to Bottom to: 18.2100.
[05/17 16:34:40     35s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/17 16:34:40     35s] Type 'man IMPFP-3961' for more detail.
[05/17 16:34:40     35s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/17 16:34:40     35s] Type 'man IMPFP-3961' for more detail.
[05/17 16:34:40     35s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/17 16:34:40     35s] Type 'man IMPFP-3961' for more detail.
[05/17 16:34:40     35s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/17 16:34:40     35s] Type 'man IMPFP-3961' for more detail.
[05/17 16:34:40     35s] Start create_tracks
[05/17 16:34:40     35s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/17 16:34:40     35s] # suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/17 16:34:46     36s] # fit
<CMD> fit
[05/17 16:34:46     36s] # setPlaceMode -place_global_ignore_scan true
<CMD> setPlaceMode -place_global_ignore_scan true
[05/17 16:34:46     36s] # puts "  - Total Cell Area: ${TOTAL_CELL_AREA}"
# puts "  - Target Utilization: ${TARGET_UTILIZATION}"
# puts "  - Aspect Ratio (W/H): 1:${ASPECT_RATIO}"
# puts "  - Calculated Core Area: ${CORE_AREA}"
# puts "  - Calculated Core Width: ${CORE_WIDTH}"
# puts "  - Calculated Core Height: ${CORE_HEIGHT}"
# puts "\n--- Power Grid ---"
# clearGlobalNets
<CMD> clearGlobalNets
[05/17 16:34:46     36s] **WARN: (IMPDB-2078):	Output pin Y of instance g31966 is connected to ground net mcs4_core_data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/17 16:34:46     36s] **WARN: (IMPDB-2078):	Output pin Y of instance g31962 is connected to ground net mcs4_core_data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/17 16:34:46     36s] **WARN: (IMPDB-2078):	Output pin Q of instance mcs4_core_rom_1_data_out_reg[3] is connected to ground net mcs4_core_data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/17 16:34:46     36s] **WARN: (IMPDB-2078):	Output pin Q of instance mcs4_core_rom_0_data_out_reg[3] is connected to ground net mcs4_core_data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/17 16:34:46     36s] **WARN: (IMPDB-2078):	Output pin Y of instance mcs4_core_g26101__6161 is connected to ground net mcs4_core_data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/17 16:34:46     36s] **WARN: (IMPDB-2078):	Output pin Y of instance mcs4_core_g25732__5526 is connected to ground net mcs4_core_data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/17 16:34:46     36s] **WARN: (IMPDB-2078):	Output pin Y of instance g31964 is connected to ground net mcs4_core_data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/17 16:34:46     36s] **WARN: (IMPDB-2078):	Output pin Y of instance g31960 is connected to ground net mcs4_core_data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/17 16:34:46     36s] **WARN: (IMPDB-2078):	Output pin Q of instance mcs4_core_rom_1_data_out_reg[2] is connected to ground net mcs4_core_data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/17 16:34:46     36s] **WARN: (IMPDB-2078):	Output pin Q of instance mcs4_core_rom_0_data_out_reg[2] is connected to ground net mcs4_core_data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/17 16:34:46     36s] **WARN: (IMPDB-2078):	Output pin Y of instance mcs4_core_g26099__7482 is connected to ground net mcs4_core_data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/17 16:34:46     36s] **WARN: (IMPDB-2078):	Output pin Y of instance mcs4_core_g25737__1705 is connected to ground net mcs4_core_data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/17 16:34:46     36s] **WARN: (IMPDB-2078):	Output pin Y of instance g31967 is connected to ground net mcs4_core_data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/17 16:34:46     36s] **WARN: (IMPDB-2078):	Output pin Y of instance g31963 is connected to ground net mcs4_core_data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/17 16:34:46     36s] **WARN: (IMPDB-2078):	Output pin Q of instance mcs4_core_rom_1_data_out_reg[1] is connected to ground net mcs4_core_data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/17 16:34:46     36s] **WARN: (IMPDB-2078):	Output pin Q of instance mcs4_core_rom_0_data_out_reg[1] is connected to ground net mcs4_core_data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/17 16:34:46     36s] **WARN: (IMPDB-2078):	Output pin Y of instance mcs4_core_g26100__4733 is connected to ground net mcs4_core_data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/17 16:34:46     36s] **WARN: (IMPDB-2078):	Output pin Y of instance mcs4_core_g25731__8428 is connected to ground net mcs4_core_data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/17 16:34:46     36s] Pre-connect netlist-defined P/G connections...
[05/17 16:34:46     36s]   Updated 5 instances.
[05/17 16:34:46     36s] # globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
[05/17 16:34:46     36s] 1971 new pwr-pin connections were made to global net 'VDD'.
[05/17 16:34:46     36s] # globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
[05/17 16:34:46     36s] 0 new pwr-pin connection was made to global net 'VDD'.
[05/17 16:34:46     36s] # globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {} -verbose
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {} -verbose
[05/17 16:34:46     36s] 1972 new gnd-pin connections were made to global net 'VSS'.
[05/17 16:34:46     36s] # globalNetConnect VDD -type tiehi -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
<CMD> globalNetConnect VDD -type tiehi -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
[05/17 16:34:46     36s] # globalNetConnect VSS -type tielo -pin VSS -instanceBasename * -hierarchicalInstance {} -verbose
<CMD> globalNetConnect VSS -type tielo -pin VSS -instanceBasename * -hierarchicalInstance {} -verbose
[05/17 16:34:46     36s] # setEndCapMode -create_rows true
<CMD> setEndCapMode -create_rows true
[05/17 16:34:46     36s] # setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin { standardcell } -skip_via_on_wire_shape { noshape }
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin { standardcell } -skip_via_on_wire_shape { noshape }
[05/17 16:34:46     36s] The ring targets are set to core/block ring wires.
[05/17 16:34:46     36s] addRing command will consider rows while creating rings.
[05/17 16:34:46     36s] addRing command will disallow rings to go over rows.
[05/17 16:34:46     36s] addRing command will ignore shorts while creating rings.
[05/17 16:34:46     36s] # addRing -nets ${POWER_NETS} -type core_rings -follow core -layer ${POWER_RING_LAYERS} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.3 bottom 0.3 left 0.3 right 0.3} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal1 bottom Metal1 left Metal2 right Metal2} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.3 bottom 0.3 left 0.3 right 0.3} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[05/17 16:34:46     36s] #% Begin addRing (date=05/17 16:34:46, mem=1077.6M)
[05/17 16:34:46     36s] 
[05/17 16:34:46     36s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1259.1M)
[05/17 16:34:46     36s] Ring generation is complete.
[05/17 16:34:46     36s] vias are now being generated.
[05/17 16:34:46     36s] addRing created 8 wires.
[05/17 16:34:46     36s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[05/17 16:34:46     36s] +--------+----------------+----------------+
[05/17 16:34:46     36s] |  Layer |     Created    |     Deleted    |
[05/17 16:34:46     36s] +--------+----------------+----------------+
[05/17 16:34:46     36s] | Metal1 |        4       |       NA       |
[05/17 16:34:46     36s] |  Via1  |        8       |        0       |
[05/17 16:34:46     36s] | Metal2 |        4       |       NA       |
[05/17 16:34:46     36s] +--------+----------------+----------------+
[05/17 16:34:46     36s] #% End addRing (date=05/17 16:34:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1079.6M, current mem=1079.6M)
[05/17 16:34:46     36s] # fit
<CMD> fit
[05/17 16:34:46     36s] # setSrouteMode -viaConnectToShape { noshape }
<CMD> setSrouteMode -viaConnectToShape { noshape }
[05/17 16:34:46     36s] # sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets ${POWER_NETS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets {VDD VSS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
[05/17 16:34:46     36s] #% Begin sroute (date=05/17 16:34:46, mem=1079.6M)
[05/17 16:34:46     36s] *** Begin SPECIAL ROUTE on Sat May 17 16:34:46 2025 ***
[05/17 16:34:46     36s] SPECIAL ROUTE ran on directory: /users/iteso/iteso-s10043/designs/mcs4/4004/pnr_runs/15_05_25_v7
[05/17 16:34:46     36s] SPECIAL ROUTE ran on machine: ip-10-16-10-154.rdius.us (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.50Ghz)
[05/17 16:34:46     36s] 
[05/17 16:34:46     36s] Begin option processing ...
[05/17 16:34:46     36s] srouteConnectPowerBump set to false
[05/17 16:34:46     36s] routeSelectNet set to "VDD VSS"
[05/17 16:34:46     36s] routeSpecial set to true
[05/17 16:34:46     36s] srouteBlockPin set to "useLef"
[05/17 16:34:46     36s] srouteBottomLayerLimit set to 1
[05/17 16:34:46     36s] srouteBottomTargetLayerLimit set to 1
[05/17 16:34:46     36s] srouteConnectConverterPin set to false
[05/17 16:34:46     36s] srouteCrossoverViaBottomLayer set to 1
[05/17 16:34:46     36s] srouteCrossoverViaTopLayer set to 11
[05/17 16:34:46     36s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[05/17 16:34:46     36s] srouteFollowCorePinEnd set to 3
[05/17 16:34:46     36s] srouteJogControl set to "preferWithChanges differentLayer"
[05/17 16:34:46     36s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[05/17 16:34:46     36s] sroutePadPinAllPorts set to true
[05/17 16:34:46     36s] sroutePreserveExistingRoutes set to true
[05/17 16:34:46     36s] srouteRoutePowerBarPortOnBothDir set to true
[05/17 16:34:46     36s] srouteStopBlockPin set to "nearestTarget"
[05/17 16:34:46     36s] srouteTopLayerLimit set to 11
[05/17 16:34:46     36s] srouteTopTargetLayerLimit set to 11
[05/17 16:34:46     36s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2630.00 megs.
[05/17 16:34:46     36s] 
[05/17 16:34:46     36s] Reading DB technology information...
[05/17 16:34:46     36s] Finished reading DB technology information.
[05/17 16:34:46     36s] Reading floorplan and netlist information...
[05/17 16:34:46     36s] Finished reading floorplan and netlist information.
[05/17 16:34:46     36s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[05/17 16:34:46     36s] Read in 24 layers, 11 routing layers, 1 overlap layer
[05/17 16:34:46     36s] Read in 2 nondefault rules, 0 used
[05/17 16:34:46     36s] Read in 590 macros, 112 used
[05/17 16:34:46     36s] Read in 135 components
[05/17 16:34:46     36s]   105 core components: 105 unplaced, 0 placed, 0 fixed
[05/17 16:34:46     36s]   26 pad components: 0 unplaced, 0 placed, 26 fixed
[05/17 16:34:46     36s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[05/17 16:34:46     36s] Read in 25 logical pins
[05/17 16:34:46     36s] Read in 25 nets
[05/17 16:34:46     36s] Read in 4 special nets, 2 routed
[05/17 16:34:46     36s] Read in 270 terminals
[05/17 16:34:46     36s] 2 nets selected.
[05/17 16:34:46     36s] 
[05/17 16:34:46     36s] Begin power routing ...
[05/17 16:34:46     36s] #create default rule from bind_ndr_rule rule=0x7f14ef276a00 0x7f14e2bde568
[05/17 16:34:46     36s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/17 16:34:46     36s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/17 16:34:46     36s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/17 16:34:46     36s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/17 16:34:46     36s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/17 16:34:46     36s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/17 16:34:46     36s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/17 16:34:46     36s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/17 16:34:46     36s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/17 16:34:46     36s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/17 16:34:46     36s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/17 16:34:46     36s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/17 16:34:46     36s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/17 16:34:46     36s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/17 16:34:46     36s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/17 16:34:46     36s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/17 16:34:46     36s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[05/17 16:34:46     36s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[05/17 16:34:46     36s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[05/17 16:34:46     36s] CPU time for VDD FollowPin 0 seconds
[05/17 16:34:46     36s] CPU time for VSS FollowPin 0 seconds
[05/17 16:34:46     36s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net VDD. Use 'CLASS CORE' pad pins of net VDD to create pad ring.
[05/17 16:34:46     36s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net VSS. Use 'CLASS CORE' pad pins of net VSS to create pad ring.
[05/17 16:34:53     43s]   Number of IO ports routed: 94  open: 3
[05/17 16:34:53     43s]   Number of Block ports routed: 0
[05/17 16:34:53     43s]   Number of Stripe ports routed: 0
[05/17 16:34:53     43s]   Number of Core ports routed: 380
[05/17 16:34:53     43s]   Number of Pad ports routed: 0
[05/17 16:34:53     43s]   Number of Power Bump ports routed: 0
[05/17 16:34:53     43s]   Number of Pad Ring connections: 17
[05/17 16:34:53     43s]   Number of Followpin connections: 190
[05/17 16:34:53     43s] End power routing: cpu: 0:00:07, real: 0:00:07, peak: 2835.00 megs.
[05/17 16:34:53     43s] 
[05/17 16:34:53     43s] 
[05/17 16:34:53     43s] 
[05/17 16:34:53     43s]  Begin updating DB with routing results ...
[05/17 16:34:53     43s]  Updating DB with 51 via definition ...Extracting standard cell pins and blockage ...... 
[05/17 16:34:53     43s] Pin and blockage extraction finished
[05/17 16:34:53     43s] 
[05/17 16:34:53     43s] 
sroute post-processing starts at Sat May 17 16:34:53 2025
The viaGen is rebuilding shadow vias for net VSS.
[05/17 16:34:53     43s] sroute post-processing ends at Sat May 17 16:34:53 2025

sroute post-processing starts at Sat May 17 16:34:53 2025
The viaGen is rebuilding shadow vias for net VDD.
[05/17 16:34:53     43s] sroute post-processing ends at Sat May 17 16:34:53 2025
sroute created 965 wires.
[05/17 16:34:53     43s] ViaGen created 621 vias, deleted 0 via to avoid violation.
[05/17 16:34:53     43s] +--------+----------------+----------------+
[05/17 16:34:53     43s] |  Layer |     Created    |     Deleted    |
[05/17 16:34:53     43s] +--------+----------------+----------------+
[05/17 16:34:53     43s] | Metal1 |       582      |       NA       |
[05/17 16:34:53     43s] |  Via1  |       428      |        0       |
[05/17 16:34:53     43s] | Metal2 |       113      |       NA       |
[05/17 16:34:53     43s] |  Via2  |       89       |        0       |
[05/17 16:34:53     43s] | Metal3 |       172      |       NA       |
[05/17 16:34:53     43s] |  Via3  |       74       |        0       |
[05/17 16:34:53     43s] | Metal4 |       81       |       NA       |
[05/17 16:34:53     43s] |  Via4  |       30       |        0       |
[05/17 16:34:53     43s] | Metal5 |       17       |       NA       |
[05/17 16:34:53     43s] +--------+----------------+----------------+
[05/17 16:34:54     43s] #% End sroute (date=05/17 16:34:53, total cpu=0:00:07.6, real=0:00:08.0, peak res=1358.9M, current mem=1104.6M)
[05/17 16:34:54     43s] # setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[05/17 16:34:54     43s] addStripe will allow jog to connect padcore ring and block ring.
[05/17 16:34:54     43s] 
[05/17 16:34:54     43s] Stripes will stop at the boundary of the specified area.
[05/17 16:34:54     43s] When breaking rings, the power planner will consider the existence of blocks.
[05/17 16:34:54     43s] Stripes will not extend to closest target.
[05/17 16:34:54     43s] The power planner will set stripe antenna targets to none (no trimming allowed).
[05/17 16:34:54     43s] Stripes will not be created over regions without power planning wires.
[05/17 16:34:54     43s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[05/17 16:34:54     43s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[05/17 16:34:54     43s] Offset for stripe breaking is set to 0.
[05/17 16:34:54     43s] # addStripe -nets ${POWER_NETS} -layer Metal6 -direction vertical -width 2 -spacing 1 -number_of_sets 2 -start_from left -start_offset 60 -stop_offset 60 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
<CMD> addStripe -nets {VDD VSS} -layer Metal6 -direction vertical -width 2 -spacing 1 -number_of_sets 2 -start_from left -start_offset 60 -stop_offset 60 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[05/17 16:34:54     43s] #% Begin addStripe (date=05/17 16:34:54, mem=1104.7M)
[05/17 16:34:54     43s] 
[05/17 16:34:54     43s] Initialize fgc environment(mem: 1289.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1289.6M)
[05/17 16:34:54     43s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1289.6M)
[05/17 16:34:54     43s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1289.6M)
[05/17 16:34:54     43s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1289.6M)
[05/17 16:34:54     43s] Starting stripe generation ...
[05/17 16:34:54     43s] Non-Default Mode Option Settings :
[05/17 16:34:54     43s]   NONE
[05/17 16:34:54     43s] Stripe generation is complete.
[05/17 16:34:54     43s] vias are now being generated.
[05/17 16:34:54     44s] addStripe created 6 wires.
[05/17 16:34:54     44s] ViaGen created 1941 vias, deleted 0 via to avoid violation.
[05/17 16:34:54     44s] +--------+----------------+----------------+
[05/17 16:34:54     44s] |  Layer |     Created    |     Deleted    |
[05/17 16:34:54     44s] +--------+----------------+----------------+
[05/17 16:34:54     44s] |  Via1  |       387      |        0       |
[05/17 16:34:54     44s] |  Via2  |       388      |        0       |
[05/17 16:34:54     44s] |  Via3  |       388      |        0       |
[05/17 16:34:54     44s] |  Via4  |       388      |        0       |
[05/17 16:34:54     44s] |  Via5  |       388      |        0       |
[05/17 16:34:54     44s] | Metal6 |        5       |       NA       |
[05/17 16:34:54     44s] |  Via6  |        2       |        0       |
[05/17 16:34:54     44s] | Metal7 |        1       |       NA       |
[05/17 16:34:54     44s] +--------+----------------+----------------+
[05/17 16:34:54     44s] #% End addStripe (date=05/17 16:34:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=1106.3M, current mem=1106.3M)
[05/17 16:34:54     44s] # suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/17 16:37:29     60s] # puts "\n--- Placement ---"
# setPlaceMode -congEffort high -place_global_uniform_density true -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 1 -checkRoute 1 -honorSoftBlockage true -swapEEQ 0
<CMD> setPlaceMode -congEffort high -place_global_uniform_density true -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 1 -checkRoute 1 -honorSoftBlockage true -swapEEQ 0
[05/17 16:37:29     60s] # setPlaceMode -fp false
<CMD> setPlaceMode -fp false
[05/17 16:37:29     60s] # setPlaceMode -place_global_ignore_scan true
<CMD> setPlaceMode -place_global_ignore_scan true
[05/17 16:37:29     60s] # place_design
<CMD> place_design
[05/17 16:37:29     60s] [check_scan_connected]: number of scan connected with missing definition = 128, number of scan = 550, number of sequential = 661, percentage of missing scan cell = 19.36% (128 / 661)
[05/17 16:37:29     60s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 19.36% flops. Placement and timing QoR can be severely impacted in this case!
[05/17 16:37:29     60s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[05/17 16:37:29     60s] #Start colorize_geometry on Sat May 17 16:37:29 2025
[05/17 16:37:29     60s] #
[05/17 16:37:29     60s] ### Time Record (colorize_geometry) is installed.
[05/17 16:37:29     60s] ### Time Record (Pre Callback) is installed.
[05/17 16:37:29     60s] ### Time Record (Pre Callback) is uninstalled.
[05/17 16:37:29     60s] ### Time Record (DB Import) is installed.
[05/17 16:37:29     60s] ### info: trigger incremental cell import ( 600 new cells ).
[05/17 16:37:29     60s] ### info: trigger incremental reloading library data ( #cell = 600 ).
[05/17 16:37:29     60s] #WARNING (NRDB-166) Boundary for CELL_VIEW mcs4_pad_frame,init is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[05/17 16:37:29     60s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=90343108 placement=1890705123 pin_access=1 inst_pattern=1
[05/17 16:37:29     60s] ### Time Record (DB Import) is uninstalled.
[05/17 16:37:29     60s] ### Time Record (DB Export) is installed.
[05/17 16:37:29     60s] Extracting standard cell pins and blockage ...... 
[05/17 16:37:29     60s] Pin and blockage extraction finished
[05/17 16:37:29     60s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=90343108 placement=1890705123 pin_access=1 inst_pattern=1
[05/17 16:37:29     60s] ### Time Record (DB Export) is uninstalled.
[05/17 16:37:29     60s] ### Time Record (Post Callback) is installed.
[05/17 16:37:29     60s] ### Time Record (Post Callback) is uninstalled.
[05/17 16:37:29     60s] #
[05/17 16:37:29     60s] #colorize_geometry statistics:
[05/17 16:37:29     60s] #Cpu time = 00:00:00
[05/17 16:37:29     60s] #Elapsed time = 00:00:00
[05/17 16:37:29     60s] #Increased memory = 27.86 (MB)
[05/17 16:37:29     60s] #Total memory = 1139.76 (MB)
[05/17 16:37:29     60s] #Peak memory = 1358.93 (MB)
[05/17 16:37:29     60s] #Number of warnings = 1
[05/17 16:37:29     60s] #Total number of warnings = 17
[05/17 16:37:29     60s] #Number of fails = 0
[05/17 16:37:29     60s] #Total number of fails = 0
[05/17 16:37:29     60s] #Complete colorize_geometry on Sat May 17 16:37:29 2025
[05/17 16:37:29     60s] #
[05/17 16:37:29     60s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[05/17 16:37:29     60s] ### Time Record (colorize_geometry) is uninstalled.
[05/17 16:37:29     60s] ### 
[05/17 16:37:29     60s] ###   Scalability Statistics
[05/17 16:37:29     60s] ### 
[05/17 16:37:29     60s] ### ------------------------+----------------+----------------+----------------+
[05/17 16:37:29     60s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[05/17 16:37:29     60s] ### ------------------------+----------------+----------------+----------------+
[05/17 16:37:29     60s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[05/17 16:37:29     60s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[05/17 16:37:29     60s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[05/17 16:37:29     60s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[05/17 16:37:29     60s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[05/17 16:37:29     60s] ### ------------------------+----------------+----------------+----------------+
[05/17 16:37:29     60s] ### 
[05/17 16:37:29     60s] *** Starting placeDesign default flow ***
[05/17 16:37:29     60s] ### Creating LA Mngr. totSessionCpu=0:01:01 mem=1332.7M
[05/17 16:37:29     60s] ### Creating LA Mngr, finished. totSessionCpu=0:01:01 mem=1332.7M
[05/17 16:37:29     60s] *** Start deleteBufferTree ***
[05/17 16:37:30     60s] Info: Detect buffers to remove automatically.
[05/17 16:37:30     60s] Analyzing netlist ...
[05/17 16:37:30     60s] Updating netlist
[05/17 16:37:30     60s] 
[05/17 16:37:30     60s] *summary: 77 instances (buffers/inverters) removed
[05/17 16:37:30     60s] *** Finish deleteBufferTree (0:00:00.2) ***
[05/17 16:37:30     60s] 
[05/17 16:37:30     60s] TimeStamp Deleting Cell Server Begin ...
[05/17 16:37:30     60s] 
[05/17 16:37:30     60s] TimeStamp Deleting Cell Server End ...
[05/17 16:37:30     60s] **INFO: Enable pre-place timing setting for timing analysis
[05/17 16:37:30     60s] Set Using Default Delay Limit as 101.
[05/17 16:37:30     60s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/17 16:37:30     60s] Set Default Net Delay as 0 ps.
[05/17 16:37:30     60s] Set Default Net Load as 0 pF. 
[05/17 16:37:30     61s] **INFO: Analyzing IO path groups for slack adjustment
[05/17 16:37:30     61s] Effort level <high> specified for reg2reg_tmp.10379 path_group
[05/17 16:37:30     61s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/17 16:37:30     61s] AAE DB initialization (MEM=1361.56 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/17 16:37:30     61s] #################################################################################
[05/17 16:37:30     61s] # Design Stage: PreRoute
[05/17 16:37:30     61s] # Design Name: mcs4_pad_frame
[05/17 16:37:30     61s] # Design Mode: 45nm
[05/17 16:37:30     61s] # Analysis Mode: MMMC Non-OCV 
[05/17 16:37:30     61s] # Parasitics Mode: No SPEF/RCDB 
[05/17 16:37:30     61s] # Signoff Settings: SI Off 
[05/17 16:37:30     61s] #################################################################################
[05/17 16:37:30     61s] Calculate delays in Single mode...
[05/17 16:37:30     61s] Calculate delays in Single mode...
[05/17 16:37:30     61s] Topological Sorting (REAL = 0:00:00.0, MEM = 1361.6M, InitMEM = 1361.6M)
[05/17 16:37:30     61s] Start delay calculation (fullDC) (1 T). (MEM=1361.56)
[05/17 16:37:30     61s] siFlow : Timing analysis mode is single, using late cdB files
[05/17 16:37:30     61s] Start AAE Lib Loading. (MEM=1373.17)
[05/17 16:37:31     61s] End AAE Lib Loading. (MEM=1392.25 CPU=0:00:00.0 Real=0:00:01.0)
[05/17 16:37:31     61s] End AAE Lib Interpolated Model. (MEM=1392.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 16:37:31     62s] Total number of fetched objects 1905
[05/17 16:37:31     62s] Total number of fetched objects 1905
[05/17 16:37:31     62s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 16:37:31     62s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 16:37:31     62s] End delay calculation. (MEM=1500.18 CPU=0:00:00.4 REAL=0:00:00.0)
[05/17 16:37:31     62s] End delay calculation (fullDC). (MEM=1463.57 CPU=0:00:00.6 REAL=0:00:01.0)
[05/17 16:37:31     62s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1463.6M) ***
[05/17 16:37:31     62s] **INFO: Disable pre-place timing setting for timing analysis
[05/17 16:37:31     62s] Set Using Default Delay Limit as 1000.
[05/17 16:37:31     62s] Set Default Net Delay as 1000 ps.
[05/17 16:37:31     62s] Set Default Net Load as 0.5 pF. 
[05/17 16:37:31     62s] **INFO: Pre-place timing setting for timing analysis already disabled
[05/17 16:37:31     62s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1454.0M, EPOCH TIME: 1747514251.742618
[05/17 16:37:31     62s] Deleted 0 physical inst  (cell - / prefix -).
[05/17 16:37:31     62s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1454.0M, EPOCH TIME: 1747514251.742906
[05/17 16:37:31     62s] INFO: #ExclusiveGroups=0
[05/17 16:37:31     62s] INFO: There are no Exclusive Groups.
[05/17 16:37:31     62s] *** Starting "NanoPlace(TM) placement v#8 (mem=1454.0M)" ...
[05/17 16:37:31     62s] Wait...
[05/17 16:37:33     63s] *** Build Buffered Sizing Timing Model
[05/17 16:37:33     63s] (cpu=0:00:01.4 mem=1462.0M) ***
[05/17 16:37:33     64s] *** Build Virtual Sizing Timing Model
[05/17 16:37:33     64s] (cpu=0:00:01.5 mem=1462.0M) ***
[05/17 16:37:33     64s] No user-set net weight.
[05/17 16:37:33     64s] Net fanout histogram:
[05/17 16:37:33     64s] 2		: 752 (39.8%) nets
[05/17 16:37:33     64s] 3		: 657 (34.8%) nets
[05/17 16:37:33     64s] 4     -	14	: 449 (23.8%) nets
[05/17 16:37:33     64s] 15    -	39	: 25 (1.3%) nets
[05/17 16:37:33     64s] 40    -	79	: 1 (0.1%) nets
[05/17 16:37:33     64s] 80    -	159	: 4 (0.2%) nets
[05/17 16:37:33     64s] 160   -	319	: 0 (0.0%) nets
[05/17 16:37:33     64s] 320   -	639	: 0 (0.0%) nets
[05/17 16:37:33     64s] 640   -	1279	: 1 (0.1%) nets
[05/17 16:37:33     64s] 1280  -	2559	: 0 (0.0%) nets
[05/17 16:37:33     64s] 2560  -	5119	: 0 (0.0%) nets
[05/17 16:37:33     64s] 5120+		: 0 (0.0%) nets
[05/17 16:37:33     64s] **WARN: (IMPSP-196):	User sets both -place_global_uniform_density and -place_global_initial_padding_level options. Overriding -place_global_initial_padding_level to 5.
[05/17 16:37:33     64s] no activity file in design. spp won't run.
[05/17 16:37:33     64s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpeffort=medium 
[05/17 16:37:33     64s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[05/17 16:37:33     64s] Define the scan chains before using this option.
[05/17 16:37:33     64s] Type 'man IMPSP-9042' for more detail.
[05/17 16:37:33     64s] **WARN: (IMPDB-2078):	Output pin Y of instance g31966 is connected to ground net mcs4_core_data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/17 16:37:33     64s] **WARN: (IMPDB-2078):	Output pin Y of instance g31962 is connected to ground net mcs4_core_data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/17 16:37:33     64s] **WARN: (IMPDB-2078):	Output pin Q of instance mcs4_core_rom_1_data_out_reg[3] is connected to ground net mcs4_core_data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/17 16:37:33     64s] **WARN: (IMPDB-2078):	Output pin Q of instance mcs4_core_rom_0_data_out_reg[3] is connected to ground net mcs4_core_data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/17 16:37:33     64s] **WARN: (IMPDB-2078):	Output pin Y of instance mcs4_core_g26101__6161 is connected to ground net mcs4_core_data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/17 16:37:33     64s] **WARN: (IMPDB-2078):	Output pin Y of instance mcs4_core_g25732__5526 is connected to ground net mcs4_core_data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/17 16:37:33     64s] **WARN: (IMPDB-2078):	Output pin Y of instance g31964 is connected to ground net mcs4_core_data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/17 16:37:33     64s] **WARN: (IMPDB-2078):	Output pin Y of instance g31960 is connected to ground net mcs4_core_data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/17 16:37:33     64s] **WARN: (IMPDB-2078):	Output pin Q of instance mcs4_core_rom_1_data_out_reg[2] is connected to ground net mcs4_core_data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/17 16:37:33     64s] **WARN: (IMPDB-2078):	Output pin Q of instance mcs4_core_rom_0_data_out_reg[2] is connected to ground net mcs4_core_data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/17 16:37:33     64s] **WARN: (IMPDB-2078):	Output pin Y of instance mcs4_core_g26099__7482 is connected to ground net mcs4_core_data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/17 16:37:33     64s] **WARN: (IMPDB-2078):	Output pin Y of instance mcs4_core_g25737__1705 is connected to ground net mcs4_core_data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/17 16:37:33     64s] **WARN: (IMPDB-2078):	Output pin Y of instance g31967 is connected to ground net mcs4_core_data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/17 16:37:33     64s] **WARN: (IMPDB-2078):	Output pin Y of instance g31963 is connected to ground net mcs4_core_data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/17 16:37:33     64s] **WARN: (IMPDB-2078):	Output pin Q of instance mcs4_core_rom_1_data_out_reg[1] is connected to ground net mcs4_core_data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/17 16:37:33     64s] **WARN: (IMPDB-2078):	Output pin Q of instance mcs4_core_rom_0_data_out_reg[1] is connected to ground net mcs4_core_data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/17 16:37:33     64s] **WARN: (IMPDB-2078):	Output pin Y of instance mcs4_core_g26100__4733 is connected to ground net mcs4_core_data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/17 16:37:33     64s] **WARN: (IMPDB-2078):	Output pin Y of instance mcs4_core_g25731__8428 is connected to ground net mcs4_core_data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/17 16:37:33     64s] z: 2, totalTracks: 1
[05/17 16:37:33     64s] z: 4, totalTracks: 1
[05/17 16:37:33     64s] z: 6, totalTracks: 1
[05/17 16:37:33     64s] z: 8, totalTracks: 1
[05/17 16:37:33     64s] #spOpts: N=45 gp_ipad=5 hrOri=1 hrSnap=1 
[05/17 16:37:33     64s] All LLGs are deleted
[05/17 16:37:33     64s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1462.0M, EPOCH TIME: 1747514253.357048
[05/17 16:37:33     64s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1462.0M, EPOCH TIME: 1747514253.360388
[05/17 16:37:33     64s] # Building mcs4_pad_frame llgBox search-tree.
[05/17 16:37:33     64s] #std cell=1867 (0 fixed + 1867 movable) #buf cell=9 #inv cell=80 #block=0 (0 floating + 0 preplaced)
[05/17 16:37:33     64s] #ioInst=30 #net=1889 #term=7533 #term/net=3.99, #fixedIo=30, #floatIo=0, #fixedPin=21, #floatPin=0
[05/17 16:37:33     64s] stdCell: 1867 single + 0 double + 0 multi
[05/17 16:37:33     64s] Total standard cell length = 4.4620 (mm), area = 0.0076 (mm^2)
[05/17 16:37:33     64s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1462.0M, EPOCH TIME: 1747514253.363674
[05/17 16:37:33     64s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1462.0M, EPOCH TIME: 1747514253.365100
[05/17 16:37:33     64s] Core basic site is CoreSite
[05/17 16:37:33     64s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1462.0M, EPOCH TIME: 1747514253.389794
[05/17 16:37:33     64s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1462.0M, EPOCH TIME: 1747514253.390415
[05/17 16:37:33     64s] Use non-trimmed site array because memory saving is not enough.
[05/17 16:37:33     64s] SiteArray: non-trimmed site array dimensions = 189 x 1909
[05/17 16:37:33     64s] SiteArray: use 1,548,288 bytes
[05/17 16:37:33     64s] SiteArray: current memory after site array memory allocation 1463.4M
[05/17 16:37:33     64s] SiteArray: FP blocked sites are writable
[05/17 16:37:33     64s] Estimated cell power/ground rail width = 0.160 um
[05/17 16:37:33     64s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/17 16:37:33     64s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1463.4M, EPOCH TIME: 1747514253.404248
[05/17 16:37:33     64s] Process 2474 wires and vias for routing blockage and capacity analysis
[05/17 16:37:33     64s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.004, MEM:1463.4M, EPOCH TIME: 1747514253.408214
[05/17 16:37:33     64s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.046, MEM:1463.4M, EPOCH TIME: 1747514253.411230
[05/17 16:37:33     64s] 
[05/17 16:37:33     64s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 16:37:33     64s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.050, MEM:1463.4M, EPOCH TIME: 1747514253.413248
[05/17 16:37:33     64s] 
[05/17 16:37:33     64s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 16:37:33     64s] Average module density = 0.062.
[05/17 16:37:33     64s] Density for the design = 0.062.
[05/17 16:37:33     64s]        = stdcell_area 22310 sites (7630 um^2) / alloc_area 360801 sites (123394 um^2).
[05/17 16:37:33     64s] Pin Density = 0.02088.
[05/17 16:37:33     64s]             = total # of pins 7533 / total area 360801.
[05/17 16:37:33     64s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1463.4M, EPOCH TIME: 1747514253.420924
[05/17 16:37:33     64s] Identified 6 spare or floating instances, with no clusters.
[05/17 16:37:33     64s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.011, MEM:1463.4M, EPOCH TIME: 1747514253.431624
[05/17 16:37:33     64s] OPERPROF: Starting pre-place ADS at level 1, MEM:1463.4M, EPOCH TIME: 1747514253.432479
[05/17 16:37:33     64s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1463.4M, EPOCH TIME: 1747514253.440199
[05/17 16:37:33     64s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1463.4M, EPOCH TIME: 1747514253.440319
[05/17 16:37:33     64s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1463.4M, EPOCH TIME: 1747514253.440465
[05/17 16:37:33     64s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1463.4M, EPOCH TIME: 1747514253.440526
[05/17 16:37:33     64s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1463.4M, EPOCH TIME: 1747514253.440583
[05/17 16:37:33     64s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.001, MEM:1463.4M, EPOCH TIME: 1747514253.441389
[05/17 16:37:33     64s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1463.4M, EPOCH TIME: 1747514253.441520
[05/17 16:37:33     64s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1463.4M, EPOCH TIME: 1747514253.441816
[05/17 16:37:33     64s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:1463.4M, EPOCH TIME: 1747514253.441878
[05/17 16:37:33     64s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.002, MEM:1463.4M, EPOCH TIME: 1747514253.442103
[05/17 16:37:33     64s] ADSU 0.062 -> 0.062. site 360801.000 -> 360801.000. GS 13.680
[05/17 16:37:33     64s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.020, REAL:0.031, MEM:1463.4M, EPOCH TIME: 1747514253.463141
[05/17 16:37:33     64s] OPERPROF: Starting spMPad at level 1, MEM:1432.4M, EPOCH TIME: 1747514253.465972
[05/17 16:37:33     64s] OPERPROF:   Starting spContextMPad at level 2, MEM:1432.4M, EPOCH TIME: 1747514253.469086
[05/17 16:37:33     64s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1432.4M, EPOCH TIME: 1747514253.469269
[05/17 16:37:33     64s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.003, MEM:1432.4M, EPOCH TIME: 1747514253.469407
[05/17 16:37:33     64s] MP  (1867): mp=1.230. U=0.062.
[05/17 16:37:33     64s] InitP A=156170.000, MA=5126.152.
[05/17 16:37:33     64s] Initial padding reaches pin density 0.054 for top
[05/17 16:37:33     64s] InitPadU 0.062 -> 0.401 for top
[05/17 16:37:33     64s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1433.9M, EPOCH TIME: 1747514253.506484
[05/17 16:37:33     64s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.007, MEM:1433.9M, EPOCH TIME: 1747514253.513235
[05/17 16:37:33     64s] === lastAutoLevel = 9 
[05/17 16:37:33     64s] OPERPROF: Starting spInitNetWt at level 1, MEM:1433.9M, EPOCH TIME: 1747514253.516257
[05/17 16:37:33     64s] no activity file in design. spp won't run.
[05/17 16:37:33     64s] [spp] 0
[05/17 16:37:33     64s] [adp] 0:1:1:3
[05/17 16:37:33     64s] **WARN: (IMPDC-348):	The output pin g31967/Y is connected to power/ground net mcs4_core_data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/17 16:37:33     64s] **WARN: (IMPDC-348):	The output pin g31966/Y is connected to power/ground net mcs4_core_data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/17 16:37:33     64s] **WARN: (IMPDC-348):	The output pin g31964/Y is connected to power/ground net mcs4_core_data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/17 16:37:33     64s] **WARN: (IMPDC-348):	The output pin g31963/Y is connected to power/ground net mcs4_core_data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/17 16:37:33     64s] **WARN: (IMPDC-348):	The output pin g31962/Y is connected to power/ground net mcs4_core_data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/17 16:37:33     64s] **WARN: (IMPDC-348):	The output pin g31960/Y is connected to power/ground net mcs4_core_data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/17 16:37:33     64s] **WARN: (IMPDC-348):	The output pin \mcs4_core_rom_0_data_out_reg[1] /Q is connected to power/ground net mcs4_core_data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/17 16:37:33     64s] **WARN: (IMPDC-348):	The output pin \mcs4_core_rom_0_data_out_reg[2] /Q is connected to power/ground net mcs4_core_data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/17 16:37:33     64s] **WARN: (IMPDC-348):	The output pin \mcs4_core_rom_0_data_out_reg[3] /Q is connected to power/ground net mcs4_core_data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/17 16:37:33     64s] **WARN: (IMPDC-348):	The output pin \mcs4_core_rom_1_data_out_reg[1] /Q is connected to power/ground net mcs4_core_data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/17 16:37:33     64s] **WARN: (IMPDC-348):	The output pin \mcs4_core_rom_1_data_out_reg[2] /Q is connected to power/ground net mcs4_core_data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/17 16:37:33     64s] **WARN: (IMPDC-348):	The output pin \mcs4_core_rom_1_data_out_reg[3] /Q is connected to power/ground net mcs4_core_data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/17 16:37:33     64s] **WARN: (IMPDC-348):	The output pin mcs4_core_g25731__8428/Y is connected to power/ground net mcs4_core_data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/17 16:37:33     64s] **WARN: (IMPDC-348):	The output pin mcs4_core_g25732__5526/Y is connected to power/ground net mcs4_core_data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/17 16:37:33     64s] **WARN: (IMPDC-348):	The output pin mcs4_core_g25737__1705/Y is connected to power/ground net mcs4_core_data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/17 16:37:33     64s] **WARN: (IMPDC-348):	The output pin mcs4_core_g26099__7482/Y is connected to power/ground net mcs4_core_data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/17 16:37:33     64s] **WARN: (IMPDC-348):	The output pin mcs4_core_g26100__4733/Y is connected to power/ground net mcs4_core_data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/17 16:37:33     64s] **WARN: (IMPDC-348):	The output pin mcs4_core_g26101__6161/Y is connected to power/ground net mcs4_core_data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/17 16:37:33     64s] **WARN: (IMPDC-348):	The output pin g31967/Y is connected to power/ground net mcs4_core_data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/17 16:37:33     64s] **WARN: (IMPDC-348):	The output pin g31966/Y is connected to power/ground net mcs4_core_data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/17 16:37:33     64s] **WARN: (EMS-27):	Message (IMPDC-348) has exceeded the current message display limit of 20.
[05/17 16:37:33     64s] To increase the message display limit, refer to the product command reference manual.
[05/17 16:37:34     64s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.480, REAL:0.490, MEM:1471.2M, EPOCH TIME: 1747514254.006270
[05/17 16:37:34     64s] Clock gating cells determined by native netlist tracing.
[05/17 16:37:34     64s] no activity file in design. spp won't run.
[05/17 16:37:34     64s] no activity file in design. spp won't run.
[05/17 16:37:34     64s] Effort level <high> specified for reg2reg path_group
[05/17 16:37:34     65s] OPERPROF: Starting npMain at level 1, MEM:1474.2M, EPOCH TIME: 1747514254.269974
[05/17 16:37:35     65s] OPERPROF:   Starting npPlace at level 2, MEM:1483.2M, EPOCH TIME: 1747514255.277705
[05/17 16:37:35     65s] Iteration  1: Total net bbox = 8.653e+03 (4.48e+03 4.17e+03)
[05/17 16:37:35     65s]               Est.  stn bbox = 1.059e+04 (5.70e+03 4.89e+03)
[05/17 16:37:35     65s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1488.2M
[05/17 16:37:35     65s] Iteration  2: Total net bbox = 8.653e+03 (4.48e+03 4.17e+03)
[05/17 16:37:35     65s]               Est.  stn bbox = 1.059e+04 (5.70e+03 4.89e+03)
[05/17 16:37:35     65s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1488.2M
[05/17 16:37:35     65s] exp_mt_sequential is set from setPlaceMode option to 1
[05/17 16:37:35     65s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[05/17 16:37:35     65s] place_exp_mt_interval set to default 32
[05/17 16:37:35     65s] place_exp_mt_interval_bias (first half) set to default 0.750000
[05/17 16:37:35     65s] Iteration  3: Total net bbox = 7.351e+03 (4.12e+03 3.23e+03)
[05/17 16:37:35     65s]               Est.  stn bbox = 1.091e+04 (6.03e+03 4.87e+03)
[05/17 16:37:35     65s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1492.3M
[05/17 16:37:35     65s] Total number of setup views is 2.
[05/17 16:37:35     65s] Total number of active setup views is 1.
[05/17 16:37:35     65s] Active setup views:
[05/17 16:37:35     65s]     AnalysisView_WC
[05/17 16:37:35     65s] Iteration  4: Total net bbox = 1.412e+04 (9.51e+03 4.61e+03)
[05/17 16:37:35     65s]               Est.  stn bbox = 1.919e+04 (1.27e+04 6.47e+03)
[05/17 16:37:35     65s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1523.8M
[05/17 16:37:35     65s] Total number of setup views is 1.
[05/17 16:37:35     65s] Total number of active setup views is 1.
[05/17 16:37:35     65s] Active setup views:
[05/17 16:37:35     65s]     AnalysisView_WC
[05/17 16:37:36     66s] Iteration  5: Total net bbox = 3.311e+04 (1.63e+04 1.68e+04)
[05/17 16:37:36     66s]               Est.  stn bbox = 4.203e+04 (2.09e+04 2.11e+04)
[05/17 16:37:36     66s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1523.8M
[05/17 16:37:36     66s] OPERPROF:   Finished npPlace at level 2, CPU:1.340, REAL:1.339, MEM:1523.8M, EPOCH TIME: 1747514256.617084
[05/17 16:37:36     66s] OPERPROF: Finished npMain at level 1, CPU:1.360, REAL:2.350, MEM:1523.8M, EPOCH TIME: 1747514256.619968
[05/17 16:37:36     66s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1523.8M, EPOCH TIME: 1747514256.627738
[05/17 16:37:36     66s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/17 16:37:36     66s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.010, REAL:0.003, MEM:1523.8M, EPOCH TIME: 1747514256.630866
[05/17 16:37:36     66s] OPERPROF: Starting npMain at level 1, MEM:1523.8M, EPOCH TIME: 1747514256.631634
[05/17 16:37:36     66s] OPERPROF:   Starting npPlace at level 2, MEM:1523.8M, EPOCH TIME: 1747514256.653812
[05/17 16:37:36     66s] Total number of setup views is 1.
[05/17 16:37:36     66s] Total number of active setup views is 1.
[05/17 16:37:36     66s] Active setup views:
[05/17 16:37:36     66s]     AnalysisView_WC
[05/17 16:37:37     67s] Iteration  6: Total net bbox = 3.958e+04 (1.91e+04 2.04e+04)
[05/17 16:37:37     67s]               Est.  stn bbox = 5.003e+04 (2.42e+04 2.59e+04)
[05/17 16:37:37     67s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1523.8M
[05/17 16:37:37     67s] OPERPROF:   Finished npPlace at level 2, CPU:0.670, REAL:0.687, MEM:1523.8M, EPOCH TIME: 1747514257.341127
[05/17 16:37:37     67s] OPERPROF: Finished npMain at level 1, CPU:0.700, REAL:0.723, MEM:1523.8M, EPOCH TIME: 1747514257.354169
[05/17 16:37:37     67s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1523.8M, EPOCH TIME: 1747514257.354638
[05/17 16:37:37     67s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/17 16:37:37     67s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.003, MEM:1523.8M, EPOCH TIME: 1747514257.357581
[05/17 16:37:37     67s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1523.8M, EPOCH TIME: 1747514257.357699
[05/17 16:37:37     67s] Starting Early Global Route rough congestion estimation: mem = 1523.8M
[05/17 16:37:37     67s] (I)      ==================== Layers =====================
[05/17 16:37:37     67s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 16:37:37     67s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/17 16:37:37     67s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 16:37:37     67s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/17 16:37:37     67s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/17 16:37:37     67s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/17 16:37:37     67s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/17 16:37:37     67s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/17 16:37:37     67s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/17 16:37:37     67s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/17 16:37:37     67s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/17 16:37:37     67s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/17 16:37:37     67s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/17 16:37:37     67s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/17 16:37:37     67s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/17 16:37:37     67s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/17 16:37:37     67s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/17 16:37:37     67s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/17 16:37:37     67s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/17 16:37:37     67s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/17 16:37:37     67s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/17 16:37:37     67s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/17 16:37:37     67s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/17 16:37:37     67s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/17 16:37:37     67s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/17 16:37:37     67s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 16:37:37     67s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/17 16:37:37     67s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/17 16:37:37     67s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/17 16:37:37     67s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/17 16:37:37     67s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/17 16:37:37     67s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/17 16:37:37     67s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/17 16:37:37     67s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/17 16:37:37     67s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/17 16:37:37     67s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/17 16:37:37     67s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/17 16:37:37     67s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/17 16:37:37     67s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/17 16:37:37     67s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/17 16:37:37     67s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 16:37:37     67s] (I)      Started Import and model ( Curr Mem: 1523.75 MB )
[05/17 16:37:37     67s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 16:37:37     67s] (I)      == Non-default Options ==
[05/17 16:37:37     67s] (I)      Print mode                                         : 2
[05/17 16:37:37     67s] (I)      Stop if highly congested                           : false
[05/17 16:37:37     67s] (I)      Maximum routing layer                              : 11
[05/17 16:37:37     67s] (I)      Assign partition pins                              : false
[05/17 16:37:37     67s] (I)      Support large GCell                                : true
[05/17 16:37:37     67s] (I)      Number of threads                                  : 1
[05/17 16:37:37     67s] (I)      Number of rows per GCell                           : 13
[05/17 16:37:37     67s] (I)      Max num rows per GCell                             : 32
[05/17 16:37:37     67s] (I)      Method to set GCell size                           : row
[05/17 16:37:37     67s] (I)      Counted 3515 PG shapes. We will not process PG shapes layer by layer.
[05/17 16:37:37     67s] (I)      Use row-based GCell size
[05/17 16:37:37     67s] (I)      Use row-based GCell align
[05/17 16:37:37     67s] (I)      layer 0 area = 80000
[05/17 16:37:37     67s] (I)      layer 1 area = 80000
[05/17 16:37:37     67s] (I)      layer 2 area = 80000
[05/17 16:37:37     67s] (I)      layer 3 area = 80000
[05/17 16:37:37     67s] (I)      layer 4 area = 80000
[05/17 16:37:37     67s] (I)      layer 5 area = 80000
[05/17 16:37:37     67s] (I)      layer 6 area = 80000
[05/17 16:37:37     67s] (I)      layer 7 area = 80000
[05/17 16:37:37     67s] (I)      layer 8 area = 80000
[05/17 16:37:37     67s] (I)      layer 9 area = 400000
[05/17 16:37:37     67s] (I)      layer 10 area = 400000
[05/17 16:37:37     67s] (I)      GCell unit size   : 3420
[05/17 16:37:37     67s] (I)      GCell multiplier  : 13
[05/17 16:37:37     67s] (I)      GCell row height  : 3420
[05/17 16:37:37     67s] (I)      Actual row height : 3420
[05/17 16:37:37     67s] (I)      GCell align ref   : 616000 616420
[05/17 16:37:37     67s] [NR-eGR] Track table information for default rule: 
[05/17 16:37:37     67s] [NR-eGR] Metal1 has single uniform track structure
[05/17 16:37:37     67s] [NR-eGR] Metal2 has single uniform track structure
[05/17 16:37:37     67s] [NR-eGR] Metal3 has single uniform track structure
[05/17 16:37:37     67s] [NR-eGR] Metal4 has single uniform track structure
[05/17 16:37:37     67s] [NR-eGR] Metal5 has single uniform track structure
[05/17 16:37:37     67s] [NR-eGR] Metal6 has single uniform track structure
[05/17 16:37:37     67s] [NR-eGR] Metal7 has single uniform track structure
[05/17 16:37:37     67s] [NR-eGR] Metal8 has single uniform track structure
[05/17 16:37:37     67s] [NR-eGR] Metal9 has single uniform track structure
[05/17 16:37:37     67s] [NR-eGR] Metal10 has single uniform track structure
[05/17 16:37:37     67s] [NR-eGR] Metal11 has single uniform track structure
[05/17 16:37:37     67s] (I)      ==================== Default via =====================
[05/17 16:37:37     67s] (I)      +----+------------------+----------------------------+
[05/17 16:37:37     67s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/17 16:37:37     67s] (I)      +----+------------------+----------------------------+
[05/17 16:37:37     67s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/17 16:37:37     67s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/17 16:37:37     67s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/17 16:37:37     67s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/17 16:37:37     67s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/17 16:37:37     67s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/17 16:37:37     67s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/17 16:37:37     67s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/17 16:37:37     67s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/17 16:37:37     67s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/17 16:37:37     67s] (I)      +----+------------------+----------------------------+
[05/17 16:37:37     67s] [NR-eGR] Read 4672 PG shapes
[05/17 16:37:37     67s] [NR-eGR] Read 0 clock shapes
[05/17 16:37:37     67s] [NR-eGR] Read 0 other shapes
[05/17 16:37:37     67s] [NR-eGR] #Routing Blockages  : 0
[05/17 16:37:37     67s] [NR-eGR] #Instance Blockages : 640
[05/17 16:37:37     67s] [NR-eGR] #PG Blockages       : 4672
[05/17 16:37:37     67s] [NR-eGR] #Halo Blockages     : 0
[05/17 16:37:37     67s] [NR-eGR] #Boundary Blockages : 0
[05/17 16:37:37     67s] [NR-eGR] #Clock Blockages    : 0
[05/17 16:37:37     67s] [NR-eGR] #Other Blockages    : 0
[05/17 16:37:37     67s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/17 16:37:37     67s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/17 16:37:37     67s] [NR-eGR] Read 1889 nets ( ignored 0 )
[05/17 16:37:37     67s] (I)      early_global_route_priority property id does not exist.
[05/17 16:37:37     67s] (I)      Read Num Blocks=5312  Num Prerouted Wires=0  Num CS=0
[05/17 16:37:37     67s] (I)      Layer 1 (V) : #blockages 1409 : #preroutes 0
[05/17 16:37:37     67s] (I)      Layer 2 (H) : #blockages 1124 : #preroutes 0
[05/17 16:37:37     67s] (I)      Layer 3 (V) : #blockages 1537 : #preroutes 0
[05/17 16:37:37     67s] (I)      Layer 4 (H) : #blockages 823 : #preroutes 0
[05/17 16:37:37     67s] (I)      Layer 5 (V) : #blockages 395 : #preroutes 0
[05/17 16:37:37     67s] (I)      Layer 6 (H) : #blockages 3 : #preroutes 0
[05/17 16:37:37     67s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/17 16:37:37     67s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/17 16:37:37     67s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/17 16:37:37     67s] (I)      Layer 10 (H) : #blockages 21 : #preroutes 0
[05/17 16:37:37     67s] (I)      Number of ignored nets                =      0
[05/17 16:37:37     67s] (I)      Number of connected nets              =      0
[05/17 16:37:37     67s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/17 16:37:37     67s] (I)      Number of clock nets                  =      2.  Ignored: No
[05/17 16:37:37     67s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/17 16:37:37     67s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/17 16:37:37     67s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/17 16:37:37     67s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/17 16:37:37     67s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/17 16:37:37     67s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/17 16:37:37     67s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/17 16:37:37     67s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/17 16:37:37     67s] (I)      Ndr track 0 does not exist
[05/17 16:37:37     67s] (I)      ---------------------Grid Graph Info--------------------
[05/17 16:37:37     67s] (I)      Routing area        : (0, 0) - (2000000, 1880000)
[05/17 16:37:37     67s] (I)      Core area           : (616000, 616420) - (1379600, 1262800)
[05/17 16:37:37     67s] (I)      Site width          :   400  (dbu)
[05/17 16:37:37     67s] (I)      Row height          :  3420  (dbu)
[05/17 16:37:37     67s] (I)      GCell row height    :  3420  (dbu)
[05/17 16:37:37     67s] (I)      GCell width         : 44460  (dbu)
[05/17 16:37:37     67s] (I)      GCell height        : 44460  (dbu)
[05/17 16:37:37     67s] (I)      Grid                :    45    43    11
[05/17 16:37:37     67s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/17 16:37:37     67s] (I)      Vertical capacity   :     0 44460     0 44460     0 44460     0 44460     0 44460     0
[05/17 16:37:37     67s] (I)      Horizontal capacity :     0     0 44460     0 44460     0 44460     0 44460     0 44460
[05/17 16:37:37     67s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/17 16:37:37     67s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/17 16:37:37     67s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/17 16:37:37     67s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/17 16:37:37     67s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[05/17 16:37:37     67s] (I)      Num tracks per GCell: 185.25 111.15 117.00 111.15 117.00 111.15 117.00 111.15 117.00 44.46 46.80
[05/17 16:37:37     67s] (I)      Total num of tracks :  4947  5000  4947  5000  4947  5000  4947  5000  4947  1999  1978
[05/17 16:37:37     67s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/17 16:37:37     67s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/17 16:37:37     67s] (I)      --------------------------------------------------------
[05/17 16:37:37     67s] 
[05/17 16:37:37     67s] [NR-eGR] ============ Routing rule table ============
[05/17 16:37:37     67s] [NR-eGR] Rule id: 0  Nets: 1868
[05/17 16:37:37     67s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/17 16:37:37     67s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/17 16:37:37     67s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/17 16:37:37     67s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/17 16:37:37     67s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/17 16:37:37     67s] [NR-eGR] ========================================
[05/17 16:37:37     67s] [NR-eGR] 
[05/17 16:37:37     67s] (I)      =============== Blocked Tracks ===============
[05/17 16:37:37     67s] (I)      +-------+---------+----------+---------------+
[05/17 16:37:37     67s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/17 16:37:37     67s] (I)      +-------+---------+----------+---------------+
[05/17 16:37:37     67s] (I)      |     1 |       0 |        0 |         0.00% |
[05/17 16:37:37     67s] (I)      |     2 |  215000 |    13283 |         6.18% |
[05/17 16:37:37     67s] (I)      |     3 |  222615 |     9276 |         4.17% |
[05/17 16:37:37     67s] (I)      |     4 |  215000 |    23766 |        11.05% |
[05/17 16:37:37     67s] (I)      |     5 |  222615 |     5370 |         2.41% |
[05/17 16:37:37     67s] (I)      |     6 |  215000 |      949 |         0.44% |
[05/17 16:37:37     67s] (I)      |     7 |  222615 |       16 |         0.01% |
[05/17 16:37:37     67s] (I)      |     8 |  215000 |        0 |         0.00% |
[05/17 16:37:37     67s] (I)      |     9 |  222615 |        0 |         0.00% |
[05/17 16:37:37     67s] (I)      |    10 |   85957 |        0 |         0.00% |
[05/17 16:37:37     67s] (I)      |    11 |   89010 |      201 |         0.23% |
[05/17 16:37:37     67s] (I)      +-------+---------+----------+---------------+
[05/17 16:37:37     67s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.08 sec, Curr Mem: 1523.75 MB )
[05/17 16:37:37     67s] (I)      Reset routing kernel
[05/17 16:37:37     67s] (I)      numLocalWires=7982  numGlobalNetBranches=2331  numLocalNetBranches=1662
[05/17 16:37:37     67s] (I)      totalPins=7491  totalGlobalPin=2539 (33.89%)
[05/17 16:37:37     67s] (I)      total 2D Cap : 1891831 = (970173 H, 921658 V)
[05/17 16:37:37     67s] (I)      
[05/17 16:37:37     67s] (I)      ============  Phase 1a Route ============
[05/17 16:37:37     67s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/17 16:37:37     67s] (I)      Usage: 2189 = (1082 H, 1107 V) = (0.11% H, 0.12% V) = (2.405e+04um H, 2.461e+04um V)
[05/17 16:37:37     67s] (I)      
[05/17 16:37:37     67s] (I)      ============  Phase 1b Route ============
[05/17 16:37:37     67s] (I)      Usage: 2189 = (1082 H, 1107 V) = (0.11% H, 0.12% V) = (2.405e+04um H, 2.461e+04um V)
[05/17 16:37:37     67s] (I)      eGR overflow: 0.00% H + 0.00% V
[05/17 16:37:37     67s] 
[05/17 16:37:37     67s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/17 16:37:37     67s] Finished Early Global Route rough congestion estimation: mem = 1523.8M
[05/17 16:37:37     67s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.050, REAL:0.112, MEM:1523.8M, EPOCH TIME: 1747514257.469501
[05/17 16:37:37     67s] earlyGlobalRoute rough estimation gcell size 13 row height
[05/17 16:37:37     67s] OPERPROF: Starting CDPad at level 1, MEM:1523.8M, EPOCH TIME: 1747514257.469722
[05/17 16:37:37     67s] CDPadU 0.401 -> 0.248. R=0.062, N=1867, GS=22.230
[05/17 16:37:37     67s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.020, MEM:1523.8M, EPOCH TIME: 1747514257.489370
[05/17 16:37:37     67s] OPERPROF: Starting npMain at level 1, MEM:1523.8M, EPOCH TIME: 1747514257.491637
[05/17 16:37:37     67s] OPERPROF:   Starting npPlace at level 2, MEM:1523.8M, EPOCH TIME: 1747514257.504244
[05/17 16:37:37     67s] Total number of setup views is 1.
[05/17 16:37:37     67s] Total number of active setup views is 1.
[05/17 16:37:37     67s] Active setup views:
[05/17 16:37:37     67s]     AnalysisView_WC
[05/17 16:37:37     67s] OPERPROF:   Finished npPlace at level 2, CPU:0.040, REAL:0.037, MEM:1526.5M, EPOCH TIME: 1747514257.541266
[05/17 16:37:37     67s] OPERPROF: Finished npMain at level 1, CPU:0.060, REAL:0.058, MEM:1526.5M, EPOCH TIME: 1747514257.549700
[05/17 16:37:37     67s] Global placement CDP skipped at cutLevel 7.
[05/17 16:37:37     67s] Iteration  7: Total net bbox = 4.131e+04 (2.07e+04 2.06e+04)
[05/17 16:37:37     67s]               Est.  stn bbox = 5.188e+04 (2.58e+04 2.61e+04)
[05/17 16:37:37     67s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1526.5M
[05/17 16:37:37     67s] 
[05/17 16:37:37     67s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/17 16:37:37     67s] TLC MultiMap info (StdDelay):
[05/17 16:37:37     67s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/17 16:37:37     67s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/17 16:37:37     67s]  Setting StdDelay to: 38ps
[05/17 16:37:37     67s] 
[05/17 16:37:37     67s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/17 16:37:37     67s] nrCritNet: 0.00% ( 0 / 1889 ) cutoffSlk: 214748364.7ps stdDelay: 38.0ps
[05/17 16:37:37     67s] nrCritNet: 0.00% ( 0 / 1889 ) cutoffSlk: 214748364.7ps stdDelay: 38.0ps
[05/17 16:37:37     67s] Iteration  8: Total net bbox = 4.131e+04 (2.07e+04 2.06e+04)
[05/17 16:37:37     67s]               Est.  stn bbox = 5.188e+04 (2.58e+04 2.61e+04)
[05/17 16:37:37     67s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1526.5M
[05/17 16:37:37     67s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1526.5M, EPOCH TIME: 1747514257.925591
[05/17 16:37:37     67s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/17 16:37:37     67s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1526.5M, EPOCH TIME: 1747514257.925941
[05/17 16:37:37     67s] OPERPROF: Starting npMain at level 1, MEM:1526.5M, EPOCH TIME: 1747514257.926352
[05/17 16:37:37     67s] OPERPROF:   Starting npPlace at level 2, MEM:1526.5M, EPOCH TIME: 1747514257.939516
[05/17 16:37:38     67s] Total number of setup views is 1.
[05/17 16:37:38     67s] Total number of active setup views is 1.
[05/17 16:37:38     67s] Active setup views:
[05/17 16:37:38     67s]     AnalysisView_WC
[05/17 16:37:38     68s] OPERPROF:   Finished npPlace at level 2, CPU:0.910, REAL:0.910, MEM:1526.5M, EPOCH TIME: 1747514258.849337
[05/17 16:37:38     68s] OPERPROF: Finished npMain at level 1, CPU:0.930, REAL:0.932, MEM:1526.5M, EPOCH TIME: 1747514258.857990
[05/17 16:37:38     68s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1526.5M, EPOCH TIME: 1747514258.858394
[05/17 16:37:38     68s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/17 16:37:38     68s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.003, MEM:1526.5M, EPOCH TIME: 1747514258.861252
[05/17 16:37:38     68s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1526.5M, EPOCH TIME: 1747514258.861348
[05/17 16:37:38     68s] Starting Early Global Route rough congestion estimation: mem = 1526.5M
[05/17 16:37:38     68s] (I)      ==================== Layers =====================
[05/17 16:37:38     68s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 16:37:38     68s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/17 16:37:38     68s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 16:37:38     68s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/17 16:37:38     68s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/17 16:37:38     68s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/17 16:37:38     68s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/17 16:37:38     68s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/17 16:37:38     68s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/17 16:37:38     68s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/17 16:37:38     68s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/17 16:37:38     68s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/17 16:37:38     68s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/17 16:37:38     68s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/17 16:37:38     68s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/17 16:37:38     68s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/17 16:37:38     68s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/17 16:37:38     68s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/17 16:37:38     68s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/17 16:37:38     68s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/17 16:37:38     68s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/17 16:37:38     68s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/17 16:37:38     68s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/17 16:37:38     68s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/17 16:37:38     68s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/17 16:37:38     68s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 16:37:38     68s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/17 16:37:38     68s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/17 16:37:38     68s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/17 16:37:38     68s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/17 16:37:38     68s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/17 16:37:38     68s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/17 16:37:38     68s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/17 16:37:38     68s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/17 16:37:38     68s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/17 16:37:38     68s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/17 16:37:38     68s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/17 16:37:38     68s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/17 16:37:38     68s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/17 16:37:38     68s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/17 16:37:38     68s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 16:37:38     68s] (I)      Started Import and model ( Curr Mem: 1526.48 MB )
[05/17 16:37:38     68s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 16:37:38     68s] (I)      == Non-default Options ==
[05/17 16:37:38     68s] (I)      Print mode                                         : 2
[05/17 16:37:38     68s] (I)      Stop if highly congested                           : false
[05/17 16:37:38     68s] (I)      Maximum routing layer                              : 11
[05/17 16:37:38     68s] (I)      Assign partition pins                              : false
[05/17 16:37:38     68s] (I)      Support large GCell                                : true
[05/17 16:37:38     68s] (I)      Number of threads                                  : 1
[05/17 16:37:38     68s] (I)      Number of rows per GCell                           : 7
[05/17 16:37:38     68s] (I)      Max num rows per GCell                             : 32
[05/17 16:37:38     68s] (I)      Method to set GCell size                           : row
[05/17 16:37:38     68s] (I)      Counted 3515 PG shapes. We will not process PG shapes layer by layer.
[05/17 16:37:38     68s] (I)      Use row-based GCell size
[05/17 16:37:38     68s] (I)      Use row-based GCell align
[05/17 16:37:38     68s] (I)      layer 0 area = 80000
[05/17 16:37:38     68s] (I)      layer 1 area = 80000
[05/17 16:37:38     68s] (I)      layer 2 area = 80000
[05/17 16:37:38     68s] (I)      layer 3 area = 80000
[05/17 16:37:38     68s] (I)      layer 4 area = 80000
[05/17 16:37:38     68s] (I)      layer 5 area = 80000
[05/17 16:37:38     68s] (I)      layer 6 area = 80000
[05/17 16:37:38     68s] (I)      layer 7 area = 80000
[05/17 16:37:38     68s] (I)      layer 8 area = 80000
[05/17 16:37:38     68s] (I)      layer 9 area = 400000
[05/17 16:37:38     68s] (I)      layer 10 area = 400000
[05/17 16:37:38     68s] (I)      GCell unit size   : 3420
[05/17 16:37:38     68s] (I)      GCell multiplier  : 7
[05/17 16:37:38     68s] (I)      GCell row height  : 3420
[05/17 16:37:38     68s] (I)      Actual row height : 3420
[05/17 16:37:38     68s] (I)      GCell align ref   : 616000 616420
[05/17 16:37:38     68s] [NR-eGR] Track table information for default rule: 
[05/17 16:37:38     68s] [NR-eGR] Metal1 has single uniform track structure
[05/17 16:37:38     68s] [NR-eGR] Metal2 has single uniform track structure
[05/17 16:37:38     68s] [NR-eGR] Metal3 has single uniform track structure
[05/17 16:37:38     68s] [NR-eGR] Metal4 has single uniform track structure
[05/17 16:37:38     68s] [NR-eGR] Metal5 has single uniform track structure
[05/17 16:37:38     68s] [NR-eGR] Metal6 has single uniform track structure
[05/17 16:37:38     68s] [NR-eGR] Metal7 has single uniform track structure
[05/17 16:37:38     68s] [NR-eGR] Metal8 has single uniform track structure
[05/17 16:37:38     68s] [NR-eGR] Metal9 has single uniform track structure
[05/17 16:37:38     68s] [NR-eGR] Metal10 has single uniform track structure
[05/17 16:37:38     68s] [NR-eGR] Metal11 has single uniform track structure
[05/17 16:37:38     68s] (I)      ==================== Default via =====================
[05/17 16:37:38     68s] (I)      +----+------------------+----------------------------+
[05/17 16:37:38     68s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/17 16:37:38     68s] (I)      +----+------------------+----------------------------+
[05/17 16:37:38     68s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/17 16:37:38     68s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/17 16:37:38     68s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/17 16:37:38     68s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/17 16:37:38     68s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/17 16:37:38     68s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/17 16:37:38     68s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/17 16:37:38     68s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/17 16:37:38     68s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/17 16:37:38     68s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/17 16:37:38     68s] (I)      +----+------------------+----------------------------+
[05/17 16:37:38     68s] [NR-eGR] Read 4672 PG shapes
[05/17 16:37:38     68s] [NR-eGR] Read 0 clock shapes
[05/17 16:37:38     68s] [NR-eGR] Read 0 other shapes
[05/17 16:37:38     68s] [NR-eGR] #Routing Blockages  : 0
[05/17 16:37:38     68s] [NR-eGR] #Instance Blockages : 640
[05/17 16:37:38     68s] [NR-eGR] #PG Blockages       : 4672
[05/17 16:37:38     68s] [NR-eGR] #Halo Blockages     : 0
[05/17 16:37:38     68s] [NR-eGR] #Boundary Blockages : 0
[05/17 16:37:38     68s] [NR-eGR] #Clock Blockages    : 0
[05/17 16:37:38     68s] [NR-eGR] #Other Blockages    : 0
[05/17 16:37:38     68s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/17 16:37:38     68s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/17 16:37:38     68s] [NR-eGR] Read 1889 nets ( ignored 0 )
[05/17 16:37:38     68s] (I)      early_global_route_priority property id does not exist.
[05/17 16:37:38     68s] (I)      Read Num Blocks=5312  Num Prerouted Wires=0  Num CS=0
[05/17 16:37:38     68s] (I)      Layer 1 (V) : #blockages 1409 : #preroutes 0
[05/17 16:37:38     68s] (I)      Layer 2 (H) : #blockages 1124 : #preroutes 0
[05/17 16:37:38     68s] (I)      Layer 3 (V) : #blockages 1537 : #preroutes 0
[05/17 16:37:38     68s] (I)      Layer 4 (H) : #blockages 823 : #preroutes 0
[05/17 16:37:38     68s] (I)      Layer 5 (V) : #blockages 395 : #preroutes 0
[05/17 16:37:38     68s] (I)      Layer 6 (H) : #blockages 3 : #preroutes 0
[05/17 16:37:38     68s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/17 16:37:38     68s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/17 16:37:38     68s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/17 16:37:38     68s] (I)      Layer 10 (H) : #blockages 21 : #preroutes 0
[05/17 16:37:38     68s] (I)      Number of ignored nets                =      0
[05/17 16:37:38     68s] (I)      Number of connected nets              =      0
[05/17 16:37:38     68s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/17 16:37:38     68s] (I)      Number of clock nets                  =      2.  Ignored: No
[05/17 16:37:38     68s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/17 16:37:38     68s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/17 16:37:38     68s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/17 16:37:38     68s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/17 16:37:38     68s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/17 16:37:38     68s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/17 16:37:38     68s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/17 16:37:38     68s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/17 16:37:38     68s] (I)      Ndr track 0 does not exist
[05/17 16:37:38     68s] (I)      ---------------------Grid Graph Info--------------------
[05/17 16:37:38     68s] (I)      Routing area        : (0, 0) - (2000000, 1880000)
[05/17 16:37:38     68s] (I)      Core area           : (616000, 616420) - (1379600, 1262800)
[05/17 16:37:38     68s] (I)      Site width          :   400  (dbu)
[05/17 16:37:38     68s] (I)      Row height          :  3420  (dbu)
[05/17 16:37:38     68s] (I)      GCell row height    :  3420  (dbu)
[05/17 16:37:38     68s] (I)      GCell width         : 23940  (dbu)
[05/17 16:37:38     68s] (I)      GCell height        : 23940  (dbu)
[05/17 16:37:38     68s] (I)      Grid                :    84    79    11
[05/17 16:37:38     68s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/17 16:37:38     68s] (I)      Vertical capacity   :     0 23940     0 23940     0 23940     0 23940     0 23940     0
[05/17 16:37:38     68s] (I)      Horizontal capacity :     0     0 23940     0 23940     0 23940     0 23940     0 23940
[05/17 16:37:38     68s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/17 16:37:38     68s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/17 16:37:38     68s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/17 16:37:38     68s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/17 16:37:38     68s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[05/17 16:37:38     68s] (I)      Num tracks per GCell: 99.75 59.85 63.00 59.85 63.00 59.85 63.00 59.85 63.00 23.94 25.20
[05/17 16:37:38     68s] (I)      Total num of tracks :  4947  5000  4947  5000  4947  5000  4947  5000  4947  1999  1978
[05/17 16:37:38     68s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/17 16:37:38     68s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/17 16:37:38     68s] (I)      --------------------------------------------------------
[05/17 16:37:38     68s] 
[05/17 16:37:38     68s] [NR-eGR] ============ Routing rule table ============
[05/17 16:37:38     68s] [NR-eGR] Rule id: 0  Nets: 1868
[05/17 16:37:38     68s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/17 16:37:38     68s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/17 16:37:38     68s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/17 16:37:38     68s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/17 16:37:38     68s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/17 16:37:38     68s] [NR-eGR] ========================================
[05/17 16:37:38     68s] [NR-eGR] 
[05/17 16:37:38     68s] (I)      =============== Blocked Tracks ===============
[05/17 16:37:38     68s] (I)      +-------+---------+----------+---------------+
[05/17 16:37:38     68s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/17 16:37:38     68s] (I)      +-------+---------+----------+---------------+
[05/17 16:37:38     68s] (I)      |     1 |       0 |        0 |         0.00% |
[05/17 16:37:38     68s] (I)      |     2 |  395000 |    21983 |         5.57% |
[05/17 16:37:38     68s] (I)      |     3 |  415548 |    13031 |         3.14% |
[05/17 16:37:38     68s] (I)      |     4 |  395000 |    32734 |         8.29% |
[05/17 16:37:38     68s] (I)      |     5 |  415548 |     8641 |         2.08% |
[05/17 16:37:38     68s] (I)      |     6 |  395000 |     1733 |         0.44% |
[05/17 16:37:38     68s] (I)      |     7 |  415548 |       16 |         0.00% |
[05/17 16:37:38     68s] (I)      |     8 |  395000 |        0 |         0.00% |
[05/17 16:37:38     68s] (I)      |     9 |  415548 |        0 |         0.00% |
[05/17 16:37:38     68s] (I)      |    10 |  157921 |        0 |         0.00% |
[05/17 16:37:38     68s] (I)      |    11 |  166152 |      263 |         0.16% |
[05/17 16:37:38     68s] (I)      +-------+---------+----------+---------------+
[05/17 16:37:38     68s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.08 sec, Curr Mem: 1526.48 MB )
[05/17 16:37:38     68s] (I)      Reset routing kernel
[05/17 16:37:38     68s] (I)      numLocalWires=6473  numGlobalNetBranches=2014  numLocalNetBranches=1224
[05/17 16:37:38     68s] (I)      totalPins=7491  totalGlobalPin=3504 (46.78%)
[05/17 16:37:38     68s] (I)      total 2D Cap : 3505983 = (1811853 H, 1694130 V)
[05/17 16:37:38     68s] (I)      
[05/17 16:37:38     68s] (I)      ============  Phase 1a Route ============
[05/17 16:37:38     68s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/17 16:37:38     68s] (I)      Usage: 3769 = (1933 H, 1836 V) = (0.11% H, 0.11% V) = (2.314e+04um H, 2.198e+04um V)
[05/17 16:37:38     68s] (I)      
[05/17 16:37:38     68s] (I)      ============  Phase 1b Route ============
[05/17 16:37:38     68s] (I)      Usage: 3769 = (1933 H, 1836 V) = (0.11% H, 0.11% V) = (2.314e+04um H, 2.198e+04um V)
[05/17 16:37:38     68s] (I)      eGR overflow: 0.00% H + 0.00% V
[05/17 16:37:38     68s] 
[05/17 16:37:38     68s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/17 16:37:38     68s] Finished Early Global Route rough congestion estimation: mem = 1526.5M
[05/17 16:37:38     68s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.060, REAL:0.131, MEM:1526.5M, EPOCH TIME: 1747514258.991867
[05/17 16:37:38     68s] earlyGlobalRoute rough estimation gcell size 7 row height
[05/17 16:37:38     68s] OPERPROF: Starting CDPad at level 1, MEM:1526.5M, EPOCH TIME: 1747514258.994639
[05/17 16:37:39     68s] CDPadU 0.248 -> 0.202. R=0.062, N=1867, GS=11.970
[05/17 16:37:39     68s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.021, MEM:1526.5M, EPOCH TIME: 1747514259.015924
[05/17 16:37:39     68s] OPERPROF: Starting npMain at level 1, MEM:1526.5M, EPOCH TIME: 1747514259.018372
[05/17 16:37:39     68s] OPERPROF:   Starting npPlace at level 2, MEM:1526.5M, EPOCH TIME: 1747514259.031378
[05/17 16:37:39     68s] Total number of setup views is 1.
[05/17 16:37:39     68s] Total number of active setup views is 1.
[05/17 16:37:39     68s] Active setup views:
[05/17 16:37:39     68s]     AnalysisView_WC
[05/17 16:37:39     68s] OPERPROF:   Finished npPlace at level 2, CPU:0.040, REAL:0.038, MEM:1526.5M, EPOCH TIME: 1747514259.069182
[05/17 16:37:39     68s] OPERPROF: Finished npMain at level 1, CPU:0.060, REAL:0.060, MEM:1526.5M, EPOCH TIME: 1747514259.078740
[05/17 16:37:39     68s] Global placement CDP skipped at cutLevel 9.
[05/17 16:37:39     68s] Iteration  9: Total net bbox = 3.782e+04 (1.99e+04 1.79e+04)
[05/17 16:37:39     68s]               Est.  stn bbox = 4.716e+04 (2.46e+04 2.25e+04)
[05/17 16:37:39     68s]               cpu = 0:00:01.1 real = 0:00:02.0 mem = 1526.5M
[05/17 16:37:39     69s] nrCritNet: 0.00% ( 0 / 1889 ) cutoffSlk: 214748364.7ps stdDelay: 38.0ps
[05/17 16:37:39     69s] nrCritNet: 0.00% ( 0 / 1889 ) cutoffSlk: 214748364.7ps stdDelay: 38.0ps
[05/17 16:37:39     69s] Iteration 10: Total net bbox = 3.782e+04 (1.99e+04 1.79e+04)
[05/17 16:37:39     69s]               Est.  stn bbox = 4.716e+04 (2.46e+04 2.25e+04)
[05/17 16:37:39     69s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1526.5M
[05/17 16:37:39     69s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1526.5M, EPOCH TIME: 1747514259.450037
[05/17 16:37:39     69s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/17 16:37:39     69s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1526.5M, EPOCH TIME: 1747514259.450401
[05/17 16:37:39     69s] OPERPROF: Starting npMain at level 1, MEM:1526.5M, EPOCH TIME: 1747514259.450883
[05/17 16:37:39     69s] OPERPROF:   Starting npPlace at level 2, MEM:1526.5M, EPOCH TIME: 1747514259.467974
[05/17 16:37:39     69s] Total number of setup views is 1.
[05/17 16:37:39     69s] Total number of active setup views is 1.
[05/17 16:37:39     69s] Active setup views:
[05/17 16:37:39     69s]     AnalysisView_WC
[05/17 16:37:40     69s] OPERPROF:   Finished npPlace at level 2, CPU:0.880, REAL:0.877, MEM:1526.5M, EPOCH TIME: 1747514260.344931
[05/17 16:37:40     69s] OPERPROF: Finished npMain at level 1, CPU:0.910, REAL:0.903, MEM:1526.5M, EPOCH TIME: 1747514260.353683
[05/17 16:37:40     69s] Legalizing MH Cells... 0 / 0 (level 6)
[05/17 16:37:40     69s] No instances found in the vector
[05/17 16:37:40     69s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1526.5M, DRC: 0)
[05/17 16:37:40     69s] 0 (out of 0) MH cells were successfully legalized.
[05/17 16:37:40     69s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1526.5M, EPOCH TIME: 1747514260.357013
[05/17 16:37:40     69s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/17 16:37:40     69s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1526.5M, EPOCH TIME: 1747514260.357286
[05/17 16:37:40     69s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1526.5M, EPOCH TIME: 1747514260.357359
[05/17 16:37:40     69s] Starting Early Global Route rough congestion estimation: mem = 1526.5M
[05/17 16:37:40     69s] (I)      ==================== Layers =====================
[05/17 16:37:40     69s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 16:37:40     69s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/17 16:37:40     69s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 16:37:40     69s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/17 16:37:40     69s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/17 16:37:40     69s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/17 16:37:40     69s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/17 16:37:40     69s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/17 16:37:40     69s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/17 16:37:40     69s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/17 16:37:40     69s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/17 16:37:40     69s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/17 16:37:40     69s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/17 16:37:40     69s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/17 16:37:40     69s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/17 16:37:40     69s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/17 16:37:40     69s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/17 16:37:40     69s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/17 16:37:40     69s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/17 16:37:40     69s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/17 16:37:40     69s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/17 16:37:40     69s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/17 16:37:40     69s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/17 16:37:40     69s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/17 16:37:40     69s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/17 16:37:40     69s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 16:37:40     69s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/17 16:37:40     69s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/17 16:37:40     69s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/17 16:37:40     69s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/17 16:37:40     69s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/17 16:37:40     69s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/17 16:37:40     69s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/17 16:37:40     69s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/17 16:37:40     69s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/17 16:37:40     69s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/17 16:37:40     69s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/17 16:37:40     69s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/17 16:37:40     69s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/17 16:37:40     69s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/17 16:37:40     69s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 16:37:40     69s] (I)      Started Import and model ( Curr Mem: 1526.48 MB )
[05/17 16:37:40     69s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 16:37:40     69s] (I)      == Non-default Options ==
[05/17 16:37:40     69s] (I)      Print mode                                         : 2
[05/17 16:37:40     69s] (I)      Stop if highly congested                           : false
[05/17 16:37:40     69s] (I)      Maximum routing layer                              : 11
[05/17 16:37:40     69s] (I)      Assign partition pins                              : false
[05/17 16:37:40     69s] (I)      Support large GCell                                : true
[05/17 16:37:40     69s] (I)      Number of threads                                  : 1
[05/17 16:37:40     69s] (I)      Number of rows per GCell                           : 4
[05/17 16:37:40     69s] (I)      Max num rows per GCell                             : 32
[05/17 16:37:40     69s] (I)      Method to set GCell size                           : row
[05/17 16:37:40     69s] (I)      Counted 3515 PG shapes. We will not process PG shapes layer by layer.
[05/17 16:37:40     69s] (I)      Use row-based GCell size
[05/17 16:37:40     69s] (I)      Use row-based GCell align
[05/17 16:37:40     69s] (I)      layer 0 area = 80000
[05/17 16:37:40     69s] (I)      layer 1 area = 80000
[05/17 16:37:40     69s] (I)      layer 2 area = 80000
[05/17 16:37:40     69s] (I)      layer 3 area = 80000
[05/17 16:37:40     69s] (I)      layer 4 area = 80000
[05/17 16:37:40     69s] (I)      layer 5 area = 80000
[05/17 16:37:40     69s] (I)      layer 6 area = 80000
[05/17 16:37:40     69s] (I)      layer 7 area = 80000
[05/17 16:37:40     69s] (I)      layer 8 area = 80000
[05/17 16:37:40     69s] (I)      layer 9 area = 400000
[05/17 16:37:40     69s] (I)      layer 10 area = 400000
[05/17 16:37:40     69s] (I)      GCell unit size   : 3420
[05/17 16:37:40     69s] (I)      GCell multiplier  : 4
[05/17 16:37:40     69s] (I)      GCell row height  : 3420
[05/17 16:37:40     69s] (I)      Actual row height : 3420
[05/17 16:37:40     69s] (I)      GCell align ref   : 616000 616420
[05/17 16:37:40     69s] [NR-eGR] Track table information for default rule: 
[05/17 16:37:40     69s] [NR-eGR] Metal1 has single uniform track structure
[05/17 16:37:40     69s] [NR-eGR] Metal2 has single uniform track structure
[05/17 16:37:40     69s] [NR-eGR] Metal3 has single uniform track structure
[05/17 16:37:40     69s] [NR-eGR] Metal4 has single uniform track structure
[05/17 16:37:40     69s] [NR-eGR] Metal5 has single uniform track structure
[05/17 16:37:40     69s] [NR-eGR] Metal6 has single uniform track structure
[05/17 16:37:40     69s] [NR-eGR] Metal7 has single uniform track structure
[05/17 16:37:40     69s] [NR-eGR] Metal8 has single uniform track structure
[05/17 16:37:40     69s] [NR-eGR] Metal9 has single uniform track structure
[05/17 16:37:40     69s] [NR-eGR] Metal10 has single uniform track structure
[05/17 16:37:40     69s] [NR-eGR] Metal11 has single uniform track structure
[05/17 16:37:40     69s] (I)      ==================== Default via =====================
[05/17 16:37:40     69s] (I)      +----+------------------+----------------------------+
[05/17 16:37:40     69s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/17 16:37:40     69s] (I)      +----+------------------+----------------------------+
[05/17 16:37:40     69s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/17 16:37:40     69s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/17 16:37:40     69s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/17 16:37:40     69s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/17 16:37:40     69s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/17 16:37:40     69s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/17 16:37:40     69s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/17 16:37:40     69s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/17 16:37:40     69s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/17 16:37:40     69s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/17 16:37:40     69s] (I)      +----+------------------+----------------------------+
[05/17 16:37:40     69s] [NR-eGR] Read 4672 PG shapes
[05/17 16:37:40     69s] [NR-eGR] Read 0 clock shapes
[05/17 16:37:40     69s] [NR-eGR] Read 0 other shapes
[05/17 16:37:40     69s] [NR-eGR] #Routing Blockages  : 0
[05/17 16:37:40     69s] [NR-eGR] #Instance Blockages : 640
[05/17 16:37:40     69s] [NR-eGR] #PG Blockages       : 4672
[05/17 16:37:40     69s] [NR-eGR] #Halo Blockages     : 0
[05/17 16:37:40     69s] [NR-eGR] #Boundary Blockages : 0
[05/17 16:37:40     69s] [NR-eGR] #Clock Blockages    : 0
[05/17 16:37:40     69s] [NR-eGR] #Other Blockages    : 0
[05/17 16:37:40     69s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/17 16:37:40     69s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/17 16:37:40     69s] [NR-eGR] Read 1889 nets ( ignored 0 )
[05/17 16:37:40     69s] (I)      early_global_route_priority property id does not exist.
[05/17 16:37:40     69s] (I)      Read Num Blocks=5312  Num Prerouted Wires=0  Num CS=0
[05/17 16:37:40     69s] (I)      Layer 1 (V) : #blockages 1409 : #preroutes 0
[05/17 16:37:40     69s] (I)      Layer 2 (H) : #blockages 1124 : #preroutes 0
[05/17 16:37:40     69s] (I)      Layer 3 (V) : #blockages 1537 : #preroutes 0
[05/17 16:37:40     69s] (I)      Layer 4 (H) : #blockages 823 : #preroutes 0
[05/17 16:37:40     69s] (I)      Layer 5 (V) : #blockages 395 : #preroutes 0
[05/17 16:37:40     70s] (I)      Layer 6 (H) : #blockages 3 : #preroutes 0
[05/17 16:37:40     70s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/17 16:37:40     70s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/17 16:37:40     70s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/17 16:37:40     70s] (I)      Layer 10 (H) : #blockages 21 : #preroutes 0
[05/17 16:37:40     70s] (I)      Number of ignored nets                =      0
[05/17 16:37:40     70s] (I)      Number of connected nets              =      0
[05/17 16:37:40     70s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/17 16:37:40     70s] (I)      Number of clock nets                  =      2.  Ignored: No
[05/17 16:37:40     70s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/17 16:37:40     70s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/17 16:37:40     70s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/17 16:37:40     70s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/17 16:37:40     70s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/17 16:37:40     70s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/17 16:37:40     70s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/17 16:37:40     70s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/17 16:37:40     70s] (I)      Ndr track 0 does not exist
[05/17 16:37:40     70s] (I)      ---------------------Grid Graph Info--------------------
[05/17 16:37:40     70s] (I)      Routing area        : (0, 0) - (2000000, 1880000)
[05/17 16:37:40     70s] (I)      Core area           : (616000, 616420) - (1379600, 1262800)
[05/17 16:37:40     70s] (I)      Site width          :   400  (dbu)
[05/17 16:37:40     70s] (I)      Row height          :  3420  (dbu)
[05/17 16:37:40     70s] (I)      GCell row height    :  3420  (dbu)
[05/17 16:37:40     70s] (I)      GCell width         : 13680  (dbu)
[05/17 16:37:40     70s] (I)      GCell height        : 13680  (dbu)
[05/17 16:37:40     70s] (I)      Grid                :   147   138    11
[05/17 16:37:40     70s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/17 16:37:40     70s] (I)      Vertical capacity   :     0 13680     0 13680     0 13680     0 13680     0 13680     0
[05/17 16:37:40     70s] (I)      Horizontal capacity :     0     0 13680     0 13680     0 13680     0 13680     0 13680
[05/17 16:37:40     70s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/17 16:37:40     70s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/17 16:37:40     70s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/17 16:37:40     70s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/17 16:37:40     70s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[05/17 16:37:40     70s] (I)      Num tracks per GCell: 57.00 34.20 36.00 34.20 36.00 34.20 36.00 34.20 36.00 13.68 14.40
[05/17 16:37:40     70s] (I)      Total num of tracks :  4947  5000  4947  5000  4947  5000  4947  5000  4947  1999  1978
[05/17 16:37:40     70s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/17 16:37:40     70s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/17 16:37:40     70s] (I)      --------------------------------------------------------
[05/17 16:37:40     70s] 
[05/17 16:37:40     70s] [NR-eGR] ============ Routing rule table ============
[05/17 16:37:40     70s] [NR-eGR] Rule id: 0  Nets: 1868
[05/17 16:37:40     70s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/17 16:37:40     70s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/17 16:37:40     70s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/17 16:37:40     70s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/17 16:37:40     70s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/17 16:37:40     70s] [NR-eGR] ========================================
[05/17 16:37:40     70s] [NR-eGR] 
[05/17 16:37:40     70s] (I)      =============== Blocked Tracks ===============
[05/17 16:37:40     70s] (I)      +-------+---------+----------+---------------+
[05/17 16:37:40     70s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/17 16:37:40     70s] (I)      +-------+---------+----------+---------------+
[05/17 16:37:40     70s] (I)      |     1 |       0 |        0 |         0.00% |
[05/17 16:37:40     70s] (I)      |     2 |  690000 |    35169 |         5.10% |
[05/17 16:37:40     70s] (I)      |     3 |  727209 |    18660 |         2.57% |
[05/17 16:37:40     70s] (I)      |     4 |  690000 |    52144 |         7.56% |
[05/17 16:37:40     70s] (I)      |     5 |  727209 |    13407 |         1.84% |
[05/17 16:37:40     70s] (I)      |     6 |  690000 |     2924 |         0.42% |
[05/17 16:37:40     70s] (I)      |     7 |  727209 |       48 |         0.01% |
[05/17 16:37:40     70s] (I)      |     8 |  690000 |        0 |         0.00% |
[05/17 16:37:40     70s] (I)      |     9 |  727209 |        0 |         0.00% |
[05/17 16:37:40     70s] (I)      |    10 |  275862 |        0 |         0.00% |
[05/17 16:37:40     70s] (I)      |    11 |  290766 |      332 |         0.11% |
[05/17 16:37:40     70s] (I)      +-------+---------+----------+---------------+
[05/17 16:37:40     70s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.10 sec, Curr Mem: 1526.48 MB )
[05/17 16:37:40     70s] (I)      Reset routing kernel
[05/17 16:37:40     70s] (I)      numLocalWires=4101  numGlobalNetBranches=1433  numLocalNetBranches=618
[05/17 16:37:40     70s] (I)      totalPins=7491  totalGlobalPin=5008 (66.85%)
[05/17 16:37:40     70s] (I)      total 2D Cap : 6131001 = (3171280 H, 2959721 V)
[05/17 16:37:40     70s] (I)      
[05/17 16:37:40     70s] (I)      ============  Phase 1a Route ============
[05/17 16:37:40     70s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/17 16:37:40     70s] (I)      Usage: 6742 = (3569 H, 3173 V) = (0.11% H, 0.11% V) = (2.441e+04um H, 2.170e+04um V)
[05/17 16:37:40     70s] (I)      
[05/17 16:37:40     70s] (I)      ============  Phase 1b Route ============
[05/17 16:37:40     70s] (I)      Usage: 6742 = (3569 H, 3173 V) = (0.11% H, 0.11% V) = (2.441e+04um H, 2.170e+04um V)
[05/17 16:37:40     70s] (I)      eGR overflow: 0.00% H + 0.00% V
[05/17 16:37:40     70s] 
[05/17 16:37:40     70s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/17 16:37:40     70s] Finished Early Global Route rough congestion estimation: mem = 1526.5M
[05/17 16:37:40     70s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.100, REAL:0.139, MEM:1526.5M, EPOCH TIME: 1747514260.496317
[05/17 16:37:40     70s] earlyGlobalRoute rough estimation gcell size 4 row height
[05/17 16:37:40     70s] OPERPROF: Starting CDPad at level 1, MEM:1526.5M, EPOCH TIME: 1747514260.498819
[05/17 16:37:40     70s] CDPadU 0.202 -> 0.187. R=0.062, N=1867, GS=6.840
[05/17 16:37:40     70s] OPERPROF: Finished CDPad at level 1, CPU:0.030, REAL:0.027, MEM:1526.5M, EPOCH TIME: 1747514260.525709
[05/17 16:37:40     70s] OPERPROF: Starting npMain at level 1, MEM:1526.5M, EPOCH TIME: 1747514260.527940
[05/17 16:37:40     70s] OPERPROF:   Starting npPlace at level 2, MEM:1526.5M, EPOCH TIME: 1747514260.540212
[05/17 16:37:40     70s] Total number of setup views is 1.
[05/17 16:37:40     70s] Total number of active setup views is 1.
[05/17 16:37:40     70s] Active setup views:
[05/17 16:37:40     70s]     AnalysisView_WC
[05/17 16:37:40     70s] OPERPROF:   Finished npPlace at level 2, CPU:0.030, REAL:0.037, MEM:1527.9M, EPOCH TIME: 1747514260.577032
[05/17 16:37:40     70s] OPERPROF: Finished npMain at level 1, CPU:0.050, REAL:0.058, MEM:1527.9M, EPOCH TIME: 1747514260.585696
[05/17 16:37:40     70s] Global placement CDP skipped at cutLevel 11.
[05/17 16:37:40     70s] Iteration 11: Total net bbox = 3.728e+04 (2.03e+04 1.70e+04)
[05/17 16:37:40     70s]               Est.  stn bbox = 4.632e+04 (2.50e+04 2.14e+04)
[05/17 16:37:40     70s]               cpu = 0:00:01.1 real = 0:00:01.0 mem = 1527.9M
[05/17 16:37:40     70s] nrCritNet: 0.00% ( 0 / 1889 ) cutoffSlk: 214748364.7ps stdDelay: 38.0ps
[05/17 16:37:40     70s] nrCritNet: 0.00% ( 0 / 1889 ) cutoffSlk: 214748364.7ps stdDelay: 38.0ps
[05/17 16:37:40     70s] Iteration 12: Total net bbox = 3.728e+04 (2.03e+04 1.70e+04)
[05/17 16:37:40     70s]               Est.  stn bbox = 4.632e+04 (2.50e+04 2.14e+04)
[05/17 16:37:40     70s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1527.9M
[05/17 16:37:40     70s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1527.9M, EPOCH TIME: 1747514260.917287
[05/17 16:37:40     70s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/17 16:37:40     70s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1527.9M, EPOCH TIME: 1747514260.917659
[05/17 16:37:40     70s] Legalizing MH Cells... 0 / 0 (level 9)
[05/17 16:37:40     70s] No instances found in the vector
[05/17 16:37:40     70s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1527.9M, DRC: 0)
[05/17 16:37:40     70s] 0 (out of 0) MH cells were successfully legalized.
[05/17 16:37:40     70s] OPERPROF: Starting npMain at level 1, MEM:1527.9M, EPOCH TIME: 1747514260.920616
[05/17 16:37:40     70s] OPERPROF:   Starting npPlace at level 2, MEM:1527.9M, EPOCH TIME: 1747514260.933152
[05/17 16:37:40     70s] Total number of setup views is 1.
[05/17 16:37:40     70s] Total number of active setup views is 1.
[05/17 16:37:40     70s] Active setup views:
[05/17 16:37:40     70s]     AnalysisView_WC
[05/17 16:37:41     71s] Total number of setup views is 1.
[05/17 16:37:41     71s] Total number of active setup views is 1.
[05/17 16:37:41     71s] Active setup views:
[05/17 16:37:41     71s]     AnalysisView_WC
[05/17 16:37:42     71s] GP RA stats: MHOnly 0 nrInst 1867 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[05/17 16:37:42     71s] Total number of setup views is 1.
[05/17 16:37:42     71s] Total number of active setup views is 1.
[05/17 16:37:42     71s] Active setup views:
[05/17 16:37:42     71s]     AnalysisView_WC
[05/17 16:37:43     72s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1533.3M, EPOCH TIME: 1747514263.042262
[05/17 16:37:43     72s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1536.3M, EPOCH TIME: 1747514263.042441
[05/17 16:37:43     72s] OPERPROF:   Finished npPlace at level 2, CPU:2.090, REAL:2.110, MEM:1536.3M, EPOCH TIME: 1747514263.042801
[05/17 16:37:43     72s] OPERPROF: Finished npMain at level 1, CPU:2.120, REAL:2.134, MEM:1536.3M, EPOCH TIME: 1747514263.054589
[05/17 16:37:43     72s] Iteration 13: Total net bbox = 3.887e+04 (2.06e+04 1.82e+04)
[05/17 16:37:43     72s]               Est.  stn bbox = 4.777e+04 (2.52e+04 2.25e+04)
[05/17 16:37:43     72s]               cpu = 0:00:02.1 real = 0:00:03.0 mem = 1536.3M
[05/17 16:37:43     72s] [adp] clock
[05/17 16:37:43     72s] [adp] weight, nr nets, wire length
[05/17 16:37:43     72s] [adp]      0        2  579.135500
[05/17 16:37:43     72s] [adp] data
[05/17 16:37:43     72s] [adp] weight, nr nets, wire length
[05/17 16:37:43     72s] [adp]      0     1893  38216.147000
[05/17 16:37:43     72s] [adp] 0.000000|0.000000|0.000000
[05/17 16:37:43     72s] Iteration 14: Total net bbox = 3.887e+04 (2.06e+04 1.82e+04)
[05/17 16:37:43     72s]               Est.  stn bbox = 4.777e+04 (2.52e+04 2.25e+04)
[05/17 16:37:43     72s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1536.3M
[05/17 16:37:43     72s] *** cost = 3.887e+04 (2.06e+04 1.82e+04) (cpu for global=0:00:07.8) real=0:00:09.0***
[05/17 16:37:43     72s] Info: 1 clock gating cells identified, 0 (on average) moved 0/7
[05/17 16:37:43     72s] **WARN: (IMPDB-2078):	Output pin Y of instance g31966 is connected to ground net mcs4_core_data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/17 16:37:43     72s] **WARN: (IMPDB-2078):	Output pin Y of instance g31962 is connected to ground net mcs4_core_data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/17 16:37:43     72s] **WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
[05/17 16:37:43     72s] To increase the message display limit, refer to the product command reference manual.
[05/17 16:37:43     72s] Saved padding area to DB
[05/17 16:37:43     72s] All LLGs are deleted
[05/17 16:37:43     72s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1536.3M, EPOCH TIME: 1747514263.097963
[05/17 16:37:43     72s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1536.3M, EPOCH TIME: 1747514263.098390
[05/17 16:37:43     72s] Solver runtime cpu: 0:00:05.3 real: 0:00:05.3
[05/17 16:37:43     72s] Core Placement runtime cpu: 0:00:06.2 real: 0:00:08.0
[05/17 16:37:43     72s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/17 16:37:43     72s] Type 'man IMPSP-9025' for more detail.
[05/17 16:37:43     72s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1536.3M, EPOCH TIME: 1747514263.103157
[05/17 16:37:43     72s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1536.3M, EPOCH TIME: 1747514263.103316
[05/17 16:37:43     72s] z: 2, totalTracks: 1
[05/17 16:37:43     72s] z: 4, totalTracks: 1
[05/17 16:37:43     72s] z: 6, totalTracks: 1
[05/17 16:37:43     72s] z: 8, totalTracks: 1
[05/17 16:37:43     72s] #spOpts: N=45 gp_ipad=5 mergeVia=F hrOri=1 hrSnap=1 
[05/17 16:37:43     72s] All LLGs are deleted
[05/17 16:37:43     72s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1536.3M, EPOCH TIME: 1747514263.107845
[05/17 16:37:43     72s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1536.3M, EPOCH TIME: 1747514263.108313
[05/17 16:37:43     72s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1536.3M, EPOCH TIME: 1747514263.108824
[05/17 16:37:43     72s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1536.3M, EPOCH TIME: 1747514263.110237
[05/17 16:37:43     72s] Core basic site is CoreSite
[05/17 16:37:43     72s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1536.3M, EPOCH TIME: 1747514263.134474
[05/17 16:37:43     72s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.001, MEM:1536.3M, EPOCH TIME: 1747514263.135242
[05/17 16:37:43     72s] Fast DP-INIT is on for default
[05/17 16:37:43     72s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/17 16:37:43     72s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.030, REAL:0.049, MEM:1536.3M, EPOCH TIME: 1747514263.159160
[05/17 16:37:43     72s] 
[05/17 16:37:43     72s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 16:37:43     72s] OPERPROF:       Starting CMU at level 4, MEM:1536.3M, EPOCH TIME: 1747514263.165557
[05/17 16:37:43     72s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1536.3M, EPOCH TIME: 1747514263.166872
[05/17 16:37:43     72s] 
[05/17 16:37:43     72s] Bad Lib Cell Checking (CMU) is done! (0)
[05/17 16:37:43     72s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.061, MEM:1536.3M, EPOCH TIME: 1747514263.169512
[05/17 16:37:43     72s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1536.3M, EPOCH TIME: 1747514263.169611
[05/17 16:37:43     72s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1536.3M, EPOCH TIME: 1747514263.169681
[05/17 16:37:43     72s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1536.3MB).
[05/17 16:37:43     72s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.074, MEM:1536.3M, EPOCH TIME: 1747514263.177306
[05/17 16:37:43     72s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.074, MEM:1536.3M, EPOCH TIME: 1747514263.177433
[05/17 16:37:43     72s] TDRefine: refinePlace mode is spiral
[05/17 16:37:43     72s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.10379.1
[05/17 16:37:43     72s] OPERPROF: Starting RefinePlace at level 1, MEM:1536.3M, EPOCH TIME: 1747514263.177549
[05/17 16:37:43     72s] *** Starting refinePlace (0:01:13 mem=1536.3M) ***
[05/17 16:37:43     72s] Total net bbox length = 3.880e+04 (2.059e+04 1.820e+04) (ext = 2.674e+03)
[05/17 16:37:43     72s] 
[05/17 16:37:43     72s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 16:37:43     72s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1536.3M, EPOCH TIME: 1747514263.181864
[05/17 16:37:43     72s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/17 16:37:43     72s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.000, MEM:1536.3M, EPOCH TIME: 1747514263.182127
[05/17 16:37:43     72s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/17 16:37:43     72s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 16:37:43     72s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 16:37:43     72s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1536.3M, EPOCH TIME: 1747514263.185705
[05/17 16:37:43     72s] Starting refinePlace ...
[05/17 16:37:43     72s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 16:37:43     72s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 16:37:43     72s]   Spread Effort: high, standalone mode, useDDP on.
[05/17 16:37:43     72s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1536.3MB) @(0:01:13 - 0:01:13).
[05/17 16:37:43     72s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/17 16:37:43     72s] wireLenOptFixPriorityInst 0 inst fixed
[05/17 16:37:43     72s] Placement tweakage begins.
[05/17 16:37:43     72s] wire length = 5.068e+04
[05/17 16:37:43     72s] wire length = 5.056e+04
[05/17 16:37:43     72s] Placement tweakage ends.
[05/17 16:37:43     72s] Move report: tweak moves 146 insts, mean move: 4.42 um, max move: 13.69 um 
[05/17 16:37:43     72s] 	Max move on inst (mcs4_core_i4004_alu_board_g256__2346): (561.81, 439.13) --> (555.85, 431.41)
[05/17 16:37:43     72s] 
[05/17 16:37:43     72s] Running Spiral with 1 thread in Normal Mode  fetchWidth=99 
[05/17 16:37:43     72s] Move report: legalization moves 1867 insts, mean move: 0.94 um, max move: 2.64 um spiral
[05/17 16:37:43     72s] 	Max move on inst (mcs4_core_i4004_tio_board_n0685_reg): (500.26, 455.26) --> (501.20, 453.56)
[05/17 16:37:43     72s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/17 16:37:43     72s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/17 16:37:43     72s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1536.3MB) @(0:01:13 - 0:01:13).
[05/17 16:37:43     72s] Move report: Detail placement moves 1867 insts, mean move: 1.21 um, max move: 13.81 um 
[05/17 16:37:43     72s] 	Max move on inst (mcs4_core_i4004_alu_board_g256__2346): (561.81, 439.13) --> (555.80, 431.33)
[05/17 16:37:43     72s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1536.3MB
[05/17 16:37:43     72s] Statistics of distance of Instance movement in refine placement:
[05/17 16:37:43     72s]   maximum (X+Y) =        13.81 um
[05/17 16:37:43     72s]   inst (mcs4_core_i4004_alu_board_g256__2346) with max move: (561.81, 439.132) -> (555.8, 431.33)
[05/17 16:37:43     72s]   mean    (X+Y) =         1.21 um
[05/17 16:37:43     72s] Summary Report:
[05/17 16:37:43     72s] Instances move: 1867 (out of 1867 movable)
[05/17 16:37:43     72s] Instances flipped: 0
[05/17 16:37:43     72s] Mean displacement: 1.21 um
[05/17 16:37:43     72s] Max displacement: 13.81 um (Instance: mcs4_core_i4004_alu_board_g256__2346) (561.81, 439.132) -> (555.8, 431.33)
[05/17 16:37:43     72s] 	Length: 11 sites, height: 1 rows, site name: CoreSite, cell type: TBUFX2
[05/17 16:37:43     72s] Total instances moved : 1867
[05/17 16:37:43     72s] Ripped up 0 affected routes.
[05/17 16:37:43     72s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.120, REAL:0.150, MEM:1536.3M, EPOCH TIME: 1747514263.335224
[05/17 16:37:43     72s] Total net bbox length = 3.885e+04 (2.058e+04 1.827e+04) (ext = 2.665e+03)
[05/17 16:37:43     72s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1536.3MB
[05/17 16:37:43     72s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1536.3MB) @(0:01:13 - 0:01:13).
[05/17 16:37:43     72s] *** Finished refinePlace (0:01:13 mem=1536.3M) ***
[05/17 16:37:43     72s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.10379.1
[05/17 16:37:43     72s] OPERPROF: Finished RefinePlace at level 1, CPU:0.130, REAL:0.162, MEM:1536.3M, EPOCH TIME: 1747514263.339167
[05/17 16:37:43     72s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1536.3M, EPOCH TIME: 1747514263.339234
[05/17 16:37:43     72s] All LLGs are deleted
[05/17 16:37:43     72s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1536.3M, EPOCH TIME: 1747514263.342324
[05/17 16:37:43     72s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1536.3M, EPOCH TIME: 1747514263.343402
[05/17 16:37:43     72s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.008, MEM:1529.3M, EPOCH TIME: 1747514263.346919
[05/17 16:37:43     72s] *** End of Placement (cpu=0:00:10.2, real=0:00:12.0, mem=1529.3M) ***
[05/17 16:37:43     72s] z: 2, totalTracks: 1
[05/17 16:37:43     72s] z: 4, totalTracks: 1
[05/17 16:37:43     72s] z: 6, totalTracks: 1
[05/17 16:37:43     72s] z: 8, totalTracks: 1
[05/17 16:37:43     72s] #spOpts: N=45 gp_ipad=5 mergeVia=F hrOri=1 hrSnap=1 
[05/17 16:37:43     72s] All LLGs are deleted
[05/17 16:37:43     72s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1529.3M, EPOCH TIME: 1747514263.351604
[05/17 16:37:43     72s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1529.3M, EPOCH TIME: 1747514263.352037
[05/17 16:37:43     72s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1529.3M, EPOCH TIME: 1747514263.352431
[05/17 16:37:43     72s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1529.3M, EPOCH TIME: 1747514263.353756
[05/17 16:37:43     72s] Core basic site is CoreSite
[05/17 16:37:43     72s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1529.3M, EPOCH TIME: 1747514263.378200
[05/17 16:37:43     72s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1529.3M, EPOCH TIME: 1747514263.379000
[05/17 16:37:43     72s] SiteArray: non-trimmed site array dimensions = 189 x 1909
[05/17 16:37:43     72s] SiteArray: use 1,548,288 bytes
[05/17 16:37:43     72s] SiteArray: current memory after site array memory allocation 1529.3M
[05/17 16:37:43     72s] SiteArray: FP blocked sites are writable
[05/17 16:37:43     72s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/17 16:37:43     72s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1529.3M, EPOCH TIME: 1747514263.384403
[05/17 16:37:43     72s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.011, MEM:1529.3M, EPOCH TIME: 1747514263.395124
[05/17 16:37:43     72s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.045, MEM:1529.3M, EPOCH TIME: 1747514263.398808
[05/17 16:37:43     72s] 
[05/17 16:37:43     72s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 16:37:43     72s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.050, MEM:1529.3M, EPOCH TIME: 1747514263.402215
[05/17 16:37:43     72s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1529.3M, EPOCH TIME: 1747514263.408114
[05/17 16:37:43     72s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1529.3M, EPOCH TIME: 1747514263.409284
[05/17 16:37:43     72s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.003, MEM:1529.3M, EPOCH TIME: 1747514263.412402
[05/17 16:37:43     72s] default core: bins with density > 0.750 =  0.00 % ( 0 / 437 )
[05/17 16:37:43     72s] Density distribution unevenness ratio = 69.405%
[05/17 16:37:43     72s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.010, REAL:0.004, MEM:1529.3M, EPOCH TIME: 1747514263.412553
[05/17 16:37:43     72s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1529.3M, EPOCH TIME: 1747514263.412611
[05/17 16:37:43     72s] All LLGs are deleted
[05/17 16:37:43     72s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1529.3M, EPOCH TIME: 1747514263.415879
[05/17 16:37:43     72s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1529.3M, EPOCH TIME: 1747514263.416298
[05/17 16:37:43     72s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.005, MEM:1529.3M, EPOCH TIME: 1747514263.417572
[05/17 16:37:43     72s] *** Free Virtual Timing Model ...(mem=1529.3M)
[05/17 16:37:43     72s] Starting IO pin assignment...
[05/17 16:37:43     72s] The design is not routed. Using placement based method for pin assignment.
[05/17 16:37:43     72s] Completed IO pin assignment.
[05/17 16:37:43     72s] **INFO: Enable pre-place timing setting for timing analysis
[05/17 16:37:43     72s] Set Using Default Delay Limit as 101.
[05/17 16:37:43     72s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/17 16:37:43     72s] Set Default Net Delay as 0 ps.
[05/17 16:37:43     72s] Set Default Net Load as 0 pF. 
[05/17 16:37:43     72s] **INFO: Analyzing IO path groups for slack adjustment
[05/17 16:37:43     73s] Effort level <high> specified for reg2reg_tmp.10379 path_group
[05/17 16:37:43     73s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/17 16:37:43     73s] #################################################################################
[05/17 16:37:43     73s] # Design Stage: PreRoute
[05/17 16:37:43     73s] # Design Name: mcs4_pad_frame
[05/17 16:37:43     73s] # Design Mode: 45nm
[05/17 16:37:43     73s] # Analysis Mode: MMMC Non-OCV 
[05/17 16:37:43     73s] # Parasitics Mode: No SPEF/RCDB 
[05/17 16:37:43     73s] # Signoff Settings: SI Off 
[05/17 16:37:43     73s] #################################################################################
[05/17 16:37:43     73s] Calculate delays in Single mode...
[05/17 16:37:43     73s] Topological Sorting (REAL = 0:00:00.0, MEM = 1535.7M, InitMEM = 1535.7M)
[05/17 16:37:43     73s] Start delay calculation (fullDC) (1 T). (MEM=1535.7)
[05/17 16:37:43     73s] End AAE Lib Interpolated Model. (MEM=1547.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 16:37:43     73s] Total number of fetched objects 1905
[05/17 16:37:43     73s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 16:37:43     73s] End delay calculation. (MEM=1569.46 CPU=0:00:00.2 REAL=0:00:00.0)
[05/17 16:37:43     73s] End delay calculation (fullDC). (MEM=1569.46 CPU=0:00:00.3 REAL=0:00:00.0)
[05/17 16:37:43     73s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1569.5M) ***
[05/17 16:37:44     73s] **INFO: Disable pre-place timing setting for timing analysis
[05/17 16:37:44     73s] Set Using Default Delay Limit as 1000.
[05/17 16:37:44     73s] Set Default Net Delay as 1000 ps.
[05/17 16:37:44     73s] Set Default Net Load as 0.5 pF. 
[05/17 16:37:44     73s] Info: Disable timing driven in postCTS congRepair.
[05/17 16:37:44     73s] 
[05/17 16:37:44     73s] Starting congRepair ...
[05/17 16:37:44     73s] User Input Parameters:
[05/17 16:37:44     73s] - Congestion Driven    : On
[05/17 16:37:44     73s] - Timing Driven        : Off
[05/17 16:37:44     73s] - Area-Violation Based : On
[05/17 16:37:44     73s] - Start Rollback Level : -5
[05/17 16:37:44     73s] - Legalized            : On
[05/17 16:37:44     73s] - Window Based         : Off
[05/17 16:37:44     73s] - eDen incr mode       : Off
[05/17 16:37:44     73s] - Small incr mode      : Off
[05/17 16:37:44     73s] 
[05/17 16:37:44     73s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1559.8M, EPOCH TIME: 1747514264.110145
[05/17 16:37:44     73s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.008, MEM:1559.8M, EPOCH TIME: 1747514264.118440
[05/17 16:37:44     73s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1559.8M, EPOCH TIME: 1747514264.118639
[05/17 16:37:44     73s] Starting Early Global Route congestion estimation: mem = 1559.8M
[05/17 16:37:44     73s] (I)      ==================== Layers =====================
[05/17 16:37:44     73s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 16:37:44     73s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/17 16:37:44     73s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 16:37:44     73s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/17 16:37:44     73s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/17 16:37:44     73s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/17 16:37:44     73s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/17 16:37:44     73s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/17 16:37:44     73s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/17 16:37:44     73s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/17 16:37:44     73s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/17 16:37:44     73s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/17 16:37:44     73s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/17 16:37:44     73s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/17 16:37:44     73s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/17 16:37:44     73s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/17 16:37:44     73s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/17 16:37:44     73s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/17 16:37:44     73s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/17 16:37:44     73s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/17 16:37:44     73s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/17 16:37:44     73s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/17 16:37:44     73s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/17 16:37:44     73s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/17 16:37:44     73s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/17 16:37:44     73s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 16:37:44     73s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/17 16:37:44     73s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/17 16:37:44     73s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/17 16:37:44     73s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/17 16:37:44     73s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/17 16:37:44     73s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/17 16:37:44     73s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/17 16:37:44     73s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/17 16:37:44     73s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/17 16:37:44     73s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/17 16:37:44     73s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/17 16:37:44     73s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/17 16:37:44     73s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/17 16:37:44     73s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/17 16:37:44     73s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 16:37:44     73s] (I)      Started Import and model ( Curr Mem: 1559.85 MB )
[05/17 16:37:44     73s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 16:37:44     73s] (I)      == Non-default Options ==
[05/17 16:37:44     73s] (I)      Maximum routing layer                              : 11
[05/17 16:37:44     73s] (I)      Number of threads                                  : 1
[05/17 16:37:44     73s] (I)      Use non-blocking free Dbs wires                    : false
[05/17 16:37:44     73s] (I)      Method to set GCell size                           : row
[05/17 16:37:44     73s] (I)      Counted 3515 PG shapes. We will not process PG shapes layer by layer.
[05/17 16:37:44     73s] (I)      Use row-based GCell size
[05/17 16:37:44     73s] (I)      Use row-based GCell align
[05/17 16:37:44     73s] (I)      layer 0 area = 80000
[05/17 16:37:44     73s] (I)      layer 1 area = 80000
[05/17 16:37:44     73s] (I)      layer 2 area = 80000
[05/17 16:37:44     73s] (I)      layer 3 area = 80000
[05/17 16:37:44     73s] (I)      layer 4 area = 80000
[05/17 16:37:44     73s] (I)      layer 5 area = 80000
[05/17 16:37:44     73s] (I)      layer 6 area = 80000
[05/17 16:37:44     73s] (I)      layer 7 area = 80000
[05/17 16:37:44     73s] (I)      layer 8 area = 80000
[05/17 16:37:44     73s] (I)      layer 9 area = 400000
[05/17 16:37:44     73s] (I)      layer 10 area = 400000
[05/17 16:37:44     73s] (I)      GCell unit size   : 3420
[05/17 16:37:44     73s] (I)      GCell multiplier  : 1
[05/17 16:37:44     73s] (I)      GCell row height  : 3420
[05/17 16:37:44     73s] (I)      Actual row height : 3420
[05/17 16:37:44     73s] (I)      GCell align ref   : 616000 616420
[05/17 16:37:44     73s] [NR-eGR] Track table information for default rule: 
[05/17 16:37:44     73s] [NR-eGR] Metal1 has single uniform track structure
[05/17 16:37:44     73s] [NR-eGR] Metal2 has single uniform track structure
[05/17 16:37:44     73s] [NR-eGR] Metal3 has single uniform track structure
[05/17 16:37:44     73s] [NR-eGR] Metal4 has single uniform track structure
[05/17 16:37:44     73s] [NR-eGR] Metal5 has single uniform track structure
[05/17 16:37:44     73s] [NR-eGR] Metal6 has single uniform track structure
[05/17 16:37:44     73s] [NR-eGR] Metal7 has single uniform track structure
[05/17 16:37:44     73s] [NR-eGR] Metal8 has single uniform track structure
[05/17 16:37:44     73s] [NR-eGR] Metal9 has single uniform track structure
[05/17 16:37:44     73s] [NR-eGR] Metal10 has single uniform track structure
[05/17 16:37:44     73s] [NR-eGR] Metal11 has single uniform track structure
[05/17 16:37:44     73s] (I)      ==================== Default via =====================
[05/17 16:37:44     73s] (I)      +----+------------------+----------------------------+
[05/17 16:37:44     73s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/17 16:37:44     73s] (I)      +----+------------------+----------------------------+
[05/17 16:37:44     73s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/17 16:37:44     73s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/17 16:37:44     73s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/17 16:37:44     73s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/17 16:37:44     73s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/17 16:37:44     73s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/17 16:37:44     73s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/17 16:37:44     73s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/17 16:37:44     73s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/17 16:37:44     73s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/17 16:37:44     73s] (I)      +----+------------------+----------------------------+
[05/17 16:37:44     73s] [NR-eGR] Read 4672 PG shapes
[05/17 16:37:44     73s] [NR-eGR] Read 0 clock shapes
[05/17 16:37:44     73s] [NR-eGR] Read 0 other shapes
[05/17 16:37:44     73s] [NR-eGR] #Routing Blockages  : 0
[05/17 16:37:44     73s] [NR-eGR] #Instance Blockages : 640
[05/17 16:37:44     73s] [NR-eGR] #PG Blockages       : 4672
[05/17 16:37:44     73s] [NR-eGR] #Halo Blockages     : 0
[05/17 16:37:44     73s] [NR-eGR] #Boundary Blockages : 0
[05/17 16:37:44     73s] [NR-eGR] #Clock Blockages    : 0
[05/17 16:37:44     73s] [NR-eGR] #Other Blockages    : 0
[05/17 16:37:44     73s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/17 16:37:44     73s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/17 16:37:44     73s] [NR-eGR] Read 1889 nets ( ignored 0 )
[05/17 16:37:44     73s] (I)      early_global_route_priority property id does not exist.
[05/17 16:37:44     73s] (I)      Read Num Blocks=5312  Num Prerouted Wires=0  Num CS=0
[05/17 16:37:44     73s] (I)      Layer 1 (V) : #blockages 1409 : #preroutes 0
[05/17 16:37:44     73s] (I)      Layer 2 (H) : #blockages 1124 : #preroutes 0
[05/17 16:37:44     73s] (I)      Layer 3 (V) : #blockages 1537 : #preroutes 0
[05/17 16:37:44     73s] (I)      Layer 4 (H) : #blockages 823 : #preroutes 0
[05/17 16:37:44     73s] (I)      Layer 5 (V) : #blockages 395 : #preroutes 0
[05/17 16:37:44     73s] (I)      Layer 6 (H) : #blockages 3 : #preroutes 0
[05/17 16:37:44     73s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/17 16:37:44     73s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/17 16:37:44     73s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/17 16:37:44     73s] (I)      Layer 10 (H) : #blockages 21 : #preroutes 0
[05/17 16:37:44     73s] (I)      Number of ignored nets                =      0
[05/17 16:37:44     73s] (I)      Number of connected nets              =      0
[05/17 16:37:44     73s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/17 16:37:44     73s] (I)      Number of clock nets                  =      2.  Ignored: No
[05/17 16:37:44     73s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/17 16:37:44     73s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/17 16:37:44     73s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/17 16:37:44     73s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/17 16:37:44     73s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/17 16:37:44     73s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/17 16:37:44     73s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/17 16:37:44     73s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/17 16:37:44     73s] (I)      Ndr track 0 does not exist
[05/17 16:37:44     73s] (I)      ---------------------Grid Graph Info--------------------
[05/17 16:37:44     73s] (I)      Routing area        : (0, 0) - (2000000, 1880000)
[05/17 16:37:44     73s] (I)      Core area           : (616000, 616420) - (1379600, 1262800)
[05/17 16:37:44     73s] (I)      Site width          :   400  (dbu)
[05/17 16:37:44     73s] (I)      Row height          :  3420  (dbu)
[05/17 16:37:44     73s] (I)      GCell row height    :  3420  (dbu)
[05/17 16:37:44     73s] (I)      GCell width         :  3420  (dbu)
[05/17 16:37:44     73s] (I)      GCell height        :  3420  (dbu)
[05/17 16:37:44     73s] (I)      Grid                :   585   550    11
[05/17 16:37:44     73s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/17 16:37:44     73s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/17 16:37:44     73s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/17 16:37:44     73s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/17 16:37:44     73s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/17 16:37:44     73s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/17 16:37:44     73s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/17 16:37:44     73s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[05/17 16:37:44     73s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/17 16:37:44     73s] (I)      Total num of tracks :  4947  5000  4947  5000  4947  5000  4947  5000  4947  1999  1978
[05/17 16:37:44     73s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/17 16:37:44     73s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/17 16:37:44     73s] (I)      --------------------------------------------------------
[05/17 16:37:44     73s] 
[05/17 16:37:44     73s] [NR-eGR] ============ Routing rule table ============
[05/17 16:37:44     73s] [NR-eGR] Rule id: 0  Nets: 1868
[05/17 16:37:44     73s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/17 16:37:44     73s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/17 16:37:44     73s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/17 16:37:44     73s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/17 16:37:44     73s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/17 16:37:44     73s] [NR-eGR] ========================================
[05/17 16:37:44     73s] [NR-eGR] 
[05/17 16:37:44     73s] (I)      =============== Blocked Tracks ===============
[05/17 16:37:44     73s] (I)      +-------+---------+----------+---------------+
[05/17 16:37:44     73s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/17 16:37:44     73s] (I)      +-------+---------+----------+---------------+
[05/17 16:37:44     73s] (I)      |     1 |       0 |        0 |         0.00% |
[05/17 16:37:44     73s] (I)      |     2 | 2750000 |   135190 |         4.92% |
[05/17 16:37:44     73s] (I)      |     3 | 2893995 |    61350 |         2.12% |
[05/17 16:37:44     73s] (I)      |     4 | 2750000 |   173513 |         6.31% |
[05/17 16:37:44     73s] (I)      |     5 | 2893995 |    49669 |         1.72% |
[05/17 16:37:44     73s] (I)      |     6 | 2750000 |    11408 |         0.41% |
[05/17 16:37:44     73s] (I)      |     7 | 2893995 |       96 |         0.00% |
[05/17 16:37:44     73s] (I)      |     8 | 2750000 |        0 |         0.00% |
[05/17 16:37:44     73s] (I)      |     9 | 2893995 |        0 |         0.00% |
[05/17 16:37:44     73s] (I)      |    10 | 1099450 |        0 |         0.00% |
[05/17 16:37:44     73s] (I)      |    11 | 1157130 |      705 |         0.06% |
[05/17 16:37:44     73s] (I)      +-------+---------+----------+---------------+
[05/17 16:37:44     73s] (I)      Finished Import and model ( CPU: 0.30 sec, Real: 0.35 sec, Curr Mem: 1559.85 MB )
[05/17 16:37:44     73s] (I)      Reset routing kernel
[05/17 16:37:44     73s] (I)      Started Global Routing ( Curr Mem: 1559.85 MB )
[05/17 16:37:44     73s] (I)      totalPins=7491  totalGlobalPin=7489 (99.97%)
[05/17 16:37:44     73s] (I)      total 2D Cap : 24428088 = (12624612 H, 11803476 V)
[05/17 16:37:44     73s] [NR-eGR] Layer group 1: route 1868 net(s) in layer range [2, 11]
[05/17 16:37:44     73s] (I)      
[05/17 16:37:44     73s] (I)      ============  Phase 1a Route ============
[05/17 16:37:44     73s] (I)      Usage: 28379 = (14627 H, 13752 V) = (0.12% H, 0.12% V) = (2.501e+04um H, 2.352e+04um V)
[05/17 16:37:44     73s] (I)      
[05/17 16:37:44     73s] (I)      ============  Phase 1b Route ============
[05/17 16:37:44     73s] (I)      Usage: 28379 = (14627 H, 13752 V) = (0.12% H, 0.12% V) = (2.501e+04um H, 2.352e+04um V)
[05/17 16:37:44     73s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.852809e+04um
[05/17 16:37:44     73s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/17 16:37:44     73s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/17 16:37:44     73s] (I)      
[05/17 16:37:44     73s] (I)      ============  Phase 1c Route ============
[05/17 16:37:44     73s] (I)      Usage: 28379 = (14627 H, 13752 V) = (0.12% H, 0.12% V) = (2.501e+04um H, 2.352e+04um V)
[05/17 16:37:44     73s] (I)      
[05/17 16:37:44     73s] (I)      ============  Phase 1d Route ============
[05/17 16:37:44     73s] (I)      Usage: 28379 = (14627 H, 13752 V) = (0.12% H, 0.12% V) = (2.501e+04um H, 2.352e+04um V)
[05/17 16:37:44     73s] (I)      
[05/17 16:37:44     73s] (I)      ============  Phase 1e Route ============
[05/17 16:37:44     73s] (I)      Usage: 28379 = (14627 H, 13752 V) = (0.12% H, 0.12% V) = (2.501e+04um H, 2.352e+04um V)
[05/17 16:37:44     73s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.852809e+04um
[05/17 16:37:44     73s] (I)      
[05/17 16:37:44     73s] (I)      ============  Phase 1l Route ============
[05/17 16:37:44     73s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/17 16:37:44     73s] (I)      Layer  2:    2618196     15408         0      105174     2640787    ( 3.83%) 
[05/17 16:37:44     73s] (I)      Layer  3:    2830387     14513         0       44154     2846646    ( 1.53%) 
[05/17 16:37:44     73s] (I)      Layer  4:    2589929       551         0      116656     2629305    ( 4.25%) 
[05/17 16:37:44     73s] (I)      Layer  5:    2840533       124         0       38781     2852019    ( 1.34%) 
[05/17 16:37:44     73s] (I)      Layer  6:    2733666         0         0        6857     2739104    ( 0.25%) 
[05/17 16:37:44     73s] (I)      Layer  7:    2888961         0         0          36     2890764    ( 0.00%) 
[05/17 16:37:44     73s] (I)      Layer  8:    2745000         0         0           0     2745961    ( 0.00%) 
[05/17 16:37:44     73s] (I)      Layer  9:    2889048         0         0           0     2890800    ( 0.00%) 
[05/17 16:37:44     73s] (I)      Layer 10:    1097451         0         0           0     1098384    ( 0.00%) 
[05/17 16:37:44     73s] (I)      Layer 11:    1154611         0         0         270     1156050    ( 0.02%) 
[05/17 16:37:44     73s] (I)      Total:      24387782     30596         0      311927    24489817    ( 1.26%) 
[05/17 16:37:44     73s] (I)      
[05/17 16:37:44     73s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/17 16:37:44     73s] [NR-eGR]                        OverCon            
[05/17 16:37:44     73s] [NR-eGR]                         #Gcell     %Gcell
[05/17 16:37:44     73s] [NR-eGR]        Layer               (1)    OverCon
[05/17 16:37:44     73s] [NR-eGR] ----------------------------------------------
[05/17 16:37:44     73s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/17 16:37:44     73s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/17 16:37:44     73s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/17 16:37:44     73s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/17 16:37:44     73s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/17 16:37:44     73s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/17 16:37:44     73s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/17 16:37:44     73s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/17 16:37:44     73s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/17 16:37:44     73s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/17 16:37:44     73s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/17 16:37:44     73s] [NR-eGR] ----------------------------------------------
[05/17 16:37:44     73s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/17 16:37:44     73s] [NR-eGR] 
[05/17 16:37:44     73s] (I)      Finished Global Routing ( CPU: 0.21 sec, Real: 0.23 sec, Curr Mem: 1567.85 MB )
[05/17 16:37:44     74s] (I)      total 2D Cap : 24431334 = (12625282 H, 11806052 V)
[05/17 16:37:44     74s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/17 16:37:44     74s] Early Global Route congestion estimation runtime: 0.72 seconds, mem = 1567.9M
[05/17 16:37:44     74s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.640, REAL:0.720, MEM:1567.9M, EPOCH TIME: 1747514264.838783
[05/17 16:37:44     74s] OPERPROF: Starting HotSpotCal at level 1, MEM:1567.9M, EPOCH TIME: 1747514264.838887
[05/17 16:37:44     74s] [hotspot] +------------+---------------+---------------+
[05/17 16:37:44     74s] [hotspot] |            |   max hotspot | total hotspot |
[05/17 16:37:44     74s] [hotspot] +------------+---------------+---------------+
[05/17 16:37:44     74s] [hotspot] | normalized |          0.00 |          0.00 |
[05/17 16:37:44     74s] [hotspot] +------------+---------------+---------------+
[05/17 16:37:44     74s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/17 16:37:44     74s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/17 16:37:44     74s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.010, MEM:1567.9M, EPOCH TIME: 1747514264.849194
[05/17 16:37:44     74s] Skipped repairing congestion.
[05/17 16:37:44     74s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1567.9M, EPOCH TIME: 1747514264.852108
[05/17 16:37:44     74s] Starting Early Global Route wiring: mem = 1567.9M
[05/17 16:37:44     74s] (I)      ============= Track Assignment ============
[05/17 16:37:44     74s] (I)      Started Track Assignment (1T) ( Curr Mem: 1567.85 MB )
[05/17 16:37:44     74s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/17 16:37:44     74s] (I)      Run Multi-thread track assignment
[05/17 16:37:45     74s] (I)      Finished Track Assignment (1T) ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1567.85 MB )
[05/17 16:37:45     74s] (I)      Started Export ( Curr Mem: 1567.85 MB )
[05/17 16:37:45     74s] [NR-eGR]                  Length (um)   Vias 
[05/17 16:37:45     74s] [NR-eGR] ------------------------------------
[05/17 16:37:45     74s] [NR-eGR]  Metal1   (1H)             0   7470 
[05/17 16:37:45     74s] [NR-eGR]  Metal2   (2V)         23540  12001 
[05/17 16:37:45     74s] [NR-eGR]  Metal3   (3H)         25259    188 
[05/17 16:37:45     74s] [NR-eGR]  Metal4   (4V)           969      2 
[05/17 16:37:45     74s] [NR-eGR]  Metal5   (5H)           212      0 
[05/17 16:37:45     74s] [NR-eGR]  Metal6   (6V)             0      0 
[05/17 16:37:45     74s] [NR-eGR]  Metal7   (7H)             0      0 
[05/17 16:37:45     74s] [NR-eGR]  Metal8   (8V)             0      0 
[05/17 16:37:45     74s] [NR-eGR]  Metal9   (9H)             0      0 
[05/17 16:37:45     74s] [NR-eGR]  Metal10  (10V)            0      0 
[05/17 16:37:45     74s] [NR-eGR]  Metal11  (11H)            0      0 
[05/17 16:37:45     74s] [NR-eGR] ------------------------------------
[05/17 16:37:45     74s] [NR-eGR]           Total        49979  19661 
[05/17 16:37:45     74s] [NR-eGR] --------------------------------------------------------------------------
[05/17 16:37:45     74s] [NR-eGR] Total half perimeter of net bounding box: 38861um
[05/17 16:37:45     74s] [NR-eGR] Total length: 49979um, number of vias: 19661
[05/17 16:37:45     74s] [NR-eGR] --------------------------------------------------------------------------
[05/17 16:37:45     74s] [NR-eGR] Total eGR-routed clock nets wire length: 3563um, number of vias: 1814
[05/17 16:37:45     74s] [NR-eGR] --------------------------------------------------------------------------
[05/17 16:37:45     74s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1567.85 MB )
[05/17 16:37:45     74s] Early Global Route wiring runtime: 0.19 seconds, mem = 1523.9M
[05/17 16:37:45     74s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.190, REAL:0.191, MEM:1523.9M, EPOCH TIME: 1747514265.043021
[05/17 16:37:45     74s] Tdgp not successfully inited but do clear! skip clearing
[05/17 16:37:45     74s] End of congRepair (cpu=0:00:00.8, real=0:00:01.0)
[05/17 16:37:45     74s] *** Finishing placeDesign default flow ***
[05/17 16:37:45     74s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 19.36% flops. Placement and timing QoR can be severely impacted in this case!
[05/17 16:37:45     74s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[05/17 16:37:45     74s] **placeDesign ... cpu = 0: 0:14, real = 0: 0:16, mem = 1516.9M **
[05/17 16:37:45     74s] 
[05/17 16:37:45     74s] Optimization is working on the following views:
[05/17 16:37:45     74s]   Setup views: AnalysisView_WC AnalysisView_BC 
[05/17 16:37:45     74s]   Hold  views: AnalysisView_WC AnalysisView_BC 
[05/17 16:37:45     74s] Tdgp not successfully inited but do clear! skip clearing
[05/17 16:37:45     74s] 
[05/17 16:37:45     74s] *** Summary of all messages that are not suppressed in this session:
[05/17 16:37:45     74s] Severity  ID               Count  Summary                                  
[05/17 16:37:45     74s] WARNING   IMPDB-2078          36  Output pin %s of instance %s is connecte...
[05/17 16:37:45     74s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[05/17 16:37:45     74s] WARNING   IMPDC-348           90  The output pin %s is connected to power/...
[05/17 16:37:45     74s] WARNING   IMPSP-196            1  User sets both -place_global_uniform_den...
[05/17 16:37:45     74s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/17 16:37:45     74s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[05/17 16:37:45     74s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[05/17 16:37:45     74s] *** Message Summary: 131 warning(s), 2 error(s)
[05/17 16:37:45     74s] 
[05/17 16:37:45     74s] # suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/17 17:12:15    290s] # checkPlace
<CMD> checkPlace
[05/17 17:12:15    290s] OPERPROF: Starting checkPlace at level 1, MEM:1526.9M, EPOCH TIME: 1747516335.132534
[05/17 17:12:15    290s] z: 2, totalTracks: 1
[05/17 17:12:15    290s] z: 4, totalTracks: 1
[05/17 17:12:15    290s] z: 6, totalTracks: 1
[05/17 17:12:15    290s] z: 8, totalTracks: 1
[05/17 17:12:15    290s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/17 17:12:15    290s] All LLGs are deleted
[05/17 17:12:15    290s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1526.9M, EPOCH TIME: 1747516335.139259
[05/17 17:12:15    290s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1526.9M, EPOCH TIME: 1747516335.139904
[05/17 17:12:15    290s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1526.9M, EPOCH TIME: 1747516335.140117
[05/17 17:12:15    290s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1526.9M, EPOCH TIME: 1747516335.141526
[05/17 17:12:15    290s] Core basic site is CoreSite
[05/17 17:12:15    290s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1526.9M, EPOCH TIME: 1747516335.166780
[05/17 17:12:15    290s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.010, MEM:1526.9M, EPOCH TIME: 1747516335.176692
[05/17 17:12:15    290s] SiteArray: non-trimmed site array dimensions = 189 x 1909
[05/17 17:12:15    290s] SiteArray: use 1,548,288 bytes
[05/17 17:12:15    290s] SiteArray: current memory after site array memory allocation 1526.9M
[05/17 17:12:15    290s] SiteArray: FP blocked sites are writable
[05/17 17:12:15    290s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/17 17:12:15    290s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1526.9M, EPOCH TIME: 1747516335.186949
[05/17 17:12:15    290s] Process 44867 wires and vias for routing blockage and capacity analysis
[05/17 17:12:15    290s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.015, MEM:1526.9M, EPOCH TIME: 1747516335.201552
[05/17 17:12:15    290s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.062, MEM:1526.9M, EPOCH TIME: 1747516335.203908
[05/17 17:12:15    290s] 
[05/17 17:12:15    290s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:12:15    290s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.069, MEM:1526.9M, EPOCH TIME: 1747516335.208939
[05/17 17:12:15    290s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1526.9M, EPOCH TIME: 1747516335.212045
[05/17 17:12:15    290s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/17 17:12:15    290s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.004, MEM:1526.9M, EPOCH TIME: 1747516335.215834
[05/17 17:12:15    290s] Begin checking placement ... (start mem=1526.9M, init mem=1526.9M)
[05/17 17:12:15    290s] Begin checking exclusive groups violation ...
[05/17 17:12:15    290s] There are 0 groups to check, max #box is 0, total #box is 0
[05/17 17:12:15    290s] Finished checking exclusive groups violations. Found 0 Vio.
[05/17 17:12:15    290s] 
[05/17 17:12:15    290s] Running CheckPlace using 1 thread in normal mode...
[05/17 17:12:15    290s] 
[05/17 17:12:15    290s] ...checkPlace normal is done!
[05/17 17:12:15    290s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1526.9M, EPOCH TIME: 1747516335.239932
[05/17 17:12:15    290s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.016, MEM:1526.9M, EPOCH TIME: 1747516335.256245
[05/17 17:12:15    290s] *info: Placed = 1867          
[05/17 17:12:15    290s] *info: Unplaced = 0           
[05/17 17:12:15    290s] Placement Density:6.18%(7630/123394)
[05/17 17:12:15    290s] Placement Density (including fixed std cells):6.18%(7630/123394)
[05/17 17:12:15    290s] All LLGs are deleted
[05/17 17:12:15    290s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1526.9M, EPOCH TIME: 1747516335.261931
[05/17 17:12:15    290s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.001, MEM:1526.9M, EPOCH TIME: 1747516335.262870
[05/17 17:12:15    290s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1526.9M)
[05/17 17:12:15    290s] OPERPROF: Finished checkPlace at level 1, CPU:0.100, REAL:0.142, MEM:1526.9M, EPOCH TIME: 1747516335.274564
[05/17 17:12:15    290s] # checkPinAssignment -report_violating_pin
<CMD> checkPinAssignment -report_violating_pin
[05/17 17:12:15    290s] #% Begin checkPinAssignment (date=05/17 17:12:15, mem=1256.2M)
[05/17 17:12:15    290s] ### import design signature (5): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[05/17 17:12:15    290s] Checking pins of top cell mcs4_pad_frame ... completed
[05/17 17:12:15    290s] 
[05/17 17:12:15    290s] ================================================================================================================================
[05/17 17:12:15    290s]                                                    checkPinAssignment Summary
[05/17 17:12:15    290s] ================================================================================================================================
[05/17 17:12:15    290s] Partition        | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[05/17 17:12:15    290s] ================================================================================================================================
[05/17 17:12:15    290s] mcs4_pad_frame   |    21 |      4 |      4 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[05/17 17:12:15    290s] ================================================================================================================================
[05/17 17:12:15    290s] TOTAL            |    21 |      4 |      4 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[05/17 17:12:15    290s] ================================================================================================================================
[05/17 17:12:15    290s] #% End checkPinAssignment (date=05/17 17:12:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1256.7M, current mem=1256.7M)
[05/17 17:12:15    290s] # puts "\n--- Pre-CTS Timing Analysis ---"
# setAnalysisMode -analysisType onChipVariation
<CMD> setAnalysisMode -analysisType onChipVariation
[05/17 17:12:15    290s] # timeDesign -preCTS -prefix preCTS_setup
<CMD> timeDesign -preCTS -prefix preCTS_setup
[05/17 17:12:15    290s] AAE DB initialization (MEM=1520.92 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/17 17:12:15    290s] #optDebug: fT-S <1 1 0 0 0>
[05/17 17:12:15    290s] Setting timing_disable_library_data_to_data_checks to 'true'.
[05/17 17:12:15    290s] Setting timing_disable_user_data_to_data_checks to 'true'.
[05/17 17:12:15    290s] *** timeDesign #1 [begin] : totSession cpu/real = 0:04:50.9/0:39:12.7 (0.1), mem = 1520.9M
[05/17 17:12:15    290s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1518.9M, EPOCH TIME: 1747516335.547292
[05/17 17:12:15    290s] All LLGs are deleted
[05/17 17:12:15    290s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1518.9M, EPOCH TIME: 1747516335.547420
[05/17 17:12:15    290s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1518.9M, EPOCH TIME: 1747516335.547525
[05/17 17:12:15    290s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.003, MEM:1518.9M, EPOCH TIME: 1747516335.550608
[05/17 17:12:15    290s] Start to check current routing status for nets...
[05/17 17:12:15    290s] All nets are already routed correctly.
[05/17 17:12:15    290s] End to check current routing status for nets (mem=1518.9M)
[05/17 17:12:15    290s] Extraction called for design 'mcs4_pad_frame' of instances=1897 and nets=1921 using extraction engine 'preRoute' .
[05/17 17:12:15    290s] PreRoute RC Extraction called for design mcs4_pad_frame.
[05/17 17:12:15    290s] RC Extraction called in multi-corner(2) mode.
[05/17 17:12:15    290s] RCMode: PreRoute
[05/17 17:12:15    290s]       RC Corner Indexes            0       1   
[05/17 17:12:15    290s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/17 17:12:15    290s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/17 17:12:15    290s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/17 17:12:15    290s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/17 17:12:15    290s] Shrink Factor                : 1.00000
[05/17 17:12:15    290s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/17 17:12:15    290s] Using Quantus QRC technology file ...
[05/17 17:12:15    290s] 
[05/17 17:12:15    290s] Trim Metal Layers:
[05/17 17:12:15    290s] LayerId::1 widthSet size::1
[05/17 17:12:15    290s] LayerId::2 widthSet size::1
[05/17 17:12:15    290s] LayerId::3 widthSet size::1
[05/17 17:12:15    290s] LayerId::4 widthSet size::1
[05/17 17:12:15    290s] LayerId::5 widthSet size::1
[05/17 17:12:15    290s] LayerId::6 widthSet size::1
[05/17 17:12:15    290s] LayerId::7 widthSet size::1
[05/17 17:12:15    290s] LayerId::8 widthSet size::1
[05/17 17:12:15    290s] LayerId::9 widthSet size::1
[05/17 17:12:15    290s] LayerId::10 widthSet size::1
[05/17 17:12:15    290s] LayerId::11 widthSet size::1
[05/17 17:12:15    290s] Updating RC grid for preRoute extraction ...
[05/17 17:12:15    290s] eee: pegSigSF::1.070000
[05/17 17:12:15    290s] Initializing multi-corner resistance tables ...
[05/17 17:12:15    291s] eee: l::1 avDens::0.095804 usedTrk::4587.104384 availTrk::47880.000000 sigTrk::4587.104384
[05/17 17:12:15    291s] eee: l::2 avDens::0.042947 usedTrk::1902.088881 availTrk::44289.000000 sigTrk::1902.088881
[05/17 17:12:15    291s] eee: l::3 avDens::0.041952 usedTrk::1714.168427 availTrk::40860.000000 sigTrk::1714.168427
[05/17 17:12:15    291s] eee: l::4 avDens::0.011709 usedTrk::395.434794 availTrk::33772.500000 sigTrk::395.434794
[05/17 17:12:15    291s] eee: l::5 avDens::0.011729 usedTrk::176.292691 availTrk::15030.000000 sigTrk::176.292691
[05/17 17:12:15    291s] eee: l::6 avDens::0.022336 usedTrk::80.209357 availTrk::3591.000000 sigTrk::80.209357
[05/17 17:12:15    291s] eee: l::7 avDens::0.005133 usedTrk::0.461988 availTrk::90.000000 sigTrk::0.461988
[05/17 17:12:15    291s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:12:15    291s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:12:15    291s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:12:15    291s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:12:15    291s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/17 17:12:15    291s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.023612 ; aWlH: 0.000000 ; Pmax: 0.804900 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/17 17:12:15    291s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1518.922M)
[05/17 17:12:15    291s] Effort level <high> specified for reg2reg path_group
[05/17 17:12:15    291s] All LLGs are deleted
[05/17 17:12:15    291s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1534.7M, EPOCH TIME: 1747516335.894213
[05/17 17:12:15    291s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1534.7M, EPOCH TIME: 1747516335.897633
[05/17 17:12:15    291s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1534.7M, EPOCH TIME: 1747516335.898294
[05/17 17:12:15    291s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1534.7M, EPOCH TIME: 1747516335.902353
[05/17 17:12:15    291s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1534.7M, EPOCH TIME: 1747516335.928650
[05/17 17:12:15    291s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1534.7M, EPOCH TIME: 1747516335.929433
[05/17 17:12:15    291s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1534.7M, EPOCH TIME: 1747516335.937297
[05/17 17:12:15    291s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.003, MEM:1534.7M, EPOCH TIME: 1747516335.940363
[05/17 17:12:15    291s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.040, MEM:1534.7M, EPOCH TIME: 1747516335.942545
[05/17 17:12:15    291s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.047, MEM:1534.7M, EPOCH TIME: 1747516335.945760
[05/17 17:12:15    291s] All LLGs are deleted
[05/17 17:12:15    291s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1534.7M, EPOCH TIME: 1747516335.952505
[05/17 17:12:15    291s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1534.7M, EPOCH TIME: 1747516335.955605
[05/17 17:12:15    291s] Starting delay calculation for Setup views
[05/17 17:12:15    291s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/17 17:12:15    291s] #################################################################################
[05/17 17:12:15    291s] # Design Stage: PreRoute
[05/17 17:12:15    291s] # Design Name: mcs4_pad_frame
[05/17 17:12:15    291s] # Design Mode: 45nm
[05/17 17:12:15    291s] # Analysis Mode: MMMC OCV 
[05/17 17:12:15    291s] # Parasitics Mode: No SPEF/RCDB 
[05/17 17:12:15    291s] # Signoff Settings: SI Off 
[05/17 17:12:15    291s] #################################################################################
[05/17 17:12:15    291s] Calculate early delays in OCV mode...
[05/17 17:12:15    291s] Calculate late delays in OCV mode...
[05/17 17:12:15    291s] Calculate early delays in OCV mode...
[05/17 17:12:15    291s] Calculate late delays in OCV mode...
[05/17 17:12:15    291s] Topological Sorting (REAL = 0:00:00.0, MEM = 1532.7M, InitMEM = 1532.7M)
[05/17 17:12:15    291s] Start delay calculation (fullDC) (1 T). (MEM=1532.74)
[05/17 17:12:16    291s] Start AAE Lib Loading. (MEM=1552.75)
[05/17 17:12:16    291s] End AAE Lib Loading. (MEM=1571.83 CPU=0:00:00.0 Real=0:00:00.0)
[05/17 17:12:16    291s] End AAE Lib Interpolated Model. (MEM=1571.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:12:16    291s] Total number of fetched objects 1905
[05/17 17:12:16    291s] Total number of fetched objects 1905
[05/17 17:12:16    292s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:12:16    292s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/17 17:12:16    292s] End delay calculation. (MEM=1638.11 CPU=0:00:00.6 REAL=0:00:00.0)
[05/17 17:12:16    292s] End delay calculation (fullDC). (MEM=1601.49 CPU=0:00:00.8 REAL=0:00:01.0)
[05/17 17:12:16    292s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1601.5M) ***
[05/17 17:12:16    292s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:04:52 mem=1601.5M)
[05/17 17:12:18    292s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 41.369  | 45.064  | 41.369  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |     6 (331)      |   -1.323   |    14 (1108)     |
|   max_fanout   |     23 (23)      |    -68     |     24 (24)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/17 17:12:18    292s] Density: 6.183%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/17 17:12:18    292s] Total CPU time: 1.75 sec
[05/17 17:12:18    292s] Total Real time: 3.0 sec
[05/17 17:12:18    292s] Total Memory Usage: 1572.902344 Mbytes
[05/17 17:12:18    292s] Info: pop threads available for lower-level modules during optimization.
[05/17 17:12:18    292s] *** timeDesign #1 [finish] : cpu/real = 0:00:01.7/0:00:03.2 (0.5), totSession cpu/real = 0:04:52.6/0:39:15.9 (0.1), mem = 1572.9M
[05/17 17:12:18    292s] 
[05/17 17:12:18    292s] =============================================================================================
[05/17 17:12:18    292s]  Final TAT Report for timeDesign #1                                             21.12-s106_1
[05/17 17:12:18    292s] =============================================================================================
[05/17 17:12:18    292s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:12:18    292s] ---------------------------------------------------------------------------------------------
[05/17 17:12:18    292s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:12:18    292s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.7 % )     0:00:02.7 /  0:00:01.4    0.5
[05/17 17:12:18    292s] [ DrvReport              ]      1   0:00:01.4  (  44.6 % )     0:00:01.4 /  0:00:00.1    0.1
[05/17 17:12:18    292s] [ ExtractRC              ]      1   0:00:00.2  (   6.0 % )     0:00:00.2 /  0:00:00.1    0.8
[05/17 17:12:18    292s] [ TimingUpdate           ]      1   0:00:00.1  (   2.6 % )     0:00:00.9 /  0:00:00.9    1.0
[05/17 17:12:18    292s] [ FullDelayCalc          ]      1   0:00:00.9  (  26.9 % )     0:00:00.9 /  0:00:00.9    1.0
[05/17 17:12:18    292s] [ TimingReport           ]      1   0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.1    1.0
[05/17 17:12:18    292s] [ GenerateReports        ]      1   0:00:00.2  (   5.1 % )     0:00:00.2 /  0:00:00.1    0.9
[05/17 17:12:18    292s] [ MISC                   ]          0:00:00.3  (   8.8 % )     0:00:00.3 /  0:00:00.2    0.9
[05/17 17:12:18    292s] ---------------------------------------------------------------------------------------------
[05/17 17:12:18    292s]  timeDesign #1 TOTAL                0:00:03.2  ( 100.0 % )     0:00:03.2 /  0:00:01.7    0.5
[05/17 17:12:18    292s] ---------------------------------------------------------------------------------------------
[05/17 17:12:18    292s] 
[05/17 17:12:18    292s] # timeDesign -preCTS -prefix preCTS_hold -hold
<CMD> timeDesign -preCTS -prefix preCTS_hold -hold
[05/17 17:12:18    292s] *** timeDesign #2 [begin] : totSession cpu/real = 0:04:52.6/0:39:15.9 (0.1), mem = 1572.9M
[05/17 17:12:18    292s] 
[05/17 17:12:18    292s] TimeStamp Deleting Cell Server Begin ...
[05/17 17:12:18    292s] 
[05/17 17:12:18    292s] TimeStamp Deleting Cell Server End ...
[05/17 17:12:18    292s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1534.9M, EPOCH TIME: 1747516338.705579
[05/17 17:12:18    292s] All LLGs are deleted
[05/17 17:12:18    292s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1534.9M, EPOCH TIME: 1747516338.705678
[05/17 17:12:18    292s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1534.9M, EPOCH TIME: 1747516338.705745
[05/17 17:12:18    292s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1534.9M, EPOCH TIME: 1747516338.705875
[05/17 17:12:18    292s] Start to check current routing status for nets...
[05/17 17:12:18    292s] All nets are already routed correctly.
[05/17 17:12:18    292s] End to check current routing status for nets (mem=1534.9M)
[05/17 17:12:18    292s] Effort level <high> specified for reg2reg path_group
[05/17 17:12:18    292s] All LLGs are deleted
[05/17 17:12:18    292s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1549.7M, EPOCH TIME: 1747516338.834777
[05/17 17:12:18    292s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1549.7M, EPOCH TIME: 1747516338.838084
[05/17 17:12:18    292s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1549.7M, EPOCH TIME: 1747516338.838856
[05/17 17:12:18    292s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1549.7M, EPOCH TIME: 1747516338.842533
[05/17 17:12:18    292s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1549.7M, EPOCH TIME: 1747516338.869052
[05/17 17:12:18    292s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1549.7M, EPOCH TIME: 1747516338.870311
[05/17 17:12:18    292s] Fast DP-INIT is on for default
[05/17 17:12:18    292s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.037, MEM:1549.7M, EPOCH TIME: 1747516338.879376
[05/17 17:12:18    292s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.043, MEM:1549.7M, EPOCH TIME: 1747516338.881362
[05/17 17:12:18    292s] All LLGs are deleted
[05/17 17:12:18    292s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1549.7M, EPOCH TIME: 1747516338.887601
[05/17 17:12:18    292s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1549.7M, EPOCH TIME: 1747516338.890938
[05/17 17:12:18    292s] Starting delay calculation for Hold views
[05/17 17:12:18    292s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/17 17:12:18    292s] #################################################################################
[05/17 17:12:18    292s] # Design Stage: PreRoute
[05/17 17:12:18    292s] # Design Name: mcs4_pad_frame
[05/17 17:12:18    292s] # Design Mode: 45nm
[05/17 17:12:18    292s] # Analysis Mode: MMMC OCV 
[05/17 17:12:18    292s] # Parasitics Mode: No SPEF/RCDB 
[05/17 17:12:18    292s] # Signoff Settings: SI Off 
[05/17 17:12:18    292s] #################################################################################
[05/17 17:12:18    292s] Calculate late delays in OCV mode...
[05/17 17:12:18    292s] Calculate early delays in OCV mode...
[05/17 17:12:18    292s] Calculate late delays in OCV mode...
[05/17 17:12:18    292s] Calculate early delays in OCV mode...
[05/17 17:12:18    292s] Topological Sorting (REAL = 0:00:00.0, MEM = 1547.7M, InitMEM = 1547.7M)
[05/17 17:12:18    292s] Start delay calculation (fullDC) (1 T). (MEM=1547.71)
[05/17 17:12:18    292s] End AAE Lib Interpolated Model. (MEM=1567.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:12:19    293s] Total number of fetched objects 1905
[05/17 17:12:19    293s] Total number of fetched objects 1905
[05/17 17:12:19    293s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:12:19    293s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:12:19    293s] End delay calculation. (MEM=1609.19 CPU=0:00:00.6 REAL=0:00:00.0)
[05/17 17:12:19    293s] End delay calculation (fullDC). (MEM=1609.19 CPU=0:00:00.7 REAL=0:00:01.0)
[05/17 17:12:19    293s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1609.2M) ***
[05/17 17:12:19    293s] Turning on fast DC mode.
[05/17 17:12:19    293s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:04:54 mem=1609.2M)
[05/17 17:12:19    293s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.344  | -0.344  |  0.682  |
|           TNS (ns):|-404.888 |-404.888 |  0.000  |
|    Violating Paths:|  1545   |  1545   |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/17 17:12:19    293s] Density: 6.183%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/17 17:12:20    293s] Total CPU time: 1.33 sec
[05/17 17:12:20    293s] Total Real time: 2.0 sec
[05/17 17:12:20    293s] Total Memory Usage: 1526.175781 Mbytes
[05/17 17:12:20    293s] *** timeDesign #2 [finish] : cpu/real = 0:00:01.3/0:00:01.4 (0.9), totSession cpu/real = 0:04:53.9/0:39:17.3 (0.1), mem = 1526.2M
[05/17 17:12:20    293s] 
[05/17 17:12:20    293s] =============================================================================================
[05/17 17:12:20    293s]  Final TAT Report for timeDesign #2                                             21.12-s106_1
[05/17 17:12:20    293s] =============================================================================================
[05/17 17:12:20    293s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:12:20    293s] ---------------------------------------------------------------------------------------------
[05/17 17:12:20    293s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:12:20    293s] [ OptSummaryReport       ]      1   0:00:00.1  (   5.2 % )     0:00:01.1 /  0:00:01.1    1.0
[05/17 17:12:20    293s] [ TimingUpdate           ]      1   0:00:00.1  (   4.9 % )     0:00:00.8 /  0:00:00.8    1.0
[05/17 17:12:20    293s] [ FullDelayCalc          ]      1   0:00:00.8  (  54.2 % )     0:00:00.8 /  0:00:00.8    1.0
[05/17 17:12:20    293s] [ TimingReport           ]      1   0:00:00.1  (   6.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/17 17:12:20    293s] [ GenerateReports        ]      1   0:00:00.1  (  10.3 % )     0:00:00.1 /  0:00:00.1    0.7
[05/17 17:12:20    293s] [ MISC                   ]          0:00:00.3  (  19.4 % )     0:00:00.3 /  0:00:00.2    0.9
[05/17 17:12:20    293s] ---------------------------------------------------------------------------------------------
[05/17 17:12:20    293s]  timeDesign #2 TOTAL                0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.3    0.9
[05/17 17:12:20    293s] ---------------------------------------------------------------------------------------------
[05/17 17:12:20    293s] 
[05/17 17:12:20    293s] # suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/17 17:13:16    299s] # puts "\n--- Clock Tree Synthesis ---"
# set_ccopt_property buffer_cells ${CLOCK_BUFFER_CELLS}
<CMD> set_ccopt_property buffer_cells {CLKBUFX2 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20}
[05/17 17:13:16    299s] # set_ccopt_property inverter_cells ${CLOCK_INVERTER_CELLS}
<CMD> set_ccopt_property inverter_cells {CLKINVX1 CLKINVX2 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 CLKINVX12 CLKINVX16 CLKINVX20}
[05/17 17:13:16    299s] # set_ccopt_property target_max_trans ${TARGET_MAX_TRANS}
<CMD> set_ccopt_property target_max_trans 100ps
[05/17 17:13:16    299s] # create_ccopt_clock_tree_spec -file ${DESIGN_NAME}_ccopt_CTS.spec
<CMD> create_ccopt_clock_tree_spec -file mcs4_pad_frame_ccopt_CTS.spec
[05/17 17:13:16    299s] Creating clock tree spec for modes (timing configs): ConstraintMode_WC ConstraintMode_BC
[05/17 17:13:16    299s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[05/17 17:13:16    299s] 
[05/17 17:13:16    299s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/17 17:13:16    299s] Summary for sequential cells identification: 
[05/17 17:13:16    299s]   Identified SBFF number: 104
[05/17 17:13:16    299s]   Identified MBFF number: 16
[05/17 17:13:16    299s]   Identified SB Latch number: 0
[05/17 17:13:16    299s]   Identified MB Latch number: 0
[05/17 17:13:16    299s]   Not identified SBFF number: 16
[05/17 17:13:16    299s]   Not identified MBFF number: 0
[05/17 17:13:16    299s]   Not identified SB Latch number: 0
[05/17 17:13:16    299s]   Not identified MB Latch number: 0
[05/17 17:13:16    299s]   Number of sequential cells which are not FFs: 32
[05/17 17:13:16    299s]  Visiting view : AnalysisView_WC
[05/17 17:13:16    299s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:13:16    299s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:13:16    299s]  Visiting view : AnalysisView_BC
[05/17 17:13:16    299s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/17 17:13:16    299s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/17 17:13:16    299s]  Visiting view : AnalysisView_WC
[05/17 17:13:16    299s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:13:16    299s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:13:16    299s]  Visiting view : AnalysisView_BC
[05/17 17:13:16    299s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/17 17:13:16    299s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/17 17:13:16    299s] TLC MultiMap info (StdDelay):
[05/17 17:13:16    299s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/17 17:13:16    299s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/17 17:13:16    299s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/17 17:13:16    299s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/17 17:13:16    299s]  Setting StdDelay to: 38ps
[05/17 17:13:16    299s] 
[05/17 17:13:16    299s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/17 17:13:16    299s] Reset timing graph...
[05/17 17:13:16    299s] Ignoring AAE DB Resetting ...
[05/17 17:13:16    299s] Reset timing graph done.
[05/17 17:13:16    299s] Ignoring AAE DB Resetting ...
[05/17 17:13:16    299s] Analyzing clock structure...
[05/17 17:13:16    299s] Analyzing clock structure done.
[05/17 17:13:16    300s] Reset timing graph...
[05/17 17:13:16    300s] Ignoring AAE DB Resetting ...
[05/17 17:13:16    300s] Reset timing graph done.
[05/17 17:13:16    300s] Wrote: mcs4_pad_frame_ccopt_CTS.spec
[05/17 17:13:16    300s] # source ${DESIGN_NAME}_ccopt_CTS.spec
<CMD> get_ccopt_clock_trees
[05/17 17:13:16    300s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[05/17 17:13:16    300s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin sysclk true
[05/17 17:13:16    300s] <CMD> create_ccopt_clock_tree -name My_CLK -source sysclk -no_skew_group
[05/17 17:13:16    300s] Extracting original clock gating for My_CLK...
[05/17 17:13:16    300s]   clock_tree My_CLK contains 661 sinks and 0 clock gates.
[05/17 17:13:16    300s] Extracting original clock gating for My_CLK done.
[05/17 17:13:16    300s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DelayCorner_WC -early -clock_tree My_CLK 2.000
[05/17 17:13:16    300s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DelayCorner_WC -late -clock_tree My_CLK 2.750
[05/17 17:13:16    300s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DelayCorner_BC -early -clock_tree My_CLK 2.400
[05/17 17:13:16    300s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DelayCorner_BC -late -clock_tree My_CLK 3.300
[05/17 17:13:16    300s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_WC -early -rise -clock_tree My_CLK 1.000
[05/17 17:13:16    300s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_WC -early -fall -clock_tree My_CLK 0.750
[05/17 17:13:16    300s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_WC -late -rise -clock_tree My_CLK 1.000
[05/17 17:13:16    300s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_WC -late -fall -clock_tree My_CLK 0.750
[05/17 17:13:16    300s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_BC -early -rise -clock_tree My_CLK 1.200
[05/17 17:13:16    300s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_BC -early -fall -clock_tree My_CLK 0.900
[05/17 17:13:16    300s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_BC -late -rise -clock_tree My_CLK 1.200
[05/17 17:13:16    300s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_BC -late -fall -clock_tree My_CLK 0.900
[05/17 17:13:16    300s] <CMD> set_ccopt_property clock_period -pin sysclk 50
[05/17 17:13:16    300s] <CMD> set_ccopt_property timing_connectivity_info {}
[05/17 17:13:16    300s] <CMD> create_ccopt_skew_group -name My_CLK/ConstraintMode_WC -sources sysclk -auto_sinks
[05/17 17:13:16    300s] The skew group My_CLK/ConstraintMode_WC was created. It contains 661 sinks and 1 sources.
[05/17 17:13:16    300s] <CMD> set_ccopt_property include_source_latency -skew_group My_CLK/ConstraintMode_WC true
[05/17 17:13:16    300s] <CMD> set_ccopt_property target_insertion_delay -skew_group My_CLK/ConstraintMode_WC 3.000
[05/17 17:13:16    300s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group My_CLK/ConstraintMode_WC My_CLK
[05/17 17:13:16    300s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group My_CLK/ConstraintMode_WC ConstraintMode_WC
[05/17 17:13:16    300s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group My_CLK/ConstraintMode_WC DelayCorner_WC
[05/17 17:13:16    300s] <CMD> create_ccopt_skew_group -name My_CLK/ConstraintMode_BC -sources sysclk -auto_sinks
[05/17 17:13:16    300s] The skew group My_CLK/ConstraintMode_BC was created. It contains 661 sinks and 1 sources.
[05/17 17:13:16    300s] <CMD> set_ccopt_property include_source_latency -skew_group My_CLK/ConstraintMode_BC true
[05/17 17:13:16    300s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group My_CLK/ConstraintMode_BC My_CLK
[05/17 17:13:16    300s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group My_CLK/ConstraintMode_BC ConstraintMode_BC
[05/17 17:13:16    300s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group My_CLK/ConstraintMode_BC DelayCorner_BC
[05/17 17:13:16    300s] <CMD> check_ccopt_clock_tree_convergence
[05/17 17:13:16    300s] Checking clock tree convergence...
[05/17 17:13:16    300s] Checking clock tree convergence done.
[05/17 17:13:16    300s] <CMD> get_ccopt_property auto_design_state_for_ilms
[05/17 17:13:16    300s] # ccopt_design
<CMD> ccopt_design
[05/17 17:13:16    300s] #% Begin ccopt_design (date=05/17 17:13:16, mem=1265.9M)
[05/17 17:13:16    300s] Turning off fast DC mode.
[05/17 17:13:16    300s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:05:00.1/0:40:14.0 (0.1), mem = 1526.5M
[05/17 17:13:16    300s] Runtime...
[05/17 17:13:16    300s] **INFO: User's settings:
[05/17 17:13:16    300s] setNanoRouteMode -extractThirdPartyCompatible       false
[05/17 17:13:16    300s] setDesignMode -process                              45
[05/17 17:13:16    300s] setExtractRCMode -coupling_c_th                     0.1
[05/17 17:13:16    300s] setExtractRCMode -engine                            preRoute
[05/17 17:13:16    300s] setExtractRCMode -relative_c_th                     1
[05/17 17:13:16    300s] setExtractRCMode -total_c_th                        0
[05/17 17:13:16    300s] setDelayCalMode -enable_high_fanout                 true
[05/17 17:13:16    300s] setDelayCalMode -engine                             aae
[05/17 17:13:16    300s] setDelayCalMode -ignoreNetLoad                      false
[05/17 17:13:16    300s] setDelayCalMode -socv_accuracy_mode                 low
[05/17 17:13:16    300s] setOptMode -preserveAllSequential                   true
[05/17 17:13:16    300s] setPlaceMode -honorSoftBlockage                     true
[05/17 17:13:16    300s] setPlaceMode -place_design_floorplan_mode           false
[05/17 17:13:16    300s] setPlaceMode -place_detail_check_route              true
[05/17 17:13:16    300s] setPlaceMode -place_detail_preserve_routing         true
[05/17 17:13:16    300s] setPlaceMode -place_detail_remove_affected_routing  true
[05/17 17:13:16    300s] setPlaceMode -place_detail_swap_eeq_cells           false
[05/17 17:13:16    300s] setPlaceMode -place_global_clock_gate_aware         true
[05/17 17:13:16    300s] setPlaceMode -place_global_cong_effort              high
[05/17 17:13:16    300s] setPlaceMode -place_global_ignore_scan              true
[05/17 17:13:16    300s] setPlaceMode -place_global_ignore_spare             false
[05/17 17:13:16    300s] setPlaceMode -place_global_module_aware_spare       false
[05/17 17:13:16    300s] setPlaceMode -place_global_place_io_pins            true
[05/17 17:13:16    300s] setPlaceMode -place_global_reorder_scan             true
[05/17 17:13:16    300s] setPlaceMode -place_global_uniform_density          true
[05/17 17:13:16    300s] setPlaceMode -powerDriven                           false
[05/17 17:13:16    300s] setPlaceMode -timingDriven                          true
[05/17 17:13:16    300s] 
[05/17 17:13:16    300s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[05/17 17:13:16    300s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[05/17 17:13:16    300s] Set place::cacheFPlanSiteMark to 1
[05/17 17:13:16    300s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[05/17 17:13:16    300s] Using CCOpt effort standard.
[05/17 17:13:16    300s] CCOpt::Phase::Initialization...
[05/17 17:13:16    300s] Check Prerequisites...
[05/17 17:13:16    300s] Leaving CCOpt scope - CheckPlace...
[05/17 17:13:16    300s] OPERPROF: Starting checkPlace at level 1, MEM:1526.5M, EPOCH TIME: 1747516396.766088
[05/17 17:13:16    300s] z: 2, totalTracks: 1
[05/17 17:13:16    300s] z: 4, totalTracks: 1
[05/17 17:13:16    300s] z: 6, totalTracks: 1
[05/17 17:13:16    300s] z: 8, totalTracks: 1
[05/17 17:13:16    300s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/17 17:13:16    300s] All LLGs are deleted
[05/17 17:13:16    300s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1526.5M, EPOCH TIME: 1747516396.770892
[05/17 17:13:16    300s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1526.5M, EPOCH TIME: 1747516396.771403
[05/17 17:13:16    300s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1526.5M, EPOCH TIME: 1747516396.771581
[05/17 17:13:16    300s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1526.5M, EPOCH TIME: 1747516396.772959
[05/17 17:13:16    300s] Core basic site is CoreSite
[05/17 17:13:16    300s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1526.5M, EPOCH TIME: 1747516396.773188
[05/17 17:13:16    300s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.010, MEM:1526.5M, EPOCH TIME: 1747516396.783150
[05/17 17:13:16    300s] SiteArray: non-trimmed site array dimensions = 189 x 1909
[05/17 17:13:16    300s] SiteArray: use 1,548,288 bytes
[05/17 17:13:16    300s] SiteArray: current memory after site array memory allocation 1526.5M
[05/17 17:13:16    300s] SiteArray: FP blocked sites are writable
[05/17 17:13:16    300s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.018, MEM:1526.5M, EPOCH TIME: 1747516396.790911
[05/17 17:13:16    300s] 
[05/17 17:13:16    300s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:13:16    300s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.023, MEM:1526.5M, EPOCH TIME: 1747516396.795013
[05/17 17:13:16    300s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1526.5M, EPOCH TIME: 1747516396.798244
[05/17 17:13:16    300s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/17 17:13:16    300s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.007, MEM:1526.5M, EPOCH TIME: 1747516396.805385
[05/17 17:13:16    300s] Begin checking placement ... (start mem=1526.5M, init mem=1526.5M)
[05/17 17:13:16    300s] Begin checking exclusive groups violation ...
[05/17 17:13:16    300s] There are 0 groups to check, max #box is 0, total #box is 0
[05/17 17:13:16    300s] Finished checking exclusive groups violations. Found 0 Vio.
[05/17 17:13:16    300s] 
[05/17 17:13:16    300s] Running CheckPlace using 1 thread in normal mode...
[05/17 17:13:16    300s] 
[05/17 17:13:16    300s] ...checkPlace normal is done!
[05/17 17:13:16    300s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1526.5M, EPOCH TIME: 1747516396.828816
[05/17 17:13:16    300s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.014, MEM:1526.5M, EPOCH TIME: 1747516396.842508
[05/17 17:13:16    300s] *info: Placed = 1867          
[05/17 17:13:16    300s] *info: Unplaced = 0           
[05/17 17:13:16    300s] Placement Density:6.18%(7630/123394)
[05/17 17:13:16    300s] Placement Density (including fixed std cells):6.18%(7630/123394)
[05/17 17:13:16    300s] All LLGs are deleted
[05/17 17:13:16    300s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1526.5M, EPOCH TIME: 1747516396.848663
[05/17 17:13:16    300s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1526.5M, EPOCH TIME: 1747516396.849649
[05/17 17:13:16    300s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1526.5M)
[05/17 17:13:16    300s] OPERPROF: Finished checkPlace at level 1, CPU:0.050, REAL:0.087, MEM:1526.5M, EPOCH TIME: 1747516396.852885
[05/17 17:13:16    300s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/17 17:13:16    300s] Innovus will update I/O latencies
[05/17 17:13:16    300s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[05/17 17:13:16    300s] 
[05/17 17:13:16    300s] 
[05/17 17:13:16    300s] 
[05/17 17:13:16    300s] Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/17 17:13:16    300s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/17 17:13:16    300s] Info: 1 threads available for lower-level modules during optimization.
[05/17 17:13:16    300s] Executing ccopt post-processing.
[05/17 17:13:16    300s] Synthesizing clock trees with CCOpt...
[05/17 17:13:16    300s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/17 17:13:16    300s] CCOpt::Phase::PreparingToBalance...
[05/17 17:13:16    300s] Leaving CCOpt scope - Initializing power interface...
[05/17 17:13:16    300s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:16    300s] 
[05/17 17:13:16    300s] Positive (advancing) pin insertion delays
[05/17 17:13:16    300s] =========================================
[05/17 17:13:16    300s] 
[05/17 17:13:16    300s] Found 0 advancing pin insertion delay (0.000% of 661 clock tree sinks)
[05/17 17:13:16    300s] 
[05/17 17:13:16    300s] Negative (delaying) pin insertion delays
[05/17 17:13:16    300s] ========================================
[05/17 17:13:16    300s] 
[05/17 17:13:16    300s] Found 0 delaying pin insertion delay (0.000% of 661 clock tree sinks)
[05/17 17:13:16    300s] Notify start of optimization...
[05/17 17:13:16    300s] Notify start of optimization done.
[05/17 17:13:16    300s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[05/17 17:13:16    300s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1526.5M, EPOCH TIME: 1747516396.865339
[05/17 17:13:16    300s] All LLGs are deleted
[05/17 17:13:16    300s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1526.5M, EPOCH TIME: 1747516396.865437
[05/17 17:13:16    300s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1526.5M, EPOCH TIME: 1747516396.865518
[05/17 17:13:16    300s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1526.5M, EPOCH TIME: 1747516396.865659
[05/17 17:13:16    300s] ### Creating LA Mngr. totSessionCpu=0:05:00 mem=1526.5M
[05/17 17:13:16    300s] ### Creating LA Mngr, finished. totSessionCpu=0:05:00 mem=1526.5M
[05/17 17:13:16    300s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1526.51 MB )
[05/17 17:13:16    300s] (I)      ==================== Layers =====================
[05/17 17:13:16    300s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:13:16    300s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/17 17:13:16    300s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:13:16    300s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/17 17:13:16    300s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/17 17:13:16    300s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/17 17:13:16    300s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/17 17:13:16    300s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/17 17:13:16    300s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/17 17:13:16    300s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/17 17:13:16    300s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/17 17:13:16    300s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/17 17:13:16    300s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/17 17:13:16    300s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/17 17:13:16    300s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/17 17:13:16    300s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/17 17:13:16    300s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/17 17:13:16    300s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/17 17:13:16    300s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/17 17:13:16    300s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/17 17:13:16    300s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/17 17:13:16    300s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/17 17:13:16    300s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/17 17:13:16    300s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/17 17:13:16    300s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/17 17:13:16    300s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:13:16    300s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/17 17:13:16    300s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/17 17:13:16    300s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/17 17:13:16    300s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/17 17:13:16    300s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/17 17:13:16    300s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/17 17:13:16    300s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/17 17:13:16    300s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/17 17:13:16    300s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/17 17:13:16    300s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/17 17:13:16    300s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/17 17:13:16    300s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/17 17:13:16    300s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/17 17:13:16    300s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/17 17:13:16    300s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:13:16    300s] (I)      Started Import and model ( Curr Mem: 1526.51 MB )
[05/17 17:13:16    300s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:13:16    300s] (I)      == Non-default Options ==
[05/17 17:13:16    300s] (I)      Maximum routing layer                              : 11
[05/17 17:13:16    300s] (I)      Number of threads                                  : 1
[05/17 17:13:16    300s] (I)      Method to set GCell size                           : row
[05/17 17:13:16    300s] (I)      Counted 3515 PG shapes. We will not process PG shapes layer by layer.
[05/17 17:13:16    300s] (I)      Use row-based GCell size
[05/17 17:13:16    300s] (I)      Use row-based GCell align
[05/17 17:13:16    300s] (I)      layer 0 area = 80000
[05/17 17:13:16    300s] (I)      layer 1 area = 80000
[05/17 17:13:16    300s] (I)      layer 2 area = 80000
[05/17 17:13:16    300s] (I)      layer 3 area = 80000
[05/17 17:13:16    300s] (I)      layer 4 area = 80000
[05/17 17:13:16    300s] (I)      layer 5 area = 80000
[05/17 17:13:16    300s] (I)      layer 6 area = 80000
[05/17 17:13:16    300s] (I)      layer 7 area = 80000
[05/17 17:13:16    300s] (I)      layer 8 area = 80000
[05/17 17:13:16    300s] (I)      layer 9 area = 400000
[05/17 17:13:16    300s] (I)      layer 10 area = 400000
[05/17 17:13:16    300s] (I)      GCell unit size   : 3420
[05/17 17:13:16    300s] (I)      GCell multiplier  : 1
[05/17 17:13:16    300s] (I)      GCell row height  : 3420
[05/17 17:13:16    300s] (I)      Actual row height : 3420
[05/17 17:13:16    300s] (I)      GCell align ref   : 616000 616420
[05/17 17:13:16    300s] [NR-eGR] Track table information for default rule: 
[05/17 17:13:16    300s] [NR-eGR] Metal1 has single uniform track structure
[05/17 17:13:16    300s] [NR-eGR] Metal2 has single uniform track structure
[05/17 17:13:16    300s] [NR-eGR] Metal3 has single uniform track structure
[05/17 17:13:16    300s] [NR-eGR] Metal4 has single uniform track structure
[05/17 17:13:16    300s] [NR-eGR] Metal5 has single uniform track structure
[05/17 17:13:16    300s] [NR-eGR] Metal6 has single uniform track structure
[05/17 17:13:16    300s] [NR-eGR] Metal7 has single uniform track structure
[05/17 17:13:16    300s] [NR-eGR] Metal8 has single uniform track structure
[05/17 17:13:16    300s] [NR-eGR] Metal9 has single uniform track structure
[05/17 17:13:16    300s] [NR-eGR] Metal10 has single uniform track structure
[05/17 17:13:16    300s] [NR-eGR] Metal11 has single uniform track structure
[05/17 17:13:16    300s] (I)      ==================== Default via =====================
[05/17 17:13:16    300s] (I)      +----+------------------+----------------------------+
[05/17 17:13:16    300s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/17 17:13:16    300s] (I)      +----+------------------+----------------------------+
[05/17 17:13:16    300s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/17 17:13:16    300s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/17 17:13:16    300s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/17 17:13:16    300s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/17 17:13:16    300s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/17 17:13:16    300s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/17 17:13:16    300s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/17 17:13:16    300s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/17 17:13:16    300s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/17 17:13:16    300s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/17 17:13:16    300s] (I)      +----+------------------+----------------------------+
[05/17 17:13:16    300s] [NR-eGR] Read 4672 PG shapes
[05/17 17:13:16    300s] [NR-eGR] Read 0 clock shapes
[05/17 17:13:16    300s] [NR-eGR] Read 0 other shapes
[05/17 17:13:16    300s] [NR-eGR] #Routing Blockages  : 0
[05/17 17:13:16    300s] [NR-eGR] #Instance Blockages : 640
[05/17 17:13:16    300s] [NR-eGR] #PG Blockages       : 4672
[05/17 17:13:16    300s] [NR-eGR] #Halo Blockages     : 0
[05/17 17:13:16    300s] [NR-eGR] #Boundary Blockages : 0
[05/17 17:13:16    300s] [NR-eGR] #Clock Blockages    : 0
[05/17 17:13:16    300s] [NR-eGR] #Other Blockages    : 0
[05/17 17:13:16    300s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/17 17:13:16    300s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/17 17:13:16    300s] [NR-eGR] Read 1889 nets ( ignored 0 )
[05/17 17:13:16    300s] (I)      early_global_route_priority property id does not exist.
[05/17 17:13:16    300s] (I)      Read Num Blocks=5312  Num Prerouted Wires=0  Num CS=0
[05/17 17:13:16    300s] (I)      Layer 1 (V) : #blockages 1409 : #preroutes 0
[05/17 17:13:16    300s] (I)      Layer 2 (H) : #blockages 1124 : #preroutes 0
[05/17 17:13:17    300s] (I)      Layer 3 (V) : #blockages 1537 : #preroutes 0
[05/17 17:13:17    300s] (I)      Layer 4 (H) : #blockages 823 : #preroutes 0
[05/17 17:13:17    300s] (I)      Layer 5 (V) : #blockages 395 : #preroutes 0
[05/17 17:13:17    300s] (I)      Layer 6 (H) : #blockages 3 : #preroutes 0
[05/17 17:13:17    300s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/17 17:13:17    300s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/17 17:13:17    300s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/17 17:13:17    300s] (I)      Layer 10 (H) : #blockages 21 : #preroutes 0
[05/17 17:13:17    300s] (I)      Number of ignored nets                =      0
[05/17 17:13:17    300s] (I)      Number of connected nets              =      0
[05/17 17:13:17    300s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/17 17:13:17    300s] (I)      Number of clock nets                  =      2.  Ignored: No
[05/17 17:13:17    300s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/17 17:13:17    300s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/17 17:13:17    300s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/17 17:13:17    300s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/17 17:13:17    300s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/17 17:13:17    300s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/17 17:13:17    300s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/17 17:13:17    300s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/17 17:13:17    300s] (I)      Ndr track 0 does not exist
[05/17 17:13:17    300s] (I)      ---------------------Grid Graph Info--------------------
[05/17 17:13:17    300s] (I)      Routing area        : (0, 0) - (2000000, 1880000)
[05/17 17:13:17    300s] (I)      Core area           : (616000, 616420) - (1379600, 1262800)
[05/17 17:13:17    300s] (I)      Site width          :   400  (dbu)
[05/17 17:13:17    300s] (I)      Row height          :  3420  (dbu)
[05/17 17:13:17    300s] (I)      GCell row height    :  3420  (dbu)
[05/17 17:13:17    300s] (I)      GCell width         :  3420  (dbu)
[05/17 17:13:17    300s] (I)      GCell height        :  3420  (dbu)
[05/17 17:13:17    300s] (I)      Grid                :   585   550    11
[05/17 17:13:17    300s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/17 17:13:17    300s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/17 17:13:17    300s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/17 17:13:17    300s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/17 17:13:17    300s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/17 17:13:17    300s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/17 17:13:17    300s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/17 17:13:17    300s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[05/17 17:13:17    300s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/17 17:13:17    300s] (I)      Total num of tracks :  4947  5000  4947  5000  4947  5000  4947  5000  4947  1999  1978
[05/17 17:13:17    300s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/17 17:13:17    300s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/17 17:13:17    300s] (I)      --------------------------------------------------------
[05/17 17:13:17    300s] 
[05/17 17:13:17    300s] [NR-eGR] ============ Routing rule table ============
[05/17 17:13:17    300s] [NR-eGR] Rule id: 0  Nets: 1868
[05/17 17:13:17    300s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/17 17:13:17    300s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/17 17:13:17    300s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/17 17:13:17    300s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/17 17:13:17    300s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/17 17:13:17    300s] [NR-eGR] ========================================
[05/17 17:13:17    300s] [NR-eGR] 
[05/17 17:13:17    300s] (I)      =============== Blocked Tracks ===============
[05/17 17:13:17    300s] (I)      +-------+---------+----------+---------------+
[05/17 17:13:17    300s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/17 17:13:17    300s] (I)      +-------+---------+----------+---------------+
[05/17 17:13:17    300s] (I)      |     1 |       0 |        0 |         0.00% |
[05/17 17:13:17    300s] (I)      |     2 | 2750000 |   135190 |         4.92% |
[05/17 17:13:17    300s] (I)      |     3 | 2893995 |    61350 |         2.12% |
[05/17 17:13:17    300s] (I)      |     4 | 2750000 |   173513 |         6.31% |
[05/17 17:13:17    300s] (I)      |     5 | 2893995 |    49669 |         1.72% |
[05/17 17:13:17    300s] (I)      |     6 | 2750000 |    11408 |         0.41% |
[05/17 17:13:17    300s] (I)      |     7 | 2893995 |       96 |         0.00% |
[05/17 17:13:17    300s] (I)      |     8 | 2750000 |        0 |         0.00% |
[05/17 17:13:17    300s] (I)      |     9 | 2893995 |        0 |         0.00% |
[05/17 17:13:17    300s] (I)      |    10 | 1099450 |        0 |         0.00% |
[05/17 17:13:17    300s] (I)      |    11 | 1157130 |      705 |         0.06% |
[05/17 17:13:17    300s] (I)      +-------+---------+----------+---------------+
[05/17 17:13:17    300s] (I)      Finished Import and model ( CPU: 0.33 sec, Real: 0.36 sec, Curr Mem: 1568.93 MB )
[05/17 17:13:17    300s] (I)      Reset routing kernel
[05/17 17:13:17    300s] (I)      Started Global Routing ( Curr Mem: 1568.93 MB )
[05/17 17:13:17    300s] (I)      totalPins=7491  totalGlobalPin=7489 (99.97%)
[05/17 17:13:17    300s] (I)      total 2D Cap : 24428088 = (12624612 H, 11803476 V)
[05/17 17:13:17    300s] [NR-eGR] Layer group 1: route 1868 net(s) in layer range [2, 11]
[05/17 17:13:17    300s] (I)      
[05/17 17:13:17    300s] (I)      ============  Phase 1a Route ============
[05/17 17:13:17    300s] (I)      Usage: 28379 = (14627 H, 13752 V) = (0.12% H, 0.12% V) = (2.501e+04um H, 2.352e+04um V)
[05/17 17:13:17    300s] (I)      
[05/17 17:13:17    300s] (I)      ============  Phase 1b Route ============
[05/17 17:13:17    300s] (I)      Usage: 28379 = (14627 H, 13752 V) = (0.12% H, 0.12% V) = (2.501e+04um H, 2.352e+04um V)
[05/17 17:13:17    300s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.852809e+04um
[05/17 17:13:17    300s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/17 17:13:17    300s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/17 17:13:17    300s] (I)      
[05/17 17:13:17    300s] (I)      ============  Phase 1c Route ============
[05/17 17:13:17    300s] (I)      Usage: 28379 = (14627 H, 13752 V) = (0.12% H, 0.12% V) = (2.501e+04um H, 2.352e+04um V)
[05/17 17:13:17    300s] (I)      
[05/17 17:13:17    300s] (I)      ============  Phase 1d Route ============
[05/17 17:13:17    300s] (I)      Usage: 28379 = (14627 H, 13752 V) = (0.12% H, 0.12% V) = (2.501e+04um H, 2.352e+04um V)
[05/17 17:13:17    300s] (I)      
[05/17 17:13:17    300s] (I)      ============  Phase 1e Route ============
[05/17 17:13:17    300s] (I)      Usage: 28379 = (14627 H, 13752 V) = (0.12% H, 0.12% V) = (2.501e+04um H, 2.352e+04um V)
[05/17 17:13:17    300s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.852809e+04um
[05/17 17:13:17    300s] (I)      
[05/17 17:13:17    300s] (I)      ============  Phase 1l Route ============
[05/17 17:13:17    300s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/17 17:13:17    300s] (I)      Layer  2:    2618196     15408         0      105174     2640787    ( 3.83%) 
[05/17 17:13:17    300s] (I)      Layer  3:    2830387     14513         0       44154     2846646    ( 1.53%) 
[05/17 17:13:17    300s] (I)      Layer  4:    2589929       551         0      116656     2629305    ( 4.25%) 
[05/17 17:13:17    300s] (I)      Layer  5:    2840533       124         0       38781     2852019    ( 1.34%) 
[05/17 17:13:17    300s] (I)      Layer  6:    2733666         0         0        6857     2739104    ( 0.25%) 
[05/17 17:13:17    300s] (I)      Layer  7:    2888961         0         0          36     2890764    ( 0.00%) 
[05/17 17:13:17    300s] (I)      Layer  8:    2745000         0         0           0     2745961    ( 0.00%) 
[05/17 17:13:17    300s] (I)      Layer  9:    2889048         0         0           0     2890800    ( 0.00%) 
[05/17 17:13:17    300s] (I)      Layer 10:    1097451         0         0           0     1098384    ( 0.00%) 
[05/17 17:13:17    300s] (I)      Layer 11:    1154611         0         0         270     1156050    ( 0.02%) 
[05/17 17:13:17    300s] (I)      Total:      24387782     30596         0      311927    24489817    ( 1.26%) 
[05/17 17:13:17    300s] (I)      
[05/17 17:13:17    300s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/17 17:13:17    300s] [NR-eGR]                        OverCon            
[05/17 17:13:17    300s] [NR-eGR]                         #Gcell     %Gcell
[05/17 17:13:17    300s] [NR-eGR]        Layer               (1)    OverCon
[05/17 17:13:17    300s] [NR-eGR] ----------------------------------------------
[05/17 17:13:17    300s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:17    300s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:17    300s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:17    300s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:17    300s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:17    300s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:17    300s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:17    300s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:17    300s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:17    300s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:17    300s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:17    300s] [NR-eGR] ----------------------------------------------
[05/17 17:13:17    300s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/17 17:13:17    300s] [NR-eGR] 
[05/17 17:13:17    300s] (I)      Finished Global Routing ( CPU: 0.25 sec, Real: 0.28 sec, Curr Mem: 1576.94 MB )
[05/17 17:13:17    300s] (I)      total 2D Cap : 24431334 = (12625282 H, 11806052 V)
[05/17 17:13:17    300s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/17 17:13:17    300s] (I)      ============= Track Assignment ============
[05/17 17:13:17    300s] (I)      Started Track Assignment (1T) ( Curr Mem: 1576.94 MB )
[05/17 17:13:17    300s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/17 17:13:17    300s] (I)      Run Multi-thread track assignment
[05/17 17:13:17    301s] (I)      Finished Track Assignment (1T) ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1579.56 MB )
[05/17 17:13:17    301s] (I)      Started Export ( Curr Mem: 1579.56 MB )
[05/17 17:13:17    301s] [NR-eGR]                  Length (um)   Vias 
[05/17 17:13:17    301s] [NR-eGR] ------------------------------------
[05/17 17:13:17    301s] [NR-eGR]  Metal1   (1H)             0   7470 
[05/17 17:13:17    301s] [NR-eGR]  Metal2   (2V)         23540  12001 
[05/17 17:13:17    301s] [NR-eGR]  Metal3   (3H)         25259    188 
[05/17 17:13:17    301s] [NR-eGR]  Metal4   (4V)           969      2 
[05/17 17:13:17    301s] [NR-eGR]  Metal5   (5H)           212      0 
[05/17 17:13:17    301s] [NR-eGR]  Metal6   (6V)             0      0 
[05/17 17:13:17    301s] [NR-eGR]  Metal7   (7H)             0      0 
[05/17 17:13:17    301s] [NR-eGR]  Metal8   (8V)             0      0 
[05/17 17:13:17    301s] [NR-eGR]  Metal9   (9H)             0      0 
[05/17 17:13:17    301s] [NR-eGR]  Metal10  (10V)            0      0 
[05/17 17:13:17    301s] [NR-eGR]  Metal11  (11H)            0      0 
[05/17 17:13:17    301s] [NR-eGR] ------------------------------------
[05/17 17:13:17    301s] [NR-eGR]           Total        49979  19661 
[05/17 17:13:17    301s] [NR-eGR] --------------------------------------------------------------------------
[05/17 17:13:17    301s] [NR-eGR] Total half perimeter of net bounding box: 38854um
[05/17 17:13:17    301s] [NR-eGR] Total length: 49979um, number of vias: 19661
[05/17 17:13:17    301s] [NR-eGR] --------------------------------------------------------------------------
[05/17 17:13:17    301s] [NR-eGR] Total eGR-routed clock nets wire length: 3563um, number of vias: 1814
[05/17 17:13:17    301s] [NR-eGR] --------------------------------------------------------------------------
[05/17 17:13:17    301s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1579.56 MB )
[05/17 17:13:17    301s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.89 sec, Real: 0.97 sec, Curr Mem: 1543.56 MB )
[05/17 17:13:17    301s] (I)      ====================================== Runtime Summary =======================================
[05/17 17:13:17    301s] (I)       Step                                         %        Start       Finish      Real       CPU 
[05/17 17:13:17    301s] (I)      ----------------------------------------------------------------------------------------------
[05/17 17:13:17    301s] (I)       Early Global Route kernel              100.00%  2139.50 sec  2140.48 sec  0.97 sec  0.89 sec 
[05/17 17:13:17    301s] (I)       +-Import and model                      36.80%  2139.52 sec  2139.88 sec  0.36 sec  0.33 sec 
[05/17 17:13:17    301s] (I)       | +-Create place DB                      1.10%  2139.52 sec  2139.54 sec  0.01 sec  0.01 sec 
[05/17 17:13:17    301s] (I)       | | +-Import place data                  1.09%  2139.52 sec  2139.53 sec  0.01 sec  0.01 sec 
[05/17 17:13:17    301s] (I)       | | | +-Read instances and placement     0.29%  2139.52 sec  2139.53 sec  0.00 sec  0.01 sec 
[05/17 17:13:17    301s] (I)       | | | +-Read nets                        0.74%  2139.53 sec  2139.53 sec  0.01 sec  0.00 sec 
[05/17 17:13:17    301s] (I)       | +-Create route DB                     27.44%  2139.54 sec  2139.80 sec  0.27 sec  0.26 sec 
[05/17 17:13:17    301s] (I)       | | +-Import route data (1T)            27.36%  2139.54 sec  2139.80 sec  0.27 sec  0.25 sec 
[05/17 17:13:17    301s] (I)       | | | +-Read blockages ( Layer 2-11 )    0.39%  2139.54 sec  2139.54 sec  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)       | | | | +-Read routing blockages         0.00%  2139.54 sec  2139.54 sec  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)       | | | | +-Read instance blockages        0.11%  2139.54 sec  2139.54 sec  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)       | | | | +-Read PG blockages              0.12%  2139.54 sec  2139.54 sec  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)       | | | | +-Read clock blockages           0.00%  2139.54 sec  2139.54 sec  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)       | | | | +-Read other blockages           0.00%  2139.54 sec  2139.54 sec  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)       | | | | +-Read halo blockages            0.00%  2139.54 sec  2139.54 sec  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)       | | | | +-Read boundary cut boxes        0.00%  2139.54 sec  2139.54 sec  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)       | | | +-Read blackboxes                  0.00%  2139.54 sec  2139.54 sec  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)       | | | +-Read prerouted                   0.33%  2139.54 sec  2139.55 sec  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)       | | | +-Read unlegalized nets            0.05%  2139.55 sec  2139.55 sec  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)       | | | +-Read nets                        0.13%  2139.55 sec  2139.55 sec  0.00 sec  0.01 sec 
[05/17 17:13:17    301s] (I)       | | | +-Set up via pillars               0.00%  2139.55 sec  2139.55 sec  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)       | | | +-Initialize 3D grid graph         1.78%  2139.55 sec  2139.57 sec  0.02 sec  0.01 sec 
[05/17 17:13:17    301s] (I)       | | | +-Model blockage capacity         23.64%  2139.57 sec  2139.80 sec  0.23 sec  0.23 sec 
[05/17 17:13:17    301s] (I)       | | | | +-Initialize 3D capacity        22.10%  2139.57 sec  2139.79 sec  0.22 sec  0.22 sec 
[05/17 17:13:17    301s] (I)       | +-Read aux data                        0.00%  2139.80 sec  2139.80 sec  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)       | +-Others data preparation              0.42%  2139.80 sec  2139.81 sec  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)       | +-Create route kernel                  7.71%  2139.81 sec  2139.88 sec  0.08 sec  0.06 sec 
[05/17 17:13:17    301s] (I)       +-Global Routing                        28.48%  2139.88 sec  2140.16 sec  0.28 sec  0.25 sec 
[05/17 17:13:17    301s] (I)       | +-Initialization                       0.39%  2139.88 sec  2139.89 sec  0.00 sec  0.01 sec 
[05/17 17:13:17    301s] (I)       | +-Net group 1                         19.31%  2139.89 sec  2140.08 sec  0.19 sec  0.16 sec 
[05/17 17:13:17    301s] (I)       | | +-Generate topology                  0.38%  2139.89 sec  2139.89 sec  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)       | | +-Phase 1a                           1.82%  2139.94 sec  2139.96 sec  0.02 sec  0.02 sec 
[05/17 17:13:17    301s] (I)       | | | +-Pattern routing (1T)             1.29%  2139.94 sec  2139.95 sec  0.01 sec  0.01 sec 
[05/17 17:13:17    301s] (I)       | | | +-Add via demand to 2D             0.48%  2139.95 sec  2139.96 sec  0.00 sec  0.01 sec 
[05/17 17:13:17    301s] (I)       | | +-Phase 1b                           1.92%  2139.96 sec  2139.98 sec  0.02 sec  0.00 sec 
[05/17 17:13:17    301s] (I)       | | +-Phase 1c                           0.00%  2139.98 sec  2139.98 sec  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)       | | +-Phase 1d                           0.00%  2139.98 sec  2139.98 sec  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)       | | +-Phase 1e                           0.66%  2139.98 sec  2139.98 sec  0.01 sec  0.00 sec 
[05/17 17:13:17    301s] (I)       | | | +-Route legalization               0.00%  2139.98 sec  2139.98 sec  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)       | | +-Phase 1l                           9.50%  2139.98 sec  2140.08 sec  0.09 sec  0.09 sec 
[05/17 17:13:17    301s] (I)       | | | +-Layer assignment (1T)            3.35%  2140.04 sec  2140.08 sec  0.03 sec  0.03 sec 
[05/17 17:13:17    301s] (I)       | +-Clean cong LA                        0.00%  2140.08 sec  2140.08 sec  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)       +-Export 3D cong map                    13.19%  2140.16 sec  2140.29 sec  0.13 sec  0.13 sec 
[05/17 17:13:17    301s] (I)       | +-Export 2D cong map                   1.38%  2140.28 sec  2140.29 sec  0.01 sec  0.01 sec 
[05/17 17:13:17    301s] (I)       +-Extract Global 3D Wires                0.07%  2140.29 sec  2140.29 sec  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)       +-Track Assignment (1T)                 15.44%  2140.29 sec  2140.44 sec  0.15 sec  0.15 sec 
[05/17 17:13:17    301s] (I)       | +-Initialization                       0.01%  2140.29 sec  2140.29 sec  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)       | +-Track Assignment Kernel             15.29%  2140.29 sec  2140.44 sec  0.15 sec  0.15 sec 
[05/17 17:13:17    301s] (I)       | +-Free Memory                          0.00%  2140.44 sec  2140.44 sec  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)       +-Export                                 3.17%  2140.44 sec  2140.47 sec  0.03 sec  0.02 sec 
[05/17 17:13:17    301s] (I)       | +-Export DB wires                      1.18%  2140.44 sec  2140.46 sec  0.01 sec  0.01 sec 
[05/17 17:13:17    301s] (I)       | | +-Export all nets                    0.89%  2140.45 sec  2140.45 sec  0.01 sec  0.01 sec 
[05/17 17:13:17    301s] (I)       | | +-Set wire vias                      0.19%  2140.45 sec  2140.46 sec  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)       | +-Report wirelength                    1.11%  2140.46 sec  2140.47 sec  0.01 sec  0.01 sec 
[05/17 17:13:17    301s] (I)       | +-Update net boxes                     0.50%  2140.47 sec  2140.47 sec  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)       | +-Update timing                        0.00%  2140.47 sec  2140.47 sec  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)       +-Postprocess design                     0.44%  2140.47 sec  2140.48 sec  0.00 sec  0.01 sec 
[05/17 17:13:17    301s] (I)      ===================== Summary by functions =====================
[05/17 17:13:17    301s] (I)       Lv  Step                                 %      Real       CPU 
[05/17 17:13:17    301s] (I)      ----------------------------------------------------------------
[05/17 17:13:17    301s] (I)        0  Early Global Route kernel      100.00%  0.97 sec  0.89 sec 
[05/17 17:13:17    301s] (I)        1  Import and model                36.80%  0.36 sec  0.33 sec 
[05/17 17:13:17    301s] (I)        1  Global Routing                  28.48%  0.28 sec  0.25 sec 
[05/17 17:13:17    301s] (I)        1  Track Assignment (1T)           15.44%  0.15 sec  0.15 sec 
[05/17 17:13:17    301s] (I)        1  Export 3D cong map              13.19%  0.13 sec  0.13 sec 
[05/17 17:13:17    301s] (I)        1  Export                           3.17%  0.03 sec  0.02 sec 
[05/17 17:13:17    301s] (I)        1  Postprocess design               0.44%  0.00 sec  0.01 sec 
[05/17 17:13:17    301s] (I)        1  Extract Global 3D Wires          0.07%  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)        2  Create route DB                 27.44%  0.27 sec  0.26 sec 
[05/17 17:13:17    301s] (I)        2  Net group 1                     19.31%  0.19 sec  0.16 sec 
[05/17 17:13:17    301s] (I)        2  Track Assignment Kernel         15.29%  0.15 sec  0.15 sec 
[05/17 17:13:17    301s] (I)        2  Create route kernel              7.71%  0.08 sec  0.06 sec 
[05/17 17:13:17    301s] (I)        2  Export 2D cong map               1.38%  0.01 sec  0.01 sec 
[05/17 17:13:17    301s] (I)        2  Export DB wires                  1.18%  0.01 sec  0.01 sec 
[05/17 17:13:17    301s] (I)        2  Report wirelength                1.11%  0.01 sec  0.01 sec 
[05/17 17:13:17    301s] (I)        2  Create place DB                  1.10%  0.01 sec  0.01 sec 
[05/17 17:13:17    301s] (I)        2  Update net boxes                 0.50%  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)        2  Others data preparation          0.42%  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)        2  Initialization                   0.40%  0.00 sec  0.01 sec 
[05/17 17:13:17    301s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)        3  Import route data (1T)          27.36%  0.27 sec  0.25 sec 
[05/17 17:13:17    301s] (I)        3  Phase 1l                         9.50%  0.09 sec  0.09 sec 
[05/17 17:13:17    301s] (I)        3  Phase 1b                         1.92%  0.02 sec  0.00 sec 
[05/17 17:13:17    301s] (I)        3  Phase 1a                         1.82%  0.02 sec  0.02 sec 
[05/17 17:13:17    301s] (I)        3  Import place data                1.09%  0.01 sec  0.01 sec 
[05/17 17:13:17    301s] (I)        3  Export all nets                  0.89%  0.01 sec  0.01 sec 
[05/17 17:13:17    301s] (I)        3  Phase 1e                         0.66%  0.01 sec  0.00 sec 
[05/17 17:13:17    301s] (I)        3  Generate topology                0.38%  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)        3  Set wire vias                    0.19%  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)        4  Model blockage capacity         23.64%  0.23 sec  0.23 sec 
[05/17 17:13:17    301s] (I)        4  Layer assignment (1T)            3.35%  0.03 sec  0.03 sec 
[05/17 17:13:17    301s] (I)        4  Initialize 3D grid graph         1.78%  0.02 sec  0.01 sec 
[05/17 17:13:17    301s] (I)        4  Pattern routing (1T)             1.29%  0.01 sec  0.01 sec 
[05/17 17:13:17    301s] (I)        4  Read nets                        0.87%  0.01 sec  0.01 sec 
[05/17 17:13:17    301s] (I)        4  Add via demand to 2D             0.48%  0.00 sec  0.01 sec 
[05/17 17:13:17    301s] (I)        4  Read blockages ( Layer 2-11 )    0.39%  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)        4  Read prerouted                   0.33%  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)        4  Read instances and placement     0.29%  0.00 sec  0.01 sec 
[05/17 17:13:17    301s] (I)        4  Read unlegalized nets            0.05%  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)        5  Initialize 3D capacity          22.10%  0.22 sec  0.22 sec 
[05/17 17:13:17    301s] (I)        5  Read PG blockages                0.12%  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)        5  Read instance blockages          0.11%  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)        5  Read halo blockages              0.00%  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)        5  Read clock blockages             0.00%  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)        5  Read other blockages             0.00%  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/17 17:13:17    301s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.9 real=0:00:01.0)
[05/17 17:13:17    301s] Legalization setup...
[05/17 17:13:17    301s] Using cell based legalization.
[05/17 17:13:17    301s] Initializing placement interface...
[05/17 17:13:17    301s]   Use check_library -place or consult logv if problems occur.
[05/17 17:13:17    301s]   Leaving CCOpt scope - Initializing placement interface...
[05/17 17:13:17    301s] OPERPROF: Starting DPlace-Init at level 1, MEM:1536.6M, EPOCH TIME: 1747516397.877714
[05/17 17:13:17    301s] z: 2, totalTracks: 1
[05/17 17:13:17    301s] z: 4, totalTracks: 1
[05/17 17:13:17    301s] z: 6, totalTracks: 1
[05/17 17:13:17    301s] z: 8, totalTracks: 1
[05/17 17:13:17    301s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/17 17:13:17    301s] All LLGs are deleted
[05/17 17:13:17    301s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1536.6M, EPOCH TIME: 1747516397.882331
[05/17 17:13:17    301s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1536.6M, EPOCH TIME: 1747516397.882792
[05/17 17:13:17    301s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1536.6M, EPOCH TIME: 1747516397.883279
[05/17 17:13:17    301s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1536.6M, EPOCH TIME: 1747516397.884694
[05/17 17:13:17    301s] Core basic site is CoreSite
[05/17 17:13:17    301s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1536.6M, EPOCH TIME: 1747516397.908439
[05/17 17:13:17    301s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.010, MEM:1536.6M, EPOCH TIME: 1747516397.918244
[05/17 17:13:17    301s] SiteArray: non-trimmed site array dimensions = 189 x 1909
[05/17 17:13:17    301s] SiteArray: use 1,548,288 bytes
[05/17 17:13:17    301s] SiteArray: current memory after site array memory allocation 1536.6M
[05/17 17:13:17    301s] SiteArray: FP blocked sites are writable
[05/17 17:13:17    301s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/17 17:13:17    301s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1536.6M, EPOCH TIME: 1747516397.927079
[05/17 17:13:17    301s] Process 44867 wires and vias for routing blockage and capacity analysis
[05/17 17:13:17    301s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.014, MEM:1536.6M, EPOCH TIME: 1747516397.941490
[05/17 17:13:17    301s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.062, MEM:1536.6M, EPOCH TIME: 1747516397.946510
[05/17 17:13:17    301s] 
[05/17 17:13:17    301s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:13:17    301s] OPERPROF:     Starting CMU at level 3, MEM:1536.6M, EPOCH TIME: 1747516397.949298
[05/17 17:13:17    301s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1536.6M, EPOCH TIME: 1747516397.950458
[05/17 17:13:17    301s] 
[05/17 17:13:17    301s] Bad Lib Cell Checking (CMU) is done! (0)
[05/17 17:13:17    301s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.070, MEM:1536.6M, EPOCH TIME: 1747516397.953015
[05/17 17:13:17    301s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1536.6M, EPOCH TIME: 1747516397.953117
[05/17 17:13:17    301s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.003, MEM:1536.6M, EPOCH TIME: 1747516397.955817
[05/17 17:13:17    301s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1536.6MB).
[05/17 17:13:17    301s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.082, MEM:1536.6M, EPOCH TIME: 1747516397.959427
[05/17 17:13:17    301s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/17 17:13:17    301s] Initializing placement interface done.
[05/17 17:13:17    301s] Leaving CCOpt scope - Cleaning up placement interface...
[05/17 17:13:17    301s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1536.6M, EPOCH TIME: 1747516397.959718
[05/17 17:13:17    301s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.008, MEM:1536.6M, EPOCH TIME: 1747516397.967433
[05/17 17:13:17    301s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:17    301s] Leaving CCOpt scope - Initializing placement interface...
[05/17 17:13:17    301s] OPERPROF: Starting DPlace-Init at level 1, MEM:1536.6M, EPOCH TIME: 1747516397.984157
[05/17 17:13:17    301s] z: 2, totalTracks: 1
[05/17 17:13:17    301s] z: 4, totalTracks: 1
[05/17 17:13:17    301s] z: 6, totalTracks: 1
[05/17 17:13:17    301s] z: 8, totalTracks: 1
[05/17 17:13:17    301s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/17 17:13:17    301s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1536.6M, EPOCH TIME: 1747516397.989053
[05/17 17:13:18    301s] 
[05/17 17:13:18    301s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:13:18    301s] OPERPROF:     Starting CMU at level 3, MEM:1536.6M, EPOCH TIME: 1747516398.050866
[05/17 17:13:18    301s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:1536.6M, EPOCH TIME: 1747516398.054719
[05/17 17:13:18    301s] 
[05/17 17:13:18    301s] Bad Lib Cell Checking (CMU) is done! (0)
[05/17 17:13:18    301s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.069, MEM:1536.6M, EPOCH TIME: 1747516398.058046
[05/17 17:13:18    301s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1536.6M, EPOCH TIME: 1747516398.058159
[05/17 17:13:18    301s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.003, MEM:1536.6M, EPOCH TIME: 1747516398.061035
[05/17 17:13:18    301s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1536.6MB).
[05/17 17:13:18    301s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.078, MEM:1536.6M, EPOCH TIME: 1747516398.061662
[05/17 17:13:18    301s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/17 17:13:18    301s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:13:18    301s] (I)      Load db... (mem=1536.6M)
[05/17 17:13:18    301s] (I)      Read data from FE... (mem=1536.6M)
[05/17 17:13:18    301s] (I)      Number of ignored instance 0
[05/17 17:13:18    301s] (I)      Number of inbound cells 0
[05/17 17:13:18    301s] (I)      Number of opened ILM blockages 0
[05/17 17:13:18    301s] (I)      Number of instances temporarily fixed by detailed placement 30
[05/17 17:13:18    301s] (I)      numMoveCells=1867, numMacros=30  numPads=25  numMultiRowHeightInsts=0
[05/17 17:13:18    301s] (I)      cell height: 3420, count: 1867
[05/17 17:13:18    301s] (I)      Read rows... (mem=1536.6M)
[05/17 17:13:18    301s] (I)      Reading non-standard rows with height 6840
[05/17 17:13:18    301s] (I)      Done Read rows (cpu=0.000s, mem=1536.6M)
[05/17 17:13:18    301s] (I)      Done Read data from FE (cpu=0.000s, mem=1536.6M)
[05/17 17:13:18    301s] (I)      Done Load db (cpu=0.000s, mem=1536.6M)
[05/17 17:13:18    301s] (I)      Constructing placeable region... (mem=1536.6M)
[05/17 17:13:18    301s] (I)      Constructing bin map
[05/17 17:13:18    301s] (I)      Initialize bin information with width=34200 height=34200
[05/17 17:13:18    301s] (I)      Done constructing bin map
[05/17 17:13:18    301s] (I)      Compute region effective width... (mem=1536.6M)
[05/17 17:13:18    301s] (I)      Done Compute region effective width (cpu=0.000s, mem=1536.6M)
[05/17 17:13:18    301s] (I)      Done Constructing placeable region (cpu=0.000s, mem=1536.6M)
[05/17 17:13:18    301s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.2)
[05/17 17:13:18    301s] Validating CTS configuration...
[05/17 17:13:18    301s] Checking module port directions...
[05/17 17:13:18    301s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:18    301s] Non-default CCOpt properties:
[05/17 17:13:18    301s]   Public non-default CCOpt properties:
[05/17 17:13:18    301s]     buffer_cells is set for at least one object
[05/17 17:13:18    301s]     cts_merge_clock_gates is set for at least one object
[05/17 17:13:18    301s]     cts_merge_clock_logic is set for at least one object
[05/17 17:13:18    301s]     inverter_cells is set for at least one object
[05/17 17:13:18    301s]     route_type is set for at least one object
[05/17 17:13:18    301s]     source_latency is set for at least one object
[05/17 17:13:18    301s]     target_insertion_delay is set for at least one object
[05/17 17:13:18    301s]     target_max_trans is set for at least one object
[05/17 17:13:18    301s]     target_max_trans_sdc is set for at least one object
[05/17 17:13:18    301s]   No private non-default CCOpt properties
[05/17 17:13:18    301s] Route type trimming info:
[05/17 17:13:18    301s]   No route type modifications were made.
[05/17 17:13:18    301s] 
[05/17 17:13:18    301s] Trim Metal Layers:
[05/17 17:13:18    301s] LayerId::1 widthSet size::1
[05/17 17:13:18    301s] LayerId::2 widthSet size::1
[05/17 17:13:18    301s] LayerId::3 widthSet size::1
[05/17 17:13:18    301s] LayerId::4 widthSet size::1
[05/17 17:13:18    301s] LayerId::5 widthSet size::1
[05/17 17:13:18    301s] LayerId::6 widthSet size::1
[05/17 17:13:18    301s] LayerId::7 widthSet size::1
[05/17 17:13:18    301s] LayerId::8 widthSet size::1
[05/17 17:13:18    301s] LayerId::9 widthSet size::1
[05/17 17:13:18    301s] LayerId::10 widthSet size::1
[05/17 17:13:18    301s] LayerId::11 widthSet size::1
[05/17 17:13:18    301s] Updating RC grid for preRoute extraction ...
[05/17 17:13:18    301s] eee: pegSigSF::1.070000
[05/17 17:13:18    301s] Initializing multi-corner resistance tables ...
[05/17 17:13:18    301s] eee: l::1 avDens::0.095804 usedTrk::4587.104384 availTrk::47880.000000 sigTrk::4587.104384
[05/17 17:13:18    301s] eee: l::2 avDens::0.042947 usedTrk::1902.088881 availTrk::44289.000000 sigTrk::1902.088881
[05/17 17:13:18    301s] eee: l::3 avDens::0.041952 usedTrk::1714.168427 availTrk::40860.000000 sigTrk::1714.168427
[05/17 17:13:18    301s] eee: l::4 avDens::0.011709 usedTrk::395.434794 availTrk::33772.500000 sigTrk::395.434794
[05/17 17:13:18    301s] eee: l::5 avDens::0.011729 usedTrk::176.292691 availTrk::15030.000000 sigTrk::176.292691
[05/17 17:13:18    301s] eee: l::6 avDens::0.022336 usedTrk::80.209357 availTrk::3591.000000 sigTrk::80.209357
[05/17 17:13:18    301s] eee: l::7 avDens::0.005133 usedTrk::0.461988 availTrk::90.000000 sigTrk::0.461988
[05/17 17:13:18    301s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:13:18    301s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:13:18    301s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:13:18    301s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:13:18    301s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/17 17:13:18    301s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.023612 ; aWlH: 0.000000 ; Pmax: 0.804900 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/17 17:13:18    301s] End AAE Lib Interpolated Model. (MEM=1536.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:13:18    301s] Accumulated time to calculate placeable region: 0
[05/17 17:13:18    301s] Accumulated time to calculate placeable region: 0
[05/17 17:13:18    301s] Accumulated time to calculate placeable region: 0
[05/17 17:13:18    301s] Accumulated time to calculate placeable region: 0
[05/17 17:13:18    301s] Accumulated time to calculate placeable region: 0
[05/17 17:13:18    301s] Accumulated time to calculate placeable region: 0
[05/17 17:13:18    301s] Accumulated time to calculate placeable region: 0
[05/17 17:13:18    301s] Accumulated time to calculate placeable region: 0
[05/17 17:13:18    301s] (I)      Initializing Steiner engine. 
[05/17 17:13:18    301s] (I)      ==================== Layers =====================
[05/17 17:13:18    301s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:13:18    301s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/17 17:13:18    301s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:13:18    301s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/17 17:13:18    301s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/17 17:13:18    301s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/17 17:13:18    301s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/17 17:13:18    301s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/17 17:13:18    301s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/17 17:13:18    301s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/17 17:13:18    301s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/17 17:13:18    301s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/17 17:13:18    301s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/17 17:13:18    301s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/17 17:13:18    301s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/17 17:13:18    301s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/17 17:13:18    301s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/17 17:13:18    301s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/17 17:13:18    301s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/17 17:13:18    301s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/17 17:13:18    301s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/17 17:13:18    301s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/17 17:13:18    301s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/17 17:13:18    301s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/17 17:13:18    301s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/17 17:13:18    301s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:13:18    301s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/17 17:13:18    301s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/17 17:13:18    301s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/17 17:13:18    301s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/17 17:13:18    301s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/17 17:13:18    301s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/17 17:13:18    301s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/17 17:13:18    301s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/17 17:13:18    301s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/17 17:13:18    301s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/17 17:13:18    301s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/17 17:13:18    301s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/17 17:13:18    301s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/17 17:13:18    301s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/17 17:13:18    301s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:13:18    301s] Library trimming buffers in power domain auto-default and half-corner DelayCorner_WC:both.late removed 0 of 8 cells
[05/17 17:13:18    301s] Original list had 8 cells:
[05/17 17:13:18    301s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[05/17 17:13:18    301s] Library trimming was not able to trim any cells:
[05/17 17:13:18    301s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[05/17 17:13:18    301s] Accumulated time to calculate placeable region: 0
[05/17 17:13:18    301s] Accumulated time to calculate placeable region: 0
[05/17 17:13:18    301s] Accumulated time to calculate placeable region: 0
[05/17 17:13:18    301s] Accumulated time to calculate placeable region: 0
[05/17 17:13:18    301s] Accumulated time to calculate placeable region: 0
[05/17 17:13:18    301s] Accumulated time to calculate placeable region: 0
[05/17 17:13:18    301s] Accumulated time to calculate placeable region: 0
[05/17 17:13:18    301s] Accumulated time to calculate placeable region: 0
[05/17 17:13:18    301s] Accumulated time to calculate placeable region: 0
[05/17 17:13:18    302s] Library trimming inverters in power domain auto-default and half-corner DelayCorner_WC:both.late removed 1 of 9 cells
[05/17 17:13:18    302s] Original list had 9 cells:
[05/17 17:13:18    302s] CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1 
[05/17 17:13:18    302s] New trimmed list has 8 cells:
[05/17 17:13:18    302s] CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX2 CLKINVX1 
[05/17 17:13:18    302s] Accumulated time to calculate placeable region: 0
[05/17 17:13:18    302s] Accumulated time to calculate placeable region: 0
[05/17 17:13:18    302s] Accumulated time to calculate placeable region: 0
[05/17 17:13:18    302s] Accumulated time to calculate placeable region: 0
[05/17 17:13:18    302s] Accumulated time to calculate placeable region: 0
[05/17 17:13:18    302s] Accumulated time to calculate placeable region: 0
[05/17 17:13:18    302s] Accumulated time to calculate placeable region: 0
[05/17 17:13:18    302s] Accumulated time to calculate placeable region: 0
[05/17 17:13:18    302s] Accumulated time to calculate placeable region: 0
[05/17 17:13:18    302s] Accumulated time to calculate placeable region: 0
[05/17 17:13:18    302s] Accumulated time to calculate placeable region: 0
[05/17 17:13:18    302s] Accumulated time to calculate placeable region: 0
[05/17 17:13:18    302s] Accumulated time to calculate placeable region: 0
[05/17 17:13:18    302s] Accumulated time to calculate placeable region: 0
[05/17 17:13:18    302s] Accumulated time to calculate placeable region: 0
[05/17 17:13:18    302s] Accumulated time to calculate placeable region: 0
[05/17 17:13:18    302s] Accumulated time to calculate placeable region: 0
[05/17 17:13:20    303s] **WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of sysclk, which drives the root of clock_tree My_CLK. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
[05/17 17:13:20    303s] Clock tree balancer configuration for clock_tree My_CLK:
[05/17 17:13:20    303s] Non-default CCOpt properties:
[05/17 17:13:20    303s]   Public non-default CCOpt properties:
[05/17 17:13:20    303s]     cts_merge_clock_gates: true (default: false)
[05/17 17:13:20    303s]     cts_merge_clock_logic: true (default: false)
[05/17 17:13:20    303s]     route_type (leaf): default_route_type_leaf (default: default)
[05/17 17:13:20    303s]     route_type (top): default_route_type_nonleaf (default: default)
[05/17 17:13:20    303s]     route_type (trunk): default_route_type_nonleaf (default: default)
[05/17 17:13:20    303s]   No private non-default CCOpt properties
[05/17 17:13:20    303s] For power domain auto-default:
[05/17 17:13:20    303s]   Buffers:     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[05/17 17:13:20    303s]   Inverters:   {CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX2 CLKINVX1}
[05/17 17:13:20    303s]   Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[05/17 17:13:20    303s]   Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[05/17 17:13:20    303s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 123393.942um^2
[05/17 17:13:20    303s] Top Routing info:
[05/17 17:13:20    303s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/17 17:13:20    303s]   Unshielded; Mask Constraint: 0; Source: route_type.
[05/17 17:13:20    303s] Trunk Routing info:
[05/17 17:13:20    303s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/17 17:13:20    303s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/17 17:13:20    303s] Leaf Routing info:
[05/17 17:13:20    303s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/17 17:13:20    303s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/17 17:13:20    303s] For timing_corner DelayCorner_WC:both, late and power domain auto-default:
[05/17 17:13:20    303s]   Slew time target (leaf):    0.100ns
[05/17 17:13:20    303s]   Slew time target (trunk):   0.100ns
[05/17 17:13:20    303s]   Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[05/17 17:13:20    303s]   Buffer unit delay: 0.105ns
[05/17 17:13:20    303s]   Buffer max distance: 449.275um
[05/17 17:13:20    303s] Fastest wire driving cells and distances:
[05/17 17:13:20    303s]   Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=449.275um, saturatedSlew=0.086ns, speed=3197.687um per ns, cellArea=18.269um^2 per 1000um}
[05/17 17:13:20    303s]   Inverter  : {lib_cell:CLKINVX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=357.183um, saturatedSlew=0.084ns, speed=4434.301um per ns, cellArea=18.192um^2 per 1000um}
[05/17 17:13:20    303s]   Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=448.955um, saturatedSlew=0.090ns, speed=1281.264um per ns, cellArea=33.518um^2 per 1000um}
[05/17 17:13:20    303s]   Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=449.231um, saturatedSlew=0.090ns, speed=1282.418um per ns, cellArea=30.452um^2 per 1000um}
[05/17 17:13:20    303s] 
[05/17 17:13:20    303s] 
[05/17 17:13:20    303s] Logic Sizing Table:
[05/17 17:13:20    303s] 
[05/17 17:13:20    303s] ----------------------------------------------------------------
[05/17 17:13:20    303s] Cell     Instance count    Source         Eligible library cells
[05/17 17:13:20    303s] ----------------------------------------------------------------
[05/17 17:13:20    303s] PADDI          1           library set    {PADDI}
[05/17 17:13:20    303s] ----------------------------------------------------------------
[05/17 17:13:20    303s] 
[05/17 17:13:20    303s] 
[05/17 17:13:20    303s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'sysclk' in RC corner RC_Extraction_WC.
[05/17 17:13:20    303s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'sysclk'. Using estimated values, based on estimated route, as a fallback.
[05/17 17:13:20    303s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/17 17:13:20    303s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:20    303s] Clock tree My_CLK has 1 max_capacitance violation.
[05/17 17:13:20    303s] Clock tree balancer configuration for skew_group My_CLK/ConstraintMode_BC:
[05/17 17:13:20    303s]   Sources:                     pin sysclk
[05/17 17:13:20    303s]   Total number of sinks:       661
[05/17 17:13:20    303s]   Delay constrained sinks:     661
[05/17 17:13:20    303s]   Constrains:                  default
[05/17 17:13:20    303s]   Non-leaf sinks:              0
[05/17 17:13:20    303s]   Ignore pins:                 0
[05/17 17:13:20    303s]  Timing corner DelayCorner_WC:both.late:
[05/17 17:13:20    303s]   Skew target:                 0.105ns
[05/17 17:13:20    303s] Clock tree balancer configuration for skew_group My_CLK/ConstraintMode_WC:
[05/17 17:13:20    303s]   Sources:                     pin sysclk
[05/17 17:13:20    303s]   Total number of sinks:       661
[05/17 17:13:20    303s]   Delay constrained sinks:     661
[05/17 17:13:20    303s]   Constrains:                  default
[05/17 17:13:20    303s]   Non-leaf sinks:              0
[05/17 17:13:20    303s]   Ignore pins:                 0
[05/17 17:13:20    303s]  Timing corner DelayCorner_WC:both.late:
[05/17 17:13:20    303s]   Skew target:                 0.105ns
[05/17 17:13:20    303s]   Insertion delay target:      3.000ns
[05/17 17:13:20    303s] 
[05/17 17:13:20    303s] Clock Tree Violations Report
[05/17 17:13:20    303s] ============================
[05/17 17:13:20    303s] 
[05/17 17:13:20    303s] The clock tree has violations that CCOpt may not be able to correct due to the design settings.
[05/17 17:13:20    303s] A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
[05/17 17:13:20    303s] Consider reviewing your design and relaunching CCOpt.
[05/17 17:13:20    303s] 
[05/17 17:13:20    303s] 
[05/17 17:13:20    303s] Max Capacitance Violations
[05/17 17:13:20    303s] --------------------------
[05/17 17:13:20    303s] 
[05/17 17:13:20    303s] Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree My_CLK at (130.710,500.000), in power domain auto-default, which drives a net sysclk which has internal don't touch reasons: {is_pad_net}. Achieved capacitance of 2.387pF.
[05/17 17:13:20    303s] 
[05/17 17:13:20    303s] 
[05/17 17:13:20    303s] Primary reporting skew groups are:
[05/17 17:13:20    303s] skew_group My_CLK/ConstraintMode_BC with 661 clock sinks
[05/17 17:13:20    303s] 
[05/17 17:13:20    303s] Clock DAG stats initial state:
[05/17 17:13:20    303s]   cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
[05/17 17:13:20    303s]   misc counts      : r=1, pp=0
[05/17 17:13:20    303s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14400.000um^2
[05/17 17:13:20    303s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=820.190um, total=820.190um
[05/17 17:13:20    303s] Clock DAG library cell distribution initial state {count}:
[05/17 17:13:20    303s]  Logics: PADDI: 1 
[05/17 17:13:20    303s] Clock DAG hash initial state: 13988951137160858149 4613344443991451515
[05/17 17:13:20    303s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/17 17:13:20    303s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/17 17:13:20    303s] 
[05/17 17:13:20    303s] Layer information for route type default_route_type_leaf:
[05/17 17:13:20    303s] 
[05/17 17:13:20    303s] ----------------------------------------------------------------------
[05/17 17:13:20    303s] Layer      Preferred    Route    Res.          Cap.          RC
[05/17 17:13:20    303s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[05/17 17:13:20    303s] ----------------------------------------------------------------------
[05/17 17:13:20    303s] Metal1     N            H          1.227         0.111         0.136
[05/17 17:13:20    303s] Metal2     N            V          0.755         0.107         0.081
[05/17 17:13:20    303s] Metal3     Y            H          0.755         0.115         0.087
[05/17 17:13:20    303s] Metal4     Y            V          0.755         0.107         0.081
[05/17 17:13:20    303s] Metal5     N            H          0.755         0.111         0.084
[05/17 17:13:20    303s] Metal6     N            V          0.755         0.113         0.085
[05/17 17:13:20    303s] Metal7     N            H          0.755         0.116         0.088
[05/17 17:13:20    303s] Metal8     N            V          0.268         0.115         0.031
[05/17 17:13:20    303s] Metal9     N            H          0.268         0.600         0.160
[05/17 17:13:20    303s] Metal10    N            V          0.097         0.336         0.033
[05/17 17:13:20    303s] Metal11    N            H          0.095         0.415         0.040
[05/17 17:13:20    303s] ----------------------------------------------------------------------
[05/17 17:13:20    303s] 
[05/17 17:13:20    303s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/17 17:13:20    303s] Unshielded; Mask Constraint: 0; Source: route_type.
[05/17 17:13:20    303s] 
[05/17 17:13:20    303s] Layer information for route type default_route_type_nonleaf:
[05/17 17:13:20    303s] 
[05/17 17:13:20    303s] ----------------------------------------------------------------------
[05/17 17:13:20    303s] Layer      Preferred    Route    Res.          Cap.          RC
[05/17 17:13:20    303s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[05/17 17:13:20    303s] ----------------------------------------------------------------------
[05/17 17:13:20    303s] Metal1     N            H          1.227         0.160         0.196
[05/17 17:13:20    303s] Metal2     N            V          0.755         0.143         0.108
[05/17 17:13:20    303s] Metal3     Y            H          0.755         0.151         0.114
[05/17 17:13:20    303s] Metal4     Y            V          0.755         0.146         0.110
[05/17 17:13:20    303s] Metal5     N            H          0.755         0.146         0.110
[05/17 17:13:20    303s] Metal6     N            V          0.755         0.150         0.113
[05/17 17:13:20    303s] Metal7     N            H          0.755         0.153         0.116
[05/17 17:13:20    303s] Metal8     N            V          0.268         0.153         0.041
[05/17 17:13:20    303s] Metal9     N            H          0.268         0.967         0.259
[05/17 17:13:20    303s] Metal10    N            V          0.097         0.459         0.045
[05/17 17:13:20    303s] Metal11    N            H          0.095         0.587         0.056
[05/17 17:13:20    303s] ----------------------------------------------------------------------
[05/17 17:13:20    303s] 
[05/17 17:13:20    303s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/17 17:13:20    303s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/17 17:13:20    303s] 
[05/17 17:13:20    303s] Layer information for route type default_route_type_nonleaf:
[05/17 17:13:20    303s] 
[05/17 17:13:20    303s] ----------------------------------------------------------------------
[05/17 17:13:20    303s] Layer      Preferred    Route    Res.          Cap.          RC
[05/17 17:13:20    303s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[05/17 17:13:20    303s] ----------------------------------------------------------------------
[05/17 17:13:20    303s] Metal1     N            H          1.227         0.111         0.136
[05/17 17:13:20    303s] Metal2     N            V          0.755         0.107         0.081
[05/17 17:13:20    303s] Metal3     Y            H          0.755         0.115         0.087
[05/17 17:13:20    303s] Metal4     Y            V          0.755         0.107         0.081
[05/17 17:13:20    303s] Metal5     N            H          0.755         0.111         0.084
[05/17 17:13:20    303s] Metal6     N            V          0.755         0.113         0.085
[05/17 17:13:20    303s] Metal7     N            H          0.755         0.116         0.088
[05/17 17:13:20    303s] Metal8     N            V          0.268         0.115         0.031
[05/17 17:13:20    303s] Metal9     N            H          0.268         0.600         0.160
[05/17 17:13:20    303s] Metal10    N            V          0.097         0.336         0.033
[05/17 17:13:20    303s] Metal11    N            H          0.095         0.415         0.040
[05/17 17:13:20    303s] ----------------------------------------------------------------------
[05/17 17:13:20    303s] 
[05/17 17:13:20    303s] 
[05/17 17:13:20    303s] Via selection for estimated routes (rule default):
[05/17 17:13:20    303s] 
[05/17 17:13:20    303s] ----------------------------------------------------------------------------
[05/17 17:13:20    303s] Layer              Via Cell          Res.     Cap.     RC       Top of Stack
[05/17 17:13:20    303s] Range                                (Ohm)    (fF)     (fs)     Only
[05/17 17:13:20    303s] ----------------------------------------------------------------------------
[05/17 17:13:20    303s] Metal1-Metal2      M2_M1_VH          6.600    0.011    0.072    false
[05/17 17:13:20    303s] Metal2-Metal3      M3_M2_HH          6.600    0.008    0.054    false
[05/17 17:13:20    303s] Metal3-Metal4      M4_M3_VH          6.600    0.010    0.064    false
[05/17 17:13:20    303s] Metal4-Metal5      M5_M4_HH          6.600    0.008    0.054    false
[05/17 17:13:20    303s] Metal5-Metal6      M6_M5_VH          6.600    0.010    0.064    false
[05/17 17:13:20    303s] Metal6-Metal7      M7_M6_HV          6.600    0.010    0.065    false
[05/17 17:13:20    303s] Metal7-Metal8      M8_M7_VV          6.600    0.009    0.057    false
[05/17 17:13:20    303s] Metal8-Metal9      M9_M8_VH          0.280    0.021    0.006    false
[05/17 17:13:20    303s] Metal9-Metal10     M10_M9_VH         0.280    0.104    0.029    false
[05/17 17:13:20    303s] Metal10-Metal11    M11_M10_HV_NEW    0.060    0.053    0.003    false
[05/17 17:13:20    303s] ----------------------------------------------------------------------------
[05/17 17:13:20    303s] 
[05/17 17:13:20    303s] No ideal or dont_touch nets found in the clock tree
[05/17 17:13:20    303s] No dont_touch hnets found in the clock tree
[05/17 17:13:20    303s] No dont_touch hpins found in the clock network.
[05/17 17:13:20    303s] Checking for illegal sizes of clock logic instances...
[05/17 17:13:20    303s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:20    303s] 
[05/17 17:13:20    303s] Filtering reasons for cell type: inverter
[05/17 17:13:20    303s] =========================================
[05/17 17:13:20    303s] 
[05/17 17:13:20    303s] ----------------------------------------------------------------
[05/17 17:13:20    303s] Clock trees    Power domain    Reason              Library cells
[05/17 17:13:20    303s] ----------------------------------------------------------------
[05/17 17:13:20    303s] all            auto-default    Library trimming    { CLKINVX3 }
[05/17 17:13:20    303s] ----------------------------------------------------------------
[05/17 17:13:20    303s] 
[05/17 17:13:20    303s] Filtering reasons for cell type: logic cell
[05/17 17:13:20    303s] ===========================================
[05/17 17:13:20    303s] 
[05/17 17:13:20    303s] -------------------------------------------------------------------
[05/17 17:13:20    303s] Clock trees    Power domain    Reason                 Library cells
[05/17 17:13:20    303s] -------------------------------------------------------------------
[05/17 17:13:20    303s] all            auto-default    Cannot be legalized    { PADDI }
[05/17 17:13:20    303s] -------------------------------------------------------------------
[05/17 17:13:20    303s] 
[05/17 17:13:20    303s] 
[05/17 17:13:20    303s] Validating CTS configuration done. (took cpu=0:00:02.0 real=0:00:02.0)
[05/17 17:13:20    303s] CCOpt configuration status: all checks passed.
[05/17 17:13:20    303s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[05/17 17:13:20    303s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[05/17 17:13:20    303s]   No exclusion drivers are needed.
[05/17 17:13:20    303s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[05/17 17:13:20    303s] Antenna diode management...
[05/17 17:13:20    303s]   Found 0 antenna diodes in the clock trees.
[05/17 17:13:20    303s]   
[05/17 17:13:20    303s] Antenna diode management done.
[05/17 17:13:20    303s] Adding driver cells for primary IOs...
[05/17 17:13:20    303s]   
[05/17 17:13:20    303s]   ----------------------------------------------------------------------------------------------
[05/17 17:13:20    303s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[05/17 17:13:20    303s]   ----------------------------------------------------------------------------------------------
[05/17 17:13:20    303s]     (empty table)
[05/17 17:13:20    303s]   ----------------------------------------------------------------------------------------------
[05/17 17:13:20    303s]   
[05/17 17:13:20    303s]   
[05/17 17:13:20    303s] Adding driver cells for primary IOs done.
[05/17 17:13:20    303s] Adding driver cell for primary IO roots...
[05/17 17:13:20    303s] Adding driver cell for primary IO roots done.
[05/17 17:13:20    303s] Maximizing clock DAG abstraction...
[05/17 17:13:20    303s]   Removing clock DAG drivers
[05/17 17:13:20    303s] Maximizing clock DAG abstraction done.
[05/17 17:13:20    303s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:03.1 real=0:00:03.3)
[05/17 17:13:20    303s] Synthesizing clock trees...
[05/17 17:13:20    303s]   Preparing To Balance...
[05/17 17:13:20    303s]   Leaving CCOpt scope - Cleaning up placement interface...
[05/17 17:13:20    303s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1643.8M, EPOCH TIME: 1747516400.126233
[05/17 17:13:20    303s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.010, MEM:1639.8M, EPOCH TIME: 1747516400.136262
[05/17 17:13:20    303s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:20    303s]   Leaving CCOpt scope - Initializing placement interface...
[05/17 17:13:20    303s] OPERPROF: Starting DPlace-Init at level 1, MEM:1630.3M, EPOCH TIME: 1747516400.138021
[05/17 17:13:20    303s] z: 2, totalTracks: 1
[05/17 17:13:20    303s] z: 4, totalTracks: 1
[05/17 17:13:20    303s] z: 6, totalTracks: 1
[05/17 17:13:20    303s] z: 8, totalTracks: 1
[05/17 17:13:20    303s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/17 17:13:20    303s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1630.3M, EPOCH TIME: 1747516400.142839
[05/17 17:13:20    303s] 
[05/17 17:13:20    303s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:13:20    303s] OPERPROF:     Starting CMU at level 3, MEM:1630.3M, EPOCH TIME: 1747516400.180673
[05/17 17:13:20    303s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:1630.3M, EPOCH TIME: 1747516400.184681
[05/17 17:13:20    303s] 
[05/17 17:13:20    303s] Bad Lib Cell Checking (CMU) is done! (0)
[05/17 17:13:20    303s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.046, MEM:1630.3M, EPOCH TIME: 1747516400.189321
[05/17 17:13:20    303s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1630.3M, EPOCH TIME: 1747516400.189501
[05/17 17:13:20    303s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1630.3M, EPOCH TIME: 1747516400.189598
[05/17 17:13:20    303s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1630.3MB).
[05/17 17:13:20    303s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.052, MEM:1630.3M, EPOCH TIME: 1747516400.190457
[05/17 17:13:20    303s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/17 17:13:20    303s]   Merging duplicate siblings in DAG...
[05/17 17:13:20    303s]     Clock DAG stats before merging:
[05/17 17:13:20    303s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
[05/17 17:13:20    303s]       misc counts      : r=1, pp=0
[05/17 17:13:20    303s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14400.000um^2
[05/17 17:13:20    303s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=820.190um, total=820.190um
[05/17 17:13:20    303s]     Clock DAG library cell distribution before merging {count}:
[05/17 17:13:20    303s]      Logics: PADDI: 1 
[05/17 17:13:20    303s]     Clock DAG hash before merging: 13988951137160858149 4613344443991451515
[05/17 17:13:20    303s]     Resynthesising clock tree into netlist...
[05/17 17:13:20    303s]       Reset timing graph...
[05/17 17:13:20    303s] Ignoring AAE DB Resetting ...
[05/17 17:13:20    303s]       Reset timing graph done.
[05/17 17:13:20    303s]     Resynthesising clock tree into netlist done.
[05/17 17:13:20    303s]     
[05/17 17:13:20    303s]     Clock logic merging summary:
[05/17 17:13:20    303s]     
[05/17 17:13:20    303s]     -----------------------------------------------------------
[05/17 17:13:20    303s]     Description                           Number of occurrences
[05/17 17:13:20    303s]     -----------------------------------------------------------
[05/17 17:13:20    303s]     Total clock logics                              1
[05/17 17:13:20    303s]     Globally unique logic expressions               1
[05/17 17:13:20    303s]     Potentially mergeable clock logics              0
[05/17 17:13:20    303s]     Actually merged clock logics                    0
[05/17 17:13:20    303s]     -----------------------------------------------------------
[05/17 17:13:20    303s]     
[05/17 17:13:20    303s]     --------------------------------------------
[05/17 17:13:20    303s]     Cannot merge reason    Number of occurrences
[05/17 17:13:20    303s]     --------------------------------------------
[05/17 17:13:20    303s]     GloballyUnique                   1
[05/17 17:13:20    303s]     --------------------------------------------
[05/17 17:13:20    303s]     
[05/17 17:13:20    303s]     Disconnecting clock tree from netlist...
[05/17 17:13:20    303s]     Disconnecting clock tree from netlist done.
[05/17 17:13:20    303s]   Merging duplicate siblings in DAG done.
[05/17 17:13:20    303s]   Applying movement limits...
[05/17 17:13:20    303s]   Applying movement limits done.
[05/17 17:13:20    303s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/17 17:13:20    303s]   CCOpt::Phase::Construction...
[05/17 17:13:20    303s]   Stage::Clustering...
[05/17 17:13:20    303s]   Clustering...
[05/17 17:13:20    303s]     Clock DAG hash before 'Clustering': 13988951137160858149 4613344443991451515
[05/17 17:13:20    303s]     Initialize for clustering...
[05/17 17:13:20    303s]     Clock DAG stats before clustering:
[05/17 17:13:20    303s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
[05/17 17:13:20    303s]       misc counts      : r=1, pp=0
[05/17 17:13:20    303s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14400.000um^2
[05/17 17:13:20    303s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=820.190um, total=820.190um
[05/17 17:13:20    303s]     Clock DAG library cell distribution before clustering {count}:
[05/17 17:13:20    303s]      Logics: PADDI: 1 
[05/17 17:13:20    303s]     Clock DAG hash before clustering: 13988951137160858149 4613344443991451515
[05/17 17:13:20    303s]     Computing optimal clock node locations...
[05/17 17:13:20    303s]       Optimal path computation stats:
[05/17 17:13:20    303s]         Successful          : 0
[05/17 17:13:20    303s]         Unsuccessful        : 0
[05/17 17:13:20    303s]         Immovable           : 2
[05/17 17:13:20    303s]         lockedParentLocation: 0
[05/17 17:13:20    303s]       Unsuccessful details:
[05/17 17:13:20    303s]       
[05/17 17:13:20    303s]     Computing optimal clock node locations done.
[05/17 17:13:20    303s]     Computing max distances from locked parents...
[05/17 17:13:20    303s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[05/17 17:13:20    303s]     Computing max distances from locked parents done.
[05/17 17:13:20    303s] End AAE Lib Interpolated Model. (MEM=1630.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:13:20    303s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:20    303s]     Bottom-up phase...
[05/17 17:13:20    303s]     Clustering bottom-up starting from leaves...
[05/17 17:13:20    303s]       Clustering clock_tree My_CLK...
[05/17 17:13:20    303s]       Clustering clock_tree My_CLK done.
[05/17 17:13:20    303s]     Clustering bottom-up starting from leaves done.
[05/17 17:13:20    303s]     Rebuilding the clock tree after clustering...
[05/17 17:13:20    303s]     Rebuilding the clock tree after clustering done.
[05/17 17:13:20    303s]     Clock DAG stats after bottom-up phase:
[05/17 17:13:20    303s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=1, total=10
[05/17 17:13:20    303s]       misc counts      : r=1, pp=0
[05/17 17:13:20    303s]       cell areas       : b=68.400um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14468.400um^2
[05/17 17:13:20    303s]       hp wire lengths  : top=0.000um, trunk=625.020um, leaf=1381.160um, total=2006.180um
[05/17 17:13:20    303s]     Clock DAG library cell distribution after bottom-up phase {count}:
[05/17 17:13:20    303s]        Bufs: CLKBUFX20: 5 CLKBUFX16: 4 
[05/17 17:13:20    303s]      Logics: PADDI: 1 
[05/17 17:13:20    303s]     Clock DAG hash after bottom-up phase: 2356736749713552845 1629560006830355318
[05/17 17:13:20    303s]     Bottom-up phase done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/17 17:13:20    303s]     Legalizing clock trees...
[05/17 17:13:20    303s]     Resynthesising clock tree into netlist...
[05/17 17:13:20    303s]       Reset timing graph...
[05/17 17:13:20    303s] Ignoring AAE DB Resetting ...
[05/17 17:13:20    303s]       Reset timing graph done.
[05/17 17:13:20    303s]     Resynthesising clock tree into netlist done.
[05/17 17:13:20    303s]     Commiting net attributes....
[05/17 17:13:20    303s]     Commiting net attributes. done.
[05/17 17:13:20    303s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_sysclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[05/17 17:13:20    303s]     Leaving CCOpt scope - ClockRefiner...
[05/17 17:13:20    303s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1630.3M, EPOCH TIME: 1747516400.740642
[05/17 17:13:20    303s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.016, MEM:1592.3M, EPOCH TIME: 1747516400.756164
[05/17 17:13:20    303s]     Assigned high priority to 671 instances.
[05/17 17:13:20    303s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[05/17 17:13:20    303s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[05/17 17:13:20    303s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1592.3M, EPOCH TIME: 1747516400.786560
[05/17 17:13:20    303s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1592.3M, EPOCH TIME: 1747516400.786784
[05/17 17:13:20    303s] z: 2, totalTracks: 1
[05/17 17:13:20    303s] z: 4, totalTracks: 1
[05/17 17:13:20    303s] z: 6, totalTracks: 1
[05/17 17:13:20    303s] z: 8, totalTracks: 1
[05/17 17:13:20    303s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/17 17:13:20    303s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1592.3M, EPOCH TIME: 1747516400.793808
[05/17 17:13:20    303s] 
[05/17 17:13:20    303s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:13:20    303s] OPERPROF:       Starting CMU at level 4, MEM:1592.3M, EPOCH TIME: 1747516400.839376
[05/17 17:13:20    303s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.004, MEM:1592.3M, EPOCH TIME: 1747516400.843417
[05/17 17:13:20    303s] 
[05/17 17:13:20    303s] Bad Lib Cell Checking (CMU) is done! (0)
[05/17 17:13:20    303s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.053, MEM:1592.3M, EPOCH TIME: 1747516400.846631
[05/17 17:13:20    303s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1592.3M, EPOCH TIME: 1747516400.846766
[05/17 17:13:20    303s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.003, MEM:1592.3M, EPOCH TIME: 1747516400.849609
[05/17 17:13:20    303s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1592.3MB).
[05/17 17:13:20    303s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.063, MEM:1592.3M, EPOCH TIME: 1747516400.850255
[05/17 17:13:20    303s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.064, MEM:1592.3M, EPOCH TIME: 1747516400.850315
[05/17 17:13:20    303s] TDRefine: refinePlace mode is spiral
[05/17 17:13:20    303s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.10379.2
[05/17 17:13:20    303s] OPERPROF: Starting RefinePlace at level 1, MEM:1592.3M, EPOCH TIME: 1747516400.853097
[05/17 17:13:20    303s] *** Starting refinePlace (0:05:04 mem=1592.3M) ***
[05/17 17:13:20    303s] Total net bbox length = 4.004e+04 (2.121e+04 1.883e+04) (ext = 2.697e+03)
[05/17 17:13:20    303s] 
[05/17 17:13:20    303s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:13:20    303s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1592.3M, EPOCH TIME: 1747516400.857801
[05/17 17:13:20    303s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/17 17:13:20    303s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.001, MEM:1592.3M, EPOCH TIME: 1747516400.858781
[05/17 17:13:20    303s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/17 17:13:20    303s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:13:20    303s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:13:20    303s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1592.3M, EPOCH TIME: 1747516400.864682
[05/17 17:13:20    303s] Starting refinePlace ...
[05/17 17:13:20    303s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:13:20    303s] One DDP V2 for no tweak run.
[05/17 17:13:20    303s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:13:20    303s]   Spread Effort: high, standalone mode, useDDP on.
[05/17 17:13:20    303s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1592.3MB) @(0:05:04 - 0:05:04).
[05/17 17:13:20    303s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/17 17:13:20    303s] wireLenOptFixPriorityInst 661 inst fixed
[05/17 17:13:20    303s] 
[05/17 17:13:20    303s] Running Spiral with 1 thread in Normal Mode  fetchWidth=99 
[05/17 17:13:20    304s] Move report: legalization moves 16 insts, mean move: 1.68 um, max move: 2.51 um spiral
[05/17 17:13:20    304s] 	Max move on inst (mcs4_core_g25999__4733): (373.00, 487.76) --> (373.80, 486.05)
[05/17 17:13:20    304s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/17 17:13:20    304s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/17 17:13:20    304s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1612.3MB) @(0:05:04 - 0:05:04).
[05/17 17:13:20    304s] Move report: Detail placement moves 16 insts, mean move: 1.68 um, max move: 2.51 um 
[05/17 17:13:20    304s] 	Max move on inst (mcs4_core_g25999__4733): (373.00, 487.76) --> (373.80, 486.05)
[05/17 17:13:20    304s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1612.3MB
[05/17 17:13:20    304s] Statistics of distance of Instance movement in refine placement:
[05/17 17:13:20    304s]   maximum (X+Y) =         2.51 um
[05/17 17:13:20    304s]   inst (mcs4_core_g25999__4733) with max move: (373, 487.76) -> (373.8, 486.05)
[05/17 17:13:20    304s]   mean    (X+Y) =         1.68 um
[05/17 17:13:20    304s] Summary Report:
[05/17 17:13:20    304s] Instances move: 16 (out of 1876 movable)
[05/17 17:13:20    304s] Instances flipped: 0
[05/17 17:13:20    304s] Mean displacement: 1.68 um
[05/17 17:13:20    304s] Max displacement: 2.51 um (Instance: mcs4_core_g25999__4733) (373, 487.76) -> (373.8, 486.05)
[05/17 17:13:20    304s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: NOR2BX1
[05/17 17:13:20    304s] Total instances moved : 16
[05/17 17:13:20    304s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.060, REAL:0.085, MEM:1612.3M, EPOCH TIME: 1747516400.949654
[05/17 17:13:20    304s] Total net bbox length = 4.004e+04 (2.121e+04 1.883e+04) (ext = 2.697e+03)
[05/17 17:13:20    304s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1612.3MB
[05/17 17:13:20    304s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1612.3MB) @(0:05:04 - 0:05:04).
[05/17 17:13:20    304s] *** Finished refinePlace (0:05:04 mem=1612.3M) ***
[05/17 17:13:20    304s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.10379.2
[05/17 17:13:20    304s] OPERPROF: Finished RefinePlace at level 1, CPU:0.070, REAL:0.100, MEM:1612.3M, EPOCH TIME: 1747516400.953046
[05/17 17:13:20    304s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1612.3M, EPOCH TIME: 1747516400.953111
[05/17 17:13:20    304s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.008, MEM:1609.3M, EPOCH TIME: 1747516400.961268
[05/17 17:13:20    304s]     ClockRefiner summary
[05/17 17:13:20    304s]     All clock instances: Moved 9, flipped 7 and cell swapped 0 (out of a total of 671).
[05/17 17:13:20    304s]     The largest move was 1.71 um for mcs4_core_ram_0_ram3_ram_array_reg[13][3].
[05/17 17:13:20    304s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 10).
[05/17 17:13:20    304s]     Clock sinks: Moved 9, flipped 7 and cell swapped 0 (out of a total of 661).
[05/17 17:13:20    304s]     The largest move was 1.71 um for mcs4_core_ram_0_ram3_ram_array_reg[13][3].
[05/17 17:13:20    304s]     Revert refine place priority changes on 0 instances.
[05/17 17:13:20    304s] OPERPROF: Starting DPlace-Init at level 1, MEM:1609.3M, EPOCH TIME: 1747516400.979323
[05/17 17:13:20    304s] z: 2, totalTracks: 1
[05/17 17:13:20    304s] z: 4, totalTracks: 1
[05/17 17:13:20    304s] z: 6, totalTracks: 1
[05/17 17:13:20    304s] z: 8, totalTracks: 1
[05/17 17:13:20    304s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/17 17:13:20    304s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1609.3M, EPOCH TIME: 1747516400.988547
[05/17 17:13:21    304s] 
[05/17 17:13:21    304s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:13:21    304s] OPERPROF:     Starting CMU at level 3, MEM:1609.3M, EPOCH TIME: 1747516401.019962
[05/17 17:13:21    304s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.006, MEM:1609.3M, EPOCH TIME: 1747516401.025998
[05/17 17:13:21    304s] 
[05/17 17:13:21    304s] Bad Lib Cell Checking (CMU) is done! (0)
[05/17 17:13:21    304s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.041, MEM:1609.3M, EPOCH TIME: 1747516401.029185
[05/17 17:13:21    304s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1609.3M, EPOCH TIME: 1747516401.029342
[05/17 17:13:21    304s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.003, MEM:1609.3M, EPOCH TIME: 1747516401.032300
[05/17 17:13:21    304s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1609.3MB).
[05/17 17:13:21    304s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.054, MEM:1609.3M, EPOCH TIME: 1747516401.032930
[05/17 17:13:21    304s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.3)
[05/17 17:13:21    304s]     Disconnecting clock tree from netlist...
[05/17 17:13:21    304s]     Disconnecting clock tree from netlist done.
[05/17 17:13:21    304s]     Leaving CCOpt scope - Cleaning up placement interface...
[05/17 17:13:21    304s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1609.3M, EPOCH TIME: 1747516401.039789
[05/17 17:13:21    304s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.008, MEM:1609.3M, EPOCH TIME: 1747516401.047584
[05/17 17:13:21    304s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:21    304s]     Leaving CCOpt scope - Initializing placement interface...
[05/17 17:13:21    304s] OPERPROF: Starting DPlace-Init at level 1, MEM:1609.3M, EPOCH TIME: 1747516401.050772
[05/17 17:13:21    304s] z: 2, totalTracks: 1
[05/17 17:13:21    304s] z: 4, totalTracks: 1
[05/17 17:13:21    304s] z: 6, totalTracks: 1
[05/17 17:13:21    304s] z: 8, totalTracks: 1
[05/17 17:13:21    304s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/17 17:13:21    304s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1609.3M, EPOCH TIME: 1747516401.055925
[05/17 17:13:21    304s] 
[05/17 17:13:21    304s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:13:21    304s] OPERPROF:     Starting CMU at level 3, MEM:1609.3M, EPOCH TIME: 1747516401.090321
[05/17 17:13:21    304s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.005, MEM:1609.3M, EPOCH TIME: 1747516401.094926
[05/17 17:13:21    304s] 
[05/17 17:13:21    304s] Bad Lib Cell Checking (CMU) is done! (0)
[05/17 17:13:21    304s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.045, MEM:1609.3M, EPOCH TIME: 1747516401.100495
[05/17 17:13:21    304s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1609.3M, EPOCH TIME: 1747516401.103365
[05/17 17:13:21    304s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1609.3M, EPOCH TIME: 1747516401.103565
[05/17 17:13:21    304s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1609.3MB).
[05/17 17:13:21    304s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.053, MEM:1609.3M, EPOCH TIME: 1747516401.104022
[05/17 17:13:21    304s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/17 17:13:21    304s]     Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/17 17:13:21    304s] End AAE Lib Interpolated Model. (MEM=1609.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:13:21    304s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'sysclk' in RC corner RC_Extraction_WC.
[05/17 17:13:21    304s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'sysclk'. Using estimated values, based on estimated route, as a fallback.
[05/17 17:13:21    304s]     Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:21    304s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_sysclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[05/17 17:13:21    304s]     
[05/17 17:13:21    304s]     Clock tree legalization - Histogram:
[05/17 17:13:21    304s]     ====================================
[05/17 17:13:21    304s]     
[05/17 17:13:21    304s]     --------------------------------
[05/17 17:13:21    304s]     Movement (um)    Number of cells
[05/17 17:13:21    304s]     --------------------------------
[05/17 17:13:21    304s]       (empty table)
[05/17 17:13:21    304s]     --------------------------------
[05/17 17:13:21    304s]     
[05/17 17:13:21    304s]     
[05/17 17:13:21    304s]     Clock tree legalization - There are no Movements:
[05/17 17:13:21    304s]     =================================================
[05/17 17:13:21    304s]     
[05/17 17:13:21    304s]     ---------------------------------------------
[05/17 17:13:21    304s]     Movement (um)    Desired     Achieved    Node
[05/17 17:13:21    304s]                      location    location    
[05/17 17:13:21    304s]     ---------------------------------------------
[05/17 17:13:21    304s]       (empty table)
[05/17 17:13:21    304s]     ---------------------------------------------
[05/17 17:13:21    304s]     
[05/17 17:13:21    304s]     Legalizing clock trees done. (took cpu=0:00:00.3 real=0:00:00.4)
[05/17 17:13:21    304s]     Clock DAG stats after 'Clustering':
[05/17 17:13:21    304s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=1, total=10
[05/17 17:13:21    304s]       misc counts      : r=1, pp=0
[05/17 17:13:21    304s]       cell areas       : b=68.400um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14468.400um^2
[05/17 17:13:21    304s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.403pF
[05/17 17:13:21    304s]       sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/17 17:13:21    304s]       wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.244pF, total=0.276pF
[05/17 17:13:21    304s]       wire lengths     : top=0.000um, trunk=543.720um, leaf=3722.188um, total=4265.908um
[05/17 17:13:21    304s]       hp wire lengths  : top=0.000um, trunk=655.400um, leaf=1380.450um, total=2035.850um
[05/17 17:13:21    304s]     Clock DAG net violations after 'Clustering':
[05/17 17:13:21    304s]       Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[05/17 17:13:21    304s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[05/17 17:13:21    304s]       Trunk : target=0.100ns count=3 avg=0.054ns sd=0.047ns min=0.000ns max=0.082ns {1 <= 0.060ns, 1 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/17 17:13:21    304s]       Leaf  : target=0.100ns count=8 avg=0.095ns sd=0.003ns min=0.091ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 5 <= 0.100ns}
[05/17 17:13:21    304s]     Clock DAG library cell distribution after 'Clustering' {count}:
[05/17 17:13:21    304s]        Bufs: CLKBUFX20: 5 CLKBUFX16: 4 
[05/17 17:13:21    304s]      Logics: PADDI: 1 
[05/17 17:13:21    304s]     Clock DAG hash after 'Clustering': 8598631504911867588 2741198637839216671
[05/17 17:13:21    304s]     Clock DAG hash after 'Clustering': 8598631504911867588 2741198637839216671
[05/17 17:13:21    304s]     Primary reporting skew groups after 'Clustering':
[05/17 17:13:21    304s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.343, max=1.354, avg=1.350, sd=0.003], skew [0.012 vs 0.105], 100% {1.343, 1.354} (wid=1.010 ws=0.008) (gid=0.347 gs=0.006)
[05/17 17:13:21    304s]           min path sink: mcs4_core_ram_0_ram2_ram_array_reg[9][2]/CK
[05/17 17:13:21    304s]           max path sink: mcs4_core_i4004_alu_board_n0550_reg/CK
[05/17 17:13:21    304s]     Skew group summary after 'Clustering':
[05/17 17:13:21    304s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.343, max=1.354, avg=1.350, sd=0.003], skew [0.012 vs 0.105], 100% {1.343, 1.354} (wid=1.010 ws=0.008) (gid=0.347 gs=0.006)
[05/17 17:13:21    304s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.343, max=1.354, avg=1.350, sd=0.003], skew [0.012 vs 0.105], 100% {1.343, 1.354} (wid=1.010 ws=0.008) (gid=0.347 gs=0.006)
[05/17 17:13:21    304s]     Legalizer API calls during this step: 120 succeeded with high effort: 120 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/17 17:13:21    304s]   Clustering done. (took cpu=0:00:00.9 real=0:00:01.0)
[05/17 17:13:21    304s]   
[05/17 17:13:21    304s]   Post-Clustering Statistics Report
[05/17 17:13:21    304s]   =================================
[05/17 17:13:21    304s]   
[05/17 17:13:21    304s]   Fanout Statistics:
[05/17 17:13:21    304s]   
[05/17 17:13:21    304s]   -----------------------------------------------------------------------------------------------------
[05/17 17:13:21    304s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[05/17 17:13:21    304s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[05/17 17:13:21    304s]   -----------------------------------------------------------------------------------------------------
[05/17 17:13:21    304s]   Trunk         4       2.750       1         8        3.500      {3 <= 2, 1 <= 8}
[05/17 17:13:21    304s]   Leaf          8      82.625      52        98       14.918      {1 <= 61, 3 <= 81, 1 <= 91, 3 <= 101}
[05/17 17:13:21    304s]   -----------------------------------------------------------------------------------------------------
[05/17 17:13:21    304s]   
[05/17 17:13:21    304s]   Clustering Failure Statistics:
[05/17 17:13:21    304s]   
[05/17 17:13:21    304s]   ----------------------------------------------
[05/17 17:13:21    304s]   Net Type    Clusters    Clusters    Transition
[05/17 17:13:21    304s]               Tried       Failed      Failures
[05/17 17:13:21    304s]   ----------------------------------------------
[05/17 17:13:21    304s]   Trunk           2          0            0
[05/17 17:13:21    304s]   Leaf           22          2            2
[05/17 17:13:21    304s]   ----------------------------------------------
[05/17 17:13:21    304s]   
[05/17 17:13:21    304s]   Clustering Partition Statistics:
[05/17 17:13:21    304s]   
[05/17 17:13:21    304s]   -------------------------------------------------------------------------------------
[05/17 17:13:21    304s]   Net Type    Case B      Case C      Partition    Mean       Min     Max     Std. Dev.
[05/17 17:13:21    304s]               Fraction    Fraction    Count        Size       Size    Size    Size
[05/17 17:13:21    304s]   -------------------------------------------------------------------------------------
[05/17 17:13:21    304s]   Trunk        0.000       1.000          1          8.000      8       8       0.000
[05/17 17:13:21    304s]   Leaf         0.000       1.000          1        661.000    661     661       0.000
[05/17 17:13:21    304s]   -------------------------------------------------------------------------------------
[05/17 17:13:21    304s]   
[05/17 17:13:21    304s]   
[05/17 17:13:21    304s]   Looking for fanout violations...
[05/17 17:13:21    304s]   Looking for fanout violations done.
[05/17 17:13:21    304s]   CongRepair After Initial Clustering...
[05/17 17:13:21    304s]   Reset timing graph...
[05/17 17:13:21    304s] Ignoring AAE DB Resetting ...
[05/17 17:13:21    304s]   Reset timing graph done.
[05/17 17:13:21    304s]   Leaving CCOpt scope - Early Global Route...
[05/17 17:13:21    304s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1628.5M, EPOCH TIME: 1747516401.205432
[05/17 17:13:21    304s] All LLGs are deleted
[05/17 17:13:21    304s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1628.5M, EPOCH TIME: 1747516401.211938
[05/17 17:13:21    304s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1628.5M, EPOCH TIME: 1747516401.212509
[05/17 17:13:21    304s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.009, MEM:1609.5M, EPOCH TIME: 1747516401.214000
[05/17 17:13:21    304s]   Clock implementation routing...
[05/17 17:13:21    304s] Net route status summary:
[05/17 17:13:21    304s]   Clock:        11 (unrouted=11, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/17 17:13:21    304s]   Non-clock:  1919 (unrouted=52, trialRouted=1867, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=29, (crossesIlmBoundary AND tooFewTerms=0)])
[05/17 17:13:21    304s]     Routing using eGR only...
[05/17 17:13:21    304s]       Early Global Route - eGR only step...
[05/17 17:13:21    304s] (ccopt eGR): There are 11 nets for routing of which 10 have one or more fixed wires.
[05/17 17:13:21    304s] (ccopt eGR): Start to route 11 all nets
[05/17 17:13:21    304s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1609.49 MB )
[05/17 17:13:21    304s] (I)      ==================== Layers =====================
[05/17 17:13:21    304s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:13:21    304s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/17 17:13:21    304s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:13:21    304s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/17 17:13:21    304s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/17 17:13:21    304s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/17 17:13:21    304s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/17 17:13:21    304s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/17 17:13:21    304s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/17 17:13:21    304s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/17 17:13:21    304s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/17 17:13:21    304s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/17 17:13:21    304s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/17 17:13:21    304s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/17 17:13:21    304s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/17 17:13:21    304s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/17 17:13:21    304s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/17 17:13:21    304s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/17 17:13:21    304s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/17 17:13:21    304s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/17 17:13:21    304s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/17 17:13:21    304s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/17 17:13:21    304s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/17 17:13:21    304s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/17 17:13:21    304s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/17 17:13:21    304s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:13:21    304s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/17 17:13:21    304s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/17 17:13:21    304s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/17 17:13:21    304s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/17 17:13:21    304s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/17 17:13:21    304s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/17 17:13:21    304s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/17 17:13:21    304s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/17 17:13:21    304s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/17 17:13:21    304s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/17 17:13:21    304s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/17 17:13:21    304s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/17 17:13:21    304s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/17 17:13:21    304s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/17 17:13:21    304s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:13:21    304s] (I)      Started Import and model ( Curr Mem: 1609.49 MB )
[05/17 17:13:21    304s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:13:21    304s] (I)      == Non-default Options ==
[05/17 17:13:21    304s] (I)      Clean congestion better                            : true
[05/17 17:13:21    304s] (I)      Estimate vias on DPT layer                         : true
[05/17 17:13:21    304s] (I)      Clean congestion layer assignment rounds           : 3
[05/17 17:13:21    304s] (I)      Layer constraints as soft constraints              : true
[05/17 17:13:21    304s] (I)      Soft top layer                                     : true
[05/17 17:13:21    304s] (I)      Skip prospective layer relax nets                  : true
[05/17 17:13:21    304s] (I)      Better NDR handling                                : true
[05/17 17:13:21    304s] (I)      Improved NDR modeling in LA                        : true
[05/17 17:13:21    304s] (I)      Routing cost fix for NDR handling                  : true
[05/17 17:13:21    304s] (I)      Block tracks for preroutes                         : true
[05/17 17:13:21    304s] (I)      Assign IRoute by net group key                     : true
[05/17 17:13:21    304s] (I)      Block unroutable channels                          : true
[05/17 17:13:21    304s] (I)      Block unroutable channels 3D                       : true
[05/17 17:13:21    304s] (I)      Bound layer relaxed segment wl                     : true
[05/17 17:13:21    304s] (I)      Blocked pin reach length threshold                 : 2
[05/17 17:13:21    304s] (I)      Check blockage within NDR space in TA              : true
[05/17 17:13:21    304s] (I)      Skip must join for term with via pillar            : true
[05/17 17:13:21    304s] (I)      Model find APA for IO pin                          : true
[05/17 17:13:21    304s] (I)      On pin location for off pin term                   : true
[05/17 17:13:21    304s] (I)      Handle EOL spacing                                 : true
[05/17 17:13:21    304s] (I)      Merge PG vias by gap                               : true
[05/17 17:13:21    304s] (I)      Maximum routing layer                              : 11
[05/17 17:13:21    304s] (I)      Route selected nets only                           : true
[05/17 17:13:21    304s] (I)      Refine MST                                         : true
[05/17 17:13:21    304s] (I)      Honor PRL                                          : true
[05/17 17:13:21    304s] (I)      Strong congestion aware                            : true
[05/17 17:13:21    304s] (I)      Improved initial location for IRoutes              : true
[05/17 17:13:21    304s] (I)      Multi panel TA                                     : true
[05/17 17:13:21    304s] (I)      Penalize wire overlap                              : true
[05/17 17:13:21    304s] (I)      Expand small instance blockage                     : true
[05/17 17:13:21    304s] (I)      Reduce via in TA                                   : true
[05/17 17:13:21    304s] (I)      SS-aware routing                                   : true
[05/17 17:13:21    304s] (I)      Improve tree edge sharing                          : true
[05/17 17:13:21    304s] (I)      Improve 2D via estimation                          : true
[05/17 17:13:21    304s] (I)      Refine Steiner tree                                : true
[05/17 17:13:21    304s] (I)      Build spine tree                                   : true
[05/17 17:13:21    304s] (I)      Model pass through capacity                        : true
[05/17 17:13:21    304s] (I)      Extend blockages by a half GCell                   : true
[05/17 17:13:21    304s] (I)      Consider pin shapes                                : true
[05/17 17:13:21    304s] (I)      Consider pin shapes for all nodes                  : true
[05/17 17:13:21    304s] (I)      Consider NR APA                                    : true
[05/17 17:13:21    304s] (I)      Consider IO pin shape                              : true
[05/17 17:13:21    304s] (I)      Fix pin connection bug                             : true
[05/17 17:13:21    304s] (I)      Consider layer RC for local wires                  : true
[05/17 17:13:21    304s] (I)      Route to clock mesh pin                            : true
[05/17 17:13:21    304s] (I)      LA-aware pin escape length                         : 2
[05/17 17:13:21    304s] (I)      Connect multiple ports                             : true
[05/17 17:13:21    304s] (I)      Split for must join                                : true
[05/17 17:13:21    304s] (I)      Number of threads                                  : 1
[05/17 17:13:21    304s] (I)      Routing effort level                               : 10000
[05/17 17:13:21    304s] (I)      Prefer layer length threshold                      : 8
[05/17 17:13:21    304s] (I)      Overflow penalty cost                              : 10
[05/17 17:13:21    304s] (I)      A-star cost                                        : 0.300000
[05/17 17:13:21    304s] (I)      Misalignment cost                                  : 10.000000
[05/17 17:13:21    304s] (I)      Threshold for short IRoute                         : 6
[05/17 17:13:21    304s] (I)      Via cost during post routing                       : 1.000000
[05/17 17:13:21    304s] (I)      Layer congestion ratios                            : { { 1.0 } }
[05/17 17:13:21    304s] (I)      Source-to-sink ratio                               : 0.300000
[05/17 17:13:21    304s] (I)      Scenic ratio bound                                 : 3.000000
[05/17 17:13:21    304s] (I)      Segment layer relax scenic ratio                   : 1.250000
[05/17 17:13:21    304s] (I)      Source-sink aware LA ratio                         : 0.500000
[05/17 17:13:21    304s] (I)      PG-aware similar topology routing                  : true
[05/17 17:13:21    304s] (I)      Maze routing via cost fix                          : true
[05/17 17:13:21    304s] (I)      Apply PRL on PG terms                              : true
[05/17 17:13:21    304s] (I)      Apply PRL on obs objects                           : true
[05/17 17:13:21    304s] (I)      Handle range-type spacing rules                    : true
[05/17 17:13:21    304s] (I)      PG gap threshold multiplier                        : 10.000000
[05/17 17:13:21    304s] (I)      Parallel spacing query fix                         : true
[05/17 17:13:21    304s] (I)      Force source to root IR                            : true
[05/17 17:13:21    304s] (I)      Layer Weights                                      : L2:4 L3:2.5
[05/17 17:13:21    304s] (I)      Do not relax to DPT layer                          : true
[05/17 17:13:21    304s] (I)      No DPT in post routing                             : true
[05/17 17:13:21    304s] (I)      Modeling PG via merging fix                        : true
[05/17 17:13:21    304s] (I)      Shield aware TA                                    : true
[05/17 17:13:21    304s] (I)      Strong shield aware TA                             : true
[05/17 17:13:21    304s] (I)      Overflow calculation fix in LA                     : true
[05/17 17:13:21    304s] (I)      Post routing fix                                   : true
[05/17 17:13:21    304s] (I)      Strong post routing                                : true
[05/17 17:13:21    304s] (I)      Access via pillar from top                         : true
[05/17 17:13:21    304s] (I)      NDR via pillar fix                                 : true
[05/17 17:13:21    304s] (I)      Violation on path threshold                        : 1
[05/17 17:13:21    304s] (I)      Pass through capacity modeling                     : true
[05/17 17:13:21    304s] (I)      Select the non-relaxed segments in post routing stage : true
[05/17 17:13:21    304s] (I)      Select term pin box for io pin                     : true
[05/17 17:13:21    304s] (I)      Penalize NDR sharing                               : true
[05/17 17:13:21    304s] (I)      Enable special modeling                            : false
[05/17 17:13:21    304s] (I)      Keep fixed segments                                : true
[05/17 17:13:21    304s] (I)      Reorder net groups by key                          : true
[05/17 17:13:21    304s] (I)      Increase net scenic ratio                          : true
[05/17 17:13:21    304s] (I)      Method to set GCell size                           : row
[05/17 17:13:21    304s] (I)      Connect multiple ports and must join fix           : true
[05/17 17:13:21    304s] (I)      Avoid high resistance layers                       : true
[05/17 17:13:21    304s] (I)      Model find APA for IO pin fix                      : true
[05/17 17:13:21    304s] (I)      Avoid connecting non-metal layers                  : true
[05/17 17:13:21    304s] (I)      Use track pitch for NDR                            : true
[05/17 17:13:21    304s] (I)      Enable layer relax to lower layer                  : true
[05/17 17:13:21    304s] (I)      Enable layer relax to upper layer                  : true
[05/17 17:13:21    304s] (I)      Top layer relaxation fix                           : true
[05/17 17:13:21    304s] (I)      Counted 3515 PG shapes. We will not process PG shapes layer by layer.
[05/17 17:13:21    304s] (I)      Use row-based GCell size
[05/17 17:13:21    304s] (I)      Use row-based GCell align
[05/17 17:13:21    304s] (I)      layer 0 area = 80000
[05/17 17:13:21    304s] (I)      layer 1 area = 80000
[05/17 17:13:21    304s] (I)      layer 2 area = 80000
[05/17 17:13:21    304s] (I)      layer 3 area = 80000
[05/17 17:13:21    304s] (I)      layer 4 area = 80000
[05/17 17:13:21    304s] (I)      layer 5 area = 80000
[05/17 17:13:21    304s] (I)      layer 6 area = 80000
[05/17 17:13:21    304s] (I)      layer 7 area = 80000
[05/17 17:13:21    304s] (I)      layer 8 area = 80000
[05/17 17:13:21    304s] (I)      layer 9 area = 400000
[05/17 17:13:21    304s] (I)      layer 10 area = 400000
[05/17 17:13:21    304s] (I)      GCell unit size   : 3420
[05/17 17:13:21    304s] (I)      GCell multiplier  : 1
[05/17 17:13:21    304s] (I)      GCell row height  : 3420
[05/17 17:13:21    304s] (I)      Actual row height : 3420
[05/17 17:13:21    304s] (I)      GCell align ref   : 616000 616420
[05/17 17:13:21    304s] [NR-eGR] Track table information for default rule: 
[05/17 17:13:21    304s] [NR-eGR] Metal1 has single uniform track structure
[05/17 17:13:21    304s] [NR-eGR] Metal2 has single uniform track structure
[05/17 17:13:21    304s] [NR-eGR] Metal3 has single uniform track structure
[05/17 17:13:21    304s] [NR-eGR] Metal4 has single uniform track structure
[05/17 17:13:21    304s] [NR-eGR] Metal5 has single uniform track structure
[05/17 17:13:21    304s] [NR-eGR] Metal6 has single uniform track structure
[05/17 17:13:21    304s] [NR-eGR] Metal7 has single uniform track structure
[05/17 17:13:21    304s] [NR-eGR] Metal8 has single uniform track structure
[05/17 17:13:21    304s] [NR-eGR] Metal9 has single uniform track structure
[05/17 17:13:21    304s] [NR-eGR] Metal10 has single uniform track structure
[05/17 17:13:21    304s] [NR-eGR] Metal11 has single uniform track structure
[05/17 17:13:21    304s] (I)      ==================== Default via =====================
[05/17 17:13:21    304s] (I)      +----+------------------+----------------------------+
[05/17 17:13:21    304s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/17 17:13:21    304s] (I)      +----+------------------+----------------------------+
[05/17 17:13:21    304s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/17 17:13:21    304s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/17 17:13:21    304s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/17 17:13:21    304s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/17 17:13:21    304s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/17 17:13:21    304s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/17 17:13:21    304s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/17 17:13:21    304s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/17 17:13:21    304s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/17 17:13:21    304s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/17 17:13:21    304s] (I)      +----+------------------+----------------------------+
[05/17 17:13:21    304s] [NR-eGR] Read 15334 PG shapes
[05/17 17:13:21    304s] [NR-eGR] Read 0 clock shapes
[05/17 17:13:21    304s] [NR-eGR] Read 0 other shapes
[05/17 17:13:21    304s] [NR-eGR] #Routing Blockages  : 0
[05/17 17:13:21    304s] [NR-eGR] #Instance Blockages : 2012
[05/17 17:13:21    304s] [NR-eGR] #PG Blockages       : 15334
[05/17 17:13:21    304s] [NR-eGR] #Halo Blockages     : 0
[05/17 17:13:21    304s] [NR-eGR] #Boundary Blockages : 0
[05/17 17:13:21    304s] [NR-eGR] #Clock Blockages    : 0
[05/17 17:13:21    304s] [NR-eGR] #Other Blockages    : 0
[05/17 17:13:21    304s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/17 17:13:21    304s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/17 17:13:21    304s] [NR-eGR] Read 1898 nets ( ignored 1887 )
[05/17 17:13:21    304s] [NR-eGR] Connected 0 must-join pins/ports
[05/17 17:13:21    304s] (I)      early_global_route_priority property id does not exist.
[05/17 17:13:21    304s] (I)      Read Num Blocks=19909  Num Prerouted Wires=0  Num CS=0
[05/17 17:13:21    304s] (I)      Layer 1 (V) : #blockages 5655 : #preroutes 0
[05/17 17:13:21    304s] (I)      Layer 2 (H) : #blockages 4884 : #preroutes 0
[05/17 17:13:21    304s] (I)      Layer 3 (V) : #blockages 5402 : #preroutes 0
[05/17 17:13:21    304s] (I)      Layer 4 (H) : #blockages 3417 : #preroutes 0
[05/17 17:13:21    304s] (I)      Layer 5 (V) : #blockages 427 : #preroutes 0
[05/17 17:13:21    304s] (I)      Layer 6 (H) : #blockages 9 : #preroutes 0
[05/17 17:13:21    304s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/17 17:13:21    304s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/17 17:13:21    304s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/17 17:13:21    304s] (I)      Layer 10 (H) : #blockages 115 : #preroutes 0
[05/17 17:13:21    304s] (I)      Moved 1 terms for better access 
[05/17 17:13:21    304s] (I)      Number of ignored nets                =      0
[05/17 17:13:21    304s] (I)      Number of connected nets              =      0
[05/17 17:13:21    304s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/17 17:13:21    304s] (I)      Number of clock nets                  =     11.  Ignored: No
[05/17 17:13:21    304s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/17 17:13:21    304s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/17 17:13:21    304s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/17 17:13:21    304s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/17 17:13:21    304s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/17 17:13:21    304s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/17 17:13:21    304s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/17 17:13:21    304s] [NR-eGR] There are 10 clock nets ( 10 with NDR ).
[05/17 17:13:21    304s] (I)      Ndr track 0 does not exist
[05/17 17:13:21    304s] (I)      Ndr track 0 does not exist
[05/17 17:13:21    304s] (I)      ---------------------Grid Graph Info--------------------
[05/17 17:13:21    304s] (I)      Routing area        : (0, 0) - (2000000, 1880000)
[05/17 17:13:21    304s] (I)      Core area           : (616000, 616420) - (1379600, 1262800)
[05/17 17:13:21    304s] (I)      Site width          :   400  (dbu)
[05/17 17:13:21    304s] (I)      Row height          :  3420  (dbu)
[05/17 17:13:21    304s] (I)      GCell row height    :  3420  (dbu)
[05/17 17:13:21    304s] (I)      GCell width         :  3420  (dbu)
[05/17 17:13:21    304s] (I)      GCell height        :  3420  (dbu)
[05/17 17:13:21    304s] (I)      Grid                :   585   550    11
[05/17 17:13:21    304s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/17 17:13:21    304s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/17 17:13:21    304s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/17 17:13:21    304s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/17 17:13:21    304s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/17 17:13:21    304s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/17 17:13:21    304s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/17 17:13:21    304s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[05/17 17:13:21    304s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/17 17:13:21    304s] (I)      Total num of tracks :  4947  5000  4947  5000  4947  5000  4947  5000  4947  1999  1978
[05/17 17:13:21    304s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/17 17:13:21    304s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/17 17:13:21    304s] (I)      --------------------------------------------------------
[05/17 17:13:21    304s] 
[05/17 17:13:21    304s] [NR-eGR] ============ Routing rule table ============
[05/17 17:13:21    304s] [NR-eGR] Rule id: 0  Nets: 10
[05/17 17:13:21    304s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/17 17:13:21    304s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/17 17:13:21    304s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/17 17:13:21    304s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/17 17:13:21    304s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/17 17:13:21    304s] [NR-eGR] Rule id: 1  Nets: 0
[05/17 17:13:21    304s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/17 17:13:21    304s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/17 17:13:21    304s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/17 17:13:21    304s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/17 17:13:21    304s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/17 17:13:21    304s] [NR-eGR] ========================================
[05/17 17:13:21    304s] [NR-eGR] 
[05/17 17:13:21    304s] (I)      =============== Blocked Tracks ===============
[05/17 17:13:21    304s] (I)      +-------+---------+----------+---------------+
[05/17 17:13:21    304s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/17 17:13:21    304s] (I)      +-------+---------+----------+---------------+
[05/17 17:13:21    304s] (I)      |     1 |       0 |        0 |         0.00% |
[05/17 17:13:21    304s] (I)      |     2 | 2750000 |   139709 |         5.08% |
[05/17 17:13:21    304s] (I)      |     3 | 2893995 |    63968 |         2.21% |
[05/17 17:13:21    304s] (I)      |     4 | 2750000 |   172653 |         6.28% |
[05/17 17:13:21    304s] (I)      |     5 | 2893995 |    52537 |         1.82% |
[05/17 17:13:21    304s] (I)      |     6 | 2750000 |    11406 |         0.41% |
[05/17 17:13:21    304s] (I)      |     7 | 2893995 |       96 |         0.00% |
[05/17 17:13:21    304s] (I)      |     8 | 2750000 |        0 |         0.00% |
[05/17 17:13:21    304s] (I)      |     9 | 2893995 |        0 |         0.00% |
[05/17 17:13:21    304s] (I)      |    10 | 1099450 |        0 |         0.00% |
[05/17 17:13:21    304s] (I)      |    11 | 1157130 |      637 |         0.06% |
[05/17 17:13:21    304s] (I)      +-------+---------+----------+---------------+
[05/17 17:13:21    304s] (I)      Finished Import and model ( CPU: 0.40 sec, Real: 0.44 sec, Curr Mem: 1657.38 MB )
[05/17 17:13:21    304s] (I)      Reset routing kernel
[05/17 17:13:21    304s] (I)      Started Global Routing ( Curr Mem: 1657.38 MB )
[05/17 17:13:21    304s] (I)      totalPins=680  totalGlobalPin=680 (100.00%)
[05/17 17:13:21    304s] (I)      total 2D Cap : 5420118 = (2831386 H, 2588732 V)
[05/17 17:13:21    304s] [NR-eGR] Layer group 1: route 10 net(s) in layer range [3, 4]
[05/17 17:13:21    304s] (I)      
[05/17 17:13:21    304s] (I)      ============  Phase 1a Route ============
[05/17 17:13:21    304s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 8
[05/17 17:13:21    304s] (I)      Usage: 2442 = (1048 H, 1394 V) = (0.04% H, 0.05% V) = (1.792e+03um H, 2.384e+03um V)
[05/17 17:13:21    304s] (I)      
[05/17 17:13:21    304s] (I)      ============  Phase 1b Route ============
[05/17 17:13:21    304s] (I)      Usage: 2442 = (1048 H, 1394 V) = (0.04% H, 0.05% V) = (1.792e+03um H, 2.384e+03um V)
[05/17 17:13:21    304s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.175820e+03um
[05/17 17:13:21    304s] (I)      
[05/17 17:13:21    304s] (I)      ============  Phase 1c Route ============
[05/17 17:13:21    304s] (I)      Level2 Grid: 117 x 110
[05/17 17:13:21    304s] (I)      Usage: 2442 = (1048 H, 1394 V) = (0.04% H, 0.05% V) = (1.792e+03um H, 2.384e+03um V)
[05/17 17:13:21    304s] (I)      
[05/17 17:13:21    304s] (I)      ============  Phase 1d Route ============
[05/17 17:13:21    304s] (I)      Usage: 2448 = (1054 H, 1394 V) = (0.04% H, 0.05% V) = (1.802e+03um H, 2.384e+03um V)
[05/17 17:13:21    304s] (I)      
[05/17 17:13:21    304s] (I)      ============  Phase 1e Route ============
[05/17 17:13:21    304s] (I)      Usage: 2448 = (1054 H, 1394 V) = (0.04% H, 0.05% V) = (1.802e+03um H, 2.384e+03um V)
[05/17 17:13:21    304s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.186080e+03um
[05/17 17:13:21    304s] (I)      
[05/17 17:13:21    304s] (I)      ============  Phase 1f Route ============
[05/17 17:13:21    304s] (I)      Usage: 2448 = (1054 H, 1394 V) = (0.04% H, 0.05% V) = (1.802e+03um H, 2.384e+03um V)
[05/17 17:13:21    304s] (I)      
[05/17 17:13:21    304s] (I)      ============  Phase 1g Route ============
[05/17 17:13:21    304s] (I)      Usage: 2374 = (1028 H, 1346 V) = (0.04% H, 0.05% V) = (1.758e+03um H, 2.302e+03um V)
[05/17 17:13:21    304s] (I)      #Nets         : 10
[05/17 17:13:21    304s] (I)      #Relaxed nets : 4
[05/17 17:13:21    304s] (I)      Wire length   : 1293
[05/17 17:13:21    304s] [NR-eGR] Create a new net group with 4 nets and layer range [3, 6]
[05/17 17:13:21    304s] (I)      
[05/17 17:13:21    304s] (I)      ============  Phase 1h Route ============
[05/17 17:13:21    304s] (I)      Usage: 2374 = (1027 H, 1347 V) = (0.04% H, 0.05% V) = (1.756e+03um H, 2.303e+03um V)
[05/17 17:13:21    304s] (I)      total 2D Cap : 11006079 = (5674345 H, 5331734 V)
[05/17 17:13:21    304s] [NR-eGR] Layer group 2: route 4 net(s) in layer range [3, 6]
[05/17 17:13:21    304s] (I)      
[05/17 17:13:21    304s] (I)      ============  Phase 1a Route ============
[05/17 17:13:21    304s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 8
[05/17 17:13:21    304s] (I)      Usage: 3518 = (1468 H, 2050 V) = (0.03% H, 0.04% V) = (2.510e+03um H, 3.506e+03um V)
[05/17 17:13:21    304s] (I)      
[05/17 17:13:21    304s] (I)      ============  Phase 1b Route ============
[05/17 17:13:21    304s] (I)      Usage: 3518 = (1468 H, 2050 V) = (0.03% H, 0.04% V) = (2.510e+03um H, 3.506e+03um V)
[05/17 17:13:21    304s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.015780e+03um
[05/17 17:13:21    304s] (I)      
[05/17 17:13:21    304s] (I)      ============  Phase 1c Route ============
[05/17 17:13:21    304s] (I)      Level2 Grid: 117 x 110
[05/17 17:13:21    304s] (I)      Usage: 3518 = (1468 H, 2050 V) = (0.03% H, 0.04% V) = (2.510e+03um H, 3.506e+03um V)
[05/17 17:13:21    304s] (I)      
[05/17 17:13:21    304s] (I)      ============  Phase 1d Route ============
[05/17 17:13:21    304s] (I)      Usage: 3524 = (1474 H, 2050 V) = (0.03% H, 0.04% V) = (2.521e+03um H, 3.506e+03um V)
[05/17 17:13:21    304s] (I)      
[05/17 17:13:21    304s] (I)      ============  Phase 1e Route ============
[05/17 17:13:21    304s] (I)      Usage: 3524 = (1474 H, 2050 V) = (0.03% H, 0.04% V) = (2.521e+03um H, 3.506e+03um V)
[05/17 17:13:21    304s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.026040e+03um
[05/17 17:13:21    304s] (I)      
[05/17 17:13:21    304s] (I)      ============  Phase 1f Route ============
[05/17 17:13:21    304s] (I)      Usage: 3524 = (1474 H, 2050 V) = (0.03% H, 0.04% V) = (2.521e+03um H, 3.506e+03um V)
[05/17 17:13:21    304s] (I)      
[05/17 17:13:21    304s] (I)      ============  Phase 1g Route ============
[05/17 17:13:21    304s] (I)      Usage: 3455 = (1451 H, 2004 V) = (0.03% H, 0.04% V) = (2.481e+03um H, 3.427e+03um V)
[05/17 17:13:21    304s] (I)      #Nets         : 4
[05/17 17:13:21    304s] (I)      #Relaxed nets : 4
[05/17 17:13:21    304s] (I)      Wire length   : 0
[05/17 17:13:21    304s] [NR-eGR] Create a new net group with 4 nets and layer range [3, 8]
[05/17 17:13:21    304s] (I)      
[05/17 17:13:21    304s] (I)      ============  Phase 1h Route ============
[05/17 17:13:21    304s] (I)      Usage: 3455 = (1451 H, 2004 V) = (0.03% H, 0.04% V) = (2.481e+03um H, 3.427e+03um V)
[05/17 17:13:22    304s] (I)      total 2D Cap : 16652126 = (8568558 H, 8083568 V)
[05/17 17:13:22    304s] [NR-eGR] Layer group 3: route 4 net(s) in layer range [3, 8]
[05/17 17:13:22    304s] (I)      
[05/17 17:13:22    304s] (I)      ============  Phase 1a Route ============
[05/17 17:13:22    304s] (I)      Usage: 4591 = (1886 H, 2705 V) = (0.02% H, 0.03% V) = (3.225e+03um H, 4.626e+03um V)
[05/17 17:13:22    304s] (I)      
[05/17 17:13:22    304s] (I)      ============  Phase 1b Route ============
[05/17 17:13:22    304s] (I)      Usage: 4591 = (1886 H, 2705 V) = (0.02% H, 0.03% V) = (3.225e+03um H, 4.626e+03um V)
[05/17 17:13:22    304s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.850610e+03um
[05/17 17:13:22    304s] (I)      
[05/17 17:13:22    304s] (I)      ============  Phase 1c Route ============
[05/17 17:13:22    304s] (I)      Usage: 4591 = (1886 H, 2705 V) = (0.02% H, 0.03% V) = (3.225e+03um H, 4.626e+03um V)
[05/17 17:13:22    304s] (I)      
[05/17 17:13:22    304s] (I)      ============  Phase 1d Route ============
[05/17 17:13:22    304s] (I)      Usage: 4591 = (1886 H, 2705 V) = (0.02% H, 0.03% V) = (3.225e+03um H, 4.626e+03um V)
[05/17 17:13:22    304s] (I)      
[05/17 17:13:22    304s] (I)      ============  Phase 1e Route ============
[05/17 17:13:22    304s] (I)      Usage: 4591 = (1886 H, 2705 V) = (0.02% H, 0.03% V) = (3.225e+03um H, 4.626e+03um V)
[05/17 17:13:22    304s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.850610e+03um
[05/17 17:13:22    304s] (I)      
[05/17 17:13:22    304s] (I)      ============  Phase 1f Route ============
[05/17 17:13:22    304s] (I)      Usage: 4591 = (1886 H, 2705 V) = (0.02% H, 0.03% V) = (3.225e+03um H, 4.626e+03um V)
[05/17 17:13:22    304s] (I)      
[05/17 17:13:22    304s] (I)      ============  Phase 1g Route ============
[05/17 17:13:22    304s] (I)      Usage: 4567 = (1879 H, 2688 V) = (0.02% H, 0.03% V) = (3.213e+03um H, 4.596e+03um V)
[05/17 17:13:22    304s] (I)      #Nets         : 4
[05/17 17:13:22    304s] (I)      #Relaxed nets : 1
[05/17 17:13:22    304s] (I)      Wire length   : 837
[05/17 17:13:22    304s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 10]
[05/17 17:13:22    304s] (I)      
[05/17 17:13:22    304s] (I)      ============  Phase 1h Route ============
[05/17 17:13:22    304s] (I)      Usage: 4567 = (1885 H, 2682 V) = (0.02% H, 0.03% V) = (3.223e+03um H, 4.586e+03um V)
[05/17 17:13:22    304s] (I)      total 2D Cap : 20645571 = (11462553 H, 9183018 V)
[05/17 17:13:22    304s] [NR-eGR] Layer group 4: route 1 net(s) in layer range [3, 10]
[05/17 17:13:22    304s] (I)      
[05/17 17:13:22    304s] (I)      ============  Phase 1a Route ============
[05/17 17:13:22    304s] (I)      Usage: 4865 = (1999 H, 2866 V) = (0.02% H, 0.03% V) = (3.418e+03um H, 4.901e+03um V)
[05/17 17:13:22    304s] (I)      
[05/17 17:13:22    304s] (I)      ============  Phase 1b Route ============
[05/17 17:13:22    304s] (I)      Usage: 4865 = (1999 H, 2866 V) = (0.02% H, 0.03% V) = (3.418e+03um H, 4.901e+03um V)
[05/17 17:13:22    304s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.319150e+03um
[05/17 17:13:22    304s] (I)      
[05/17 17:13:22    304s] (I)      ============  Phase 1c Route ============
[05/17 17:13:22    304s] (I)      Usage: 4865 = (1999 H, 2866 V) = (0.02% H, 0.03% V) = (3.418e+03um H, 4.901e+03um V)
[05/17 17:13:22    304s] (I)      
[05/17 17:13:22    304s] (I)      ============  Phase 1d Route ============
[05/17 17:13:22    304s] (I)      Usage: 4865 = (1999 H, 2866 V) = (0.02% H, 0.03% V) = (3.418e+03um H, 4.901e+03um V)
[05/17 17:13:22    304s] (I)      
[05/17 17:13:22    304s] (I)      ============  Phase 1e Route ============
[05/17 17:13:22    304s] (I)      Usage: 4865 = (1999 H, 2866 V) = (0.02% H, 0.03% V) = (3.418e+03um H, 4.901e+03um V)
[05/17 17:13:22    304s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.319150e+03um
[05/17 17:13:22    304s] (I)      
[05/17 17:13:22    304s] (I)      ============  Phase 1f Route ============
[05/17 17:13:22    304s] (I)      Usage: 4865 = (1999 H, 2866 V) = (0.02% H, 0.03% V) = (3.418e+03um H, 4.901e+03um V)
[05/17 17:13:22    304s] (I)      
[05/17 17:13:22    304s] (I)      ============  Phase 1g Route ============
[05/17 17:13:22    304s] (I)      Usage: 4842 = (1992 H, 2850 V) = (0.02% H, 0.03% V) = (3.406e+03um H, 4.874e+03um V)
[05/17 17:13:22    304s] (I)      #Nets         : 1
[05/17 17:13:22    304s] (I)      #Relaxed nets : 1
[05/17 17:13:22    304s] (I)      Wire length   : 0
[05/17 17:13:22    304s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 11]
[05/17 17:13:22    304s] (I)      
[05/17 17:13:22    304s] (I)      ============  Phase 1h Route ============
[05/17 17:13:22    304s] (I)      Usage: 4842 = (1992 H, 2850 V) = (0.02% H, 0.03% V) = (3.406e+03um H, 4.874e+03um V)
[05/17 17:13:22    305s] (I)      total 2D Cap : 21802176 = (12619158 H, 9183018 V)
[05/17 17:13:22    305s] [NR-eGR] Layer group 5: route 1 net(s) in layer range [3, 11]
[05/17 17:13:22    305s] (I)      
[05/17 17:13:22    305s] (I)      ============  Phase 1a Route ============
[05/17 17:13:22    305s] (I)      Usage: 5140 = (2106 H, 3034 V) = (0.02% H, 0.03% V) = (3.601e+03um H, 5.188e+03um V)
[05/17 17:13:22    305s] (I)      
[05/17 17:13:22    305s] (I)      ============  Phase 1b Route ============
[05/17 17:13:22    305s] (I)      Usage: 5140 = (2106 H, 3034 V) = (0.02% H, 0.03% V) = (3.601e+03um H, 5.188e+03um V)
[05/17 17:13:22    305s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.789400e+03um
[05/17 17:13:22    305s] (I)      
[05/17 17:13:22    305s] (I)      ============  Phase 1c Route ============
[05/17 17:13:22    305s] (I)      Usage: 5140 = (2106 H, 3034 V) = (0.02% H, 0.03% V) = (3.601e+03um H, 5.188e+03um V)
[05/17 17:13:22    305s] (I)      
[05/17 17:13:22    305s] (I)      ============  Phase 1d Route ============
[05/17 17:13:22    305s] (I)      Usage: 5140 = (2106 H, 3034 V) = (0.02% H, 0.03% V) = (3.601e+03um H, 5.188e+03um V)
[05/17 17:13:22    305s] (I)      
[05/17 17:13:22    305s] (I)      ============  Phase 1e Route ============
[05/17 17:13:22    305s] (I)      Usage: 5140 = (2106 H, 3034 V) = (0.02% H, 0.03% V) = (3.601e+03um H, 5.188e+03um V)
[05/17 17:13:22    305s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.789400e+03um
[05/17 17:13:22    305s] (I)      
[05/17 17:13:22    305s] (I)      ============  Phase 1f Route ============
[05/17 17:13:22    305s] (I)      Usage: 5140 = (2106 H, 3034 V) = (0.02% H, 0.03% V) = (3.601e+03um H, 5.188e+03um V)
[05/17 17:13:22    305s] (I)      
[05/17 17:13:22    305s] (I)      ============  Phase 1g Route ============
[05/17 17:13:22    305s] (I)      Usage: 5117 = (2099 H, 3018 V) = (0.02% H, 0.03% V) = (3.589e+03um H, 5.161e+03um V)
[05/17 17:13:22    305s] (I)      #Nets         : 1
[05/17 17:13:22    305s] (I)      #Relaxed nets : 1
[05/17 17:13:22    305s] (I)      Wire length   : 0
[05/17 17:13:22    305s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 11]
[05/17 17:13:22    305s] (I)      
[05/17 17:13:22    305s] (I)      ============  Phase 1h Route ============
[05/17 17:13:22    305s] (I)      Usage: 5117 = (2099 H, 3018 V) = (0.02% H, 0.03% V) = (3.589e+03um H, 5.161e+03um V)
[05/17 17:13:22    305s] (I)      total 2D Cap : 24420913 = (12619158 H, 11801755 V)
[05/17 17:13:22    305s] [NR-eGR] Layer group 6: route 1 net(s) in layer range [2, 11]
[05/17 17:13:22    305s] (I)      
[05/17 17:13:22    305s] (I)      ============  Phase 1a Route ============
[05/17 17:13:22    305s] (I)      Usage: 5695 = (2322 H, 3373 V) = (0.02% H, 0.03% V) = (3.971e+03um H, 5.768e+03um V)
[05/17 17:13:22    305s] (I)      
[05/17 17:13:22    305s] (I)      ============  Phase 1b Route ============
[05/17 17:13:22    305s] (I)      Usage: 5695 = (2322 H, 3373 V) = (0.02% H, 0.03% V) = (3.971e+03um H, 5.768e+03um V)
[05/17 17:13:22    305s] (I)      Overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 9.738450e+03um
[05/17 17:13:22    305s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/17 17:13:22    305s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/17 17:13:22    305s] (I)      
[05/17 17:13:22    305s] (I)      ============  Phase 1c Route ============
[05/17 17:13:22    305s] (I)      Usage: 5695 = (2322 H, 3373 V) = (0.02% H, 0.03% V) = (3.971e+03um H, 5.768e+03um V)
[05/17 17:13:22    305s] (I)      
[05/17 17:13:22    305s] (I)      ============  Phase 1d Route ============
[05/17 17:13:22    305s] (I)      Usage: 5695 = (2322 H, 3373 V) = (0.02% H, 0.03% V) = (3.971e+03um H, 5.768e+03um V)
[05/17 17:13:22    305s] (I)      
[05/17 17:13:22    305s] (I)      ============  Phase 1e Route ============
[05/17 17:13:22    305s] (I)      Usage: 5695 = (2322 H, 3373 V) = (0.02% H, 0.03% V) = (3.971e+03um H, 5.768e+03um V)
[05/17 17:13:22    305s] [NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 9.738450e+03um
[05/17 17:13:22    305s] (I)      
[05/17 17:13:22    305s] (I)      ============  Phase 1f Route ============
[05/17 17:13:22    305s] (I)      Usage: 5695 = (2322 H, 3373 V) = (0.02% H, 0.03% V) = (3.971e+03um H, 5.768e+03um V)
[05/17 17:13:22    305s] (I)      
[05/17 17:13:22    305s] (I)      ============  Phase 1g Route ============
[05/17 17:13:22    305s] (I)      Usage: 5693 = (2317 H, 3376 V) = (0.02% H, 0.03% V) = (3.962e+03um H, 5.773e+03um V)
[05/17 17:13:22    305s] (I)      
[05/17 17:13:22    305s] (I)      ============  Phase 1h Route ============
[05/17 17:13:22    305s] (I)      Usage: 5693 = (2317 H, 3376 V) = (0.02% H, 0.03% V) = (3.962e+03um H, 5.773e+03um V)
[05/17 17:13:22    305s] (I)      
[05/17 17:13:22    305s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/17 17:13:22    305s] [NR-eGR]                        OverCon            
[05/17 17:13:22    305s] [NR-eGR]                         #Gcell     %Gcell
[05/17 17:13:22    305s] [NR-eGR]        Layer               (1)    OverCon
[05/17 17:13:22    305s] [NR-eGR] ----------------------------------------------
[05/17 17:13:22    305s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:22    305s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:22    305s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:22    305s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:22    305s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:22    305s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:22    305s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:22    305s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:22    305s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:22    305s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:22    305s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:22    305s] [NR-eGR] ----------------------------------------------
[05/17 17:13:22    305s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/17 17:13:22    305s] [NR-eGR] 
[05/17 17:13:22    305s] (I)      Finished Global Routing ( CPU: 0.59 sec, Real: 0.70 sec, Curr Mem: 1657.38 MB )
[05/17 17:13:22    305s] (I)      total 2D Cap : 24424339 = (12619828 H, 11804511 V)
[05/17 17:13:22    305s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/17 17:13:22    305s] (I)      ============= Track Assignment ============
[05/17 17:13:22    305s] (I)      Started Track Assignment (1T) ( Curr Mem: 1657.38 MB )
[05/17 17:13:22    305s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/17 17:13:22    305s] (I)      Run Multi-thread track assignment
[05/17 17:13:22    305s] (I)      Finished Track Assignment (1T) ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1662.63 MB )
[05/17 17:13:22    305s] (I)      Started Export ( Curr Mem: 1662.63 MB )
[05/17 17:13:22    305s] [NR-eGR]                  Length (um)   Vias 
[05/17 17:13:22    305s] [NR-eGR] ------------------------------------
[05/17 17:13:22    305s] [NR-eGR]  Metal1   (1H)             0   7488 
[05/17 17:13:22    305s] [NR-eGR]  Metal2   (2V)         22187  11596 
[05/17 17:13:22    305s] [NR-eGR]  Metal3   (3H)         25433    599 
[05/17 17:13:22    305s] [NR-eGR]  Metal4   (4V)          2618     25 
[05/17 17:13:22    305s] [NR-eGR]  Metal5   (5H)           387     10 
[05/17 17:13:22    305s] [NR-eGR]  Metal6   (6V)             1     10 
[05/17 17:13:22    305s] [NR-eGR]  Metal7   (7H)             9     10 
[05/17 17:13:22    305s] [NR-eGR]  Metal8   (8V)            45      0 
[05/17 17:13:22    305s] [NR-eGR]  Metal9   (9H)             0      0 
[05/17 17:13:22    305s] [NR-eGR]  Metal10  (10V)            0      0 
[05/17 17:13:22    305s] [NR-eGR]  Metal11  (11H)            0      0 
[05/17 17:13:22    305s] [NR-eGR] ------------------------------------
[05/17 17:13:22    305s] [NR-eGR]           Total        50681  19738 
[05/17 17:13:22    305s] [NR-eGR] --------------------------------------------------------------------------
[05/17 17:13:22    305s] [NR-eGR] Total half perimeter of net bounding box: 40045um
[05/17 17:13:22    305s] [NR-eGR] Total length: 50681um, number of vias: 19738
[05/17 17:13:22    305s] [NR-eGR] --------------------------------------------------------------------------
[05/17 17:13:22    305s] [NR-eGR] Total eGR-routed clock nets wire length: 4265um, number of vias: 1891
[05/17 17:13:22    305s] [NR-eGR] --------------------------------------------------------------------------
[05/17 17:13:22    305s] [NR-eGR] Report for selected net(s) only.
[05/17 17:13:22    305s] [NR-eGR]                  Length (um)  Vias 
[05/17 17:13:22    305s] [NR-eGR] -----------------------------------
[05/17 17:13:22    305s] [NR-eGR]  Metal1   (1H)             0   679 
[05/17 17:13:22    305s] [NR-eGR]  Metal2   (2V)           738   736 
[05/17 17:13:22    305s] [NR-eGR]  Metal3   (3H)          1645   423 
[05/17 17:13:22    305s] [NR-eGR]  Metal4   (4V)          1651    23 
[05/17 17:13:22    305s] [NR-eGR]  Metal5   (5H)           175    10 
[05/17 17:13:22    305s] [NR-eGR]  Metal6   (6V)             1    10 
[05/17 17:13:22    305s] [NR-eGR]  Metal7   (7H)             9    10 
[05/17 17:13:22    305s] [NR-eGR]  Metal8   (8V)            45     0 
[05/17 17:13:22    305s] [NR-eGR]  Metal9   (9H)             0     0 
[05/17 17:13:22    305s] [NR-eGR]  Metal10  (10V)            0     0 
[05/17 17:13:22    305s] [NR-eGR]  Metal11  (11H)            0     0 
[05/17 17:13:22    305s] [NR-eGR] -----------------------------------
[05/17 17:13:22    305s] [NR-eGR]           Total         4265  1891 
[05/17 17:13:22    305s] [NR-eGR] --------------------------------------------------------------------------
[05/17 17:13:22    305s] [NR-eGR] Total half perimeter of net bounding box: 1771um
[05/17 17:13:22    305s] [NR-eGR] Total length: 4265um, number of vias: 1891
[05/17 17:13:22    305s] [NR-eGR] --------------------------------------------------------------------------
[05/17 17:13:22    305s] [NR-eGR] Total routed clock nets wire length: 4265um, number of vias: 1891
[05/17 17:13:22    305s] [NR-eGR] --------------------------------------------------------------------------
[05/17 17:13:22    305s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1662.63 MB )
[05/17 17:13:22    305s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.28 sec, Real: 1.43 sec, Curr Mem: 1631.63 MB )
[05/17 17:13:22    305s] (I)      ========================================= Runtime Summary =========================================
[05/17 17:13:22    305s] (I)       Step                                              %        Start       Finish      Real       CPU 
[05/17 17:13:22    305s] (I)      ---------------------------------------------------------------------------------------------------
[05/17 17:13:22    305s] (I)       Early Global Route kernel                   100.00%  2143.92 sec  2145.35 sec  1.43 sec  1.28 sec 
[05/17 17:13:22    305s] (I)       +-Import and model                           30.97%  2143.92 sec  2144.37 sec  0.44 sec  0.40 sec 
[05/17 17:13:22    305s] (I)       | +-Create place DB                           0.46%  2143.92 sec  2143.93 sec  0.01 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | +-Import place data                       0.45%  2143.92 sec  2143.93 sec  0.01 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | | +-Read instances and placement          0.14%  2143.92 sec  2143.93 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | | +-Read nets                             0.29%  2143.93 sec  2143.93 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | +-Create route DB                          25.26%  2143.93 sec  2144.29 sec  0.36 sec  0.35 sec 
[05/17 17:13:22    305s] (I)       | | +-Import route data (1T)                 24.48%  2143.94 sec  2144.29 sec  0.35 sec  0.34 sec 
[05/17 17:13:22    305s] (I)       | | | +-Read blockages ( Layer 2-11 )         0.26%  2143.95 sec  2143.96 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | | | +-Read routing blockages              0.00%  2143.95 sec  2143.95 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | | | +-Read instance blockages             0.05%  2143.95 sec  2143.95 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | | | +-Read PG blockages                   0.13%  2143.95 sec  2143.95 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | | | +-Read clock blockages                0.00%  2143.95 sec  2143.95 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | | | +-Read other blockages                0.00%  2143.95 sec  2143.95 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | | | +-Read halo blockages                 0.00%  2143.96 sec  2143.96 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | | | +-Read boundary cut boxes             0.00%  2143.96 sec  2143.96 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | | +-Read blackboxes                       0.00%  2143.96 sec  2143.96 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | | +-Read prerouted                        0.06%  2143.96 sec  2143.96 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | | +-Read unlegalized nets                 0.02%  2143.96 sec  2143.96 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | | +-Read nets                             0.01%  2143.96 sec  2143.96 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | | +-Set up via pillars                    0.00%  2143.96 sec  2143.96 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | | +-Initialize 3D grid graph              2.09%  2143.96 sec  2143.99 sec  0.03 sec  0.03 sec 
[05/17 17:13:22    305s] (I)       | | | +-Model blockage capacity              21.07%  2143.99 sec  2144.29 sec  0.30 sec  0.31 sec 
[05/17 17:13:22    305s] (I)       | | | | +-Initialize 3D capacity             19.56%  2143.99 sec  2144.27 sec  0.28 sec  0.28 sec 
[05/17 17:13:22    305s] (I)       | | | +-Move terms for access (1T)            0.02%  2144.29 sec  2144.29 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | +-Read aux data                             0.00%  2144.29 sec  2144.29 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | +-Others data preparation                   0.06%  2144.29 sec  2144.29 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | +-Create route kernel                       5.09%  2144.29 sec  2144.37 sec  0.07 sec  0.05 sec 
[05/17 17:13:22    305s] (I)       +-Global Routing                             48.64%  2144.37 sec  2145.07 sec  0.70 sec  0.59 sec 
[05/17 17:13:22    305s] (I)       | +-Initialization                            0.07%  2144.37 sec  2144.37 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | +-Net group 1                               9.87%  2144.37 sec  2144.51 sec  0.14 sec  0.10 sec 
[05/17 17:13:22    305s] (I)       | | +-Generate topology                       0.32%  2144.37 sec  2144.37 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1a                                0.60%  2144.40 sec  2144.41 sec  0.01 sec  0.01 sec 
[05/17 17:13:22    305s] (I)       | | | +-Pattern routing (1T)                  0.18%  2144.40 sec  2144.40 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.36%  2144.40 sec  2144.41 sec  0.01 sec  0.01 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1b                                0.49%  2144.41 sec  2144.42 sec  0.01 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | | +-Monotonic routing (1T)                0.22%  2144.41 sec  2144.41 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1c                                1.46%  2144.42 sec  2144.44 sec  0.02 sec  0.01 sec 
[05/17 17:13:22    305s] (I)       | | | +-Two level Routing                     1.37%  2144.42 sec  2144.44 sec  0.02 sec  0.01 sec 
[05/17 17:13:22    305s] (I)       | | | | +-Two Level Routing (Regular)         0.14%  2144.43 sec  2144.44 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | | | +-Two Level Routing (Strong)          0.13%  2144.44 sec  2144.44 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1d                                3.04%  2144.44 sec  2144.48 sec  0.04 sec  0.03 sec 
[05/17 17:13:22    305s] (I)       | | | +-Detoured routing (1T)                 3.02%  2144.44 sec  2144.48 sec  0.04 sec  0.03 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1e                                0.46%  2144.48 sec  2144.49 sec  0.01 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | | +-Route legalization                    0.01%  2144.48 sec  2144.48 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | | | +-Legalize Blockage Violations        0.00%  2144.48 sec  2144.48 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1f                                0.00%  2144.49 sec  2144.49 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1g                                0.79%  2144.49 sec  2144.50 sec  0.01 sec  0.01 sec 
[05/17 17:13:22    305s] (I)       | | | +-Post Routing                          0.77%  2144.49 sec  2144.50 sec  0.01 sec  0.01 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1h                                0.32%  2144.50 sec  2144.51 sec  0.00 sec  0.01 sec 
[05/17 17:13:22    305s] (I)       | | | +-Post Routing                          0.30%  2144.50 sec  2144.51 sec  0.00 sec  0.01 sec 
[05/17 17:13:22    305s] (I)       | | +-Layer assignment (1T)                   0.13%  2144.51 sec  2144.51 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | +-Net group 2                               5.82%  2144.51 sec  2144.59 sec  0.08 sec  0.07 sec 
[05/17 17:13:22    305s] (I)       | | +-Generate topology                       0.14%  2144.51 sec  2144.51 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1a                                0.56%  2144.55 sec  2144.56 sec  0.01 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | | +-Pattern routing (1T)                  0.17%  2144.55 sec  2144.55 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.35%  2144.55 sec  2144.56 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1b                                0.42%  2144.56 sec  2144.57 sec  0.01 sec  0.01 sec 
[05/17 17:13:22    305s] (I)       | | | +-Monotonic routing (1T)                0.17%  2144.56 sec  2144.56 sec  0.00 sec  0.01 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1c                                0.56%  2144.57 sec  2144.57 sec  0.01 sec  0.01 sec 
[05/17 17:13:22    305s] (I)       | | | +-Two level Routing                     0.55%  2144.57 sec  2144.57 sec  0.01 sec  0.01 sec 
[05/17 17:13:22    305s] (I)       | | | | +-Two Level Routing (Regular)         0.13%  2144.57 sec  2144.57 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | | | +-Two Level Routing (Strong)          0.13%  2144.57 sec  2144.57 sec  0.00 sec  0.01 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1d                                0.35%  2144.57 sec  2144.58 sec  0.01 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | | +-Detoured routing (1T)                 0.30%  2144.57 sec  2144.58 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1e                                0.11%  2144.58 sec  2144.58 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | | +-Route legalization                    0.02%  2144.58 sec  2144.58 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | | | +-Legalize Blockage Violations        0.00%  2144.58 sec  2144.58 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1f                                0.00%  2144.58 sec  2144.58 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1g                                0.81%  2144.58 sec  2144.59 sec  0.01 sec  0.01 sec 
[05/17 17:13:22    305s] (I)       | | | +-Post Routing                          0.60%  2144.58 sec  2144.59 sec  0.01 sec  0.01 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1h                                0.16%  2144.59 sec  2144.59 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | | +-Post Routing                          0.14%  2144.59 sec  2144.59 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | +-Net group 3                               4.86%  2144.60 sec  2144.66 sec  0.07 sec  0.06 sec 
[05/17 17:13:22    305s] (I)       | | +-Generate topology                       0.14%  2144.60 sec  2144.60 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1a                                0.45%  2144.64 sec  2144.65 sec  0.01 sec  0.01 sec 
[05/17 17:13:22    305s] (I)       | | | +-Pattern routing (1T)                  0.25%  2144.64 sec  2144.64 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1b                                0.10%  2144.65 sec  2144.65 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1c                                0.00%  2144.65 sec  2144.65 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1d                                0.00%  2144.65 sec  2144.65 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1e                                0.28%  2144.65 sec  2144.65 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | | +-Route legalization                    0.00%  2144.65 sec  2144.65 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1f                                0.00%  2144.65 sec  2144.65 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1g                                0.40%  2144.65 sec  2144.66 sec  0.01 sec  0.01 sec 
[05/17 17:13:22    305s] (I)       | | | +-Post Routing                          0.25%  2144.65 sec  2144.66 sec  0.00 sec  0.01 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1h                                0.23%  2144.66 sec  2144.66 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | | +-Post Routing                          0.21%  2144.66 sec  2144.66 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | +-Layer assignment (1T)                   0.09%  2144.66 sec  2144.66 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | +-Net group 4                               5.14%  2144.66 sec  2144.74 sec  0.07 sec  0.07 sec 
[05/17 17:13:22    305s] (I)       | | +-Generate topology                       0.03%  2144.66 sec  2144.67 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1a                                0.41%  2144.72 sec  2144.72 sec  0.01 sec  0.01 sec 
[05/17 17:13:22    305s] (I)       | | | +-Pattern routing (1T)                  0.19%  2144.72 sec  2144.72 sec  0.00 sec  0.01 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1b                                0.17%  2144.72 sec  2144.73 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1c                                0.00%  2144.73 sec  2144.73 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1d                                0.00%  2144.73 sec  2144.73 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1e                                0.20%  2144.73 sec  2144.73 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | | +-Route legalization                    0.00%  2144.73 sec  2144.73 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1f                                0.00%  2144.73 sec  2144.73 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1g                                0.27%  2144.73 sec  2144.73 sec  0.00 sec  0.01 sec 
[05/17 17:13:22    305s] (I)       | | | +-Post Routing                          0.22%  2144.73 sec  2144.73 sec  0.00 sec  0.01 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1h                                0.28%  2144.73 sec  2144.74 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | | +-Post Routing                          0.26%  2144.73 sec  2144.74 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | +-Net group 5                               8.62%  2144.74 sec  2144.86 sec  0.12 sec  0.10 sec 
[05/17 17:13:22    305s] (I)       | | +-Generate topology                       0.03%  2144.74 sec  2144.74 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1a                                0.34%  2144.83 sec  2144.83 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | | +-Pattern routing (1T)                  0.31%  2144.83 sec  2144.83 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1b                                0.30%  2144.83 sec  2144.84 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1c                                0.00%  2144.84 sec  2144.84 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1d                                0.00%  2144.84 sec  2144.84 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1e                                0.43%  2144.84 sec  2144.84 sec  0.01 sec  0.01 sec 
[05/17 17:13:22    305s] (I)       | | | +-Route legalization                    0.00%  2144.84 sec  2144.84 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1f                                0.00%  2144.84 sec  2144.84 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1g                                0.19%  2144.84 sec  2144.85 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | | +-Post Routing                          0.17%  2144.84 sec  2144.85 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1h                                0.28%  2144.86 sec  2144.86 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | | +-Post Routing                          0.14%  2144.86 sec  2144.86 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | +-Net group 6                              10.14%  2144.86 sec  2145.01 sec  0.15 sec  0.14 sec 
[05/17 17:13:22    305s] (I)       | | +-Generate topology                       0.00%  2144.86 sec  2144.86 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1a                                0.36%  2144.93 sec  2144.94 sec  0.01 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | | +-Pattern routing (1T)                  0.18%  2144.93 sec  2144.93 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | | +-Add via demand to 2D                  0.15%  2144.93 sec  2144.93 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1b                                0.25%  2144.94 sec  2144.94 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1c                                0.00%  2144.94 sec  2144.94 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1d                                0.00%  2144.94 sec  2144.94 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1e                                0.27%  2144.94 sec  2144.94 sec  0.00 sec  0.01 sec 
[05/17 17:13:22    305s] (I)       | | | +-Route legalization                    0.00%  2144.94 sec  2144.94 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1f                                0.00%  2144.95 sec  2144.95 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1g                                0.19%  2144.95 sec  2144.95 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | | +-Post Routing                          0.17%  2144.95 sec  2144.95 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | +-Phase 1h                                0.18%  2144.95 sec  2144.95 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | | +-Post Routing                          0.16%  2144.95 sec  2144.95 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | +-Layer assignment (1T)                   0.07%  2145.01 sec  2145.01 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       +-Export 3D cong map                          8.64%  2145.07 sec  2145.19 sec  0.12 sec  0.13 sec 
[05/17 17:13:22    305s] (I)       | +-Export 2D cong map                        0.92%  2145.18 sec  2145.19 sec  0.01 sec  0.02 sec 
[05/17 17:13:22    305s] (I)       +-Extract Global 3D Wires                     0.00%  2145.19 sec  2145.19 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       +-Track Assignment (1T)                       9.29%  2145.19 sec  2145.32 sec  0.13 sec  0.13 sec 
[05/17 17:13:22    305s] (I)       | +-Initialization                            0.00%  2145.19 sec  2145.19 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | +-Track Assignment Kernel                   9.21%  2145.19 sec  2145.32 sec  0.13 sec  0.13 sec 
[05/17 17:13:22    305s] (I)       | +-Free Memory                               0.00%  2145.32 sec  2145.32 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       +-Export                                      1.56%  2145.32 sec  2145.35 sec  0.02 sec  0.02 sec 
[05/17 17:13:22    305s] (I)       | +-Export DB wires                           0.09%  2145.32 sec  2145.33 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | +-Export all nets                         0.06%  2145.32 sec  2145.32 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | | +-Set wire vias                           0.01%  2145.33 sec  2145.33 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       | +-Report wirelength                         1.02%  2145.33 sec  2145.34 sec  0.01 sec  0.01 sec 
[05/17 17:13:22    305s] (I)       | +-Update net boxes                          0.38%  2145.34 sec  2145.35 sec  0.01 sec  0.01 sec 
[05/17 17:13:22    305s] (I)       | +-Update timing                             0.00%  2145.35 sec  2145.35 sec  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)       +-Postprocess design                          0.40%  2145.35 sec  2145.35 sec  0.01 sec  0.00 sec 
[05/17 17:13:22    305s] (I)      ======================= Summary by functions ========================
[05/17 17:13:22    305s] (I)       Lv  Step                                      %      Real       CPU 
[05/17 17:13:22    305s] (I)      ---------------------------------------------------------------------
[05/17 17:13:22    305s] (I)        0  Early Global Route kernel           100.00%  1.43 sec  1.28 sec 
[05/17 17:13:22    305s] (I)        1  Global Routing                       48.64%  0.70 sec  0.59 sec 
[05/17 17:13:22    305s] (I)        1  Import and model                     30.97%  0.44 sec  0.40 sec 
[05/17 17:13:22    305s] (I)        1  Track Assignment (1T)                 9.29%  0.13 sec  0.13 sec 
[05/17 17:13:22    305s] (I)        1  Export 3D cong map                    8.64%  0.12 sec  0.13 sec 
[05/17 17:13:22    305s] (I)        1  Export                                1.56%  0.02 sec  0.02 sec 
[05/17 17:13:22    305s] (I)        1  Postprocess design                    0.40%  0.01 sec  0.00 sec 
[05/17 17:13:22    305s] (I)        1  Extract Global 3D Wires               0.00%  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)        2  Create route DB                      25.26%  0.36 sec  0.35 sec 
[05/17 17:13:22    305s] (I)        2  Net group 6                          10.14%  0.15 sec  0.14 sec 
[05/17 17:13:22    305s] (I)        2  Net group 1                           9.87%  0.14 sec  0.10 sec 
[05/17 17:13:22    305s] (I)        2  Track Assignment Kernel               9.21%  0.13 sec  0.13 sec 
[05/17 17:13:22    305s] (I)        2  Net group 5                           8.62%  0.12 sec  0.10 sec 
[05/17 17:13:22    305s] (I)        2  Net group 2                           5.82%  0.08 sec  0.07 sec 
[05/17 17:13:22    305s] (I)        2  Net group 4                           5.14%  0.07 sec  0.07 sec 
[05/17 17:13:22    305s] (I)        2  Create route kernel                   5.09%  0.07 sec  0.05 sec 
[05/17 17:13:22    305s] (I)        2  Net group 3                           4.86%  0.07 sec  0.06 sec 
[05/17 17:13:22    305s] (I)        2  Report wirelength                     1.02%  0.01 sec  0.01 sec 
[05/17 17:13:22    305s] (I)        2  Export 2D cong map                    0.92%  0.01 sec  0.02 sec 
[05/17 17:13:22    305s] (I)        2  Create place DB                       0.46%  0.01 sec  0.00 sec 
[05/17 17:13:22    305s] (I)        2  Update net boxes                      0.38%  0.01 sec  0.01 sec 
[05/17 17:13:22    305s] (I)        2  Export DB wires                       0.09%  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)        2  Initialization                        0.07%  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)        2  Others data preparation               0.06%  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)        3  Import route data (1T)               24.48%  0.35 sec  0.34 sec 
[05/17 17:13:22    305s] (I)        3  Phase 1d                              3.40%  0.05 sec  0.03 sec 
[05/17 17:13:22    305s] (I)        3  Phase 1a                              2.72%  0.04 sec  0.03 sec 
[05/17 17:13:22    305s] (I)        3  Phase 1g                              2.64%  0.04 sec  0.04 sec 
[05/17 17:13:22    305s] (I)        3  Phase 1c                              2.03%  0.03 sec  0.02 sec 
[05/17 17:13:22    305s] (I)        3  Phase 1e                              1.76%  0.03 sec  0.02 sec 
[05/17 17:13:22    305s] (I)        3  Phase 1b                              1.72%  0.02 sec  0.01 sec 
[05/17 17:13:22    305s] (I)        3  Phase 1h                              1.44%  0.02 sec  0.01 sec 
[05/17 17:13:22    305s] (I)        3  Generate topology                     0.67%  0.01 sec  0.00 sec 
[05/17 17:13:22    305s] (I)        3  Import place data                     0.45%  0.01 sec  0.00 sec 
[05/17 17:13:22    305s] (I)        3  Layer assignment (1T)                 0.29%  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)        3  Export all nets                       0.06%  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)        3  Phase 1f                              0.01%  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)        3  Set wire vias                         0.01%  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)        4  Model blockage capacity              21.07%  0.30 sec  0.31 sec 
[05/17 17:13:22    305s] (I)        4  Post Routing                          3.39%  0.05 sec  0.05 sec 
[05/17 17:13:22    305s] (I)        4  Detoured routing (1T)                 3.32%  0.05 sec  0.03 sec 
[05/17 17:13:22    305s] (I)        4  Initialize 3D grid graph              2.09%  0.03 sec  0.03 sec 
[05/17 17:13:22    305s] (I)        4  Two level Routing                     1.91%  0.03 sec  0.02 sec 
[05/17 17:13:22    305s] (I)        4  Pattern routing (1T)                  1.27%  0.02 sec  0.01 sec 
[05/17 17:13:22    305s] (I)        4  Pattern Routing Avoiding Blockages    0.70%  0.01 sec  0.01 sec 
[05/17 17:13:22    305s] (I)        4  Monotonic routing (1T)                0.39%  0.01 sec  0.01 sec 
[05/17 17:13:22    305s] (I)        4  Read nets                             0.30%  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)        4  Read blockages ( Layer 2-11 )         0.26%  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)        4  Add via demand to 2D                  0.15%  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)        4  Read instances and placement          0.14%  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)        4  Read prerouted                        0.06%  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)        4  Route legalization                    0.03%  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)        4  Move terms for access (1T)            0.02%  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)        4  Read unlegalized nets                 0.02%  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)        5  Initialize 3D capacity               19.56%  0.28 sec  0.28 sec 
[05/17 17:13:22    305s] (I)        5  Two Level Routing (Regular)           0.27%  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)        5  Two Level Routing (Strong)            0.26%  0.00 sec  0.01 sec 
[05/17 17:13:22    305s] (I)        5  Read PG blockages                     0.13%  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)        5  Read instance blockages               0.05%  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)        5  Legalize Blockage Violations          0.01%  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)        5  Read halo blockages                   0.00%  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[05/17 17:13:22    305s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[05/17 17:13:22    305s]       Early Global Route - eGR only step done. (took cpu=0:00:01.3 real=0:00:01.5)
[05/17 17:13:22    305s]     Routing using eGR only done.
[05/17 17:13:22    305s] Net route status summary:
[05/17 17:13:22    305s]   Clock:        11 (unrouted=1, trialRouted=0, noStatus=0, routed=10, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/17 17:13:22    305s]   Non-clock:  1919 (unrouted=52, trialRouted=1867, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=29, (crossesIlmBoundary AND tooFewTerms=0)])
[05/17 17:13:22    305s] 
[05/17 17:13:22    305s] CCOPT: Done with clock implementation routing.
[05/17 17:13:22    305s] 
[05/17 17:13:22    305s]   Clock implementation routing done.
[05/17 17:13:22    305s]   Fixed 10 wires.
[05/17 17:13:22    305s]   CCOpt: Starting congestion repair using flow wrapper...
[05/17 17:13:22    305s]     Congestion Repair...
[05/17 17:13:22    305s] *** IncrReplace #1 [begin] : totSession cpu/real = 0:05:05.6/0:40:20.1 (0.1), mem = 1631.6M
[05/17 17:13:22    305s] Info: Disable timing driven in postCTS congRepair.
[05/17 17:13:22    305s] 
[05/17 17:13:22    305s] Starting congRepair ...
[05/17 17:13:22    305s] User Input Parameters:
[05/17 17:13:22    305s] - Congestion Driven    : On
[05/17 17:13:22    305s] - Timing Driven        : Off
[05/17 17:13:22    305s] - Area-Violation Based : On
[05/17 17:13:22    305s] - Start Rollback Level : -5
[05/17 17:13:22    305s] - Legalized            : On
[05/17 17:13:22    305s] - Window Based         : Off
[05/17 17:13:22    305s] - eDen incr mode       : Off
[05/17 17:13:22    305s] - Small incr mode      : Off
[05/17 17:13:22    305s] 
[05/17 17:13:22    305s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1631.6M, EPOCH TIME: 1747516402.843465
[05/17 17:13:22    305s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.005, MEM:1631.6M, EPOCH TIME: 1747516402.848776
[05/17 17:13:22    305s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1631.6M, EPOCH TIME: 1747516402.854547
[05/17 17:13:22    305s] Starting Early Global Route congestion estimation: mem = 1631.6M
[05/17 17:13:22    305s] (I)      ==================== Layers =====================
[05/17 17:13:22    305s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:13:22    305s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/17 17:13:22    305s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:13:22    305s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/17 17:13:22    305s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/17 17:13:22    305s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/17 17:13:22    305s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/17 17:13:22    305s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/17 17:13:22    305s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/17 17:13:22    305s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/17 17:13:22    305s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/17 17:13:22    305s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/17 17:13:22    305s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/17 17:13:22    305s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/17 17:13:22    305s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/17 17:13:22    305s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/17 17:13:22    305s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/17 17:13:22    305s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/17 17:13:22    305s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/17 17:13:22    305s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/17 17:13:22    305s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/17 17:13:22    305s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/17 17:13:22    305s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/17 17:13:22    305s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/17 17:13:22    305s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/17 17:13:22    305s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:13:22    305s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/17 17:13:22    305s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/17 17:13:22    305s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/17 17:13:22    305s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/17 17:13:22    305s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/17 17:13:22    305s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/17 17:13:22    305s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/17 17:13:22    305s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/17 17:13:22    305s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/17 17:13:22    305s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/17 17:13:22    305s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/17 17:13:22    305s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/17 17:13:22    305s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/17 17:13:22    305s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/17 17:13:22    305s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:13:22    305s] (I)      Started Import and model ( Curr Mem: 1631.63 MB )
[05/17 17:13:22    305s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:13:22    305s] (I)      == Non-default Options ==
[05/17 17:13:22    305s] (I)      Maximum routing layer                              : 11
[05/17 17:13:22    305s] (I)      Number of threads                                  : 1
[05/17 17:13:22    305s] (I)      Use non-blocking free Dbs wires                    : false
[05/17 17:13:22    305s] (I)      Method to set GCell size                           : row
[05/17 17:13:22    305s] (I)      Counted 3515 PG shapes. We will not process PG shapes layer by layer.
[05/17 17:13:22    305s] (I)      Use row-based GCell size
[05/17 17:13:22    305s] (I)      Use row-based GCell align
[05/17 17:13:22    305s] (I)      layer 0 area = 80000
[05/17 17:13:22    305s] (I)      layer 1 area = 80000
[05/17 17:13:22    305s] (I)      layer 2 area = 80000
[05/17 17:13:22    305s] (I)      layer 3 area = 80000
[05/17 17:13:22    305s] (I)      layer 4 area = 80000
[05/17 17:13:22    305s] (I)      layer 5 area = 80000
[05/17 17:13:22    305s] (I)      layer 6 area = 80000
[05/17 17:13:22    305s] (I)      layer 7 area = 80000
[05/17 17:13:22    305s] (I)      layer 8 area = 80000
[05/17 17:13:22    305s] (I)      layer 9 area = 400000
[05/17 17:13:22    305s] (I)      layer 10 area = 400000
[05/17 17:13:22    305s] (I)      GCell unit size   : 3420
[05/17 17:13:22    305s] (I)      GCell multiplier  : 1
[05/17 17:13:22    305s] (I)      GCell row height  : 3420
[05/17 17:13:22    305s] (I)      Actual row height : 3420
[05/17 17:13:22    305s] (I)      GCell align ref   : 616000 616420
[05/17 17:13:22    305s] [NR-eGR] Track table information for default rule: 
[05/17 17:13:22    305s] [NR-eGR] Metal1 has single uniform track structure
[05/17 17:13:22    305s] [NR-eGR] Metal2 has single uniform track structure
[05/17 17:13:22    305s] [NR-eGR] Metal3 has single uniform track structure
[05/17 17:13:22    305s] [NR-eGR] Metal4 has single uniform track structure
[05/17 17:13:22    305s] [NR-eGR] Metal5 has single uniform track structure
[05/17 17:13:22    305s] [NR-eGR] Metal6 has single uniform track structure
[05/17 17:13:22    305s] [NR-eGR] Metal7 has single uniform track structure
[05/17 17:13:22    305s] [NR-eGR] Metal8 has single uniform track structure
[05/17 17:13:22    305s] [NR-eGR] Metal9 has single uniform track structure
[05/17 17:13:22    305s] [NR-eGR] Metal10 has single uniform track structure
[05/17 17:13:22    305s] [NR-eGR] Metal11 has single uniform track structure
[05/17 17:13:22    305s] (I)      ==================== Default via =====================
[05/17 17:13:22    305s] (I)      +----+------------------+----------------------------+
[05/17 17:13:22    305s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/17 17:13:22    305s] (I)      +----+------------------+----------------------------+
[05/17 17:13:22    305s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/17 17:13:22    305s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/17 17:13:22    305s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/17 17:13:22    305s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/17 17:13:22    305s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/17 17:13:22    305s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/17 17:13:22    305s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/17 17:13:22    305s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/17 17:13:22    305s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/17 17:13:22    305s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/17 17:13:22    305s] (I)      +----+------------------+----------------------------+
[05/17 17:13:22    305s] [NR-eGR] Read 4672 PG shapes
[05/17 17:13:22    305s] [NR-eGR] Read 0 clock shapes
[05/17 17:13:22    305s] [NR-eGR] Read 0 other shapes
[05/17 17:13:22    305s] [NR-eGR] #Routing Blockages  : 0
[05/17 17:13:22    305s] [NR-eGR] #Instance Blockages : 640
[05/17 17:13:22    305s] [NR-eGR] #PG Blockages       : 4672
[05/17 17:13:22    305s] [NR-eGR] #Halo Blockages     : 0
[05/17 17:13:22    305s] [NR-eGR] #Boundary Blockages : 0
[05/17 17:13:22    305s] [NR-eGR] #Clock Blockages    : 0
[05/17 17:13:22    305s] [NR-eGR] #Other Blockages    : 0
[05/17 17:13:22    305s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/17 17:13:22    305s] [NR-eGR] Num Prerouted Nets = 10  Num Prerouted Wires = 2393
[05/17 17:13:22    305s] [NR-eGR] Read 1898 nets ( ignored 10 )
[05/17 17:13:22    305s] (I)      early_global_route_priority property id does not exist.
[05/17 17:13:22    305s] (I)      Read Num Blocks=5312  Num Prerouted Wires=2393  Num CS=0
[05/17 17:13:22    305s] (I)      Layer 1 (V) : #blockages 1409 : #preroutes 1373
[05/17 17:13:22    305s] (I)      Layer 2 (H) : #blockages 1124 : #preroutes 833
[05/17 17:13:22    305s] (I)      Layer 3 (V) : #blockages 1537 : #preroutes 136
[05/17 17:13:23    305s] (I)      Layer 4 (H) : #blockages 823 : #preroutes 14
[05/17 17:13:23    305s] (I)      Layer 5 (V) : #blockages 395 : #preroutes 15
[05/17 17:13:23    305s] (I)      Layer 6 (H) : #blockages 3 : #preroutes 21
[05/17 17:13:23    305s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 1
[05/17 17:13:23    305s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/17 17:13:23    305s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/17 17:13:23    305s] (I)      Layer 10 (H) : #blockages 21 : #preroutes 0
[05/17 17:13:23    305s] (I)      Number of ignored nets                =     10
[05/17 17:13:23    305s] (I)      Number of connected nets              =      0
[05/17 17:13:23    305s] (I)      Number of fixed nets                  =     10.  Ignored: Yes
[05/17 17:13:23    305s] (I)      Number of clock nets                  =     11.  Ignored: No
[05/17 17:13:23    305s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/17 17:13:23    305s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/17 17:13:23    305s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/17 17:13:23    305s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/17 17:13:23    305s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/17 17:13:23    305s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/17 17:13:23    305s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/17 17:13:23    305s] (I)      Ndr track 0 does not exist
[05/17 17:13:23    305s] (I)      Ndr track 0 does not exist
[05/17 17:13:23    305s] (I)      ---------------------Grid Graph Info--------------------
[05/17 17:13:23    305s] (I)      Routing area        : (0, 0) - (2000000, 1880000)
[05/17 17:13:23    305s] (I)      Core area           : (616000, 616420) - (1379600, 1262800)
[05/17 17:13:23    305s] (I)      Site width          :   400  (dbu)
[05/17 17:13:23    305s] (I)      Row height          :  3420  (dbu)
[05/17 17:13:23    305s] (I)      GCell row height    :  3420  (dbu)
[05/17 17:13:23    305s] (I)      GCell width         :  3420  (dbu)
[05/17 17:13:23    305s] (I)      GCell height        :  3420  (dbu)
[05/17 17:13:23    305s] (I)      Grid                :   585   550    11
[05/17 17:13:23    305s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/17 17:13:23    305s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/17 17:13:23    305s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/17 17:13:23    305s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/17 17:13:23    305s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/17 17:13:23    305s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/17 17:13:23    305s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/17 17:13:23    305s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[05/17 17:13:23    305s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/17 17:13:23    305s] (I)      Total num of tracks :  4947  5000  4947  5000  4947  5000  4947  5000  4947  1999  1978
[05/17 17:13:23    305s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/17 17:13:23    305s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/17 17:13:23    305s] (I)      --------------------------------------------------------
[05/17 17:13:23    305s] 
[05/17 17:13:23    305s] [NR-eGR] ============ Routing rule table ============
[05/17 17:13:23    305s] [NR-eGR] Rule id: 0  Nets: 0
[05/17 17:13:23    305s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/17 17:13:23    305s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/17 17:13:23    305s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/17 17:13:23    305s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/17 17:13:23    305s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/17 17:13:23    305s] [NR-eGR] Rule id: 1  Nets: 1867
[05/17 17:13:23    305s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/17 17:13:23    305s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/17 17:13:23    305s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/17 17:13:23    305s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/17 17:13:23    305s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/17 17:13:23    305s] [NR-eGR] ========================================
[05/17 17:13:23    305s] [NR-eGR] 
[05/17 17:13:23    305s] (I)      =============== Blocked Tracks ===============
[05/17 17:13:23    305s] (I)      +-------+---------+----------+---------------+
[05/17 17:13:23    305s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/17 17:13:23    305s] (I)      +-------+---------+----------+---------------+
[05/17 17:13:23    305s] (I)      |     1 |       0 |        0 |         0.00% |
[05/17 17:13:23    305s] (I)      |     2 | 2750000 |   135190 |         4.92% |
[05/17 17:13:23    305s] (I)      |     3 | 2893995 |    61350 |         2.12% |
[05/17 17:13:23    305s] (I)      |     4 | 2750000 |   173513 |         6.31% |
[05/17 17:13:23    305s] (I)      |     5 | 2893995 |    49669 |         1.72% |
[05/17 17:13:23    305s] (I)      |     6 | 2750000 |    11408 |         0.41% |
[05/17 17:13:23    305s] (I)      |     7 | 2893995 |       96 |         0.00% |
[05/17 17:13:23    305s] (I)      |     8 | 2750000 |        0 |         0.00% |
[05/17 17:13:23    305s] (I)      |     9 | 2893995 |        0 |         0.00% |
[05/17 17:13:23    305s] (I)      |    10 | 1099450 |        0 |         0.00% |
[05/17 17:13:23    305s] (I)      |    11 | 1157130 |      705 |         0.06% |
[05/17 17:13:23    305s] (I)      +-------+---------+----------+---------------+
[05/17 17:13:23    305s] (I)      Finished Import and model ( CPU: 0.30 sec, Real: 0.35 sec, Curr Mem: 1661.75 MB )
[05/17 17:13:23    305s] (I)      Reset routing kernel
[05/17 17:13:23    305s] (I)      Started Global Routing ( Curr Mem: 1661.75 MB )
[05/17 17:13:23    305s] (I)      totalPins=6829  totalGlobalPin=6827 (99.97%)
[05/17 17:13:23    305s] (I)      total 2D Cap : 24428088 = (12624612 H, 11803476 V)
[05/17 17:13:23    305s] [NR-eGR] Layer group 1: route 1867 net(s) in layer range [2, 11]
[05/17 17:13:23    305s] (I)      
[05/17 17:13:23    305s] (I)      ============  Phase 1a Route ============
[05/17 17:13:23    305s] (I)      Usage: 26372 = (13783 H, 12589 V) = (0.11% H, 0.11% V) = (2.357e+04um H, 2.153e+04um V)
[05/17 17:13:23    305s] (I)      
[05/17 17:13:23    305s] (I)      ============  Phase 1b Route ============
[05/17 17:13:23    305s] (I)      Usage: 26372 = (13783 H, 12589 V) = (0.11% H, 0.11% V) = (2.357e+04um H, 2.153e+04um V)
[05/17 17:13:23    305s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.509612e+04um
[05/17 17:13:23    305s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/17 17:13:23    305s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/17 17:13:23    305s] (I)      
[05/17 17:13:23    305s] (I)      ============  Phase 1c Route ============
[05/17 17:13:23    305s] (I)      Usage: 26372 = (13783 H, 12589 V) = (0.11% H, 0.11% V) = (2.357e+04um H, 2.153e+04um V)
[05/17 17:13:23    305s] (I)      
[05/17 17:13:23    305s] (I)      ============  Phase 1d Route ============
[05/17 17:13:23    305s] (I)      Usage: 26372 = (13783 H, 12589 V) = (0.11% H, 0.11% V) = (2.357e+04um H, 2.153e+04um V)
[05/17 17:13:23    305s] (I)      
[05/17 17:13:23    305s] (I)      ============  Phase 1e Route ============
[05/17 17:13:23    305s] (I)      Usage: 26372 = (13783 H, 12589 V) = (0.11% H, 0.11% V) = (2.357e+04um H, 2.153e+04um V)
[05/17 17:13:23    305s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.509612e+04um
[05/17 17:13:23    305s] (I)      
[05/17 17:13:23    305s] (I)      ============  Phase 1l Route ============
[05/17 17:13:23    306s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/17 17:13:23    306s] (I)      Layer  2:    2618196     15510         0      105174     2640787    ( 3.83%) 
[05/17 17:13:23    306s] (I)      Layer  3:    2830387     16510         0       44154     2846646    ( 1.53%) 
[05/17 17:13:23    306s] (I)      Layer  4:    2589929      3561         0      116656     2629305    ( 4.25%) 
[05/17 17:13:23    306s] (I)      Layer  5:    2840533       541         0       38781     2852019    ( 1.34%) 
[05/17 17:13:23    306s] (I)      Layer  6:    2733666         0         0        6857     2739104    ( 0.25%) 
[05/17 17:13:23    306s] (I)      Layer  7:    2888961        19         0          36     2890764    ( 0.00%) 
[05/17 17:13:23    306s] (I)      Layer  8:    2745000        80         0           0     2745961    ( 0.00%) 
[05/17 17:13:23    306s] (I)      Layer  9:    2889048         0         0           0     2890800    ( 0.00%) 
[05/17 17:13:23    306s] (I)      Layer 10:    1097451         0         0           0     1098384    ( 0.00%) 
[05/17 17:13:23    306s] (I)      Layer 11:    1154611         0         0         270     1156050    ( 0.02%) 
[05/17 17:13:23    306s] (I)      Total:      24387782     36221         0      311927    24489817    ( 1.26%) 
[05/17 17:13:23    306s] (I)      
[05/17 17:13:23    306s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/17 17:13:23    306s] [NR-eGR]                        OverCon            
[05/17 17:13:23    306s] [NR-eGR]                         #Gcell     %Gcell
[05/17 17:13:23    306s] [NR-eGR]        Layer               (1)    OverCon
[05/17 17:13:23    306s] [NR-eGR] ----------------------------------------------
[05/17 17:13:23    306s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:23    306s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:23    306s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:23    306s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:23    306s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:23    306s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:23    306s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:23    306s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:23    306s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:23    306s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:23    306s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:23    306s] [NR-eGR] ----------------------------------------------
[05/17 17:13:23    306s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/17 17:13:23    306s] [NR-eGR] 
[05/17 17:13:23    306s] (I)      Finished Global Routing ( CPU: 0.22 sec, Real: 0.24 sec, Curr Mem: 1661.75 MB )
[05/17 17:13:23    306s] (I)      total 2D Cap : 24431334 = (12625282 H, 11806052 V)
[05/17 17:13:23    306s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/17 17:13:23    306s] Early Global Route congestion estimation runtime: 0.72 seconds, mem = 1661.8M
[05/17 17:13:23    306s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.660, REAL:0.721, MEM:1661.8M, EPOCH TIME: 1747516403.575084
[05/17 17:13:23    306s] OPERPROF: Starting HotSpotCal at level 1, MEM:1661.8M, EPOCH TIME: 1747516403.575198
[05/17 17:13:23    306s] [hotspot] +------------+---------------+---------------+
[05/17 17:13:23    306s] [hotspot] |            |   max hotspot | total hotspot |
[05/17 17:13:23    306s] [hotspot] +------------+---------------+---------------+
[05/17 17:13:23    306s] [hotspot] | normalized |          0.00 |          0.00 |
[05/17 17:13:23    306s] [hotspot] +------------+---------------+---------------+
[05/17 17:13:23    306s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/17 17:13:23    306s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/17 17:13:23    306s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.011, MEM:1661.8M, EPOCH TIME: 1747516403.586295
[05/17 17:13:23    306s] Skipped repairing congestion.
[05/17 17:13:23    306s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1661.8M, EPOCH TIME: 1747516403.586427
[05/17 17:13:23    306s] Starting Early Global Route wiring: mem = 1661.8M
[05/17 17:13:23    306s] (I)      ============= Track Assignment ============
[05/17 17:13:23    306s] (I)      Started Track Assignment (1T) ( Curr Mem: 1661.75 MB )
[05/17 17:13:23    306s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/17 17:13:23    306s] (I)      Run Multi-thread track assignment
[05/17 17:13:23    306s] (I)      Finished Track Assignment (1T) ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1661.75 MB )
[05/17 17:13:23    306s] (I)      Started Export ( Curr Mem: 1661.75 MB )
[05/17 17:13:23    306s] [NR-eGR]                  Length (um)   Vias 
[05/17 17:13:23    306s] [NR-eGR] ------------------------------------
[05/17 17:13:23    306s] [NR-eGR]  Metal1   (1H)             0   7488 
[05/17 17:13:23    306s] [NR-eGR]  Metal2   (2V)         22049  11615 
[05/17 17:13:23    306s] [NR-eGR]  Metal3   (3H)         25204    651 
[05/17 17:13:23    306s] [NR-eGR]  Metal4   (4V)          2796     39 
[05/17 17:13:23    306s] [NR-eGR]  Metal5   (5H)           579     10 
[05/17 17:13:23    306s] [NR-eGR]  Metal6   (6V)             1     10 
[05/17 17:13:23    306s] [NR-eGR]  Metal7   (7H)             9     10 
[05/17 17:13:23    306s] [NR-eGR]  Metal8   (8V)            45      0 
[05/17 17:13:23    306s] [NR-eGR]  Metal9   (9H)             0      0 
[05/17 17:13:23    306s] [NR-eGR]  Metal10  (10V)            0      0 
[05/17 17:13:23    306s] [NR-eGR]  Metal11  (11H)            0      0 
[05/17 17:13:23    306s] [NR-eGR] ------------------------------------
[05/17 17:13:23    306s] [NR-eGR]           Total        50683  19823 
[05/17 17:13:23    306s] [NR-eGR] --------------------------------------------------------------------------
[05/17 17:13:23    306s] [NR-eGR] Total half perimeter of net bounding box: 40045um
[05/17 17:13:23    306s] [NR-eGR] Total length: 50683um, number of vias: 19823
[05/17 17:13:23    306s] [NR-eGR] --------------------------------------------------------------------------
[05/17 17:13:23    306s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[05/17 17:13:23    306s] [NR-eGR] --------------------------------------------------------------------------
[05/17 17:13:23    306s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1661.75 MB )
[05/17 17:13:23    306s] Early Global Route wiring runtime: 0.22 seconds, mem = 1624.8M
[05/17 17:13:23    306s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.200, REAL:0.216, MEM:1624.8M, EPOCH TIME: 1747516403.802250
[05/17 17:13:23    306s] Tdgp not successfully inited but do clear! skip clearing
[05/17 17:13:23    306s] End of congRepair (cpu=0:00:00.9, real=0:00:01.0)
[05/17 17:13:23    306s] *** IncrReplace #1 [finish] : cpu/real = 0:00:00.9/0:00:01.0 (0.9), totSession cpu/real = 0:05:06.5/0:40:21.1 (0.1), mem = 1624.8M
[05/17 17:13:23    306s] 
[05/17 17:13:23    306s] =============================================================================================
[05/17 17:13:23    306s]  Step TAT Report for IncrReplace #1                                             21.12-s106_1
[05/17 17:13:23    306s] =============================================================================================
[05/17 17:13:23    306s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:13:23    306s] ---------------------------------------------------------------------------------------------
[05/17 17:13:23    306s] [ MISC                   ]          0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:00.9    0.9
[05/17 17:13:23    306s] ---------------------------------------------------------------------------------------------
[05/17 17:13:23    306s]  IncrReplace #1 TOTAL               0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:00.9    0.9
[05/17 17:13:23    306s] ---------------------------------------------------------------------------------------------
[05/17 17:13:23    306s] 
[05/17 17:13:23    306s]     Congestion Repair done. (took cpu=0:00:00.9 real=0:00:01.0)
[05/17 17:13:23    306s]   CCOpt: Starting congestion repair using flow wrapper done.
[05/17 17:13:23    306s] OPERPROF: Starting DPlace-Init at level 1, MEM:1624.8M, EPOCH TIME: 1747516403.829521
[05/17 17:13:23    306s] z: 2, totalTracks: 1
[05/17 17:13:23    306s] z: 4, totalTracks: 1
[05/17 17:13:23    306s] z: 6, totalTracks: 1
[05/17 17:13:23    306s] z: 8, totalTracks: 1
[05/17 17:13:23    306s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/17 17:13:23    306s] All LLGs are deleted
[05/17 17:13:23    306s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1624.8M, EPOCH TIME: 1747516403.835263
[05/17 17:13:23    306s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.001, MEM:1624.8M, EPOCH TIME: 1747516403.835886
[05/17 17:13:23    306s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1624.8M, EPOCH TIME: 1747516403.836429
[05/17 17:13:23    306s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1624.8M, EPOCH TIME: 1747516403.837859
[05/17 17:13:23    306s] Core basic site is CoreSite
[05/17 17:13:23    306s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1624.8M, EPOCH TIME: 1747516403.862222
[05/17 17:13:23    306s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.010, MEM:1624.8M, EPOCH TIME: 1747516403.872262
[05/17 17:13:23    306s] SiteArray: non-trimmed site array dimensions = 189 x 1909
[05/17 17:13:23    306s] SiteArray: use 1,548,288 bytes
[05/17 17:13:23    306s] SiteArray: current memory after site array memory allocation 1624.8M
[05/17 17:13:23    306s] SiteArray: FP blocked sites are writable
[05/17 17:13:23    306s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/17 17:13:23    306s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1624.8M, EPOCH TIME: 1747516403.880950
[05/17 17:13:23    306s] Process 44921 wires and vias for routing blockage and capacity analysis
[05/17 17:13:23    306s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.018, MEM:1624.8M, EPOCH TIME: 1747516403.898504
[05/17 17:13:23    306s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.066, MEM:1624.8M, EPOCH TIME: 1747516403.903821
[05/17 17:13:23    306s] 
[05/17 17:13:23    306s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:13:23    306s] OPERPROF:     Starting CMU at level 3, MEM:1624.8M, EPOCH TIME: 1747516403.910068
[05/17 17:13:23    306s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1624.8M, EPOCH TIME: 1747516403.913231
[05/17 17:13:23    306s] 
[05/17 17:13:23    306s] Bad Lib Cell Checking (CMU) is done! (0)
[05/17 17:13:23    306s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.080, MEM:1624.8M, EPOCH TIME: 1747516403.916768
[05/17 17:13:23    306s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1624.8M, EPOCH TIME: 1747516403.916876
[05/17 17:13:23    306s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.003, MEM:1624.8M, EPOCH TIME: 1747516403.919675
[05/17 17:13:23    306s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1624.8MB).
[05/17 17:13:23    306s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.091, MEM:1624.8M, EPOCH TIME: 1747516403.920171
[05/17 17:13:23    306s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:02.4 real=0:00:02.7)
[05/17 17:13:23    306s]   Leaving CCOpt scope - extractRC...
[05/17 17:13:23    306s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/17 17:13:23    306s] Extraction called for design 'mcs4_pad_frame' of instances=1906 and nets=1930 using extraction engine 'preRoute' .
[05/17 17:13:23    306s] PreRoute RC Extraction called for design mcs4_pad_frame.
[05/17 17:13:23    306s] RC Extraction called in multi-corner(2) mode.
[05/17 17:13:23    306s] RCMode: PreRoute
[05/17 17:13:23    306s]       RC Corner Indexes            0       1   
[05/17 17:13:23    306s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/17 17:13:23    306s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/17 17:13:23    306s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/17 17:13:23    306s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/17 17:13:23    306s] Shrink Factor                : 1.00000
[05/17 17:13:23    306s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/17 17:13:23    306s] Using Quantus QRC technology file ...
[05/17 17:13:23    306s] 
[05/17 17:13:23    306s] Trim Metal Layers:
[05/17 17:13:23    306s] LayerId::1 widthSet size::1
[05/17 17:13:23    306s] LayerId::2 widthSet size::1
[05/17 17:13:23    306s] LayerId::3 widthSet size::1
[05/17 17:13:23    306s] LayerId::4 widthSet size::1
[05/17 17:13:23    306s] LayerId::5 widthSet size::1
[05/17 17:13:23    306s] LayerId::6 widthSet size::1
[05/17 17:13:23    306s] LayerId::7 widthSet size::1
[05/17 17:13:23    306s] LayerId::8 widthSet size::1
[05/17 17:13:23    306s] LayerId::9 widthSet size::1
[05/17 17:13:23    306s] LayerId::10 widthSet size::1
[05/17 17:13:23    306s] LayerId::11 widthSet size::1
[05/17 17:13:23    306s] Updating RC grid for preRoute extraction ...
[05/17 17:13:23    306s] eee: pegSigSF::1.070000
[05/17 17:13:23    306s] Initializing multi-corner resistance tables ...
[05/17 17:13:24    306s] eee: l::1 avDens::0.095804 usedTrk::4587.104384 availTrk::47880.000000 sigTrk::4587.104384
[05/17 17:13:24    306s] eee: l::2 avDens::0.040978 usedTrk::1814.858769 availTrk::44289.000000 sigTrk::1814.858769
[05/17 17:13:24    306s] eee: l::3 avDens::0.041782 usedTrk::1710.974557 availTrk::40950.000000 sigTrk::1710.974557
[05/17 17:13:24    306s] eee: l::4 avDens::0.012634 usedTrk::502.314327 availTrk::39757.500000 sigTrk::502.314327
[05/17 17:13:24    306s] eee: l::5 avDens::0.011042 usedTrk::197.757018 availTrk::17910.000000 sigTrk::197.757018
[05/17 17:13:24    306s] eee: l::6 avDens::0.022356 usedTrk::80.281286 availTrk::3591.000000 sigTrk::80.281286
[05/17 17:13:24    306s] eee: l::7 avDens::0.002810 usedTrk::1.011696 availTrk::360.000000 sigTrk::1.011696
[05/17 17:13:24    306s] eee: l::8 avDens::0.007765 usedTrk::2.655556 availTrk::342.000000 sigTrk::2.655556
[05/17 17:13:24    306s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:13:24    306s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:13:24    306s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:13:24    306s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/17 17:13:24    306s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.033364 ; aWlH: 0.000000 ; Pmax: 0.805200 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/17 17:13:24    306s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1624.750M)
[05/17 17:13:24    306s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/17 17:13:24    306s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/17 17:13:24    306s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'sysclk' in RC corner RC_Extraction_WC.
[05/17 17:13:24    306s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'sysclk'. Using estimated values, based on estimated route, as a fallback.
[05/17 17:13:24    306s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/17 17:13:24    306s] End AAE Lib Interpolated Model. (MEM=1624.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:13:24    306s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:24    306s]   Clock DAG stats after clustering cong repair call:
[05/17 17:13:24    306s]     cell counts      : b=9, i=0, icg=0, nicg=0, l=1, total=10
[05/17 17:13:24    306s]     misc counts      : r=1, pp=0
[05/17 17:13:24    306s]     cell areas       : b=68.400um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14468.400um^2
[05/17 17:13:24    306s]     cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.403pF
[05/17 17:13:24    306s]     sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/17 17:13:24    306s]     wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.244pF, total=0.277pF
[05/17 17:13:24    306s]     wire lengths     : top=0.000um, trunk=543.720um, leaf=3722.188um, total=4265.908um
[05/17 17:13:24    306s]     hp wire lengths  : top=0.000um, trunk=655.400um, leaf=1380.450um, total=2035.850um
[05/17 17:13:24    306s]   Clock DAG net violations after clustering cong repair call:
[05/17 17:13:24    306s]     Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[05/17 17:13:24    306s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[05/17 17:13:24    306s]     Trunk : target=0.100ns count=3 avg=0.054ns sd=0.047ns min=0.000ns max=0.082ns {1 <= 0.060ns, 1 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/17 17:13:24    306s]     Leaf  : target=0.100ns count=8 avg=0.095ns sd=0.003ns min=0.091ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 5 <= 0.100ns}
[05/17 17:13:24    306s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[05/17 17:13:24    306s]      Bufs: CLKBUFX20: 5 CLKBUFX16: 4 
[05/17 17:13:24    306s]    Logics: PADDI: 1 
[05/17 17:13:24    306s]   Clock DAG hash after clustering cong repair call: 8598631504911867588 2741198637839216671
[05/17 17:13:24    306s]   Clock DAG hash after clustering cong repair call: 8598631504911867588 2741198637839216671
[05/17 17:13:24    306s]   Primary reporting skew groups after clustering cong repair call:
[05/17 17:13:24    306s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.342, max=1.354, avg=1.349, sd=0.003], skew [0.012 vs 0.105], 100% {1.342, 1.354} (wid=1.011 ws=0.009) (gid=0.346 gs=0.006)
[05/17 17:13:24    306s]         min path sink: mcs4_core_ram_0_ram2_ram_array_reg[9][2]/CK
[05/17 17:13:24    306s]         max path sink: mcs4_core_i4004_tio_board_timing_generator_a22_reg/CK
[05/17 17:13:24    306s]   Skew group summary after clustering cong repair call:
[05/17 17:13:24    306s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.342, max=1.354, avg=1.349, sd=0.003], skew [0.012 vs 0.105], 100% {1.342, 1.354} (wid=1.011 ws=0.009) (gid=0.346 gs=0.006)
[05/17 17:13:24    306s]     skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.342, max=1.354, avg=1.349, sd=0.003], skew [0.012 vs 0.105], 100% {1.342, 1.354} (wid=1.011 ws=0.009) (gid=0.346 gs=0.006)
[05/17 17:13:24    306s]   CongRepair After Initial Clustering done. (took cpu=0:00:02.6 real=0:00:03.0)
[05/17 17:13:24    306s]   Stage::Clustering done. (took cpu=0:00:03.5 real=0:00:04.0)
[05/17 17:13:24    306s]   Stage::DRV Fixing...
[05/17 17:13:24    306s]   Fixing clock tree slew time and max cap violations...
[05/17 17:13:24    306s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 8598631504911867588 2741198637839216671
[05/17 17:13:24    306s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/17 17:13:24    306s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[05/17 17:13:24    306s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=1, total=10
[05/17 17:13:24    306s]       misc counts      : r=1, pp=0
[05/17 17:13:24    306s]       cell areas       : b=68.400um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14468.400um^2
[05/17 17:13:24    306s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.403pF
[05/17 17:13:24    306s]       sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/17 17:13:24    306s]       wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.244pF, total=0.277pF
[05/17 17:13:24    306s]       wire lengths     : top=0.000um, trunk=543.720um, leaf=3722.188um, total=4265.908um
[05/17 17:13:24    306s]       hp wire lengths  : top=0.000um, trunk=655.400um, leaf=1380.450um, total=2035.850um
[05/17 17:13:24    306s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[05/17 17:13:24    306s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[05/17 17:13:24    306s]       Trunk : target=0.100ns count=3 avg=0.054ns sd=0.047ns min=0.000ns max=0.082ns {1 <= 0.060ns, 1 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/17 17:13:24    306s]       Leaf  : target=0.100ns count=8 avg=0.095ns sd=0.003ns min=0.091ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 5 <= 0.100ns}
[05/17 17:13:24    306s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[05/17 17:13:24    306s]        Bufs: CLKBUFX20: 5 CLKBUFX16: 4 
[05/17 17:13:24    306s]      Logics: PADDI: 1 
[05/17 17:13:24    306s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 8598631504911867588 2741198637839216671
[05/17 17:13:24    306s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 8598631504911867588 2741198637839216671
[05/17 17:13:24    306s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[05/17 17:13:24    306s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.342, max=1.354], skew [0.012 vs 0.105]
[05/17 17:13:24    306s]           min path sink: mcs4_core_ram_0_ram2_ram_array_reg[9][2]/CK
[05/17 17:13:24    306s]           max path sink: mcs4_core_i4004_tio_board_timing_generator_a22_reg/CK
[05/17 17:13:24    306s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[05/17 17:13:24    306s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.342, max=1.354], skew [0.012 vs 0.105]
[05/17 17:13:24    306s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.342, max=1.354], skew [0.012 vs 0.105]
[05/17 17:13:24    306s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/17 17:13:24    306s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/17 17:13:24    306s]   Fixing clock tree slew time and max cap violations - detailed pass...
[05/17 17:13:24    306s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 8598631504911867588 2741198637839216671
[05/17 17:13:24    306s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/17 17:13:24    306s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/17 17:13:24    306s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=1, total=10
[05/17 17:13:24    306s]       misc counts      : r=1, pp=0
[05/17 17:13:24    306s]       cell areas       : b=68.400um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14468.400um^2
[05/17 17:13:24    306s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.403pF
[05/17 17:13:24    306s]       sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/17 17:13:24    306s]       wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.244pF, total=0.277pF
[05/17 17:13:24    306s]       wire lengths     : top=0.000um, trunk=543.720um, leaf=3722.188um, total=4265.908um
[05/17 17:13:24    306s]       hp wire lengths  : top=0.000um, trunk=655.400um, leaf=1380.450um, total=2035.850um
[05/17 17:13:24    306s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[05/17 17:13:24    306s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/17 17:13:24    306s]       Trunk : target=0.100ns count=3 avg=0.054ns sd=0.047ns min=0.000ns max=0.082ns {1 <= 0.060ns, 1 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/17 17:13:24    306s]       Leaf  : target=0.100ns count=8 avg=0.095ns sd=0.003ns min=0.091ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 5 <= 0.100ns}
[05/17 17:13:24    306s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[05/17 17:13:24    306s]        Bufs: CLKBUFX20: 5 CLKBUFX16: 4 
[05/17 17:13:24    306s]      Logics: PADDI: 1 
[05/17 17:13:24    306s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 8598631504911867588 2741198637839216671
[05/17 17:13:24    306s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 8598631504911867588 2741198637839216671
[05/17 17:13:24    306s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/17 17:13:24    306s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.342, max=1.354, avg=1.349, sd=0.003], skew [0.012 vs 0.105], 100% {1.342, 1.354} (wid=1.011 ws=0.009) (gid=0.346 gs=0.006)
[05/17 17:13:24    306s]           min path sink: mcs4_core_ram_0_ram2_ram_array_reg[9][2]/CK
[05/17 17:13:24    306s]           max path sink: mcs4_core_i4004_tio_board_timing_generator_a22_reg/CK
[05/17 17:13:24    306s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/17 17:13:24    306s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.342, max=1.354, avg=1.349, sd=0.003], skew [0.012 vs 0.105], 100% {1.342, 1.354} (wid=1.011 ws=0.009) (gid=0.346 gs=0.006)
[05/17 17:13:24    306s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.342, max=1.354, avg=1.349, sd=0.003], skew [0.012 vs 0.105], 100% {1.342, 1.354} (wid=1.011 ws=0.009) (gid=0.346 gs=0.006)
[05/17 17:13:24    306s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/17 17:13:24    306s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/17 17:13:24    306s]   Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/17 17:13:24    306s]   Stage::Insertion Delay Reduction...
[05/17 17:13:24    306s]   Removing unnecessary root buffering...
[05/17 17:13:24    306s]     Clock DAG hash before 'Removing unnecessary root buffering': 8598631504911867588 2741198637839216671
[05/17 17:13:24    306s]     Clock DAG stats after 'Removing unnecessary root buffering':
[05/17 17:13:24    306s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=1, total=10
[05/17 17:13:24    306s]       misc counts      : r=1, pp=0
[05/17 17:13:24    306s]       cell areas       : b=68.400um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14468.400um^2
[05/17 17:13:24    306s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.403pF
[05/17 17:13:24    306s]       sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/17 17:13:24    306s]       wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.244pF, total=0.277pF
[05/17 17:13:24    306s]       wire lengths     : top=0.000um, trunk=543.720um, leaf=3722.188um, total=4265.908um
[05/17 17:13:24    306s]       hp wire lengths  : top=0.000um, trunk=655.400um, leaf=1380.450um, total=2035.850um
[05/17 17:13:24    306s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[05/17 17:13:24    306s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[05/17 17:13:24    306s]       Trunk : target=0.100ns count=3 avg=0.054ns sd=0.047ns min=0.000ns max=0.082ns {1 <= 0.060ns, 1 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/17 17:13:24    306s]       Leaf  : target=0.100ns count=8 avg=0.095ns sd=0.003ns min=0.091ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 5 <= 0.100ns}
[05/17 17:13:24    306s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[05/17 17:13:24    306s]        Bufs: CLKBUFX20: 5 CLKBUFX16: 4 
[05/17 17:13:24    306s]      Logics: PADDI: 1 
[05/17 17:13:24    306s]     Clock DAG hash after 'Removing unnecessary root buffering': 8598631504911867588 2741198637839216671
[05/17 17:13:24    306s]     Clock DAG hash after 'Removing unnecessary root buffering': 8598631504911867588 2741198637839216671
[05/17 17:13:24    306s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[05/17 17:13:24    306s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.342, max=1.354], skew [0.012 vs 0.105]
[05/17 17:13:24    306s]           min path sink: mcs4_core_ram_0_ram2_ram_array_reg[9][2]/CK
[05/17 17:13:24    306s]           max path sink: mcs4_core_i4004_tio_board_timing_generator_a22_reg/CK
[05/17 17:13:24    306s]     Skew group summary after 'Removing unnecessary root buffering':
[05/17 17:13:24    306s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.342, max=1.354], skew [0.012 vs 0.105]
[05/17 17:13:24    306s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.342, max=1.354], skew [0.012 vs 0.105]
[05/17 17:13:24    306s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/17 17:13:24    306s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:24    306s]   Removing unconstrained drivers...
[05/17 17:13:24    306s]     Clock DAG hash before 'Removing unconstrained drivers': 8598631504911867588 2741198637839216671
[05/17 17:13:24    306s]     Clock DAG stats after 'Removing unconstrained drivers':
[05/17 17:13:24    306s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=1, total=10
[05/17 17:13:24    306s]       misc counts      : r=1, pp=0
[05/17 17:13:24    306s]       cell areas       : b=68.400um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14468.400um^2
[05/17 17:13:24    306s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.403pF
[05/17 17:13:24    306s]       sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/17 17:13:24    306s]       wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.244pF, total=0.277pF
[05/17 17:13:24    306s]       wire lengths     : top=0.000um, trunk=543.720um, leaf=3722.188um, total=4265.908um
[05/17 17:13:24    306s]       hp wire lengths  : top=0.000um, trunk=655.400um, leaf=1380.450um, total=2035.850um
[05/17 17:13:24    306s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[05/17 17:13:24    306s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[05/17 17:13:24    306s]       Trunk : target=0.100ns count=3 avg=0.054ns sd=0.047ns min=0.000ns max=0.082ns {1 <= 0.060ns, 1 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/17 17:13:24    306s]       Leaf  : target=0.100ns count=8 avg=0.095ns sd=0.003ns min=0.091ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 5 <= 0.100ns}
[05/17 17:13:24    306s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[05/17 17:13:24    306s]        Bufs: CLKBUFX20: 5 CLKBUFX16: 4 
[05/17 17:13:24    306s]      Logics: PADDI: 1 
[05/17 17:13:24    306s]     Clock DAG hash after 'Removing unconstrained drivers': 8598631504911867588 2741198637839216671
[05/17 17:13:24    306s]     Clock DAG hash after 'Removing unconstrained drivers': 8598631504911867588 2741198637839216671
[05/17 17:13:24    306s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[05/17 17:13:24    306s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.342, max=1.354], skew [0.012 vs 0.105]
[05/17 17:13:24    306s]           min path sink: mcs4_core_ram_0_ram2_ram_array_reg[9][2]/CK
[05/17 17:13:24    306s]           max path sink: mcs4_core_i4004_tio_board_timing_generator_a22_reg/CK
[05/17 17:13:24    306s]     Skew group summary after 'Removing unconstrained drivers':
[05/17 17:13:24    306s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.342, max=1.354], skew [0.012 vs 0.105]
[05/17 17:13:24    306s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.342, max=1.354], skew [0.012 vs 0.105]
[05/17 17:13:24    306s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/17 17:13:24    306s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:24    306s]   Reducing insertion delay 1...
[05/17 17:13:24    306s]     Clock DAG hash before 'Reducing insertion delay 1': 8598631504911867588 2741198637839216671
[05/17 17:13:24    306s]     Clock DAG stats after 'Reducing insertion delay 1':
[05/17 17:13:24    306s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=1, total=10
[05/17 17:13:24    306s]       misc counts      : r=1, pp=0
[05/17 17:13:24    306s]       cell areas       : b=68.400um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14468.400um^2
[05/17 17:13:24    306s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.403pF
[05/17 17:13:24    306s]       sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/17 17:13:24    306s]       wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.244pF, total=0.277pF
[05/17 17:13:24    306s]       wire lengths     : top=0.000um, trunk=543.720um, leaf=3722.188um, total=4265.908um
[05/17 17:13:24    306s]       hp wire lengths  : top=0.000um, trunk=655.400um, leaf=1380.450um, total=2035.850um
[05/17 17:13:24    306s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[05/17 17:13:24    306s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[05/17 17:13:24    306s]       Trunk : target=0.100ns count=3 avg=0.054ns sd=0.047ns min=0.000ns max=0.082ns {1 <= 0.060ns, 1 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/17 17:13:24    306s]       Leaf  : target=0.100ns count=8 avg=0.095ns sd=0.003ns min=0.091ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 5 <= 0.100ns}
[05/17 17:13:24    306s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[05/17 17:13:24    306s]        Bufs: CLKBUFX20: 5 CLKBUFX16: 4 
[05/17 17:13:24    306s]      Logics: PADDI: 1 
[05/17 17:13:24    306s]     Clock DAG hash after 'Reducing insertion delay 1': 8598631504911867588 2741198637839216671
[05/17 17:13:24    306s]     Clock DAG hash after 'Reducing insertion delay 1': 8598631504911867588 2741198637839216671
[05/17 17:13:24    306s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[05/17 17:13:24    306s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.342, max=1.354], skew [0.012 vs 0.105]
[05/17 17:13:24    306s]           min path sink: mcs4_core_ram_0_ram2_ram_array_reg[9][2]/CK
[05/17 17:13:24    306s]           max path sink: mcs4_core_i4004_tio_board_timing_generator_a22_reg/CK
[05/17 17:13:24    306s]     Skew group summary after 'Reducing insertion delay 1':
[05/17 17:13:24    306s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.342, max=1.354], skew [0.012 vs 0.105]
[05/17 17:13:24    306s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.342, max=1.354], skew [0.012 vs 0.105]
[05/17 17:13:24    306s]     Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/17 17:13:24    306s]   Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/17 17:13:24    306s]   Removing longest path buffering...
[05/17 17:13:24    306s]     Clock DAG hash before 'Removing longest path buffering': 8598631504911867588 2741198637839216671
[05/17 17:13:25    307s]     Clock DAG stats after 'Removing longest path buffering':
[05/17 17:13:25    307s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=1, total=10
[05/17 17:13:25    307s]       misc counts      : r=1, pp=0
[05/17 17:13:25    307s]       cell areas       : b=68.400um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14468.400um^2
[05/17 17:13:25    307s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.403pF
[05/17 17:13:25    307s]       sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/17 17:13:25    307s]       wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.244pF, total=0.277pF
[05/17 17:13:25    307s]       wire lengths     : top=0.000um, trunk=543.720um, leaf=3722.188um, total=4265.908um
[05/17 17:13:25    307s]       hp wire lengths  : top=0.000um, trunk=655.400um, leaf=1380.450um, total=2035.850um
[05/17 17:13:25    307s]     Clock DAG net violations after 'Removing longest path buffering': none
[05/17 17:13:25    307s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[05/17 17:13:25    307s]       Trunk : target=0.100ns count=3 avg=0.054ns sd=0.047ns min=0.000ns max=0.082ns {1 <= 0.060ns, 1 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/17 17:13:25    307s]       Leaf  : target=0.100ns count=8 avg=0.095ns sd=0.003ns min=0.091ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 5 <= 0.100ns}
[05/17 17:13:25    307s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[05/17 17:13:25    307s]        Bufs: CLKBUFX20: 5 CLKBUFX16: 4 
[05/17 17:13:25    307s]      Logics: PADDI: 1 
[05/17 17:13:25    307s]     Clock DAG hash after 'Removing longest path buffering': 8598631504911867588 2741198637839216671
[05/17 17:13:25    307s]     Clock DAG hash after 'Removing longest path buffering': 8598631504911867588 2741198637839216671
[05/17 17:13:25    307s]     Primary reporting skew groups after 'Removing longest path buffering':
[05/17 17:13:25    307s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.342, max=1.354], skew [0.012 vs 0.105]
[05/17 17:13:25    307s]           min path sink: mcs4_core_ram_0_ram2_ram_array_reg[9][2]/CK
[05/17 17:13:25    307s]           max path sink: mcs4_core_i4004_tio_board_timing_generator_a22_reg/CK
[05/17 17:13:25    307s]     Skew group summary after 'Removing longest path buffering':
[05/17 17:13:25    307s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.342, max=1.354], skew [0.012 vs 0.105]
[05/17 17:13:25    307s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.342, max=1.354], skew [0.012 vs 0.105]
[05/17 17:13:25    307s]     Legalizer API calls during this step: 51 succeeded with high effort: 51 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/17 17:13:25    307s]   Removing longest path buffering done. (took cpu=0:00:00.7 real=0:00:00.7)
[05/17 17:13:25    307s]   Reducing insertion delay 2...
[05/17 17:13:25    307s]     Clock DAG hash before 'Reducing insertion delay 2': 8598631504911867588 2741198637839216671
[05/17 17:13:27    309s]     Path optimization required 384 stage delay updates 
[05/17 17:13:27    309s]     Clock DAG stats after 'Reducing insertion delay 2':
[05/17 17:13:27    309s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=1, total=10
[05/17 17:13:27    309s]       misc counts      : r=1, pp=0
[05/17 17:13:27    309s]       cell areas       : b=68.400um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14468.400um^2
[05/17 17:13:27    309s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.403pF
[05/17 17:13:27    309s]       sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/17 17:13:27    309s]       wire capacitance : top=0.000pF, trunk=0.027pF, leaf=0.245pF, total=0.272pF
[05/17 17:13:27    309s]       wire lengths     : top=0.000um, trunk=470.114um, leaf=3732.590um, total=4202.704um
[05/17 17:13:27    309s]       hp wire lengths  : top=0.000um, trunk=625.000um, leaf=1382.870um, total=2007.870um
[05/17 17:13:27    309s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[05/17 17:13:27    309s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[05/17 17:13:27    309s]       Trunk : target=0.100ns count=3 avg=0.052ns sd=0.045ns min=0.000ns max=0.080ns {1 <= 0.060ns, 2 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/17 17:13:27    309s]       Leaf  : target=0.100ns count=8 avg=0.096ns sd=0.004ns min=0.091ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 5 <= 0.100ns}
[05/17 17:13:27    309s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[05/17 17:13:27    309s]        Bufs: CLKBUFX20: 5 CLKBUFX16: 4 
[05/17 17:13:27    309s]      Logics: PADDI: 1 
[05/17 17:13:27    309s]     Clock DAG hash after 'Reducing insertion delay 2': 4969993359295090168 10633284695463331771
[05/17 17:13:27    309s]     Clock DAG hash after 'Reducing insertion delay 2': 4969993359295090168 10633284695463331771
[05/17 17:13:27    309s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[05/17 17:13:27    309s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.335, max=1.347, avg=1.342, sd=0.003], skew [0.012 vs 0.105], 100% {1.335, 1.347} (wid=1.012 ws=0.009) (gid=0.337 gs=0.006)
[05/17 17:13:27    309s]           min path sink: mcs4_core_ram_0_ram2_ram_array_reg[9][2]/CK
[05/17 17:13:27    309s]           max path sink: mcs4_core_i4004_alu_board_n0550_reg/CK
[05/17 17:13:27    309s]     Skew group summary after 'Reducing insertion delay 2':
[05/17 17:13:27    309s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.335, max=1.347, avg=1.342, sd=0.003], skew [0.012 vs 0.105], 100% {1.335, 1.347} (wid=1.012 ws=0.009) (gid=0.337 gs=0.006)
[05/17 17:13:27    309s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.335, max=1.347, avg=1.342, sd=0.003], skew [0.012 vs 0.105], 100% {1.335, 1.347} (wid=1.012 ws=0.009) (gid=0.337 gs=0.006)
[05/17 17:13:27    309s]     Legalizer API calls during this step: 171 succeeded with high effort: 171 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/17 17:13:27    309s]   Reducing insertion delay 2 done. (took cpu=0:00:02.3 real=0:00:02.3)
[05/17 17:13:27    309s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:03.1 real=0:00:03.2)
[05/17 17:13:27    309s]   CCOpt::Phase::Construction done. (took cpu=0:00:06.6 real=0:00:07.3)
[05/17 17:13:27    309s]   CCOpt::Phase::Implementation...
[05/17 17:13:27    310s]   Stage::Reducing Power...
[05/17 17:13:27    310s]   Improving clock tree routing...
[05/17 17:13:27    310s]     Clock DAG hash before 'Improving clock tree routing': 4969993359295090168 10633284695463331771
[05/17 17:13:27    310s]     Iteration 1...
[05/17 17:13:27    310s]     Iteration 1 done.
[05/17 17:13:27    310s]     Clock DAG stats after 'Improving clock tree routing':
[05/17 17:13:27    310s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=1, total=10
[05/17 17:13:27    310s]       misc counts      : r=1, pp=0
[05/17 17:13:27    310s]       cell areas       : b=68.400um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14468.400um^2
[05/17 17:13:27    310s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.403pF
[05/17 17:13:27    310s]       sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/17 17:13:27    310s]       wire capacitance : top=0.000pF, trunk=0.027pF, leaf=0.245pF, total=0.272pF
[05/17 17:13:27    310s]       wire lengths     : top=0.000um, trunk=470.114um, leaf=3732.590um, total=4202.704um
[05/17 17:13:27    310s]       hp wire lengths  : top=0.000um, trunk=625.000um, leaf=1382.870um, total=2007.870um
[05/17 17:13:27    310s]     Clock DAG net violations after 'Improving clock tree routing': none
[05/17 17:13:27    310s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[05/17 17:13:27    310s]       Trunk : target=0.100ns count=3 avg=0.052ns sd=0.045ns min=0.000ns max=0.080ns {1 <= 0.060ns, 2 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/17 17:13:27    310s]       Leaf  : target=0.100ns count=8 avg=0.096ns sd=0.004ns min=0.091ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 5 <= 0.100ns}
[05/17 17:13:27    310s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[05/17 17:13:27    310s]        Bufs: CLKBUFX20: 5 CLKBUFX16: 4 
[05/17 17:13:27    310s]      Logics: PADDI: 1 
[05/17 17:13:27    310s]     Clock DAG hash after 'Improving clock tree routing': 4969993359295090168 10633284695463331771
[05/17 17:13:27    310s]     Clock DAG hash after 'Improving clock tree routing': 4969993359295090168 10633284695463331771
[05/17 17:13:27    310s]     Primary reporting skew groups after 'Improving clock tree routing':
[05/17 17:13:27    310s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.335, max=1.347], skew [0.012 vs 0.105]
[05/17 17:13:27    310s]           min path sink: mcs4_core_ram_0_ram2_ram_array_reg[9][2]/CK
[05/17 17:13:27    310s]           max path sink: mcs4_core_i4004_alu_board_n0550_reg/CK
[05/17 17:13:27    310s]     Skew group summary after 'Improving clock tree routing':
[05/17 17:13:27    310s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.335, max=1.347], skew [0.012 vs 0.105]
[05/17 17:13:27    310s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.335, max=1.347], skew [0.012 vs 0.105]
[05/17 17:13:27    310s]     Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/17 17:13:27    310s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/17 17:13:27    310s]   Reducing clock tree power 1...
[05/17 17:13:27    310s]     Clock DAG hash before 'Reducing clock tree power 1': 4969993359295090168 10633284695463331771
[05/17 17:13:27    310s]     Resizing gates: 
[05/17 17:13:27    310s]     Legalizer releasing space for clock trees
[05/17 17:13:27    310s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/17 17:13:27    310s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_sysclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[05/17 17:13:27    310s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:27    310s]     100% 
[05/17 17:13:27    310s]     Clock DAG stats after 'Reducing clock tree power 1':
[05/17 17:13:27    310s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=1, total=10
[05/17 17:13:27    310s]       misc counts      : r=1, pp=0
[05/17 17:13:27    310s]       cell areas       : b=68.400um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14468.400um^2
[05/17 17:13:27    310s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.403pF
[05/17 17:13:27    310s]       sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/17 17:13:27    310s]       wire capacitance : top=0.000pF, trunk=0.027pF, leaf=0.245pF, total=0.272pF
[05/17 17:13:27    310s]       wire lengths     : top=0.000um, trunk=470.114um, leaf=3732.590um, total=4202.704um
[05/17 17:13:27    310s]       hp wire lengths  : top=0.000um, trunk=625.000um, leaf=1382.870um, total=2007.870um
[05/17 17:13:27    310s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[05/17 17:13:27    310s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[05/17 17:13:27    310s]       Trunk : target=0.100ns count=3 avg=0.052ns sd=0.045ns min=0.000ns max=0.080ns {1 <= 0.060ns, 2 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/17 17:13:27    310s]       Leaf  : target=0.100ns count=8 avg=0.096ns sd=0.004ns min=0.091ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 5 <= 0.100ns}
[05/17 17:13:27    310s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[05/17 17:13:27    310s]        Bufs: CLKBUFX20: 5 CLKBUFX16: 4 
[05/17 17:13:27    310s]      Logics: PADDI: 1 
[05/17 17:13:27    310s]     Clock DAG hash after 'Reducing clock tree power 1': 4969993359295090168 10633284695463331771
[05/17 17:13:27    310s]     Clock DAG hash after 'Reducing clock tree power 1': 4969993359295090168 10633284695463331771
[05/17 17:13:27    310s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[05/17 17:13:27    310s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.335, max=1.347], skew [0.012 vs 0.105]
[05/17 17:13:27    310s]           min path sink: mcs4_core_ram_0_ram2_ram_array_reg[9][2]/CK
[05/17 17:13:27    310s]           max path sink: mcs4_core_i4004_alu_board_n0550_reg/CK
[05/17 17:13:27    310s]     Skew group summary after 'Reducing clock tree power 1':
[05/17 17:13:27    310s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.335, max=1.347], skew [0.012 vs 0.105]
[05/17 17:13:27    310s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.335, max=1.347], skew [0.012 vs 0.105]
[05/17 17:13:27    310s]     Legalizer API calls during this step: 19 succeeded with high effort: 19 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/17 17:13:27    310s]   Reducing clock tree power 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/17 17:13:27    310s]   Reducing clock tree power 2...
[05/17 17:13:27    310s]     Clock DAG hash before 'Reducing clock tree power 2': 4969993359295090168 10633284695463331771
[05/17 17:13:27    310s]     Path optimization required 0 stage delay updates 
[05/17 17:13:27    310s]     Clock DAG stats after 'Reducing clock tree power 2':
[05/17 17:13:27    310s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=1, total=10
[05/17 17:13:27    310s]       misc counts      : r=1, pp=0
[05/17 17:13:27    310s]       cell areas       : b=68.400um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14468.400um^2
[05/17 17:13:27    310s]       cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.403pF
[05/17 17:13:27    310s]       sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/17 17:13:27    310s]       wire capacitance : top=0.000pF, trunk=0.027pF, leaf=0.245pF, total=0.272pF
[05/17 17:13:27    310s]       wire lengths     : top=0.000um, trunk=470.114um, leaf=3732.590um, total=4202.704um
[05/17 17:13:27    310s]       hp wire lengths  : top=0.000um, trunk=625.000um, leaf=1382.870um, total=2007.870um
[05/17 17:13:27    310s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[05/17 17:13:27    310s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[05/17 17:13:27    310s]       Trunk : target=0.100ns count=3 avg=0.052ns sd=0.045ns min=0.000ns max=0.080ns {1 <= 0.060ns, 2 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/17 17:13:27    310s]       Leaf  : target=0.100ns count=8 avg=0.096ns sd=0.004ns min=0.091ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 5 <= 0.100ns}
[05/17 17:13:27    310s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[05/17 17:13:27    310s]        Bufs: CLKBUFX20: 5 CLKBUFX16: 4 
[05/17 17:13:27    310s]      Logics: PADDI: 1 
[05/17 17:13:27    310s]     Clock DAG hash after 'Reducing clock tree power 2': 4969993359295090168 10633284695463331771
[05/17 17:13:27    310s]     Clock DAG hash after 'Reducing clock tree power 2': 4969993359295090168 10633284695463331771
[05/17 17:13:27    310s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[05/17 17:13:27    310s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.335, max=1.347, avg=1.342, sd=0.003], skew [0.012 vs 0.105], 100% {1.335, 1.347} (wid=1.012 ws=0.009) (gid=0.337 gs=0.006)
[05/17 17:13:27    310s]           min path sink: mcs4_core_ram_0_ram2_ram_array_reg[9][2]/CK
[05/17 17:13:27    310s]           max path sink: mcs4_core_i4004_alu_board_n0550_reg/CK
[05/17 17:13:27    310s]     Skew group summary after 'Reducing clock tree power 2':
[05/17 17:13:27    310s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.335, max=1.347, avg=1.342, sd=0.003], skew [0.012 vs 0.105], 100% {1.335, 1.347} (wid=1.012 ws=0.009) (gid=0.337 gs=0.006)
[05/17 17:13:27    310s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.335, max=1.347, avg=1.342, sd=0.003], skew [0.012 vs 0.105], 100% {1.335, 1.347} (wid=1.012 ws=0.009) (gid=0.337 gs=0.006)
[05/17 17:13:27    310s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/17 17:13:27    310s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/17 17:13:27    310s]   Stage::Reducing Power done. (took cpu=0:00:00.2 real=0:00:00.4)
[05/17 17:13:27    310s]   Stage::Balancing...
[05/17 17:13:27    310s]   Approximately balancing fragments step...
[05/17 17:13:27    310s]     Clock DAG hash before 'Approximately balancing fragments step': 4969993359295090168 10633284695463331771
[05/17 17:13:27    310s]     Resolve constraints - Approximately balancing fragments...
[05/17 17:13:27    310s]     Resolving skew group constraints...
[05/17 17:13:27    310s]       Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
[05/17 17:13:27    310s]     Resolving skew group constraints done.
[05/17 17:13:27    310s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/17 17:13:27    310s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[05/17 17:13:28    310s]     Trial balancer estimated the amount of delay to be added in balancing: 1.612ns
[05/17 17:13:28    310s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:28    310s]     Approximately balancing fragments...
[05/17 17:13:28    310s]       Moving gates to improve sub-tree skew...
[05/17 17:13:28    310s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 4969993359295090168 10633284695463331771
[05/17 17:13:28    310s]         Tried: 12 Succeeded: 0
[05/17 17:13:28    310s]         Topology Tried: 0 Succeeded: 0
[05/17 17:13:28    310s]         0 Succeeded with SS ratio
[05/17 17:13:28    310s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[05/17 17:13:28    310s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[05/17 17:13:28    310s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[05/17 17:13:28    310s]           cell counts      : b=9, i=0, icg=0, nicg=0, l=1, total=10
[05/17 17:13:28    310s]           misc counts      : r=1, pp=0
[05/17 17:13:28    310s]           cell areas       : b=68.400um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14468.400um^2
[05/17 17:13:28    310s]           cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.403pF
[05/17 17:13:28    310s]           sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/17 17:13:28    310s]           wire capacitance : top=0.000pF, trunk=0.027pF, leaf=0.245pF, total=0.272pF
[05/17 17:13:28    310s]           wire lengths     : top=0.000um, trunk=470.114um, leaf=3732.590um, total=4202.704um
[05/17 17:13:28    310s]           hp wire lengths  : top=0.000um, trunk=625.000um, leaf=1382.870um, total=2007.870um
[05/17 17:13:28    310s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[05/17 17:13:28    310s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[05/17 17:13:28    310s]           Trunk : target=0.100ns count=3 avg=0.052ns sd=0.045ns min=0.000ns max=0.080ns {1 <= 0.060ns, 2 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/17 17:13:28    310s]           Leaf  : target=0.100ns count=8 avg=0.096ns sd=0.004ns min=0.091ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 5 <= 0.100ns}
[05/17 17:13:28    310s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[05/17 17:13:28    310s]            Bufs: CLKBUFX20: 5 CLKBUFX16: 4 
[05/17 17:13:28    310s]          Logics: PADDI: 1 
[05/17 17:13:28    310s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 4969993359295090168 10633284695463331771
[05/17 17:13:28    310s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 4969993359295090168 10633284695463331771
[05/17 17:13:28    310s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/17 17:13:28    310s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:28    310s]       Approximately balancing fragments bottom up...
[05/17 17:13:28    310s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 4969993359295090168 10633284695463331771
[05/17 17:13:28    310s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[05/17 17:13:28    310s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[05/17 17:13:28    310s]           cell counts      : b=9, i=0, icg=0, nicg=0, l=1, total=10
[05/17 17:13:28    310s]           misc counts      : r=1, pp=0
[05/17 17:13:28    310s]           cell areas       : b=68.400um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14468.400um^2
[05/17 17:13:28    310s]           cell capacitance : b=0.016pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.403pF
[05/17 17:13:28    310s]           sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/17 17:13:28    310s]           wire capacitance : top=0.000pF, trunk=0.027pF, leaf=0.245pF, total=0.272pF
[05/17 17:13:28    310s]           wire lengths     : top=0.000um, trunk=470.114um, leaf=3732.590um, total=4202.704um
[05/17 17:13:28    310s]           hp wire lengths  : top=0.000um, trunk=625.000um, leaf=1382.870um, total=2007.870um
[05/17 17:13:28    310s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[05/17 17:13:28    310s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[05/17 17:13:28    310s]           Trunk : target=0.100ns count=3 avg=0.052ns sd=0.045ns min=0.000ns max=0.080ns {1 <= 0.060ns, 2 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/17 17:13:28    310s]           Leaf  : target=0.100ns count=8 avg=0.096ns sd=0.004ns min=0.091ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 5 <= 0.100ns}
[05/17 17:13:28    310s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[05/17 17:13:28    310s]            Bufs: CLKBUFX20: 5 CLKBUFX16: 4 
[05/17 17:13:28    310s]          Logics: PADDI: 1 
[05/17 17:13:28    310s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 4969993359295090168 10633284695463331771
[05/17 17:13:28    310s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 4969993359295090168 10633284695463331771
[05/17 17:13:28    310s]         Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/17 17:13:28    310s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/17 17:13:28    310s]       Approximately balancing fragments, wire and cell delays...
[05/17 17:13:28    310s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[05/17 17:13:29    312s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/17 17:13:29    312s]           cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/17 17:13:29    312s]           misc counts      : r=1, pp=0
[05/17 17:13:29    312s]           cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14487.210um^2
[05/17 17:13:29    312s]           cell capacitance : b=0.019pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.405pF
[05/17 17:13:29    312s]           sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/17 17:13:29    312s]           wire capacitance : top=0.000pF, trunk=0.092pF, leaf=0.245pF, total=0.337pF
[05/17 17:13:29    312s]           wire lengths     : top=0.000um, trunk=1659.324um, leaf=3732.590um, total=5391.914um
[05/17 17:13:29    312s]           hp wire lengths  : top=0.000um, trunk=1820.790um, leaf=1382.870um, total=3203.660um
[05/17 17:13:29    312s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[05/17 17:13:29    312s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/17 17:13:29    312s]           Trunk : target=0.100ns count=14 avg=0.085ns sd=0.028ns min=0.000ns max=0.100ns {2 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 9 <= 0.100ns}
[05/17 17:13:29    312s]           Leaf  : target=0.100ns count=8 avg=0.096ns sd=0.004ns min=0.091ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 5 <= 0.100ns}
[05/17 17:13:29    312s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[05/17 17:13:29    312s]            Bufs: CLKBUFX20: 5 CLKBUFX16: 4 CLKBUFX2: 11 
[05/17 17:13:29    312s]          Logics: PADDI: 1 
[05/17 17:13:29    312s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 13009098465351077416 5698106060849995707
[05/17 17:13:29    312s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[05/17 17:13:29    312s]       Approximately balancing fragments, wire and cell delays, iteration 2...
[05/17 17:13:29    312s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[05/17 17:13:29    312s]           cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/17 17:13:29    312s]           misc counts      : r=1, pp=0
[05/17 17:13:29    312s]           cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14487.210um^2
[05/17 17:13:29    312s]           cell capacitance : b=0.019pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.405pF
[05/17 17:13:29    312s]           sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/17 17:13:29    312s]           wire capacitance : top=0.000pF, trunk=0.092pF, leaf=0.245pF, total=0.337pF
[05/17 17:13:29    312s]           wire lengths     : top=0.000um, trunk=1659.324um, leaf=3732.590um, total=5391.914um
[05/17 17:13:29    312s]           hp wire lengths  : top=0.000um, trunk=1820.790um, leaf=1382.870um, total=3203.660um
[05/17 17:13:29    312s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
[05/17 17:13:29    312s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
[05/17 17:13:29    312s]           Trunk : target=0.100ns count=14 avg=0.085ns sd=0.028ns min=0.000ns max=0.100ns {2 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 9 <= 0.100ns}
[05/17 17:13:29    312s]           Leaf  : target=0.100ns count=8 avg=0.096ns sd=0.004ns min=0.091ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 5 <= 0.100ns}
[05/17 17:13:29    312s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
[05/17 17:13:29    312s]            Bufs: CLKBUFX20: 5 CLKBUFX16: 4 CLKBUFX2: 11 
[05/17 17:13:29    312s]          Logics: PADDI: 1 
[05/17 17:13:29    312s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 2: 13009098465351077416 5698106060849995707
[05/17 17:13:29    312s]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[05/17 17:13:29    312s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:01.7 real=0:00:01.7)
[05/17 17:13:29    312s]     Approximately balancing fragments done.
[05/17 17:13:29    312s]     Clock DAG stats after 'Approximately balancing fragments step':
[05/17 17:13:29    312s]       cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/17 17:13:29    312s]       misc counts      : r=1, pp=0
[05/17 17:13:29    312s]       cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14487.210um^2
[05/17 17:13:29    312s]       cell capacitance : b=0.019pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.405pF
[05/17 17:13:29    312s]       sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/17 17:13:29    312s]       wire capacitance : top=0.000pF, trunk=0.092pF, leaf=0.245pF, total=0.337pF
[05/17 17:13:29    312s]       wire lengths     : top=0.000um, trunk=1659.324um, leaf=3732.590um, total=5391.914um
[05/17 17:13:29    312s]       hp wire lengths  : top=0.000um, trunk=1820.790um, leaf=1382.870um, total=3203.660um
[05/17 17:13:29    312s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[05/17 17:13:29    312s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[05/17 17:13:29    312s]       Trunk : target=0.100ns count=14 avg=0.085ns sd=0.028ns min=0.000ns max=0.100ns {2 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 9 <= 0.100ns}
[05/17 17:13:29    312s]       Leaf  : target=0.100ns count=8 avg=0.096ns sd=0.004ns min=0.091ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 5 <= 0.100ns}
[05/17 17:13:29    312s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[05/17 17:13:29    312s]        Bufs: CLKBUFX20: 5 CLKBUFX16: 4 CLKBUFX2: 11 
[05/17 17:13:29    312s]      Logics: PADDI: 1 
[05/17 17:13:29    312s]     Clock DAG hash after 'Approximately balancing fragments step': 13009098465351077416 5698106060849995707
[05/17 17:13:29    312s]     Clock DAG hash after 'Approximately balancing fragments step': 13009098465351077416 5698106060849995707
[05/17 17:13:29    312s]     Legalizer API calls during this step: 661 succeeded with high effort: 661 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/17 17:13:29    312s]   Approximately balancing fragments step done. (took cpu=0:00:02.0 real=0:00:02.0)
[05/17 17:13:29    312s]   Clock DAG stats after Approximately balancing fragments:
[05/17 17:13:29    312s]     cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/17 17:13:29    312s]     misc counts      : r=1, pp=0
[05/17 17:13:29    312s]     cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14487.210um^2
[05/17 17:13:29    312s]     cell capacitance : b=0.019pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.405pF
[05/17 17:13:29    312s]     sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/17 17:13:29    312s]     wire capacitance : top=0.000pF, trunk=0.092pF, leaf=0.245pF, total=0.337pF
[05/17 17:13:29    312s]     wire lengths     : top=0.000um, trunk=1659.324um, leaf=3732.590um, total=5391.914um
[05/17 17:13:29    312s]     hp wire lengths  : top=0.000um, trunk=1820.790um, leaf=1382.870um, total=3203.660um
[05/17 17:13:29    312s]   Clock DAG net violations after Approximately balancing fragments: none
[05/17 17:13:29    312s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[05/17 17:13:29    312s]     Trunk : target=0.100ns count=14 avg=0.085ns sd=0.028ns min=0.000ns max=0.100ns {2 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 9 <= 0.100ns}
[05/17 17:13:29    312s]     Leaf  : target=0.100ns count=8 avg=0.096ns sd=0.004ns min=0.091ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 5 <= 0.100ns}
[05/17 17:13:29    312s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[05/17 17:13:29    312s]      Bufs: CLKBUFX20: 5 CLKBUFX16: 4 CLKBUFX2: 11 
[05/17 17:13:29    312s]    Logics: PADDI: 1 
[05/17 17:13:29    312s]   Clock DAG hash after Approximately balancing fragments: 13009098465351077416 5698106060849995707
[05/17 17:13:29    312s]   Clock DAG hash after Approximately balancing fragments: 13009098465351077416 5698106060849995707
[05/17 17:13:29    312s]   Primary reporting skew groups after Approximately balancing fragments:
[05/17 17:13:29    312s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.913, max=2.925], skew [0.012 vs 0.105]
[05/17 17:13:29    312s]         min path sink: mcs4_core_ram_0_ram2_ram_array_reg[9][2]/CK
[05/17 17:13:29    312s]         max path sink: mcs4_core_i4004_alu_board_n0550_reg/CK
[05/17 17:13:29    312s]   Skew group summary after Approximately balancing fragments:
[05/17 17:13:29    312s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.913, max=2.925], skew [0.012 vs 0.105]
[05/17 17:13:29    312s]     skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.913, max=2.925], skew [0.012 vs 0.105]
[05/17 17:13:29    312s]   Improving fragments clock skew...
[05/17 17:13:29    312s]     Clock DAG hash before 'Improving fragments clock skew': 13009098465351077416 5698106060849995707
[05/17 17:13:29    312s]     Clock DAG stats after 'Improving fragments clock skew':
[05/17 17:13:29    312s]       cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/17 17:13:29    312s]       misc counts      : r=1, pp=0
[05/17 17:13:29    312s]       cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14487.210um^2
[05/17 17:13:29    312s]       cell capacitance : b=0.019pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.405pF
[05/17 17:13:29    312s]       sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/17 17:13:29    312s]       wire capacitance : top=0.000pF, trunk=0.092pF, leaf=0.245pF, total=0.337pF
[05/17 17:13:29    312s]       wire lengths     : top=0.000um, trunk=1659.324um, leaf=3732.590um, total=5391.914um
[05/17 17:13:29    312s]       hp wire lengths  : top=0.000um, trunk=1820.790um, leaf=1382.870um, total=3203.660um
[05/17 17:13:29    312s]     Clock DAG net violations after 'Improving fragments clock skew': none
[05/17 17:13:29    312s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[05/17 17:13:29    312s]       Trunk : target=0.100ns count=14 avg=0.085ns sd=0.028ns min=0.000ns max=0.100ns {2 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 9 <= 0.100ns}
[05/17 17:13:29    312s]       Leaf  : target=0.100ns count=8 avg=0.096ns sd=0.004ns min=0.091ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 5 <= 0.100ns}
[05/17 17:13:29    312s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[05/17 17:13:29    312s]        Bufs: CLKBUFX20: 5 CLKBUFX16: 4 CLKBUFX2: 11 
[05/17 17:13:29    312s]      Logics: PADDI: 1 
[05/17 17:13:29    312s]     Clock DAG hash after 'Improving fragments clock skew': 13009098465351077416 5698106060849995707
[05/17 17:13:29    312s]     Clock DAG hash after 'Improving fragments clock skew': 13009098465351077416 5698106060849995707
[05/17 17:13:29    312s]     Primary reporting skew groups after 'Improving fragments clock skew':
[05/17 17:13:29    312s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.913, max=2.925], skew [0.012 vs 0.105]
[05/17 17:13:29    312s]           min path sink: mcs4_core_ram_0_ram2_ram_array_reg[9][2]/CK
[05/17 17:13:29    312s]           max path sink: mcs4_core_i4004_alu_board_n0550_reg/CK
[05/17 17:13:29    312s]     Skew group summary after 'Improving fragments clock skew':
[05/17 17:13:29    312s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.913, max=2.925], skew [0.012 vs 0.105]
[05/17 17:13:29    312s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.913, max=2.925], skew [0.012 vs 0.105]
[05/17 17:13:29    312s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/17 17:13:29    312s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:29    312s]   Approximately balancing step...
[05/17 17:13:29    312s]     Clock DAG hash before 'Approximately balancing step': 13009098465351077416 5698106060849995707
[05/17 17:13:29    312s]     Resolve constraints - Approximately balancing...
[05/17 17:13:29    312s]     Resolving skew group constraints...
[05/17 17:13:30    312s]       Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
[05/17 17:13:30    312s]     Resolving skew group constraints done.
[05/17 17:13:30    312s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:30    312s]     Approximately balancing...
[05/17 17:13:30    312s]       Approximately balancing, wire and cell delays...
[05/17 17:13:30    312s]       Approximately balancing, wire and cell delays, iteration 1...
[05/17 17:13:30    312s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[05/17 17:13:30    312s]           cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/17 17:13:30    312s]           misc counts      : r=1, pp=0
[05/17 17:13:30    312s]           cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14487.210um^2
[05/17 17:13:30    312s]           cell capacitance : b=0.019pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.405pF
[05/17 17:13:30    312s]           sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/17 17:13:30    312s]           wire capacitance : top=0.000pF, trunk=0.092pF, leaf=0.245pF, total=0.337pF
[05/17 17:13:30    312s]           wire lengths     : top=0.000um, trunk=1659.324um, leaf=3732.590um, total=5391.914um
[05/17 17:13:30    312s]           hp wire lengths  : top=0.000um, trunk=1820.790um, leaf=1382.870um, total=3203.660um
[05/17 17:13:30    312s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[05/17 17:13:30    312s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[05/17 17:13:30    312s]           Trunk : target=0.100ns count=14 avg=0.085ns sd=0.028ns min=0.000ns max=0.100ns {2 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 9 <= 0.100ns}
[05/17 17:13:30    312s]           Leaf  : target=0.100ns count=8 avg=0.096ns sd=0.004ns min=0.091ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 5 <= 0.100ns}
[05/17 17:13:30    312s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[05/17 17:13:30    312s]            Bufs: CLKBUFX20: 5 CLKBUFX16: 4 CLKBUFX2: 11 
[05/17 17:13:30    312s]          Logics: PADDI: 1 
[05/17 17:13:30    312s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 13009098465351077416 5698106060849995707
[05/17 17:13:30    312s]       Approximately balancing, wire and cell delays, iteration 1 done.
[05/17 17:13:30    312s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:30    312s]     Approximately balancing done.
[05/17 17:13:30    312s]     Clock DAG stats after 'Approximately balancing step':
[05/17 17:13:30    312s]       cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/17 17:13:30    312s]       misc counts      : r=1, pp=0
[05/17 17:13:30    312s]       cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14487.210um^2
[05/17 17:13:30    312s]       cell capacitance : b=0.019pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.405pF
[05/17 17:13:30    312s]       sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/17 17:13:30    312s]       wire capacitance : top=0.000pF, trunk=0.092pF, leaf=0.245pF, total=0.337pF
[05/17 17:13:30    312s]       wire lengths     : top=0.000um, trunk=1659.324um, leaf=3732.590um, total=5391.914um
[05/17 17:13:30    312s]       hp wire lengths  : top=0.000um, trunk=1820.790um, leaf=1382.870um, total=3203.660um
[05/17 17:13:30    312s]     Clock DAG net violations after 'Approximately balancing step': none
[05/17 17:13:30    312s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[05/17 17:13:30    312s]       Trunk : target=0.100ns count=14 avg=0.085ns sd=0.028ns min=0.000ns max=0.100ns {2 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 9 <= 0.100ns}
[05/17 17:13:30    312s]       Leaf  : target=0.100ns count=8 avg=0.096ns sd=0.004ns min=0.091ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 5 <= 0.100ns}
[05/17 17:13:30    312s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[05/17 17:13:30    312s]        Bufs: CLKBUFX20: 5 CLKBUFX16: 4 CLKBUFX2: 11 
[05/17 17:13:30    312s]      Logics: PADDI: 1 
[05/17 17:13:30    312s]     Clock DAG hash after 'Approximately balancing step': 13009098465351077416 5698106060849995707
[05/17 17:13:30    312s]     Clock DAG hash after 'Approximately balancing step': 13009098465351077416 5698106060849995707
[05/17 17:13:30    312s]     Primary reporting skew groups after 'Approximately balancing step':
[05/17 17:13:30    312s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.913, max=2.925], skew [0.012 vs 0.105]
[05/17 17:13:30    312s]           min path sink: mcs4_core_ram_0_ram2_ram_array_reg[9][2]/CK
[05/17 17:13:30    312s]           max path sink: mcs4_core_i4004_alu_board_n0550_reg/CK
[05/17 17:13:30    312s]     Skew group summary after 'Approximately balancing step':
[05/17 17:13:30    312s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.913, max=2.925], skew [0.012 vs 0.105]
[05/17 17:13:30    312s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.913, max=2.925], skew [0.012 vs 0.105]
[05/17 17:13:30    312s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/17 17:13:30    312s]   Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/17 17:13:30    312s]   Fixing clock tree overload...
[05/17 17:13:30    312s]     Clock DAG hash before 'Fixing clock tree overload': 13009098465351077416 5698106060849995707
[05/17 17:13:30    312s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/17 17:13:30    312s]     Clock DAG stats after 'Fixing clock tree overload':
[05/17 17:13:30    312s]       cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/17 17:13:30    312s]       misc counts      : r=1, pp=0
[05/17 17:13:30    312s]       cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14487.210um^2
[05/17 17:13:30    312s]       cell capacitance : b=0.019pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.405pF
[05/17 17:13:30    312s]       sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/17 17:13:30    312s]       wire capacitance : top=0.000pF, trunk=0.092pF, leaf=0.245pF, total=0.337pF
[05/17 17:13:30    312s]       wire lengths     : top=0.000um, trunk=1659.324um, leaf=3732.590um, total=5391.914um
[05/17 17:13:30    312s]       hp wire lengths  : top=0.000um, trunk=1820.790um, leaf=1382.870um, total=3203.660um
[05/17 17:13:30    312s]     Clock DAG net violations after 'Fixing clock tree overload': none
[05/17 17:13:30    312s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[05/17 17:13:30    312s]       Trunk : target=0.100ns count=14 avg=0.085ns sd=0.028ns min=0.000ns max=0.100ns {2 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 9 <= 0.100ns}
[05/17 17:13:30    312s]       Leaf  : target=0.100ns count=8 avg=0.096ns sd=0.004ns min=0.091ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 5 <= 0.100ns}
[05/17 17:13:30    312s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[05/17 17:13:30    312s]        Bufs: CLKBUFX20: 5 CLKBUFX16: 4 CLKBUFX2: 11 
[05/17 17:13:30    312s]      Logics: PADDI: 1 
[05/17 17:13:30    312s]     Clock DAG hash after 'Fixing clock tree overload': 13009098465351077416 5698106060849995707
[05/17 17:13:30    312s]     Clock DAG hash after 'Fixing clock tree overload': 13009098465351077416 5698106060849995707
[05/17 17:13:30    312s]     Primary reporting skew groups after 'Fixing clock tree overload':
[05/17 17:13:30    312s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.913, max=2.925], skew [0.012 vs 0.105]
[05/17 17:13:30    312s]           min path sink: mcs4_core_ram_0_ram2_ram_array_reg[9][2]/CK
[05/17 17:13:30    312s]           max path sink: mcs4_core_i4004_alu_board_n0550_reg/CK
[05/17 17:13:30    312s]     Skew group summary after 'Fixing clock tree overload':
[05/17 17:13:30    312s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.913, max=2.925], skew [0.012 vs 0.105]
[05/17 17:13:30    312s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.913, max=2.925], skew [0.012 vs 0.105]
[05/17 17:13:30    312s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/17 17:13:30    312s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:30    312s]   Approximately balancing paths...
[05/17 17:13:30    312s]     Clock DAG hash before 'Approximately balancing paths': 13009098465351077416 5698106060849995707
[05/17 17:13:30    312s]     Added 0 buffers.
[05/17 17:13:30    312s]     Clock DAG stats after 'Approximately balancing paths':
[05/17 17:13:30    312s]       cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/17 17:13:30    312s]       misc counts      : r=1, pp=0
[05/17 17:13:30    312s]       cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14487.210um^2
[05/17 17:13:30    312s]       cell capacitance : b=0.019pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.405pF
[05/17 17:13:30    312s]       sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/17 17:13:30    312s]       wire capacitance : top=0.000pF, trunk=0.092pF, leaf=0.245pF, total=0.337pF
[05/17 17:13:30    312s]       wire lengths     : top=0.000um, trunk=1659.324um, leaf=3732.590um, total=5391.914um
[05/17 17:13:30    312s]       hp wire lengths  : top=0.000um, trunk=1820.790um, leaf=1382.870um, total=3203.660um
[05/17 17:13:30    312s]     Clock DAG net violations after 'Approximately balancing paths': none
[05/17 17:13:30    312s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[05/17 17:13:30    312s]       Trunk : target=0.100ns count=14 avg=0.085ns sd=0.028ns min=0.000ns max=0.100ns {2 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 9 <= 0.100ns}
[05/17 17:13:30    312s]       Leaf  : target=0.100ns count=8 avg=0.096ns sd=0.004ns min=0.091ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 5 <= 0.100ns}
[05/17 17:13:30    312s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[05/17 17:13:30    312s]        Bufs: CLKBUFX20: 5 CLKBUFX16: 4 CLKBUFX2: 11 
[05/17 17:13:30    312s]      Logics: PADDI: 1 
[05/17 17:13:30    312s]     Clock DAG hash after 'Approximately balancing paths': 13009098465351077416 5698106060849995707
[05/17 17:13:30    312s]     Clock DAG hash after 'Approximately balancing paths': 13009098465351077416 5698106060849995707
[05/17 17:13:30    312s]     Primary reporting skew groups after 'Approximately balancing paths':
[05/17 17:13:30    312s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.913, max=2.925, avg=2.920, sd=0.003], skew [0.012 vs 0.105], 100% {2.913, 2.925} (wid=1.020 ws=0.009) (gid=1.907 gs=0.006)
[05/17 17:13:30    312s]           min path sink: mcs4_core_ram_0_ram2_ram_array_reg[9][2]/CK
[05/17 17:13:30    312s]           max path sink: mcs4_core_i4004_alu_board_n0550_reg/CK
[05/17 17:13:30    312s]     Skew group summary after 'Approximately balancing paths':
[05/17 17:13:30    312s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.913, max=2.925, avg=2.920, sd=0.003], skew [0.012 vs 0.105], 100% {2.913, 2.925} (wid=1.020 ws=0.009) (gid=1.907 gs=0.006)
[05/17 17:13:30    312s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.913, max=2.925, avg=2.920, sd=0.003], skew [0.012 vs 0.105], 100% {2.913, 2.925} (wid=1.020 ws=0.009) (gid=1.907 gs=0.006)
[05/17 17:13:30    312s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/17 17:13:30    312s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:30    312s]   Stage::Balancing done. (took cpu=0:00:02.1 real=0:00:02.3)
[05/17 17:13:30    312s]   Stage::Polishing...
[05/17 17:13:30    312s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'sysclk' in RC corner RC_Extraction_WC.
[05/17 17:13:30    312s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'sysclk'. Using estimated values, based on estimated route, as a fallback.
[05/17 17:13:30    312s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/17 17:13:30    312s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:30    312s]   Clock DAG stats before polishing:
[05/17 17:13:30    312s]     cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/17 17:13:30    312s]     misc counts      : r=1, pp=0
[05/17 17:13:30    312s]     cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14487.210um^2
[05/17 17:13:30    312s]     cell capacitance : b=0.019pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.405pF
[05/17 17:13:30    312s]     sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/17 17:13:30    312s]     wire capacitance : top=0.000pF, trunk=0.092pF, leaf=0.245pF, total=0.337pF
[05/17 17:13:30    312s]     wire lengths     : top=0.000um, trunk=1659.324um, leaf=3732.590um, total=5391.914um
[05/17 17:13:30    312s]     hp wire lengths  : top=0.000um, trunk=1820.790um, leaf=1382.870um, total=3203.660um
[05/17 17:13:30    312s]   Clock DAG net violations before polishing: none
[05/17 17:13:30    312s]   Clock DAG primary half-corner transition distribution before polishing:
[05/17 17:13:30    312s]     Trunk : target=0.100ns count=14 avg=0.085ns sd=0.028ns min=0.000ns max=0.100ns {2 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 9 <= 0.100ns}
[05/17 17:13:30    312s]     Leaf  : target=0.100ns count=8 avg=0.096ns sd=0.004ns min=0.091ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 5 <= 0.100ns}
[05/17 17:13:30    312s]   Clock DAG library cell distribution before polishing {count}:
[05/17 17:13:30    312s]      Bufs: CLKBUFX20: 5 CLKBUFX16: 4 CLKBUFX2: 11 
[05/17 17:13:30    312s]    Logics: PADDI: 1 
[05/17 17:13:30    312s]   Clock DAG hash before polishing: 13009098465351077416 5698106060849995707
[05/17 17:13:30    312s]   Clock DAG hash before polishing: 13009098465351077416 5698106060849995707
[05/17 17:13:30    312s]   Primary reporting skew groups before polishing:
[05/17 17:13:30    312s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.910, max=2.922], skew [0.012 vs 0.105]
[05/17 17:13:30    312s]         min path sink: mcs4_core_ram_0_ram2_ram_array_reg[9][2]/CK
[05/17 17:13:30    312s]         max path sink: mcs4_core_i4004_alu_board_n0550_reg/CK
[05/17 17:13:30    312s]   Skew group summary before polishing:
[05/17 17:13:30    312s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.910, max=2.922], skew [0.012 vs 0.105]
[05/17 17:13:30    312s]     skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.910, max=2.922], skew [0.012 vs 0.105]
[05/17 17:13:30    312s]   Merging balancing drivers for power...
[05/17 17:13:30    312s]     Clock DAG hash before 'Merging balancing drivers for power': 13009098465351077416 5698106060849995707
[05/17 17:13:30    312s]     Tried: 23 Succeeded: 0
[05/17 17:13:30    312s]     Clock DAG stats after 'Merging balancing drivers for power':
[05/17 17:13:30    312s]       cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/17 17:13:30    312s]       misc counts      : r=1, pp=0
[05/17 17:13:30    312s]       cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14487.210um^2
[05/17 17:13:30    312s]       cell capacitance : b=0.019pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.405pF
[05/17 17:13:30    312s]       sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/17 17:13:30    312s]       wire capacitance : top=0.000pF, trunk=0.092pF, leaf=0.245pF, total=0.337pF
[05/17 17:13:30    312s]       wire lengths     : top=0.000um, trunk=1659.324um, leaf=3732.590um, total=5391.914um
[05/17 17:13:30    312s]       hp wire lengths  : top=0.000um, trunk=1820.790um, leaf=1382.870um, total=3203.660um
[05/17 17:13:30    312s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[05/17 17:13:30    312s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[05/17 17:13:30    312s]       Trunk : target=0.100ns count=14 avg=0.085ns sd=0.028ns min=0.000ns max=0.100ns {2 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 9 <= 0.100ns}
[05/17 17:13:30    312s]       Leaf  : target=0.100ns count=8 avg=0.096ns sd=0.004ns min=0.091ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 5 <= 0.100ns}
[05/17 17:13:30    312s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[05/17 17:13:30    312s]        Bufs: CLKBUFX20: 5 CLKBUFX16: 4 CLKBUFX2: 11 
[05/17 17:13:30    312s]      Logics: PADDI: 1 
[05/17 17:13:30    312s]     Clock DAG hash after 'Merging balancing drivers for power': 13009098465351077416 5698106060849995707
[05/17 17:13:30    312s]     Clock DAG hash after 'Merging balancing drivers for power': 13009098465351077416 5698106060849995707
[05/17 17:13:30    312s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[05/17 17:13:30    312s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.910, max=2.922], skew [0.012 vs 0.105]
[05/17 17:13:30    312s]           min path sink: mcs4_core_ram_0_ram2_ram_array_reg[9][2]/CK
[05/17 17:13:30    312s]           max path sink: mcs4_core_i4004_alu_board_n0550_reg/CK
[05/17 17:13:30    312s]     Skew group summary after 'Merging balancing drivers for power':
[05/17 17:13:30    312s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.910, max=2.922], skew [0.012 vs 0.105]
[05/17 17:13:30    312s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.910, max=2.922], skew [0.012 vs 0.105]
[05/17 17:13:30    312s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/17 17:13:30    312s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/17 17:13:30    312s]   Improving clock skew...
[05/17 17:13:30    312s]     Clock DAG hash before 'Improving clock skew': 13009098465351077416 5698106060849995707
[05/17 17:13:30    312s]     Clock DAG stats after 'Improving clock skew':
[05/17 17:13:30    312s]       cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/17 17:13:30    312s]       misc counts      : r=1, pp=0
[05/17 17:13:30    312s]       cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14487.210um^2
[05/17 17:13:30    312s]       cell capacitance : b=0.019pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.405pF
[05/17 17:13:30    312s]       sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/17 17:13:30    312s]       wire capacitance : top=0.000pF, trunk=0.092pF, leaf=0.245pF, total=0.337pF
[05/17 17:13:30    312s]       wire lengths     : top=0.000um, trunk=1659.324um, leaf=3732.590um, total=5391.914um
[05/17 17:13:30    312s]       hp wire lengths  : top=0.000um, trunk=1820.790um, leaf=1382.870um, total=3203.660um
[05/17 17:13:30    312s]     Clock DAG net violations after 'Improving clock skew': none
[05/17 17:13:30    312s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[05/17 17:13:30    312s]       Trunk : target=0.100ns count=14 avg=0.085ns sd=0.028ns min=0.000ns max=0.100ns {2 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 9 <= 0.100ns}
[05/17 17:13:30    312s]       Leaf  : target=0.100ns count=8 avg=0.096ns sd=0.004ns min=0.091ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 5 <= 0.100ns}
[05/17 17:13:30    312s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[05/17 17:13:30    312s]        Bufs: CLKBUFX20: 5 CLKBUFX16: 4 CLKBUFX2: 11 
[05/17 17:13:30    312s]      Logics: PADDI: 1 
[05/17 17:13:30    312s]     Clock DAG hash after 'Improving clock skew': 13009098465351077416 5698106060849995707
[05/17 17:13:30    312s]     Clock DAG hash after 'Improving clock skew': 13009098465351077416 5698106060849995707
[05/17 17:13:30    312s]     Primary reporting skew groups after 'Improving clock skew':
[05/17 17:13:30    312s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.910, max=2.922, avg=2.917, sd=0.003], skew [0.012 vs 0.105], 100% {2.910, 2.922} (wid=1.020 ws=0.009) (gid=1.904 gs=0.006)
[05/17 17:13:30    312s]           min path sink: mcs4_core_ram_0_ram2_ram_array_reg[9][2]/CK
[05/17 17:13:30    312s]           max path sink: mcs4_core_i4004_alu_board_n0550_reg/CK
[05/17 17:13:30    312s]     Skew group summary after 'Improving clock skew':
[05/17 17:13:30    312s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.910, max=2.922, avg=2.917, sd=0.003], skew [0.012 vs 0.105], 100% {2.910, 2.922} (wid=1.020 ws=0.009) (gid=1.904 gs=0.006)
[05/17 17:13:30    312s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.910, max=2.922, avg=2.917, sd=0.003], skew [0.012 vs 0.105], 100% {2.910, 2.922} (wid=1.020 ws=0.009) (gid=1.904 gs=0.006)
[05/17 17:13:30    312s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/17 17:13:30    312s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:30    312s]   Moving gates to reduce wire capacitance...
[05/17 17:13:30    312s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 13009098465351077416 5698106060849995707
[05/17 17:13:30    312s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[05/17 17:13:30    312s]     Iteration 1...
[05/17 17:13:30    312s]       Artificially removing short and long paths...
[05/17 17:13:30    312s]         Clock DAG hash before 'Artificially removing short and long paths': 13009098465351077416 5698106060849995707
[05/17 17:13:30    312s]         For skew_group My_CLK/ConstraintMode_BC target band (2.910, 2.922)
[05/17 17:13:30    312s]         For skew_group My_CLK/ConstraintMode_WC target band (2.910, 2.922)
[05/17 17:13:30    312s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/17 17:13:30    312s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:30    312s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[05/17 17:13:30    312s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 13009098465351077416 5698106060849995707
[05/17 17:13:30    312s]         Legalizer releasing space for clock trees
[05/17 17:13:30    312s]         Legalizing clock trees...
[05/17 17:13:30    312s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_sysclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[05/17 17:13:30    312s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:30    312s]         Legalizer API calls during this step: 83 succeeded with high effort: 83 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/17 17:13:30    312s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/17 17:13:30    312s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[05/17 17:13:30    312s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 7389055104705834863 13185649534160462156
[05/17 17:13:30    312s]         Moving gates: 
[05/17 17:13:30    312s]         Legalizer releasing space for clock trees
[05/17 17:13:30    312s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/17 17:13:31    313s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_sysclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[05/17 17:13:31    313s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:31    313s]         100% 
[05/17 17:13:31    313s]         Legalizer API calls during this step: 280 succeeded with high effort: 280 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/17 17:13:31    313s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.7 real=0:00:00.7)
[05/17 17:13:31    313s]     Iteration 1 done.
[05/17 17:13:31    313s]     Iteration 2...
[05/17 17:13:31    313s]       Artificially removing short and long paths...
[05/17 17:13:31    313s]         Clock DAG hash before 'Artificially removing short and long paths': 5615955382772298756 15965326612345784175
[05/17 17:13:31    313s]         For skew_group My_CLK/ConstraintMode_BC target band (2.911, 2.922)
[05/17 17:13:31    313s]         For skew_group My_CLK/ConstraintMode_WC target band (2.911, 2.922)
[05/17 17:13:31    313s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/17 17:13:31    313s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:31    313s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[05/17 17:13:31    313s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 5615955382772298756 15965326612345784175
[05/17 17:13:31    313s]         Legalizer releasing space for clock trees
[05/17 17:13:31    313s]         Legalizing clock trees...
[05/17 17:13:31    313s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_sysclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[05/17 17:13:31    313s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:31    313s]         Legalizer API calls during this step: 71 succeeded with high effort: 71 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/17 17:13:31    313s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/17 17:13:31    313s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[05/17 17:13:31    313s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 4227816620185495850 4887887756752855129
[05/17 17:13:31    313s]         Moving gates: 
[05/17 17:13:31    313s]         Legalizer releasing space for clock trees
[05/17 17:13:31    313s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/17 17:13:32    314s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_sysclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[05/17 17:13:32    314s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:32    314s]         100% 
[05/17 17:13:32    314s]         Legalizer API calls during this step: 280 succeeded with high effort: 280 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/17 17:13:32    314s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.7 real=0:00:00.7)
[05/17 17:13:32    314s]     Iteration 2 done.
[05/17 17:13:32    314s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[05/17 17:13:32    314s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[05/17 17:13:32    314s]       cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/17 17:13:32    314s]       misc counts      : r=1, pp=0
[05/17 17:13:32    314s]       cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14487.210um^2
[05/17 17:13:32    314s]       cell capacitance : b=0.019pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.405pF
[05/17 17:13:32    314s]       sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/17 17:13:32    314s]       wire capacitance : top=0.000pF, trunk=0.089pF, leaf=0.242pF, total=0.331pF
[05/17 17:13:32    314s]       wire lengths     : top=0.000um, trunk=1615.669um, leaf=3687.561um, total=5303.230um
[05/17 17:13:32    314s]       hp wire lengths  : top=0.000um, trunk=1769.190um, leaf=1383.755um, total=3152.945um
[05/17 17:13:32    314s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[05/17 17:13:32    314s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[05/17 17:13:32    314s]       Trunk : target=0.100ns count=14 avg=0.085ns sd=0.028ns min=0.000ns max=0.100ns {2 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 9 <= 0.100ns}
[05/17 17:13:32    314s]       Leaf  : target=0.100ns count=8 avg=0.095ns sd=0.003ns min=0.090ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 4 <= 0.095ns, 4 <= 0.100ns}
[05/17 17:13:32    314s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[05/17 17:13:32    314s]        Bufs: CLKBUFX20: 5 CLKBUFX16: 4 CLKBUFX2: 11 
[05/17 17:13:32    314s]      Logics: PADDI: 1 
[05/17 17:13:32    314s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 16694372029057831325 9934950297526688654
[05/17 17:13:32    314s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 16694372029057831325 9934950297526688654
[05/17 17:13:32    314s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[05/17 17:13:32    314s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.911, max=2.922, avg=2.918, sd=0.003], skew [0.011 vs 0.105], 100% {2.911, 2.922} (wid=1.019 ws=0.008) (gid=1.906 gs=0.005)
[05/17 17:13:32    314s]           min path sink: mcs4_core_ram_0_ram2_ram_array_reg[9][2]/CK
[05/17 17:13:32    314s]           max path sink: mcs4_core_i4004_alu_board_n0550_reg/CK
[05/17 17:13:32    314s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[05/17 17:13:32    314s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.911, max=2.922, avg=2.918, sd=0.003], skew [0.011 vs 0.105], 100% {2.911, 2.922} (wid=1.019 ws=0.008) (gid=1.906 gs=0.005)
[05/17 17:13:32    314s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.911, max=2.922, avg=2.918, sd=0.003], skew [0.011 vs 0.105], 100% {2.911, 2.922} (wid=1.019 ws=0.008) (gid=1.906 gs=0.005)
[05/17 17:13:32    314s]     Legalizer API calls during this step: 714 succeeded with high effort: 714 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/17 17:13:32    314s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:01.9 real=0:00:02.0)
[05/17 17:13:32    314s]   Reducing clock tree power 3...
[05/17 17:13:32    314s]     Clock DAG hash before 'Reducing clock tree power 3': 16694372029057831325 9934950297526688654
[05/17 17:13:32    314s]     Artificially removing short and long paths...
[05/17 17:13:32    314s]       Clock DAG hash before 'Artificially removing short and long paths': 16694372029057831325 9934950297526688654
[05/17 17:13:32    314s]       For skew_group My_CLK/ConstraintMode_BC target band (2.911, 2.922)
[05/17 17:13:32    314s]       For skew_group My_CLK/ConstraintMode_WC target band (2.911, 2.922)
[05/17 17:13:32    314s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/17 17:13:32    314s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:32    314s]     Initial gate capacitance is (rise=2.544pF fall=2.524pF).
[05/17 17:13:32    314s]     Resizing gates: 
[05/17 17:13:32    314s]     Legalizer releasing space for clock trees
[05/17 17:13:32    314s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/17 17:13:32    314s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_sysclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[05/17 17:13:32    314s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:32    314s]     100% 
[05/17 17:13:32    314s]     Clock DAG stats after 'Reducing clock tree power 3':
[05/17 17:13:32    314s]       cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/17 17:13:32    314s]       misc counts      : r=1, pp=0
[05/17 17:13:32    314s]       cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14487.210um^2
[05/17 17:13:32    314s]       cell capacitance : b=0.019pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.405pF
[05/17 17:13:32    314s]       sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/17 17:13:32    314s]       wire capacitance : top=0.000pF, trunk=0.089pF, leaf=0.242pF, total=0.331pF
[05/17 17:13:32    314s]       wire lengths     : top=0.000um, trunk=1615.669um, leaf=3687.561um, total=5303.230um
[05/17 17:13:32    314s]       hp wire lengths  : top=0.000um, trunk=1769.190um, leaf=1383.755um, total=3152.945um
[05/17 17:13:32    314s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[05/17 17:13:32    314s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[05/17 17:13:32    314s]       Trunk : target=0.100ns count=14 avg=0.085ns sd=0.028ns min=0.000ns max=0.100ns {2 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 9 <= 0.100ns}
[05/17 17:13:32    314s]       Leaf  : target=0.100ns count=8 avg=0.095ns sd=0.003ns min=0.090ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 4 <= 0.095ns, 4 <= 0.100ns}
[05/17 17:13:32    314s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[05/17 17:13:32    314s]        Bufs: CLKBUFX20: 5 CLKBUFX16: 4 CLKBUFX2: 11 
[05/17 17:13:32    314s]      Logics: PADDI: 1 
[05/17 17:13:32    314s]     Clock DAG hash after 'Reducing clock tree power 3': 16694372029057831325 9934950297526688654
[05/17 17:13:32    314s]     Clock DAG hash after 'Reducing clock tree power 3': 16694372029057831325 9934950297526688654
[05/17 17:13:32    314s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[05/17 17:13:32    314s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.911, max=2.922, avg=2.918, sd=0.003], skew [0.011 vs 0.105], 100% {2.911, 2.922} (wid=1.019 ws=0.008) (gid=1.906 gs=0.005)
[05/17 17:13:32    314s]           min path sink: mcs4_core_ram_0_ram2_ram_array_reg[9][2]/CK
[05/17 17:13:32    314s]           max path sink: mcs4_core_i4004_alu_board_n0550_reg/CK
[05/17 17:13:32    314s]     Skew group summary after 'Reducing clock tree power 3':
[05/17 17:13:32    314s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.911, max=2.922, avg=2.918, sd=0.003], skew [0.011 vs 0.105], 100% {2.911, 2.922} (wid=1.019 ws=0.008) (gid=1.906 gs=0.005)
[05/17 17:13:32    314s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.911, max=2.922, avg=2.918, sd=0.003], skew [0.011 vs 0.105], 100% {2.911, 2.922} (wid=1.019 ws=0.008) (gid=1.906 gs=0.005)
[05/17 17:13:32    314s]     Legalizer API calls during this step: 41 succeeded with high effort: 41 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/17 17:13:32    314s]   Reducing clock tree power 3 done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/17 17:13:32    314s]   Improving insertion delay...
[05/17 17:13:32    314s]     Clock DAG hash before 'Improving insertion delay': 16694372029057831325 9934950297526688654
[05/17 17:13:33    315s]     Clock DAG stats after 'Improving insertion delay':
[05/17 17:13:33    315s]       cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/17 17:13:33    315s]       misc counts      : r=1, pp=0
[05/17 17:13:33    315s]       cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14487.210um^2
[05/17 17:13:33    315s]       cell capacitance : b=0.019pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.405pF
[05/17 17:13:33    315s]       sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/17 17:13:33    315s]       wire capacitance : top=0.000pF, trunk=0.093pF, leaf=0.242pF, total=0.335pF
[05/17 17:13:33    315s]       wire lengths     : top=0.000um, trunk=1685.425um, leaf=3687.561um, total=5372.986um
[05/17 17:13:33    315s]       hp wire lengths  : top=0.000um, trunk=1827.330um, leaf=1383.755um, total=3211.085um
[05/17 17:13:33    315s]     Clock DAG net violations after 'Improving insertion delay': none
[05/17 17:13:33    315s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[05/17 17:13:33    315s]       Trunk : target=0.100ns count=14 avg=0.088ns sd=0.027ns min=0.000ns max=0.100ns {1 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 9 <= 0.100ns}
[05/17 17:13:33    315s]       Leaf  : target=0.100ns count=8 avg=0.095ns sd=0.003ns min=0.090ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 4 <= 0.095ns, 4 <= 0.100ns}
[05/17 17:13:33    315s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[05/17 17:13:33    315s]        Bufs: CLKBUFX20: 5 CLKBUFX16: 4 CLKBUFX2: 11 
[05/17 17:13:33    315s]      Logics: PADDI: 1 
[05/17 17:13:33    315s]     Clock DAG hash after 'Improving insertion delay': 4012827977952747377 3687248242969803202
[05/17 17:13:33    315s]     Clock DAG hash after 'Improving insertion delay': 4012827977952747377 3687248242969803202
[05/17 17:13:33    315s]     Primary reporting skew groups after 'Improving insertion delay':
[05/17 17:13:33    315s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.948, max=2.958, avg=2.954, sd=0.002], skew [0.010 vs 0.105], 100% {2.948, 2.958} (wid=1.018 ws=0.007) (gid=1.943 gs=0.005)
[05/17 17:13:33    315s]           min path sink: mcs4_core_ram_0_ram2_ram_array_reg[9][2]/CK
[05/17 17:13:33    315s]           max path sink: mcs4_core_i4004_alu_board_n0550_reg/CK
[05/17 17:13:33    315s]     Skew group summary after 'Improving insertion delay':
[05/17 17:13:33    315s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.948, max=2.958, avg=2.954, sd=0.002], skew [0.010 vs 0.105], 100% {2.948, 2.958} (wid=1.018 ws=0.007) (gid=1.943 gs=0.005)
[05/17 17:13:33    315s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.948, max=2.958, avg=2.954, sd=0.002], skew [0.010 vs 0.105], 100% {2.948, 2.958} (wid=1.018 ws=0.007) (gid=1.943 gs=0.005)
[05/17 17:13:33    315s]     Legalizer API calls during this step: 398 succeeded with high effort: 398 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/17 17:13:33    315s]   Improving insertion delay done. (took cpu=0:00:00.9 real=0:00:00.9)
[05/17 17:13:33    315s]   Wire Opt OverFix...
[05/17 17:13:33    315s]     Clock DAG hash before 'Wire Opt OverFix': 4012827977952747377 3687248242969803202
[05/17 17:13:33    315s]     Wire Reduction extra effort...
[05/17 17:13:33    315s]       Clock DAG hash before 'Wire Reduction extra effort': 4012827977952747377 3687248242969803202
[05/17 17:13:33    315s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[05/17 17:13:33    315s]       Artificially removing short and long paths...
[05/17 17:13:33    315s]         Clock DAG hash before 'Artificially removing short and long paths': 4012827977952747377 3687248242969803202
[05/17 17:13:33    315s]         For skew_group My_CLK/ConstraintMode_BC target band (2.948, 2.958)
[05/17 17:13:33    315s]         For skew_group My_CLK/ConstraintMode_WC target band (2.948, 2.958)
[05/17 17:13:33    315s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/17 17:13:33    315s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:33    315s]       Global shorten wires A0...
[05/17 17:13:33    315s]         Clock DAG hash before 'Global shorten wires A0': 4012827977952747377 3687248242969803202
[05/17 17:13:33    315s]         Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/17 17:13:33    315s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:33    315s]       Move For Wirelength - core...
[05/17 17:13:33    315s]         Clock DAG hash before 'Move For Wirelength - core': 4012827977952747377 3687248242969803202
[05/17 17:13:34    315s]         Move for wirelength. considered=22, filtered=22, permitted=20, cannotCompute=0, computed=20, moveTooSmall=3, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=91, accepted=1
[05/17 17:13:34    315s]         Max accepted move=28.630um, total accepted move=28.630um, average move=28.630um
[05/17 17:13:34    316s]         Move for wirelength. considered=22, filtered=22, permitted=20, cannotCompute=0, computed=20, moveTooSmall=2, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=93, accepted=3
[05/17 17:13:34    316s]         Max accepted move=13.260um, total accepted move=29.430um, average move=9.810um
[05/17 17:13:34    316s]         Move for wirelength. considered=22, filtered=22, permitted=20, cannotCompute=1, computed=19, moveTooSmall=5, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=95, accepted=1
[05/17 17:13:34    316s]         Max accepted move=3.310um, total accepted move=3.310um, average move=3.310um
[05/17 17:13:34    316s]         Legalizer API calls during this step: 292 succeeded with high effort: 292 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/17 17:13:34    316s]       Move For Wirelength - core done. (took cpu=0:00:01.3 real=0:00:01.3)
[05/17 17:13:34    316s]       Global shorten wires A1...
[05/17 17:13:34    316s]         Clock DAG hash before 'Global shorten wires A1': 9707907881169052010 14006038545041491081
[05/17 17:13:34    316s]         Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/17 17:13:34    316s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:34    316s]       Move For Wirelength - core...
[05/17 17:13:34    316s]         Clock DAG hash before 'Move For Wirelength - core': 9707907881169052010 14006038545041491081
[05/17 17:13:35    316s]         Move for wirelength. considered=22, filtered=22, permitted=20, cannotCompute=8, computed=12, moveTooSmall=24, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=32, accepted=0
[05/17 17:13:35    316s]         Max accepted move=0.000um, total accepted move=0.000um
[05/17 17:13:35    316s]         Legalizer API calls during this step: 32 succeeded with high effort: 32 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/17 17:13:35    316s]       Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/17 17:13:35    316s]       Global shorten wires B...
[05/17 17:13:35    316s]         Clock DAG hash before 'Global shorten wires B': 9707907881169052010 14006038545041491081
[05/17 17:13:35    317s]         Legalizer API calls during this step: 30 succeeded with high effort: 30 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/17 17:13:35    317s]       Global shorten wires B done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/17 17:13:35    317s]       Move For Wirelength - branch...
[05/17 17:13:35    317s]         Clock DAG hash before 'Move For Wirelength - branch': 10225668633514985168 8836708099199259187
[05/17 17:13:35    317s]         Move for wirelength. considered=22, filtered=22, permitted=20, cannotCompute=0, computed=20, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=48, accepted=2
[05/17 17:13:35    317s]         Max accepted move=0.600um, total accepted move=0.800um, average move=0.400um
[05/17 17:13:35    317s]         Move for wirelength. considered=22, filtered=22, permitted=20, cannotCompute=18, computed=2, moveTooSmall=0, resolved=0, predictFail=60, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=0
[05/17 17:13:35    317s]         Max accepted move=0.000um, total accepted move=0.000um
[05/17 17:13:35    317s]         Legalizer API calls during this step: 52 succeeded with high effort: 52 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/17 17:13:35    317s]       Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/17 17:13:35    317s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[05/17 17:13:35    317s]       Clock DAG stats after 'Wire Reduction extra effort':
[05/17 17:13:35    317s]         cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/17 17:13:35    317s]         misc counts      : r=1, pp=0
[05/17 17:13:35    317s]         cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14487.210um^2
[05/17 17:13:35    317s]         cell capacitance : b=0.019pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.405pF
[05/17 17:13:35    317s]         sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/17 17:13:35    317s]         wire capacitance : top=0.000pF, trunk=0.091pF, leaf=0.242pF, total=0.334pF
[05/17 17:13:35    317s]         wire lengths     : top=0.000um, trunk=1650.740um, leaf=3690.570um, total=5341.310um
[05/17 17:13:35    317s]         hp wire lengths  : top=0.000um, trunk=1826.730um, leaf=1390.705um, total=3217.435um
[05/17 17:13:35    317s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[05/17 17:13:35    317s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[05/17 17:13:35    317s]         Trunk : target=0.100ns count=14 avg=0.087ns sd=0.027ns min=0.000ns max=0.100ns {1 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 9 <= 0.100ns}
[05/17 17:13:35    317s]         Leaf  : target=0.100ns count=8 avg=0.095ns sd=0.003ns min=0.090ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 3 <= 0.095ns, 4 <= 0.100ns}
[05/17 17:13:35    317s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[05/17 17:13:35    317s]          Bufs: CLKBUFX20: 5 CLKBUFX16: 4 CLKBUFX2: 11 
[05/17 17:13:35    317s]        Logics: PADDI: 1 
[05/17 17:13:35    317s]       Clock DAG hash after 'Wire Reduction extra effort': 9411196079347381913 4571576772189599442
[05/17 17:13:35    317s]       Clock DAG hash after 'Wire Reduction extra effort': 9411196079347381913 4571576772189599442
[05/17 17:13:35    317s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[05/17 17:13:35    317s]         skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.947, max=2.957, avg=2.953, sd=0.002], skew [0.010 vs 0.105], 100% {2.947, 2.957} (wid=1.018 ws=0.007) (gid=1.942 gs=0.005)
[05/17 17:13:35    317s]             min path sink: mcs4_core_ram_0_ram2_ram_array_reg[9][2]/CK
[05/17 17:13:35    317s]             max path sink: mcs4_core_i4004_alu_board_n0550_reg/CK
[05/17 17:13:35    317s]       Skew group summary after 'Wire Reduction extra effort':
[05/17 17:13:35    317s]         skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.947, max=2.957, avg=2.953, sd=0.002], skew [0.010 vs 0.105], 100% {2.947, 2.957} (wid=1.018 ws=0.007) (gid=1.942 gs=0.005)
[05/17 17:13:35    317s]         skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.947, max=2.957, avg=2.953, sd=0.002], skew [0.010 vs 0.105], 100% {2.947, 2.957} (wid=1.018 ws=0.007) (gid=1.942 gs=0.005)
[05/17 17:13:35    317s]       Legalizer API calls during this step: 418 succeeded with high effort: 418 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/17 17:13:35    317s]     Wire Reduction extra effort done. (took cpu=0:00:01.8 real=0:00:01.9)
[05/17 17:13:35    317s]     Optimizing orientation...
[05/17 17:13:35    317s]     FlipOpt...
[05/17 17:13:35    317s]     Disconnecting clock tree from netlist...
[05/17 17:13:35    317s]     Disconnecting clock tree from netlist done.
[05/17 17:13:35    317s]     Performing Single Threaded FlipOpt
[05/17 17:13:35    317s]     Optimizing orientation on clock cells...
[05/17 17:13:35    317s]       Orientation Wirelength Optimization: Attempted = 23 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 3 , Illegal = 20 , Other = 0
[05/17 17:13:35    317s]     Optimizing orientation on clock cells done.
[05/17 17:13:35    317s]     Resynthesising clock tree into netlist...
[05/17 17:13:35    317s]       Reset timing graph...
[05/17 17:13:35    317s] Ignoring AAE DB Resetting ...
[05/17 17:13:35    317s]       Reset timing graph done.
[05/17 17:13:35    317s]     Resynthesising clock tree into netlist done.
[05/17 17:13:35    317s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:35    317s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:35    317s] End AAE Lib Interpolated Model. (MEM=1662.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:13:35    317s]     Clock DAG stats after 'Wire Opt OverFix':
[05/17 17:13:35    317s]       cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/17 17:13:35    317s]       misc counts      : r=1, pp=0
[05/17 17:13:35    317s]       cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14487.210um^2
[05/17 17:13:35    317s]       cell capacitance : b=0.019pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.405pF
[05/17 17:13:35    317s]       sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/17 17:13:35    317s]       wire capacitance : top=0.000pF, trunk=0.091pF, leaf=0.242pF, total=0.334pF
[05/17 17:13:35    317s]       wire lengths     : top=0.000um, trunk=1650.740um, leaf=3690.570um, total=5341.310um
[05/17 17:13:35    317s]       hp wire lengths  : top=0.000um, trunk=1826.730um, leaf=1390.705um, total=3217.435um
[05/17 17:13:35    317s]     Clock DAG net violations after 'Wire Opt OverFix': none
[05/17 17:13:35    317s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[05/17 17:13:35    317s]       Trunk : target=0.100ns count=14 avg=0.087ns sd=0.027ns min=0.000ns max=0.100ns {1 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 9 <= 0.100ns}
[05/17 17:13:35    317s]       Leaf  : target=0.100ns count=8 avg=0.095ns sd=0.003ns min=0.090ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 3 <= 0.095ns, 4 <= 0.100ns}
[05/17 17:13:35    317s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[05/17 17:13:35    317s]        Bufs: CLKBUFX20: 5 CLKBUFX16: 4 CLKBUFX2: 11 
[05/17 17:13:35    317s]      Logics: PADDI: 1 
[05/17 17:13:35    317s]     Clock DAG hash after 'Wire Opt OverFix': 9411196079347381913 4571576772189599442
[05/17 17:13:35    317s]     Clock DAG hash after 'Wire Opt OverFix': 9411196079347381913 4571576772189599442
[05/17 17:13:35    317s]     Primary reporting skew groups after 'Wire Opt OverFix':
[05/17 17:13:35    317s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.947, max=2.957, avg=2.953, sd=0.002], skew [0.010 vs 0.105], 100% {2.947, 2.957} (wid=1.018 ws=0.007) (gid=1.942 gs=0.005)
[05/17 17:13:35    317s]           min path sink: mcs4_core_ram_0_ram2_ram_array_reg[9][2]/CK
[05/17 17:13:35    317s]           max path sink: mcs4_core_i4004_alu_board_n0550_reg/CK
[05/17 17:13:35    317s]     Skew group summary after 'Wire Opt OverFix':
[05/17 17:13:35    317s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.947, max=2.957, avg=2.953, sd=0.002], skew [0.010 vs 0.105], 100% {2.947, 2.957} (wid=1.018 ws=0.007) (gid=1.942 gs=0.005)
[05/17 17:13:35    317s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.947, max=2.957, avg=2.953, sd=0.002], skew [0.010 vs 0.105], 100% {2.947, 2.957} (wid=1.018 ws=0.007) (gid=1.942 gs=0.005)
[05/17 17:13:35    317s]     Legalizer API calls during this step: 418 succeeded with high effort: 418 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/17 17:13:35    317s]   Wire Opt OverFix done. (took cpu=0:00:01.9 real=0:00:02.0)
[05/17 17:13:35    317s]   Total capacitance is (rise=2.878pF fall=2.858pF), of which (rise=0.334pF fall=0.334pF) is wire, and (rise=2.544pF fall=2.524pF) is gate.
[05/17 17:13:35    317s]   Stage::Polishing done. (took cpu=0:00:04.9 real=0:00:05.3)
[05/17 17:13:35    317s]   Stage::Updating netlist...
[05/17 17:13:35    317s]   Reset timing graph...
[05/17 17:13:35    317s] Ignoring AAE DB Resetting ...
[05/17 17:13:35    317s]   Reset timing graph done.
[05/17 17:13:35    317s]   Setting non-default rules before calling refine place.
[05/17 17:13:35    317s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_sysclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[05/17 17:13:35    317s]   Leaving CCOpt scope - Cleaning up placement interface...
[05/17 17:13:35    317s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1662.9M, EPOCH TIME: 1747516415.526031
[05/17 17:13:35    317s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.010, MEM:1614.9M, EPOCH TIME: 1747516415.535556
[05/17 17:13:35    317s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:35    317s]   Leaving CCOpt scope - ClockRefiner...
[05/17 17:13:35    317s]   Assigned high priority to 20 instances.
[05/17 17:13:35    317s]   Soft fixed 21 clock instances.
[05/17 17:13:35    317s]   Performing Clock Only Refine Place.
[05/17 17:13:35    317s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[05/17 17:13:35    317s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1614.9M, EPOCH TIME: 1747516415.554137
[05/17 17:13:35    317s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1614.9M, EPOCH TIME: 1747516415.554301
[05/17 17:13:35    317s] z: 2, totalTracks: 1
[05/17 17:13:35    317s] z: 4, totalTracks: 1
[05/17 17:13:35    317s] z: 6, totalTracks: 1
[05/17 17:13:35    317s] z: 8, totalTracks: 1
[05/17 17:13:35    317s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/17 17:13:35    317s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1614.9M, EPOCH TIME: 1747516415.559654
[05/17 17:13:35    317s] Info: 20 insts are soft-fixed.
[05/17 17:13:35    317s] 
[05/17 17:13:35    317s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:13:35    317s] OPERPROF:       Starting CMU at level 4, MEM:1614.9M, EPOCH TIME: 1747516415.591890
[05/17 17:13:35    317s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1614.9M, EPOCH TIME: 1747516415.593016
[05/17 17:13:35    317s] 
[05/17 17:13:35    317s] Bad Lib Cell Checking (CMU) is done! (0)
[05/17 17:13:35    317s] Info: 20 insts are soft-fixed.
[05/17 17:13:35    317s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.034, MEM:1614.9M, EPOCH TIME: 1747516415.593797
[05/17 17:13:35    317s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1614.9M, EPOCH TIME: 1747516415.593877
[05/17 17:13:35    317s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1614.9M, EPOCH TIME: 1747516415.593941
[05/17 17:13:35    317s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1614.9MB).
[05/17 17:13:35    317s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.040, MEM:1614.9M, EPOCH TIME: 1747516415.594403
[05/17 17:13:35    317s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.040, MEM:1614.9M, EPOCH TIME: 1747516415.594472
[05/17 17:13:35    317s] TDRefine: refinePlace mode is spiral
[05/17 17:13:35    317s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.10379.3
[05/17 17:13:35    317s] OPERPROF: Starting RefinePlace at level 1, MEM:1614.9M, EPOCH TIME: 1747516415.594555
[05/17 17:13:35    317s] *** Starting refinePlace (0:05:17 mem=1614.9M) ***
[05/17 17:13:35    317s] Total net bbox length = 4.123e+04 (2.122e+04 2.001e+04) (ext = 2.660e+03)
[05/17 17:13:35    317s] 
[05/17 17:13:35    317s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:13:35    317s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1614.9M, EPOCH TIME: 1747516415.605818
[05/17 17:13:35    317s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/17 17:13:35    317s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.001, MEM:1614.9M, EPOCH TIME: 1747516415.606826
[05/17 17:13:35    317s] Info: 20 insts are soft-fixed.
[05/17 17:13:35    317s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/17 17:13:35    317s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/17 17:13:35    317s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/17 17:13:35    317s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:13:35    317s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:13:35    317s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1614.9M, EPOCH TIME: 1747516415.614824
[05/17 17:13:35    317s] Starting refinePlace ...
[05/17 17:13:35    317s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:13:35    317s] One DDP V2 for no tweak run.
[05/17 17:13:35    317s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/17 17:13:35    317s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1614.9MB
[05/17 17:13:35    317s] Statistics of distance of Instance movement in refine placement:
[05/17 17:13:35    317s]   maximum (X+Y) =         0.00 um
[05/17 17:13:35    317s]   mean    (X+Y) =         0.00 um
[05/17 17:13:35    317s] Summary Report:
[05/17 17:13:35    317s] Instances move: 0 (out of 1887 movable)
[05/17 17:13:35    317s] Instances flipped: 0
[05/17 17:13:35    317s] Mean displacement: 0.00 um
[05/17 17:13:35    317s] Max displacement: 0.00 um 
[05/17 17:13:35    317s] Total instances moved : 0
[05/17 17:13:35    317s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.016, MEM:1614.9M, EPOCH TIME: 1747516415.630878
[05/17 17:13:35    317s] Total net bbox length = 4.123e+04 (2.122e+04 2.001e+04) (ext = 2.660e+03)
[05/17 17:13:35    317s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1614.9MB
[05/17 17:13:35    317s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1614.9MB) @(0:05:17 - 0:05:17).
[05/17 17:13:35    317s] *** Finished refinePlace (0:05:17 mem=1614.9M) ***
[05/17 17:13:35    317s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.10379.3
[05/17 17:13:35    317s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.038, MEM:1614.9M, EPOCH TIME: 1747516415.632070
[05/17 17:13:35    317s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1614.9M, EPOCH TIME: 1747516415.632135
[05/17 17:13:35    317s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.008, MEM:1614.9M, EPOCH TIME: 1747516415.640007
[05/17 17:13:35    317s]   ClockRefiner summary
[05/17 17:13:35    317s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 682).
[05/17 17:13:35    317s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 21).
[05/17 17:13:35    317s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 661).
[05/17 17:13:35    317s]   Restoring pStatusCts on 21 clock instances.
[05/17 17:13:35    317s]   Revert refine place priority changes on 0 instances.
[05/17 17:13:35    317s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/17 17:13:35    317s]   Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/17 17:13:35    317s]   CCOpt::Phase::Implementation done. (took cpu=0:00:07.4 real=0:00:08.1)
[05/17 17:13:35    317s]   CCOpt::Phase::eGRPC...
[05/17 17:13:35    317s]   eGR Post Conditioning loop iteration 0...
[05/17 17:13:35    317s]     Clock implementation routing...
[05/17 17:13:35    317s]       Leaving CCOpt scope - Routing Tools...
[05/17 17:13:35    317s] Net route status summary:
[05/17 17:13:35    317s]   Clock:        22 (unrouted=22, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/17 17:13:35    317s]   Non-clock:  1919 (unrouted=52, trialRouted=1867, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=29, (crossesIlmBoundary AND tooFewTerms=0)])
[05/17 17:13:35    317s]       Routing using eGR only...
[05/17 17:13:35    317s]         Early Global Route - eGR only step...
[05/17 17:13:35    317s] (ccopt eGR): There are 22 nets for routing of which 21 have one or more fixed wires.
[05/17 17:13:35    317s] (ccopt eGR): Start to route 22 all nets
[05/17 17:13:35    317s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1614.91 MB )
[05/17 17:13:35    317s] (I)      ==================== Layers =====================
[05/17 17:13:35    317s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:13:35    317s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/17 17:13:35    317s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:13:35    317s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/17 17:13:35    317s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/17 17:13:35    317s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/17 17:13:35    317s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/17 17:13:35    317s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/17 17:13:35    317s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/17 17:13:35    317s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/17 17:13:35    317s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/17 17:13:35    317s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/17 17:13:35    317s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/17 17:13:35    317s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/17 17:13:35    317s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/17 17:13:35    317s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/17 17:13:35    317s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/17 17:13:35    317s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/17 17:13:35    317s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/17 17:13:35    317s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/17 17:13:35    317s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/17 17:13:35    317s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/17 17:13:35    317s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/17 17:13:35    317s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/17 17:13:35    317s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/17 17:13:35    317s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:13:35    317s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/17 17:13:35    317s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/17 17:13:35    317s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/17 17:13:35    317s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/17 17:13:35    317s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/17 17:13:35    317s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/17 17:13:35    317s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/17 17:13:35    317s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/17 17:13:35    317s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/17 17:13:35    317s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/17 17:13:35    317s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/17 17:13:35    317s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/17 17:13:35    317s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/17 17:13:35    317s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/17 17:13:35    317s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:13:35    317s] (I)      Started Import and model ( Curr Mem: 1614.91 MB )
[05/17 17:13:35    317s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:13:35    317s] (I)      == Non-default Options ==
[05/17 17:13:35    317s] (I)      Clean congestion better                            : true
[05/17 17:13:35    317s] (I)      Estimate vias on DPT layer                         : true
[05/17 17:13:35    317s] (I)      Clean congestion layer assignment rounds           : 3
[05/17 17:13:35    317s] (I)      Layer constraints as soft constraints              : true
[05/17 17:13:35    317s] (I)      Soft top layer                                     : true
[05/17 17:13:35    317s] (I)      Skip prospective layer relax nets                  : true
[05/17 17:13:35    317s] (I)      Better NDR handling                                : true
[05/17 17:13:35    317s] (I)      Improved NDR modeling in LA                        : true
[05/17 17:13:35    317s] (I)      Routing cost fix for NDR handling                  : true
[05/17 17:13:35    317s] (I)      Block tracks for preroutes                         : true
[05/17 17:13:35    317s] (I)      Assign IRoute by net group key                     : true
[05/17 17:13:35    317s] (I)      Block unroutable channels                          : true
[05/17 17:13:35    317s] (I)      Block unroutable channels 3D                       : true
[05/17 17:13:35    317s] (I)      Bound layer relaxed segment wl                     : true
[05/17 17:13:35    317s] (I)      Blocked pin reach length threshold                 : 2
[05/17 17:13:35    317s] (I)      Check blockage within NDR space in TA              : true
[05/17 17:13:35    317s] (I)      Skip must join for term with via pillar            : true
[05/17 17:13:35    317s] (I)      Model find APA for IO pin                          : true
[05/17 17:13:35    317s] (I)      On pin location for off pin term                   : true
[05/17 17:13:35    317s] (I)      Handle EOL spacing                                 : true
[05/17 17:13:35    317s] (I)      Merge PG vias by gap                               : true
[05/17 17:13:35    317s] (I)      Maximum routing layer                              : 11
[05/17 17:13:35    317s] (I)      Route selected nets only                           : true
[05/17 17:13:35    317s] (I)      Refine MST                                         : true
[05/17 17:13:35    317s] (I)      Honor PRL                                          : true
[05/17 17:13:35    317s] (I)      Strong congestion aware                            : true
[05/17 17:13:35    317s] (I)      Improved initial location for IRoutes              : true
[05/17 17:13:35    317s] (I)      Multi panel TA                                     : true
[05/17 17:13:35    317s] (I)      Penalize wire overlap                              : true
[05/17 17:13:35    317s] (I)      Expand small instance blockage                     : true
[05/17 17:13:35    317s] (I)      Reduce via in TA                                   : true
[05/17 17:13:35    317s] (I)      SS-aware routing                                   : true
[05/17 17:13:35    317s] (I)      Improve tree edge sharing                          : true
[05/17 17:13:35    317s] (I)      Improve 2D via estimation                          : true
[05/17 17:13:35    317s] (I)      Refine Steiner tree                                : true
[05/17 17:13:35    317s] (I)      Build spine tree                                   : true
[05/17 17:13:35    317s] (I)      Model pass through capacity                        : true
[05/17 17:13:35    317s] (I)      Extend blockages by a half GCell                   : true
[05/17 17:13:35    317s] (I)      Consider pin shapes                                : true
[05/17 17:13:35    317s] (I)      Consider pin shapes for all nodes                  : true
[05/17 17:13:35    317s] (I)      Consider NR APA                                    : true
[05/17 17:13:35    317s] (I)      Consider IO pin shape                              : true
[05/17 17:13:35    317s] (I)      Fix pin connection bug                             : true
[05/17 17:13:35    317s] (I)      Consider layer RC for local wires                  : true
[05/17 17:13:35    317s] (I)      Route to clock mesh pin                            : true
[05/17 17:13:35    317s] (I)      LA-aware pin escape length                         : 2
[05/17 17:13:35    317s] (I)      Connect multiple ports                             : true
[05/17 17:13:35    317s] (I)      Split for must join                                : true
[05/17 17:13:35    317s] (I)      Number of threads                                  : 1
[05/17 17:13:35    317s] (I)      Routing effort level                               : 10000
[05/17 17:13:35    317s] (I)      Prefer layer length threshold                      : 8
[05/17 17:13:35    317s] (I)      Overflow penalty cost                              : 10
[05/17 17:13:35    317s] (I)      A-star cost                                        : 0.300000
[05/17 17:13:35    317s] (I)      Misalignment cost                                  : 10.000000
[05/17 17:13:35    317s] (I)      Threshold for short IRoute                         : 6
[05/17 17:13:35    317s] (I)      Via cost during post routing                       : 1.000000
[05/17 17:13:35    317s] (I)      Layer congestion ratios                            : { { 1.0 } }
[05/17 17:13:35    317s] (I)      Source-to-sink ratio                               : 0.300000
[05/17 17:13:35    317s] (I)      Scenic ratio bound                                 : 3.000000
[05/17 17:13:35    317s] (I)      Segment layer relax scenic ratio                   : 1.250000
[05/17 17:13:35    317s] (I)      Source-sink aware LA ratio                         : 0.500000
[05/17 17:13:35    317s] (I)      PG-aware similar topology routing                  : true
[05/17 17:13:35    317s] (I)      Maze routing via cost fix                          : true
[05/17 17:13:35    317s] (I)      Apply PRL on PG terms                              : true
[05/17 17:13:35    317s] (I)      Apply PRL on obs objects                           : true
[05/17 17:13:35    317s] (I)      Handle range-type spacing rules                    : true
[05/17 17:13:35    317s] (I)      PG gap threshold multiplier                        : 10.000000
[05/17 17:13:35    317s] (I)      Parallel spacing query fix                         : true
[05/17 17:13:35    317s] (I)      Force source to root IR                            : true
[05/17 17:13:35    317s] (I)      Layer Weights                                      : L2:4 L3:2.5
[05/17 17:13:35    317s] (I)      Do not relax to DPT layer                          : true
[05/17 17:13:35    317s] (I)      No DPT in post routing                             : true
[05/17 17:13:35    317s] (I)      Modeling PG via merging fix                        : true
[05/17 17:13:35    317s] (I)      Shield aware TA                                    : true
[05/17 17:13:35    317s] (I)      Strong shield aware TA                             : true
[05/17 17:13:35    317s] (I)      Overflow calculation fix in LA                     : true
[05/17 17:13:35    317s] (I)      Post routing fix                                   : true
[05/17 17:13:35    317s] (I)      Strong post routing                                : true
[05/17 17:13:35    317s] (I)      Access via pillar from top                         : true
[05/17 17:13:35    317s] (I)      NDR via pillar fix                                 : true
[05/17 17:13:35    317s] (I)      Violation on path threshold                        : 1
[05/17 17:13:35    317s] (I)      Pass through capacity modeling                     : true
[05/17 17:13:35    317s] (I)      Select the non-relaxed segments in post routing stage : true
[05/17 17:13:35    317s] (I)      Select term pin box for io pin                     : true
[05/17 17:13:35    317s] (I)      Penalize NDR sharing                               : true
[05/17 17:13:35    317s] (I)      Enable special modeling                            : false
[05/17 17:13:35    317s] (I)      Keep fixed segments                                : true
[05/17 17:13:35    317s] (I)      Reorder net groups by key                          : true
[05/17 17:13:35    317s] (I)      Increase net scenic ratio                          : true
[05/17 17:13:35    317s] (I)      Method to set GCell size                           : row
[05/17 17:13:35    317s] (I)      Connect multiple ports and must join fix           : true
[05/17 17:13:35    317s] (I)      Avoid high resistance layers                       : true
[05/17 17:13:35    317s] (I)      Model find APA for IO pin fix                      : true
[05/17 17:13:35    317s] (I)      Avoid connecting non-metal layers                  : true
[05/17 17:13:35    317s] (I)      Use track pitch for NDR                            : true
[05/17 17:13:35    317s] (I)      Enable layer relax to lower layer                  : true
[05/17 17:13:35    317s] (I)      Enable layer relax to upper layer                  : true
[05/17 17:13:35    317s] (I)      Top layer relaxation fix                           : true
[05/17 17:13:35    317s] (I)      Counted 3515 PG shapes. We will not process PG shapes layer by layer.
[05/17 17:13:35    317s] (I)      Use row-based GCell size
[05/17 17:13:35    317s] (I)      Use row-based GCell align
[05/17 17:13:35    317s] (I)      layer 0 area = 80000
[05/17 17:13:35    317s] (I)      layer 1 area = 80000
[05/17 17:13:35    317s] (I)      layer 2 area = 80000
[05/17 17:13:35    317s] (I)      layer 3 area = 80000
[05/17 17:13:35    317s] (I)      layer 4 area = 80000
[05/17 17:13:35    317s] (I)      layer 5 area = 80000
[05/17 17:13:35    317s] (I)      layer 6 area = 80000
[05/17 17:13:35    317s] (I)      layer 7 area = 80000
[05/17 17:13:35    317s] (I)      layer 8 area = 80000
[05/17 17:13:35    317s] (I)      layer 9 area = 400000
[05/17 17:13:35    317s] (I)      layer 10 area = 400000
[05/17 17:13:35    317s] (I)      GCell unit size   : 3420
[05/17 17:13:35    317s] (I)      GCell multiplier  : 1
[05/17 17:13:35    317s] (I)      GCell row height  : 3420
[05/17 17:13:35    317s] (I)      Actual row height : 3420
[05/17 17:13:35    317s] (I)      GCell align ref   : 616000 616420
[05/17 17:13:35    317s] [NR-eGR] Track table information for default rule: 
[05/17 17:13:35    317s] [NR-eGR] Metal1 has single uniform track structure
[05/17 17:13:35    317s] [NR-eGR] Metal2 has single uniform track structure
[05/17 17:13:35    317s] [NR-eGR] Metal3 has single uniform track structure
[05/17 17:13:35    317s] [NR-eGR] Metal4 has single uniform track structure
[05/17 17:13:35    317s] [NR-eGR] Metal5 has single uniform track structure
[05/17 17:13:35    317s] [NR-eGR] Metal6 has single uniform track structure
[05/17 17:13:35    317s] [NR-eGR] Metal7 has single uniform track structure
[05/17 17:13:35    317s] [NR-eGR] Metal8 has single uniform track structure
[05/17 17:13:35    317s] [NR-eGR] Metal9 has single uniform track structure
[05/17 17:13:35    317s] [NR-eGR] Metal10 has single uniform track structure
[05/17 17:13:35    317s] [NR-eGR] Metal11 has single uniform track structure
[05/17 17:13:35    317s] (I)      ==================== Default via =====================
[05/17 17:13:35    317s] (I)      +----+------------------+----------------------------+
[05/17 17:13:35    317s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/17 17:13:35    317s] (I)      +----+------------------+----------------------------+
[05/17 17:13:35    317s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/17 17:13:35    317s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/17 17:13:35    317s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/17 17:13:35    317s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/17 17:13:35    317s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/17 17:13:35    317s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/17 17:13:35    317s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/17 17:13:35    317s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/17 17:13:35    317s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/17 17:13:35    317s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/17 17:13:35    317s] (I)      +----+------------------+----------------------------+
[05/17 17:13:35    317s] [NR-eGR] Read 15334 PG shapes
[05/17 17:13:35    317s] [NR-eGR] Read 0 clock shapes
[05/17 17:13:35    317s] [NR-eGR] Read 0 other shapes
[05/17 17:13:35    317s] [NR-eGR] #Routing Blockages  : 0
[05/17 17:13:35    317s] [NR-eGR] #Instance Blockages : 2012
[05/17 17:13:35    317s] [NR-eGR] #PG Blockages       : 15334
[05/17 17:13:35    317s] [NR-eGR] #Halo Blockages     : 0
[05/17 17:13:35    317s] [NR-eGR] #Boundary Blockages : 0
[05/17 17:13:35    317s] [NR-eGR] #Clock Blockages    : 0
[05/17 17:13:35    317s] [NR-eGR] #Other Blockages    : 0
[05/17 17:13:35    317s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/17 17:13:35    317s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/17 17:13:35    317s] [NR-eGR] Read 1909 nets ( ignored 1887 )
[05/17 17:13:35    317s] [NR-eGR] Connected 0 must-join pins/ports
[05/17 17:13:35    317s] (I)      early_global_route_priority property id does not exist.
[05/17 17:13:35    317s] (I)      Read Num Blocks=19909  Num Prerouted Wires=0  Num CS=0
[05/17 17:13:35    317s] (I)      Layer 1 (V) : #blockages 5655 : #preroutes 0
[05/17 17:13:35    317s] (I)      Layer 2 (H) : #blockages 4884 : #preroutes 0
[05/17 17:13:35    317s] (I)      Layer 3 (V) : #blockages 5402 : #preroutes 0
[05/17 17:13:35    317s] (I)      Layer 4 (H) : #blockages 3417 : #preroutes 0
[05/17 17:13:35    317s] (I)      Layer 5 (V) : #blockages 427 : #preroutes 0
[05/17 17:13:35    317s] (I)      Layer 6 (H) : #blockages 9 : #preroutes 0
[05/17 17:13:35    317s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/17 17:13:36    317s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/17 17:13:36    317s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/17 17:13:36    317s] (I)      Layer 10 (H) : #blockages 115 : #preroutes 0
[05/17 17:13:36    317s] (I)      Moved 1 terms for better access 
[05/17 17:13:36    317s] (I)      Number of ignored nets                =      0
[05/17 17:13:36    317s] (I)      Number of connected nets              =      0
[05/17 17:13:36    317s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/17 17:13:36    317s] (I)      Number of clock nets                  =     22.  Ignored: No
[05/17 17:13:36    317s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/17 17:13:36    317s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/17 17:13:36    317s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/17 17:13:36    317s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/17 17:13:36    317s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/17 17:13:36    317s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/17 17:13:36    317s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/17 17:13:36    317s] [NR-eGR] There are 21 clock nets ( 21 with NDR ).
[05/17 17:13:36    317s] (I)      Ndr track 0 does not exist
[05/17 17:13:36    317s] (I)      Ndr track 0 does not exist
[05/17 17:13:36    317s] (I)      ---------------------Grid Graph Info--------------------
[05/17 17:13:36    317s] (I)      Routing area        : (0, 0) - (2000000, 1880000)
[05/17 17:13:36    317s] (I)      Core area           : (616000, 616420) - (1379600, 1262800)
[05/17 17:13:36    317s] (I)      Site width          :   400  (dbu)
[05/17 17:13:36    317s] (I)      Row height          :  3420  (dbu)
[05/17 17:13:36    317s] (I)      GCell row height    :  3420  (dbu)
[05/17 17:13:36    317s] (I)      GCell width         :  3420  (dbu)
[05/17 17:13:36    317s] (I)      GCell height        :  3420  (dbu)
[05/17 17:13:36    317s] (I)      Grid                :   585   550    11
[05/17 17:13:36    317s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/17 17:13:36    317s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/17 17:13:36    317s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/17 17:13:36    317s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/17 17:13:36    317s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/17 17:13:36    317s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/17 17:13:36    317s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/17 17:13:36    317s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[05/17 17:13:36    317s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/17 17:13:36    317s] (I)      Total num of tracks :  4947  5000  4947  5000  4947  5000  4947  5000  4947  1999  1978
[05/17 17:13:36    317s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/17 17:13:36    317s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/17 17:13:36    317s] (I)      --------------------------------------------------------
[05/17 17:13:36    317s] 
[05/17 17:13:36    317s] [NR-eGR] ============ Routing rule table ============
[05/17 17:13:36    317s] [NR-eGR] Rule id: 0  Nets: 21
[05/17 17:13:36    317s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/17 17:13:36    317s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/17 17:13:36    317s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/17 17:13:36    317s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/17 17:13:36    317s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/17 17:13:36    317s] [NR-eGR] Rule id: 1  Nets: 0
[05/17 17:13:36    317s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/17 17:13:36    317s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/17 17:13:36    317s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/17 17:13:36    317s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/17 17:13:36    317s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/17 17:13:36    317s] [NR-eGR] ========================================
[05/17 17:13:36    317s] [NR-eGR] 
[05/17 17:13:36    317s] (I)      =============== Blocked Tracks ===============
[05/17 17:13:36    317s] (I)      +-------+---------+----------+---------------+
[05/17 17:13:36    317s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/17 17:13:36    317s] (I)      +-------+---------+----------+---------------+
[05/17 17:13:36    317s] (I)      |     1 |       0 |        0 |         0.00% |
[05/17 17:13:36    317s] (I)      |     2 | 2750000 |   139709 |         5.08% |
[05/17 17:13:36    317s] (I)      |     3 | 2893995 |    63968 |         2.21% |
[05/17 17:13:36    317s] (I)      |     4 | 2750000 |   172653 |         6.28% |
[05/17 17:13:36    317s] (I)      |     5 | 2893995 |    52537 |         1.82% |
[05/17 17:13:36    317s] (I)      |     6 | 2750000 |    11406 |         0.41% |
[05/17 17:13:36    317s] (I)      |     7 | 2893995 |       96 |         0.00% |
[05/17 17:13:36    317s] (I)      |     8 | 2750000 |        0 |         0.00% |
[05/17 17:13:36    317s] (I)      |     9 | 2893995 |        0 |         0.00% |
[05/17 17:13:36    317s] (I)      |    10 | 1099450 |        0 |         0.00% |
[05/17 17:13:36    317s] (I)      |    11 | 1157130 |      637 |         0.06% |
[05/17 17:13:36    317s] (I)      +-------+---------+----------+---------------+
[05/17 17:13:36    317s] (I)      Finished Import and model ( CPU: 0.40 sec, Real: 0.41 sec, Curr Mem: 1657.80 MB )
[05/17 17:13:36    317s] (I)      Reset routing kernel
[05/17 17:13:36    317s] (I)      Started Global Routing ( Curr Mem: 1657.80 MB )
[05/17 17:13:36    317s] (I)      totalPins=702  totalGlobalPin=702 (100.00%)
[05/17 17:13:36    317s] (I)      total 2D Cap : 5420118 = (2831386 H, 2588732 V)
[05/17 17:13:36    317s] [NR-eGR] Layer group 1: route 21 net(s) in layer range [3, 4]
[05/17 17:13:36    317s] (I)      
[05/17 17:13:36    317s] (I)      ============  Phase 1a Route ============
[05/17 17:13:36    317s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 8
[05/17 17:13:36    317s] (I)      Usage: 3106 = (1032 H, 2074 V) = (0.04% H, 0.08% V) = (1.765e+03um H, 3.547e+03um V)
[05/17 17:13:36    317s] (I)      
[05/17 17:13:36    317s] (I)      ============  Phase 1b Route ============
[05/17 17:13:36    317s] (I)      Usage: 3106 = (1032 H, 2074 V) = (0.04% H, 0.08% V) = (1.765e+03um H, 3.547e+03um V)
[05/17 17:13:36    317s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.311260e+03um
[05/17 17:13:36    317s] (I)      
[05/17 17:13:36    317s] (I)      ============  Phase 1c Route ============
[05/17 17:13:36    317s] (I)      Level2 Grid: 117 x 110
[05/17 17:13:36    317s] (I)      Usage: 3106 = (1032 H, 2074 V) = (0.04% H, 0.08% V) = (1.765e+03um H, 3.547e+03um V)
[05/17 17:13:36    317s] (I)      
[05/17 17:13:36    317s] (I)      ============  Phase 1d Route ============
[05/17 17:13:36    317s] (I)      Usage: 3112 = (1038 H, 2074 V) = (0.04% H, 0.08% V) = (1.775e+03um H, 3.547e+03um V)
[05/17 17:13:36    317s] (I)      
[05/17 17:13:36    317s] (I)      ============  Phase 1e Route ============
[05/17 17:13:36    317s] (I)      Usage: 3112 = (1038 H, 2074 V) = (0.04% H, 0.08% V) = (1.775e+03um H, 3.547e+03um V)
[05/17 17:13:36    317s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.321520e+03um
[05/17 17:13:36    317s] (I)      
[05/17 17:13:36    317s] (I)      ============  Phase 1f Route ============
[05/17 17:13:36    317s] (I)      Usage: 3112 = (1038 H, 2074 V) = (0.04% H, 0.08% V) = (1.775e+03um H, 3.547e+03um V)
[05/17 17:13:36    317s] (I)      
[05/17 17:13:36    317s] (I)      ============  Phase 1g Route ============
[05/17 17:13:36    317s] (I)      Usage: 3038 = (1015 H, 2023 V) = (0.04% H, 0.08% V) = (1.736e+03um H, 3.459e+03um V)
[05/17 17:13:36    317s] (I)      #Nets         : 21
[05/17 17:13:36    317s] (I)      #Relaxed nets : 4
[05/17 17:13:36    317s] (I)      Wire length   : 1956
[05/17 17:13:36    317s] [NR-eGR] Create a new net group with 4 nets and layer range [3, 6]
[05/17 17:13:36    317s] (I)      
[05/17 17:13:36    317s] (I)      ============  Phase 1h Route ============
[05/17 17:13:36    317s] (I)      Usage: 3041 = (1019 H, 2022 V) = (0.04% H, 0.08% V) = (1.742e+03um H, 3.458e+03um V)
[05/17 17:13:36    317s] (I)      total 2D Cap : 11006079 = (5674345 H, 5331734 V)
[05/17 17:13:36    317s] [NR-eGR] Layer group 2: route 4 net(s) in layer range [3, 6]
[05/17 17:13:36    317s] (I)      
[05/17 17:13:36    317s] (I)      ============  Phase 1a Route ============
[05/17 17:13:36    317s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 8
[05/17 17:13:36    317s] (I)      Usage: 4187 = (1462 H, 2725 V) = (0.03% H, 0.05% V) = (2.500e+03um H, 4.660e+03um V)
[05/17 17:13:36    317s] (I)      
[05/17 17:13:36    317s] (I)      ============  Phase 1b Route ============
[05/17 17:13:36    317s] (I)      Usage: 4187 = (1462 H, 2725 V) = (0.03% H, 0.05% V) = (2.500e+03um H, 4.660e+03um V)
[05/17 17:13:36    317s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.159770e+03um
[05/17 17:13:36    317s] (I)      
[05/17 17:13:36    317s] (I)      ============  Phase 1c Route ============
[05/17 17:13:36    317s] (I)      Level2 Grid: 117 x 110
[05/17 17:13:36    317s] (I)      Usage: 4187 = (1462 H, 2725 V) = (0.03% H, 0.05% V) = (2.500e+03um H, 4.660e+03um V)
[05/17 17:13:36    317s] (I)      
[05/17 17:13:36    317s] (I)      ============  Phase 1d Route ============
[05/17 17:13:36    317s] (I)      Usage: 4193 = (1468 H, 2725 V) = (0.03% H, 0.05% V) = (2.510e+03um H, 4.660e+03um V)
[05/17 17:13:36    317s] (I)      
[05/17 17:13:36    317s] (I)      ============  Phase 1e Route ============
[05/17 17:13:36    317s] (I)      Usage: 4193 = (1468 H, 2725 V) = (0.03% H, 0.05% V) = (2.510e+03um H, 4.660e+03um V)
[05/17 17:13:36    317s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.170030e+03um
[05/17 17:13:36    317s] (I)      
[05/17 17:13:36    317s] (I)      ============  Phase 1f Route ============
[05/17 17:13:36    317s] (I)      Usage: 4193 = (1468 H, 2725 V) = (0.03% H, 0.05% V) = (2.510e+03um H, 4.660e+03um V)
[05/17 17:13:36    317s] (I)      
[05/17 17:13:36    317s] (I)      ============  Phase 1g Route ============
[05/17 17:13:36    317s] (I)      Usage: 4123 = (1444 H, 2679 V) = (0.03% H, 0.05% V) = (2.469e+03um H, 4.581e+03um V)
[05/17 17:13:36    317s] (I)      #Nets         : 4
[05/17 17:13:36    317s] (I)      #Relaxed nets : 4
[05/17 17:13:36    317s] (I)      Wire length   : 0
[05/17 17:13:36    317s] [NR-eGR] Create a new net group with 4 nets and layer range [3, 8]
[05/17 17:13:36    317s] (I)      
[05/17 17:13:36    317s] (I)      ============  Phase 1h Route ============
[05/17 17:13:36    317s] (I)      Usage: 4123 = (1444 H, 2679 V) = (0.03% H, 0.05% V) = (2.469e+03um H, 4.581e+03um V)
[05/17 17:13:36    318s] (I)      total 2D Cap : 16652126 = (8568558 H, 8083568 V)
[05/17 17:13:36    318s] [NR-eGR] Layer group 3: route 4 net(s) in layer range [3, 8]
[05/17 17:13:36    318s] (I)      
[05/17 17:13:36    318s] (I)      ============  Phase 1a Route ============
[05/17 17:13:36    318s] (I)      Usage: 5261 = (1881 H, 3380 V) = (0.02% H, 0.04% V) = (3.217e+03um H, 5.780e+03um V)
[05/17 17:13:36    318s] (I)      
[05/17 17:13:36    318s] (I)      ============  Phase 1b Route ============
[05/17 17:13:36    318s] (I)      Usage: 5261 = (1881 H, 3380 V) = (0.02% H, 0.04% V) = (3.217e+03um H, 5.780e+03um V)
[05/17 17:13:36    318s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.996310e+03um
[05/17 17:13:36    318s] (I)      
[05/17 17:13:36    318s] (I)      ============  Phase 1c Route ============
[05/17 17:13:36    318s] (I)      Usage: 5261 = (1881 H, 3380 V) = (0.02% H, 0.04% V) = (3.217e+03um H, 5.780e+03um V)
[05/17 17:13:36    318s] (I)      
[05/17 17:13:36    318s] (I)      ============  Phase 1d Route ============
[05/17 17:13:36    318s] (I)      Usage: 5261 = (1881 H, 3380 V) = (0.02% H, 0.04% V) = (3.217e+03um H, 5.780e+03um V)
[05/17 17:13:36    318s] (I)      
[05/17 17:13:36    318s] (I)      ============  Phase 1e Route ============
[05/17 17:13:36    318s] (I)      Usage: 5261 = (1881 H, 3380 V) = (0.02% H, 0.04% V) = (3.217e+03um H, 5.780e+03um V)
[05/17 17:13:36    318s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.996310e+03um
[05/17 17:13:36    318s] (I)      
[05/17 17:13:36    318s] (I)      ============  Phase 1f Route ============
[05/17 17:13:36    318s] (I)      Usage: 5261 = (1881 H, 3380 V) = (0.02% H, 0.04% V) = (3.217e+03um H, 5.780e+03um V)
[05/17 17:13:36    318s] (I)      
[05/17 17:13:36    318s] (I)      ============  Phase 1g Route ============
[05/17 17:13:36    318s] (I)      Usage: 5235 = (1873 H, 3362 V) = (0.02% H, 0.04% V) = (3.203e+03um H, 5.749e+03um V)
[05/17 17:13:36    318s] (I)      #Nets         : 4
[05/17 17:13:36    318s] (I)      #Relaxed nets : 1
[05/17 17:13:36    318s] (I)      Wire length   : 838
[05/17 17:13:36    318s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 10]
[05/17 17:13:36    318s] (I)      
[05/17 17:13:36    318s] (I)      ============  Phase 1h Route ============
[05/17 17:13:36    318s] (I)      Usage: 5236 = (1877 H, 3359 V) = (0.02% H, 0.04% V) = (3.210e+03um H, 5.744e+03um V)
[05/17 17:13:36    318s] (I)      total 2D Cap : 20645571 = (11462553 H, 9183018 V)
[05/17 17:13:36    318s] [NR-eGR] Layer group 4: route 1 net(s) in layer range [3, 10]
[05/17 17:13:36    318s] (I)      
[05/17 17:13:36    318s] (I)      ============  Phase 1a Route ============
[05/17 17:13:36    318s] (I)      Usage: 5533 = (1991 H, 3542 V) = (0.02% H, 0.04% V) = (3.405e+03um H, 6.057e+03um V)
[05/17 17:13:36    318s] (I)      
[05/17 17:13:36    318s] (I)      ============  Phase 1b Route ============
[05/17 17:13:36    318s] (I)      Usage: 5533 = (1991 H, 3542 V) = (0.02% H, 0.04% V) = (3.405e+03um H, 6.057e+03um V)
[05/17 17:13:36    318s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 9.461430e+03um
[05/17 17:13:36    318s] (I)      
[05/17 17:13:36    318s] (I)      ============  Phase 1c Route ============
[05/17 17:13:36    318s] (I)      Usage: 5533 = (1991 H, 3542 V) = (0.02% H, 0.04% V) = (3.405e+03um H, 6.057e+03um V)
[05/17 17:13:36    318s] (I)      
[05/17 17:13:36    318s] (I)      ============  Phase 1d Route ============
[05/17 17:13:36    318s] (I)      Usage: 5533 = (1991 H, 3542 V) = (0.02% H, 0.04% V) = (3.405e+03um H, 6.057e+03um V)
[05/17 17:13:36    318s] (I)      
[05/17 17:13:36    318s] (I)      ============  Phase 1e Route ============
[05/17 17:13:36    318s] (I)      Usage: 5533 = (1991 H, 3542 V) = (0.02% H, 0.04% V) = (3.405e+03um H, 6.057e+03um V)
[05/17 17:13:36    318s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 9.461430e+03um
[05/17 17:13:36    318s] (I)      
[05/17 17:13:36    318s] (I)      ============  Phase 1f Route ============
[05/17 17:13:36    318s] (I)      Usage: 5533 = (1991 H, 3542 V) = (0.02% H, 0.04% V) = (3.405e+03um H, 6.057e+03um V)
[05/17 17:13:36    318s] (I)      
[05/17 17:13:36    318s] (I)      ============  Phase 1g Route ============
[05/17 17:13:36    318s] (I)      Usage: 5510 = (1984 H, 3526 V) = (0.02% H, 0.04% V) = (3.393e+03um H, 6.029e+03um V)
[05/17 17:13:36    318s] (I)      #Nets         : 1
[05/17 17:13:36    318s] (I)      #Relaxed nets : 1
[05/17 17:13:36    318s] (I)      Wire length   : 0
[05/17 17:13:36    318s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 11]
[05/17 17:13:36    318s] (I)      
[05/17 17:13:36    318s] (I)      ============  Phase 1h Route ============
[05/17 17:13:36    318s] (I)      Usage: 5510 = (1984 H, 3526 V) = (0.02% H, 0.04% V) = (3.393e+03um H, 6.029e+03um V)
[05/17 17:13:36    318s] (I)      total 2D Cap : 21802176 = (12619158 H, 9183018 V)
[05/17 17:13:36    318s] [NR-eGR] Layer group 5: route 1 net(s) in layer range [3, 11]
[05/17 17:13:36    318s] (I)      
[05/17 17:13:36    318s] (I)      ============  Phase 1a Route ============
[05/17 17:13:36    318s] (I)      Usage: 5807 = (2098 H, 3709 V) = (0.02% H, 0.04% V) = (3.588e+03um H, 6.342e+03um V)
[05/17 17:13:36    318s] (I)      
[05/17 17:13:36    318s] (I)      ============  Phase 1b Route ============
[05/17 17:13:36    318s] (I)      Usage: 5807 = (2098 H, 3709 V) = (0.02% H, 0.04% V) = (3.588e+03um H, 6.342e+03um V)
[05/17 17:13:36    318s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.929970e+03um
[05/17 17:13:36    318s] (I)      
[05/17 17:13:36    318s] (I)      ============  Phase 1c Route ============
[05/17 17:13:36    318s] (I)      Usage: 5807 = (2098 H, 3709 V) = (0.02% H, 0.04% V) = (3.588e+03um H, 6.342e+03um V)
[05/17 17:13:36    318s] (I)      
[05/17 17:13:36    318s] (I)      ============  Phase 1d Route ============
[05/17 17:13:36    318s] (I)      Usage: 5807 = (2098 H, 3709 V) = (0.02% H, 0.04% V) = (3.588e+03um H, 6.342e+03um V)
[05/17 17:13:36    318s] (I)      
[05/17 17:13:36    318s] (I)      ============  Phase 1e Route ============
[05/17 17:13:36    318s] (I)      Usage: 5807 = (2098 H, 3709 V) = (0.02% H, 0.04% V) = (3.588e+03um H, 6.342e+03um V)
[05/17 17:13:36    318s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.929970e+03um
[05/17 17:13:36    318s] (I)      
[05/17 17:13:36    318s] (I)      ============  Phase 1f Route ============
[05/17 17:13:36    318s] (I)      Usage: 5807 = (2098 H, 3709 V) = (0.02% H, 0.04% V) = (3.588e+03um H, 6.342e+03um V)
[05/17 17:13:36    318s] (I)      
[05/17 17:13:36    318s] (I)      ============  Phase 1g Route ============
[05/17 17:13:36    318s] (I)      Usage: 5784 = (2091 H, 3693 V) = (0.02% H, 0.04% V) = (3.576e+03um H, 6.315e+03um V)
[05/17 17:13:36    318s] (I)      #Nets         : 1
[05/17 17:13:36    318s] (I)      #Relaxed nets : 1
[05/17 17:13:36    318s] (I)      Wire length   : 0
[05/17 17:13:36    318s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 11]
[05/17 17:13:36    318s] (I)      
[05/17 17:13:36    318s] (I)      ============  Phase 1h Route ============
[05/17 17:13:36    318s] (I)      Usage: 5784 = (2091 H, 3693 V) = (0.02% H, 0.04% V) = (3.576e+03um H, 6.315e+03um V)
[05/17 17:13:36    318s] (I)      total 2D Cap : 24420913 = (12619158 H, 11801755 V)
[05/17 17:13:36    318s] [NR-eGR] Layer group 6: route 1 net(s) in layer range [2, 11]
[05/17 17:13:36    318s] (I)      
[05/17 17:13:36    318s] (I)      ============  Phase 1a Route ============
[05/17 17:13:36    318s] (I)      Usage: 6360 = (2314 H, 4046 V) = (0.02% H, 0.03% V) = (3.957e+03um H, 6.919e+03um V)
[05/17 17:13:36    318s] (I)      
[05/17 17:13:36    318s] (I)      ============  Phase 1b Route ============
[05/17 17:13:36    318s] (I)      Usage: 6360 = (2314 H, 4046 V) = (0.02% H, 0.03% V) = (3.957e+03um H, 6.919e+03um V)
[05/17 17:13:36    318s] (I)      Overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.087560e+04um
[05/17 17:13:36    318s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/17 17:13:36    318s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/17 17:13:36    318s] (I)      
[05/17 17:13:36    318s] (I)      ============  Phase 1c Route ============
[05/17 17:13:36    318s] (I)      Usage: 6360 = (2314 H, 4046 V) = (0.02% H, 0.03% V) = (3.957e+03um H, 6.919e+03um V)
[05/17 17:13:36    318s] (I)      
[05/17 17:13:36    318s] (I)      ============  Phase 1d Route ============
[05/17 17:13:36    318s] (I)      Usage: 6360 = (2314 H, 4046 V) = (0.02% H, 0.03% V) = (3.957e+03um H, 6.919e+03um V)
[05/17 17:13:36    318s] (I)      
[05/17 17:13:36    318s] (I)      ============  Phase 1e Route ============
[05/17 17:13:36    318s] (I)      Usage: 6360 = (2314 H, 4046 V) = (0.02% H, 0.03% V) = (3.957e+03um H, 6.919e+03um V)
[05/17 17:13:36    318s] [NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.087560e+04um
[05/17 17:13:36    318s] (I)      
[05/17 17:13:36    318s] (I)      ============  Phase 1f Route ============
[05/17 17:13:36    318s] (I)      Usage: 6360 = (2314 H, 4046 V) = (0.02% H, 0.03% V) = (3.957e+03um H, 6.919e+03um V)
[05/17 17:13:36    318s] (I)      
[05/17 17:13:36    318s] (I)      ============  Phase 1g Route ============
[05/17 17:13:36    318s] (I)      Usage: 6358 = (2309 H, 4049 V) = (0.02% H, 0.03% V) = (3.948e+03um H, 6.924e+03um V)
[05/17 17:13:36    318s] (I)      
[05/17 17:13:36    318s] (I)      ============  Phase 1h Route ============
[05/17 17:13:36    318s] (I)      Usage: 6358 = (2309 H, 4049 V) = (0.02% H, 0.03% V) = (3.948e+03um H, 6.924e+03um V)
[05/17 17:13:36    318s] (I)      
[05/17 17:13:36    318s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/17 17:13:36    318s] [NR-eGR]                        OverCon            
[05/17 17:13:36    318s] [NR-eGR]                         #Gcell     %Gcell
[05/17 17:13:36    318s] [NR-eGR]        Layer               (1)    OverCon
[05/17 17:13:36    318s] [NR-eGR] ----------------------------------------------
[05/17 17:13:36    318s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:36    318s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:36    318s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:36    318s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:36    318s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:36    318s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:36    318s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:36    318s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:36    318s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:36    318s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:36    318s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:36    318s] [NR-eGR] ----------------------------------------------
[05/17 17:13:36    318s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/17 17:13:36    318s] [NR-eGR] 
[05/17 17:13:36    318s] (I)      Finished Global Routing ( CPU: 0.56 sec, Real: 0.67 sec, Curr Mem: 1660.26 MB )
[05/17 17:13:36    318s] (I)      total 2D Cap : 24424339 = (12619828 H, 11804511 V)
[05/17 17:13:36    318s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/17 17:13:36    318s] (I)      ============= Track Assignment ============
[05/17 17:13:36    318s] (I)      Started Track Assignment (1T) ( Curr Mem: 1660.26 MB )
[05/17 17:13:36    318s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/17 17:13:36    318s] (I)      Run Multi-thread track assignment
[05/17 17:13:37    318s] (I)      Finished Track Assignment (1T) ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1662.88 MB )
[05/17 17:13:37    318s] (I)      Started Export ( Curr Mem: 1662.88 MB )
[05/17 17:13:37    318s] [NR-eGR]                  Length (um)   Vias 
[05/17 17:13:37    318s] [NR-eGR] ------------------------------------
[05/17 17:13:37    318s] [NR-eGR]  Metal1   (1H)             0   7510 
[05/17 17:13:37    318s] [NR-eGR]  Metal2   (2V)         22012  11633 
[05/17 17:13:37    318s] [NR-eGR]  Metal3   (3H)         25194    701 
[05/17 17:13:37    318s] [NR-eGR]  Metal4   (4V)          3995     41 
[05/17 17:13:37    318s] [NR-eGR]  Metal5   (5H)           579     10 
[05/17 17:13:37    318s] [NR-eGR]  Metal6   (6V)             1     10 
[05/17 17:13:37    318s] [NR-eGR]  Metal7   (7H)             9     10 
[05/17 17:13:37    318s] [NR-eGR]  Metal8   (8V)            45      0 
[05/17 17:13:37    318s] [NR-eGR]  Metal9   (9H)             0      0 
[05/17 17:13:37    318s] [NR-eGR]  Metal10  (10V)            0      0 
[05/17 17:13:37    318s] [NR-eGR]  Metal11  (11H)            0      0 
[05/17 17:13:37    318s] [NR-eGR] ------------------------------------
[05/17 17:13:37    318s] [NR-eGR]           Total        51837  19915 
[05/17 17:13:37    318s] [NR-eGR] --------------------------------------------------------------------------
[05/17 17:13:37    318s] [NR-eGR] Total half perimeter of net bounding box: 41226um
[05/17 17:13:37    318s] [NR-eGR] Total length: 51837um, number of vias: 19915
[05/17 17:13:37    318s] [NR-eGR] --------------------------------------------------------------------------
[05/17 17:13:37    318s] [NR-eGR] Total eGR-routed clock nets wire length: 5418um, number of vias: 1983
[05/17 17:13:37    318s] [NR-eGR] --------------------------------------------------------------------------
[05/17 17:13:37    318s] [NR-eGR] Report for selected net(s) only.
[05/17 17:13:37    318s] [NR-eGR]                  Length (um)  Vias 
[05/17 17:13:37    318s] [NR-eGR] -----------------------------------
[05/17 17:13:37    318s] [NR-eGR]  Metal1   (1H)             0   701 
[05/17 17:13:37    318s] [NR-eGR]  Metal2   (2V)           702   754 
[05/17 17:13:37    318s] [NR-eGR]  Metal3   (3H)          1635   473 
[05/17 17:13:37    318s] [NR-eGR]  Metal4   (4V)          2849    25 
[05/17 17:13:37    318s] [NR-eGR]  Metal5   (5H)           176    10 
[05/17 17:13:37    318s] [NR-eGR]  Metal6   (6V)             1    10 
[05/17 17:13:37    318s] [NR-eGR]  Metal7   (7H)             9    10 
[05/17 17:13:37    318s] [NR-eGR]  Metal8   (8V)            45     0 
[05/17 17:13:37    318s] [NR-eGR]  Metal9   (9H)             0     0 
[05/17 17:13:37    318s] [NR-eGR]  Metal10  (10V)            0     0 
[05/17 17:13:37    318s] [NR-eGR]  Metal11  (11H)            0     0 
[05/17 17:13:37    318s] [NR-eGR] -----------------------------------
[05/17 17:13:37    318s] [NR-eGR]           Total         5418  1983 
[05/17 17:13:37    318s] [NR-eGR] --------------------------------------------------------------------------
[05/17 17:13:37    318s] [NR-eGR] Total half perimeter of net bounding box: 2952um
[05/17 17:13:37    318s] [NR-eGR] Total length: 5418um, number of vias: 1983
[05/17 17:13:37    318s] [NR-eGR] --------------------------------------------------------------------------
[05/17 17:13:37    318s] [NR-eGR] Total routed clock nets wire length: 5418um, number of vias: 1983
[05/17 17:13:37    318s] [NR-eGR] --------------------------------------------------------------------------
[05/17 17:13:37    318s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1662.88 MB )
[05/17 17:13:37    318s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.24 sec, Real: 1.39 sec, Curr Mem: 1631.88 MB )
[05/17 17:13:37    318s] (I)      ========================================= Runtime Summary =========================================
[05/17 17:13:37    318s] (I)       Step                                              %        Start       Finish      Real       CPU 
[05/17 17:13:37    318s] (I)      ---------------------------------------------------------------------------------------------------
[05/17 17:13:37    318s] (I)       Early Global Route kernel                   100.00%  2158.32 sec  2159.71 sec  1.39 sec  1.24 sec 
[05/17 17:13:37    318s] (I)       +-Import and model                           29.69%  2158.33 sec  2158.74 sec  0.41 sec  0.40 sec 
[05/17 17:13:37    318s] (I)       | +-Create place DB                           0.51%  2158.33 sec  2158.33 sec  0.01 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | +-Import place data                       0.50%  2158.33 sec  2158.33 sec  0.01 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | | +-Read instances and placement          0.14%  2158.33 sec  2158.33 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | | +-Read nets                             0.34%  2158.33 sec  2158.33 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | +-Create route DB                          26.15%  2158.33 sec  2158.70 sec  0.36 sec  0.36 sec 
[05/17 17:13:37    318s] (I)       | | +-Import route data (1T)                 26.06%  2158.33 sec  2158.70 sec  0.36 sec  0.35 sec 
[05/17 17:13:37    318s] (I)       | | | +-Read blockages ( Layer 2-11 )         0.26%  2158.34 sec  2158.34 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | | | +-Read routing blockages              0.00%  2158.34 sec  2158.34 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | | | +-Read instance blockages             0.05%  2158.34 sec  2158.34 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | | | +-Read PG blockages                   0.13%  2158.34 sec  2158.34 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | | | +-Read clock blockages                0.00%  2158.34 sec  2158.34 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | | | +-Read other blockages                0.00%  2158.34 sec  2158.34 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | | | +-Read halo blockages                 0.00%  2158.34 sec  2158.34 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | | | +-Read boundary cut boxes             0.00%  2158.34 sec  2158.34 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | | +-Read blackboxes                       0.00%  2158.34 sec  2158.34 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | | +-Read prerouted                        0.06%  2158.34 sec  2158.34 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | | +-Read unlegalized nets                 0.02%  2158.34 sec  2158.34 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | | +-Read nets                             0.01%  2158.34 sec  2158.34 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | | +-Set up via pillars                    0.00%  2158.34 sec  2158.34 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | | +-Initialize 3D grid graph              2.61%  2158.35 sec  2158.38 sec  0.04 sec  0.04 sec 
[05/17 17:13:37    318s] (I)       | | | +-Model blockage capacity              22.30%  2158.38 sec  2158.69 sec  0.31 sec  0.31 sec 
[05/17 17:13:37    318s] (I)       | | | | +-Initialize 3D capacity             20.80%  2158.38 sec  2158.67 sec  0.29 sec  0.29 sec 
[05/17 17:13:37    318s] (I)       | | | +-Move terms for access (1T)            0.02%  2158.69 sec  2158.69 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | +-Read aux data                             0.00%  2158.70 sec  2158.70 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | +-Others data preparation                   0.07%  2158.70 sec  2158.70 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | +-Create route kernel                       2.87%  2158.70 sec  2158.74 sec  0.04 sec  0.04 sec 
[05/17 17:13:37    318s] (I)       +-Global Routing                             48.43%  2158.74 sec  2159.41 sec  0.67 sec  0.56 sec 
[05/17 17:13:37    318s] (I)       | +-Initialization                            0.34%  2158.74 sec  2158.74 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | +-Net group 1                              10.88%  2158.75 sec  2158.90 sec  0.15 sec  0.11 sec 
[05/17 17:13:37    318s] (I)       | | +-Generate topology                       0.35%  2158.75 sec  2158.75 sec  0.00 sec  0.01 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1a                                0.81%  2158.78 sec  2158.79 sec  0.01 sec  0.01 sec 
[05/17 17:13:37    318s] (I)       | | | +-Pattern routing (1T)                  0.20%  2158.78 sec  2158.78 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.35%  2158.78 sec  2158.78 sec  0.00 sec  0.01 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1b                                0.52%  2158.79 sec  2158.79 sec  0.01 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | | +-Monotonic routing (1T)                0.23%  2158.79 sec  2158.79 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1c                                1.79%  2158.80 sec  2158.82 sec  0.02 sec  0.01 sec 
[05/17 17:13:37    318s] (I)       | | | +-Two level Routing                     1.78%  2158.80 sec  2158.82 sec  0.02 sec  0.01 sec 
[05/17 17:13:37    318s] (I)       | | | | +-Two Level Routing (Regular)         0.14%  2158.82 sec  2158.82 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | | | +-Two Level Routing (Strong)          0.15%  2158.82 sec  2158.82 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1d                                2.89%  2158.82 sec  2158.86 sec  0.04 sec  0.03 sec 
[05/17 17:13:37    318s] (I)       | | | +-Detoured routing (1T)                 2.87%  2158.82 sec  2158.86 sec  0.04 sec  0.03 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1e                                0.51%  2158.86 sec  2158.87 sec  0.01 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | | +-Route legalization                    0.02%  2158.86 sec  2158.86 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | | | +-Legalize Blockage Violations        0.01%  2158.86 sec  2158.86 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1f                                0.00%  2158.87 sec  2158.87 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1g                                0.70%  2158.87 sec  2158.88 sec  0.01 sec  0.01 sec 
[05/17 17:13:37    318s] (I)       | | | +-Post Routing                          0.68%  2158.87 sec  2158.88 sec  0.01 sec  0.01 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1h                                0.27%  2158.88 sec  2158.88 sec  0.00 sec  0.01 sec 
[05/17 17:13:37    318s] (I)       | | | +-Post Routing                          0.26%  2158.88 sec  2158.88 sec  0.00 sec  0.01 sec 
[05/17 17:13:37    318s] (I)       | | +-Layer assignment (1T)                   0.82%  2158.88 sec  2158.90 sec  0.01 sec  0.01 sec 
[05/17 17:13:37    318s] (I)       | +-Net group 2                               5.07%  2158.90 sec  2158.97 sec  0.07 sec  0.07 sec 
[05/17 17:13:37    318s] (I)       | | +-Generate topology                       0.14%  2158.90 sec  2158.90 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1a                                0.58%  2158.93 sec  2158.94 sec  0.01 sec  0.01 sec 
[05/17 17:13:37    318s] (I)       | | | +-Pattern routing (1T)                  0.18%  2158.93 sec  2158.93 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.37%  2158.93 sec  2158.94 sec  0.01 sec  0.01 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1b                                0.28%  2158.94 sec  2158.94 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | | +-Monotonic routing (1T)                0.17%  2158.94 sec  2158.94 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1c                                0.56%  2158.95 sec  2158.95 sec  0.01 sec  0.01 sec 
[05/17 17:13:37    318s] (I)       | | | +-Two level Routing                     0.55%  2158.95 sec  2158.95 sec  0.01 sec  0.01 sec 
[05/17 17:13:37    318s] (I)       | | | | +-Two Level Routing (Regular)         0.13%  2158.95 sec  2158.95 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | | | +-Two Level Routing (Strong)          0.13%  2158.95 sec  2158.95 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1d                                0.24%  2158.95 sec  2158.96 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | | +-Detoured routing (1T)                 0.22%  2158.95 sec  2158.96 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1e                                0.10%  2158.96 sec  2158.96 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | | +-Route legalization                    0.01%  2158.96 sec  2158.96 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | | | +-Legalize Blockage Violations        0.00%  2158.96 sec  2158.96 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1f                                0.00%  2158.96 sec  2158.96 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1g                                0.43%  2158.96 sec  2158.96 sec  0.01 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | | +-Post Routing                          0.41%  2158.96 sec  2158.96 sec  0.01 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1h                                0.14%  2158.97 sec  2158.97 sec  0.00 sec  0.01 sec 
[05/17 17:13:37    318s] (I)       | | | +-Post Routing                          0.12%  2158.97 sec  2158.97 sec  0.00 sec  0.01 sec 
[05/17 17:13:37    318s] (I)       | +-Net group 3                               4.82%  2158.97 sec  2159.03 sec  0.07 sec  0.05 sec 
[05/17 17:13:37    318s] (I)       | | +-Generate topology                       0.14%  2158.97 sec  2158.97 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1a                                0.22%  2159.02 sec  2159.02 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | | +-Pattern routing (1T)                  0.19%  2159.02 sec  2159.02 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1b                                0.10%  2159.02 sec  2159.02 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1c                                0.00%  2159.02 sec  2159.02 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1d                                0.00%  2159.02 sec  2159.02 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1e                                0.11%  2159.02 sec  2159.02 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | | +-Route legalization                    0.00%  2159.02 sec  2159.02 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1f                                0.00%  2159.02 sec  2159.02 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1g                                0.25%  2159.02 sec  2159.03 sec  0.00 sec  0.01 sec 
[05/17 17:13:37    318s] (I)       | | | +-Post Routing                          0.24%  2159.02 sec  2159.03 sec  0.00 sec  0.01 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1h                                0.41%  2159.03 sec  2159.03 sec  0.01 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | | +-Post Routing                          0.28%  2159.03 sec  2159.03 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | +-Layer assignment (1T)                   0.10%  2159.03 sec  2159.03 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | +-Net group 4                               5.21%  2159.03 sec  2159.11 sec  0.07 sec  0.07 sec 
[05/17 17:13:37    318s] (I)       | | +-Generate topology                       0.02%  2159.03 sec  2159.04 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1a                                0.20%  2159.09 sec  2159.09 sec  0.00 sec  0.01 sec 
[05/17 17:13:37    318s] (I)       | | | +-Pattern routing (1T)                  0.18%  2159.09 sec  2159.09 sec  0.00 sec  0.01 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1b                                0.09%  2159.09 sec  2159.09 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1c                                0.19%  2159.09 sec  2159.10 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1d                                0.00%  2159.10 sec  2159.10 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1e                                0.23%  2159.10 sec  2159.10 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | | +-Route legalization                    0.00%  2159.10 sec  2159.10 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1f                                0.00%  2159.10 sec  2159.10 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1g                                0.24%  2159.10 sec  2159.10 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | | +-Post Routing                          0.17%  2159.10 sec  2159.10 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1h                                0.15%  2159.11 sec  2159.11 sec  0.00 sec  0.01 sec 
[05/17 17:13:37    318s] (I)       | | | +-Post Routing                          0.14%  2159.11 sec  2159.11 sec  0.00 sec  0.01 sec 
[05/17 17:13:37    318s] (I)       | +-Net group 5                               5.90%  2159.11 sec  2159.19 sec  0.08 sec  0.07 sec 
[05/17 17:13:37    318s] (I)       | | +-Generate topology                       0.02%  2159.11 sec  2159.11 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1a                                0.20%  2159.18 sec  2159.18 sec  0.00 sec  0.01 sec 
[05/17 17:13:37    318s] (I)       | | | +-Pattern routing (1T)                  0.18%  2159.18 sec  2159.18 sec  0.00 sec  0.01 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1b                                0.09%  2159.18 sec  2159.18 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1c                                0.00%  2159.18 sec  2159.18 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1d                                0.00%  2159.18 sec  2159.18 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1e                                0.09%  2159.18 sec  2159.18 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | | +-Route legalization                    0.00%  2159.18 sec  2159.18 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1f                                0.00%  2159.18 sec  2159.18 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1g                                0.22%  2159.18 sec  2159.19 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | | +-Post Routing                          0.16%  2159.18 sec  2159.19 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1h                                0.15%  2159.19 sec  2159.19 sec  0.00 sec  0.01 sec 
[05/17 17:13:37    318s] (I)       | | | +-Post Routing                          0.13%  2159.19 sec  2159.19 sec  0.00 sec  0.01 sec 
[05/17 17:13:37    318s] (I)       | +-Net group 6                              12.29%  2159.19 sec  2159.36 sec  0.17 sec  0.14 sec 
[05/17 17:13:37    318s] (I)       | | +-Generate topology                       0.00%  2159.19 sec  2159.19 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1a                                0.47%  2159.26 sec  2159.26 sec  0.01 sec  0.01 sec 
[05/17 17:13:37    318s] (I)       | | | +-Pattern routing (1T)                  0.18%  2159.26 sec  2159.26 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | | +-Add via demand to 2D                  0.26%  2159.26 sec  2159.26 sec  0.00 sec  0.01 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1b                                0.25%  2159.26 sec  2159.27 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1c                                0.00%  2159.27 sec  2159.27 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1d                                0.00%  2159.27 sec  2159.27 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1e                                1.78%  2159.27 sec  2159.29 sec  0.02 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | | +-Route legalization                    0.00%  2159.27 sec  2159.27 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1f                                0.00%  2159.29 sec  2159.29 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1g                                0.30%  2159.29 sec  2159.30 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | | +-Post Routing                          0.19%  2159.29 sec  2159.30 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | +-Phase 1h                                0.30%  2159.30 sec  2159.30 sec  0.00 sec  0.01 sec 
[05/17 17:13:37    318s] (I)       | | | +-Post Routing                          0.29%  2159.30 sec  2159.30 sec  0.00 sec  0.01 sec 
[05/17 17:13:37    318s] (I)       | | +-Layer assignment (1T)                   0.05%  2159.36 sec  2159.36 sec  0.00 sec  0.01 sec 
[05/17 17:13:37    318s] (I)       +-Export 3D cong map                          8.88%  2159.41 sec  2159.54 sec  0.12 sec  0.12 sec 
[05/17 17:13:37    318s] (I)       | +-Export 2D cong map                        0.94%  2159.53 sec  2159.54 sec  0.01 sec  0.01 sec 
[05/17 17:13:37    318s] (I)       +-Extract Global 3D Wires                     0.00%  2159.54 sec  2159.54 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       +-Track Assignment (1T)                       9.20%  2159.54 sec  2159.67 sec  0.13 sec  0.13 sec 
[05/17 17:13:37    318s] (I)       | +-Initialization                            0.00%  2159.54 sec  2159.54 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | +-Track Assignment Kernel                   9.12%  2159.54 sec  2159.67 sec  0.13 sec  0.13 sec 
[05/17 17:13:37    318s] (I)       | +-Free Memory                               0.00%  2159.67 sec  2159.67 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       +-Export                                      2.19%  2159.67 sec  2159.70 sec  0.03 sec  0.01 sec 
[05/17 17:13:37    318s] (I)       | +-Export DB wires                           0.11%  2159.67 sec  2159.67 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | +-Export all nets                         0.07%  2159.67 sec  2159.67 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | | +-Set wire vias                           0.01%  2159.67 sec  2159.67 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | +-Report wirelength                         1.44%  2159.67 sec  2159.69 sec  0.02 sec  0.01 sec 
[05/17 17:13:37    318s] (I)       | +-Update net boxes                          0.38%  2159.69 sec  2159.70 sec  0.01 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       | +-Update timing                             0.00%  2159.70 sec  2159.70 sec  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)       +-Postprocess design                          0.28%  2159.71 sec  2159.71 sec  0.00 sec  0.01 sec 
[05/17 17:13:37    318s] (I)      ======================= Summary by functions ========================
[05/17 17:13:37    318s] (I)       Lv  Step                                      %      Real       CPU 
[05/17 17:13:37    318s] (I)      ---------------------------------------------------------------------
[05/17 17:13:37    318s] (I)        0  Early Global Route kernel           100.00%  1.39 sec  1.24 sec 
[05/17 17:13:37    318s] (I)        1  Global Routing                       48.43%  0.67 sec  0.56 sec 
[05/17 17:13:37    318s] (I)        1  Import and model                     29.69%  0.41 sec  0.40 sec 
[05/17 17:13:37    318s] (I)        1  Track Assignment (1T)                 9.20%  0.13 sec  0.13 sec 
[05/17 17:13:37    318s] (I)        1  Export 3D cong map                    8.88%  0.12 sec  0.12 sec 
[05/17 17:13:37    318s] (I)        1  Export                                2.19%  0.03 sec  0.01 sec 
[05/17 17:13:37    318s] (I)        1  Postprocess design                    0.28%  0.00 sec  0.01 sec 
[05/17 17:13:37    318s] (I)        1  Extract Global 3D Wires               0.00%  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)        2  Create route DB                      26.15%  0.36 sec  0.36 sec 
[05/17 17:13:37    318s] (I)        2  Net group 6                          12.29%  0.17 sec  0.14 sec 
[05/17 17:13:37    318s] (I)        2  Net group 1                          10.88%  0.15 sec  0.11 sec 
[05/17 17:13:37    318s] (I)        2  Track Assignment Kernel               9.12%  0.13 sec  0.13 sec 
[05/17 17:13:37    318s] (I)        2  Net group 5                           5.90%  0.08 sec  0.07 sec 
[05/17 17:13:37    318s] (I)        2  Net group 4                           5.21%  0.07 sec  0.07 sec 
[05/17 17:13:37    318s] (I)        2  Net group 2                           5.07%  0.07 sec  0.07 sec 
[05/17 17:13:37    318s] (I)        2  Net group 3                           4.82%  0.07 sec  0.05 sec 
[05/17 17:13:37    318s] (I)        2  Create route kernel                   2.87%  0.04 sec  0.04 sec 
[05/17 17:13:37    318s] (I)        2  Report wirelength                     1.44%  0.02 sec  0.01 sec 
[05/17 17:13:37    318s] (I)        2  Export 2D cong map                    0.94%  0.01 sec  0.01 sec 
[05/17 17:13:37    318s] (I)        2  Create place DB                       0.51%  0.01 sec  0.00 sec 
[05/17 17:13:37    318s] (I)        2  Update net boxes                      0.38%  0.01 sec  0.00 sec 
[05/17 17:13:37    318s] (I)        2  Initialization                        0.34%  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)        2  Export DB wires                       0.11%  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)        2  Others data preparation               0.07%  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)        3  Import route data (1T)               26.06%  0.36 sec  0.35 sec 
[05/17 17:13:37    318s] (I)        3  Phase 1d                              3.13%  0.04 sec  0.03 sec 
[05/17 17:13:37    318s] (I)        3  Phase 1e                              2.84%  0.04 sec  0.00 sec 
[05/17 17:13:37    318s] (I)        3  Phase 1c                              2.55%  0.04 sec  0.02 sec 
[05/17 17:13:37    318s] (I)        3  Phase 1a                              2.47%  0.03 sec  0.05 sec 
[05/17 17:13:37    318s] (I)        3  Phase 1g                              2.14%  0.03 sec  0.02 sec 
[05/17 17:13:37    318s] (I)        3  Phase 1h                              1.42%  0.02 sec  0.05 sec 
[05/17 17:13:37    318s] (I)        3  Phase 1b                              1.33%  0.02 sec  0.00 sec 
[05/17 17:13:37    318s] (I)        3  Layer assignment (1T)                 0.98%  0.01 sec  0.02 sec 
[05/17 17:13:37    318s] (I)        3  Generate topology                     0.68%  0.01 sec  0.01 sec 
[05/17 17:13:37    318s] (I)        3  Import place data                     0.50%  0.01 sec  0.00 sec 
[05/17 17:13:37    318s] (I)        3  Export all nets                       0.07%  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)        3  Phase 1f                              0.01%  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)        3  Set wire vias                         0.01%  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)        4  Model blockage capacity              22.30%  0.31 sec  0.31 sec 
[05/17 17:13:37    318s] (I)        4  Detoured routing (1T)                 3.09%  0.04 sec  0.03 sec 
[05/17 17:13:37    318s] (I)        4  Post Routing                          3.07%  0.04 sec  0.07 sec 
[05/17 17:13:37    318s] (I)        4  Initialize 3D grid graph              2.61%  0.04 sec  0.04 sec 
[05/17 17:13:37    318s] (I)        4  Two level Routing                     2.32%  0.03 sec  0.02 sec 
[05/17 17:13:37    318s] (I)        4  Pattern routing (1T)                  1.09%  0.02 sec  0.02 sec 
[05/17 17:13:37    318s] (I)        4  Pattern Routing Avoiding Blockages    0.72%  0.01 sec  0.02 sec 
[05/17 17:13:37    318s] (I)        4  Monotonic routing (1T)                0.40%  0.01 sec  0.00 sec 
[05/17 17:13:37    318s] (I)        4  Read nets                             0.35%  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)        4  Read blockages ( Layer 2-11 )         0.26%  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)        4  Add via demand to 2D                  0.26%  0.00 sec  0.01 sec 
[05/17 17:13:37    318s] (I)        4  Read instances and placement          0.14%  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)        4  Read prerouted                        0.06%  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)        4  Route legalization                    0.03%  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)        4  Move terms for access (1T)            0.02%  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)        4  Read unlegalized nets                 0.02%  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)        5  Initialize 3D capacity               20.80%  0.29 sec  0.29 sec 
[05/17 17:13:37    318s] (I)        5  Two Level Routing (Regular)           0.28%  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)        5  Two Level Routing (Strong)            0.28%  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)        5  Read PG blockages                     0.13%  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)        5  Read instance blockages               0.05%  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)        5  Legalize Blockage Violations          0.01%  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)        5  Read halo blockages                   0.00%  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[05/17 17:13:37    318s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[05/17 17:13:37    318s]         Early Global Route - eGR only step done. (took cpu=0:00:01.3 real=0:00:01.5)
[05/17 17:13:37    318s]       Routing using eGR only done.
[05/17 17:13:37    318s] Net route status summary:
[05/17 17:13:37    318s]   Clock:        22 (unrouted=1, trialRouted=0, noStatus=0, routed=21, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/17 17:13:37    318s]   Non-clock:  1919 (unrouted=52, trialRouted=1867, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=29, (crossesIlmBoundary AND tooFewTerms=0)])
[05/17 17:13:37    318s] 
[05/17 17:13:37    318s] CCOPT: Done with clock implementation routing.
[05/17 17:13:37    318s] 
[05/17 17:13:37    318s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.3 real=0:00:01.5)
[05/17 17:13:37    318s]     Clock implementation routing done.
[05/17 17:13:37    318s]     Leaving CCOpt scope - extractRC...
[05/17 17:13:37    318s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/17 17:13:37    318s] Extraction called for design 'mcs4_pad_frame' of instances=1917 and nets=1941 using extraction engine 'preRoute' .
[05/17 17:13:37    318s] PreRoute RC Extraction called for design mcs4_pad_frame.
[05/17 17:13:37    318s] RC Extraction called in multi-corner(2) mode.
[05/17 17:13:37    318s] RCMode: PreRoute
[05/17 17:13:37    318s]       RC Corner Indexes            0       1   
[05/17 17:13:37    318s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/17 17:13:37    318s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/17 17:13:37    318s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/17 17:13:37    318s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/17 17:13:37    318s] Shrink Factor                : 1.00000
[05/17 17:13:37    318s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/17 17:13:37    318s] Using Quantus QRC technology file ...
[05/17 17:13:37    318s] 
[05/17 17:13:37    318s] Trim Metal Layers:
[05/17 17:13:37    318s] LayerId::1 widthSet size::1
[05/17 17:13:37    318s] LayerId::2 widthSet size::1
[05/17 17:13:37    318s] LayerId::3 widthSet size::1
[05/17 17:13:37    318s] LayerId::4 widthSet size::1
[05/17 17:13:37    318s] LayerId::5 widthSet size::1
[05/17 17:13:37    318s] LayerId::6 widthSet size::1
[05/17 17:13:37    318s] LayerId::7 widthSet size::1
[05/17 17:13:37    318s] LayerId::8 widthSet size::1
[05/17 17:13:37    318s] LayerId::9 widthSet size::1
[05/17 17:13:37    318s] LayerId::10 widthSet size::1
[05/17 17:13:37    318s] LayerId::11 widthSet size::1
[05/17 17:13:37    318s] Updating RC grid for preRoute extraction ...
[05/17 17:13:37    318s] eee: pegSigSF::1.070000
[05/17 17:13:37    318s] Initializing multi-corner resistance tables ...
[05/17 17:13:37    318s] eee: l::1 avDens::0.095804 usedTrk::4587.104384 availTrk::47880.000000 sigTrk::4587.104384
[05/17 17:13:37    318s] eee: l::2 avDens::0.040307 usedTrk::1812.744737 availTrk::44973.000000 sigTrk::1812.744737
[05/17 17:13:37    318s] eee: l::3 avDens::0.041135 usedTrk::1710.405843 availTrk::41580.000000 sigTrk::1710.405843
[05/17 17:13:37    318s] eee: l::4 avDens::0.013861 usedTrk::572.414034 availTrk::41296.500000 sigTrk::572.414034
[05/17 17:13:37    318s] eee: l::5 avDens::0.010988 usedTrk::197.780410 availTrk::18000.000000 sigTrk::197.780410
[05/17 17:13:37    318s] eee: l::6 avDens::0.022356 usedTrk::80.281286 availTrk::3591.000000 sigTrk::80.281286
[05/17 17:13:37    318s] eee: l::7 avDens::0.002810 usedTrk::1.011696 availTrk::360.000000 sigTrk::1.011696
[05/17 17:13:37    318s] eee: l::8 avDens::0.007765 usedTrk::2.655556 availTrk::342.000000 sigTrk::2.655556
[05/17 17:13:37    318s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:13:37    318s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:13:37    318s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:13:37    318s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/17 17:13:37    318s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.033364 ; aWlH: 0.000000 ; Pmax: 0.805200 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/17 17:13:37    318s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1631.883M)
[05/17 17:13:37    318s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/17 17:13:37    318s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/17 17:13:37    318s]     Leaving CCOpt scope - Initializing placement interface...
[05/17 17:13:37    318s] OPERPROF: Starting DPlace-Init at level 1, MEM:1631.9M, EPOCH TIME: 1747516417.317205
[05/17 17:13:37    318s] z: 2, totalTracks: 1
[05/17 17:13:37    318s] z: 4, totalTracks: 1
[05/17 17:13:37    318s] z: 6, totalTracks: 1
[05/17 17:13:37    318s] z: 8, totalTracks: 1
[05/17 17:13:37    318s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/17 17:13:37    318s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1631.9M, EPOCH TIME: 1747516417.324614
[05/17 17:13:37    318s] 
[05/17 17:13:37    318s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:13:37    318s] OPERPROF:     Starting CMU at level 3, MEM:1631.9M, EPOCH TIME: 1747516417.378288
[05/17 17:13:37    318s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.005, MEM:1631.9M, EPOCH TIME: 1747516417.383319
[05/17 17:13:37    318s] 
[05/17 17:13:37    318s] Bad Lib Cell Checking (CMU) is done! (0)
[05/17 17:13:37    318s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.060, MEM:1631.9M, EPOCH TIME: 1747516417.384665
[05/17 17:13:37    318s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1631.9M, EPOCH TIME: 1747516417.384820
[05/17 17:13:37    318s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1631.9M, EPOCH TIME: 1747516417.384928
[05/17 17:13:37    318s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1631.9MB).
[05/17 17:13:37    318s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.069, MEM:1631.9M, EPOCH TIME: 1747516417.385958
[05/17 17:13:37    318s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/17 17:13:37    318s]     Legalizer reserving space for clock trees
[05/17 17:13:37    318s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_sysclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[05/17 17:13:37    318s]     Calling post conditioning for eGRPC...
[05/17 17:13:37    318s]       eGRPC...
[05/17 17:13:37    318s]         eGRPC active optimizations:
[05/17 17:13:37    318s]          - Move Down
[05/17 17:13:37    318s]          - Downsizing before DRV sizing
[05/17 17:13:37    318s]          - DRV fixing with sizing
[05/17 17:13:37    318s]          - Move to fanout
[05/17 17:13:37    318s]          - Cloning
[05/17 17:13:37    318s]         
[05/17 17:13:37    318s]         Currently running CTS, using active skew data
[05/17 17:13:37    318s]         Reset bufferability constraints...
[05/17 17:13:37    318s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[05/17 17:13:37    318s]         Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/17 17:13:37    318s] End AAE Lib Interpolated Model. (MEM=1631.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:13:37    318s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'sysclk' in RC corner RC_Extraction_WC.
[05/17 17:13:37    318s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'sysclk'. Using estimated values, based on estimated route, as a fallback.
[05/17 17:13:37    318s]         Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:37    318s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:37    318s]         Clock DAG stats eGRPC initial state:
[05/17 17:13:37    318s]           cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/17 17:13:37    318s]           misc counts      : r=1, pp=0
[05/17 17:13:37    318s]           cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14487.210um^2
[05/17 17:13:37    318s]           cell capacitance : b=0.019pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.405pF
[05/17 17:13:37    318s]           sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/17 17:13:37    318s]           wire capacitance : top=0.000pF, trunk=0.094pF, leaf=0.252pF, total=0.346pF
[05/17 17:13:37    318s]           wire lengths     : top=0.000um, trunk=1660.680um, leaf=3757.465um, total=5418.145um
[05/17 17:13:37    318s]           hp wire lengths  : top=0.000um, trunk=1826.730um, leaf=1390.705um, total=3217.435um
[05/17 17:13:37    318s]         Clock DAG net violations eGRPC initial state:
[05/17 17:13:37    318s]           Remaining Transition : {count=11, worst=[0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.000ns, ...]} avg=0.002ns sd=0.001ns sum=0.024ns
[05/17 17:13:37    318s]           Capacitance          : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[05/17 17:13:37    318s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[05/17 17:13:37    318s]           Trunk : target=0.100ns count=14 avg=0.090ns sd=0.028ns min=0.000ns max=0.104ns {1 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns} {9 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/17 17:13:37    318s]           Leaf  : target=0.100ns count=8 avg=0.097ns sd=0.003ns min=0.092ns max=0.101ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 3 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/17 17:13:37    318s]         Clock DAG library cell distribution eGRPC initial state {count}:
[05/17 17:13:37    318s]            Bufs: CLKBUFX20: 5 CLKBUFX16: 4 CLKBUFX2: 11 
[05/17 17:13:37    318s]          Logics: PADDI: 1 
[05/17 17:13:37    318s]         Clock DAG hash eGRPC initial state: 9411196079347381913 4571576772189599442
[05/17 17:13:37    318s]         Clock DAG hash eGRPC initial state: 9411196079347381913 4571576772189599442
[05/17 17:13:37    318s]         Primary reporting skew groups eGRPC initial state:
[05/17 17:13:37    318s]           skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.976, max=2.987, avg=2.982, sd=0.003], skew [0.011 vs 0.105], 100% {2.976, 2.987} (wid=1.017 ws=0.007) (gid=1.971 gs=0.006)
[05/17 17:13:37    318s]               min path sink: mcs4_core_ram_0_ram2_ram_array_reg[9][2]/CK
[05/17 17:13:37    318s]               max path sink: mcs4_core_i4004_sp_board_dram_temp_reg[7]/CK
[05/17 17:13:37    318s]         Skew group summary eGRPC initial state:
[05/17 17:13:37    318s]           skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.976, max=2.987, avg=2.982, sd=0.003], skew [0.011 vs 0.105], 100% {2.976, 2.987} (wid=1.017 ws=0.007) (gid=1.971 gs=0.006)
[05/17 17:13:37    318s]           skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.976, max=2.987, avg=2.982, sd=0.003], skew [0.011 vs 0.105], 100% {2.976, 2.987} (wid=1.017 ws=0.007) (gid=1.971 gs=0.006)
[05/17 17:13:37    318s]         eGRPC Moving buffers...
[05/17 17:13:37    318s]           Clock DAG hash before 'eGRPC Moving buffers': 9411196079347381913 4571576772189599442
[05/17 17:13:37    318s]           Violation analysis...
[05/17 17:13:37    318s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:37    318s]           Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
[05/17 17:13:37    318s]           
[05/17 17:13:37    318s]             Nodes to move:         2
[05/17 17:13:37    318s]             Processed:             2
[05/17 17:13:37    318s]             Moved (slew improved): 0
[05/17 17:13:37    318s]             Moved (slew fixed):    0
[05/17 17:13:37    318s]             Not moved:             2
[05/17 17:13:37    318s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'sysclk' in RC corner RC_Extraction_WC.
[05/17 17:13:37    318s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'sysclk'. Using estimated values, based on estimated route, as a fallback.
[05/17 17:13:37    319s]           Clock DAG stats after 'eGRPC Moving buffers':
[05/17 17:13:37    319s]             cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/17 17:13:37    319s]             misc counts      : r=1, pp=0
[05/17 17:13:37    319s]             cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14487.210um^2
[05/17 17:13:37    319s]             cell capacitance : b=0.019pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.405pF
[05/17 17:13:37    319s]             sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/17 17:13:37    319s]             wire capacitance : top=0.000pF, trunk=0.094pF, leaf=0.252pF, total=0.346pF
[05/17 17:13:37    319s]             wire lengths     : top=0.000um, trunk=1660.680um, leaf=3757.465um, total=5418.145um
[05/17 17:13:37    319s]             hp wire lengths  : top=0.000um, trunk=1826.730um, leaf=1390.705um, total=3217.435um
[05/17 17:13:37    319s]           Clock DAG net violations after 'eGRPC Moving buffers':
[05/17 17:13:37    319s]             Remaining Transition : {count=11, worst=[0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.000ns, ...]} avg=0.002ns sd=0.001ns sum=0.024ns
[05/17 17:13:37    319s]             Capacitance          : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[05/17 17:13:37    319s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[05/17 17:13:37    319s]             Trunk : target=0.100ns count=14 avg=0.090ns sd=0.028ns min=0.000ns max=0.104ns {1 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns} {9 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/17 17:13:37    319s]             Leaf  : target=0.100ns count=8 avg=0.097ns sd=0.003ns min=0.092ns max=0.101ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 3 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/17 17:13:37    319s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[05/17 17:13:37    319s]              Bufs: CLKBUFX20: 5 CLKBUFX16: 4 CLKBUFX2: 11 
[05/17 17:13:37    319s]            Logics: PADDI: 1 
[05/17 17:13:37    319s]           Clock DAG hash after 'eGRPC Moving buffers': 9411196079347381913 4571576772189599442
[05/17 17:13:37    319s]           Clock DAG hash after 'eGRPC Moving buffers': 9411196079347381913 4571576772189599442
[05/17 17:13:37    319s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[05/17 17:13:37    319s]             skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.976, max=2.987], skew [0.011 vs 0.105]
[05/17 17:13:37    319s]                 min path sink: mcs4_core_ram_0_ram2_ram_array_reg[9][2]/CK
[05/17 17:13:37    319s]                 max path sink: mcs4_core_i4004_sp_board_dram_temp_reg[7]/CK
[05/17 17:13:37    319s]           Skew group summary after 'eGRPC Moving buffers':
[05/17 17:13:37    319s]             skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.976, max=2.987], skew [0.011 vs 0.105]
[05/17 17:13:37    319s]             skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.976, max=2.987], skew [0.011 vs 0.105]
[05/17 17:13:37    319s]           Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/17 17:13:37    319s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/17 17:13:37    319s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[05/17 17:13:37    319s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 9411196079347381913 4571576772189599442
[05/17 17:13:37    319s]           Artificially removing long paths...
[05/17 17:13:37    319s]             Clock DAG hash before 'Artificially removing long paths': 9411196079347381913 4571576772189599442
[05/17 17:13:37    319s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/17 17:13:37    319s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:37    319s]           Modifying slew-target multiplier from 1 to 0.9
[05/17 17:13:37    319s]           Downsizing prefiltering...
[05/17 17:13:37    319s]           Downsizing prefiltering done.
[05/17 17:13:37    319s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[05/17 17:13:37    319s]           DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 20, numSkippedDueToCloseToSkewTarget = 2
[05/17 17:13:37    319s]           CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[05/17 17:13:37    319s]           Reverting slew-target multiplier from 0.9 to 1
[05/17 17:13:37    319s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/17 17:13:37    319s]             cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/17 17:13:37    319s]             misc counts      : r=1, pp=0
[05/17 17:13:37    319s]             cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14487.210um^2
[05/17 17:13:37    319s]             cell capacitance : b=0.019pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.405pF
[05/17 17:13:37    319s]             sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/17 17:13:37    319s]             wire capacitance : top=0.000pF, trunk=0.094pF, leaf=0.252pF, total=0.346pF
[05/17 17:13:37    319s]             wire lengths     : top=0.000um, trunk=1660.680um, leaf=3757.465um, total=5418.145um
[05/17 17:13:37    319s]             hp wire lengths  : top=0.000um, trunk=1826.730um, leaf=1390.705um, total=3217.435um
[05/17 17:13:37    319s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/17 17:13:37    319s]             Remaining Transition : {count=11, worst=[0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.000ns, ...]} avg=0.002ns sd=0.001ns sum=0.024ns
[05/17 17:13:37    319s]             Capacitance          : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[05/17 17:13:37    319s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/17 17:13:37    319s]             Trunk : target=0.100ns count=14 avg=0.090ns sd=0.028ns min=0.000ns max=0.104ns {1 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns} {9 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/17 17:13:37    319s]             Leaf  : target=0.100ns count=8 avg=0.097ns sd=0.003ns min=0.092ns max=0.101ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 3 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/17 17:13:37    319s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[05/17 17:13:37    319s]              Bufs: CLKBUFX20: 5 CLKBUFX16: 4 CLKBUFX2: 11 
[05/17 17:13:37    319s]            Logics: PADDI: 1 
[05/17 17:13:37    319s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 9411196079347381913 4571576772189599442
[05/17 17:13:37    319s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 9411196079347381913 4571576772189599442
[05/17 17:13:37    319s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/17 17:13:37    319s]             skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.976, max=2.987], skew [0.011 vs 0.105]
[05/17 17:13:37    319s]                 min path sink: mcs4_core_ram_0_ram2_ram_array_reg[9][2]/CK
[05/17 17:13:37    319s]                 max path sink: mcs4_core_i4004_sp_board_dram_temp_reg[7]/CK
[05/17 17:13:37    319s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/17 17:13:37    319s]             skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.976, max=2.987], skew [0.011 vs 0.105]
[05/17 17:13:37    319s]             skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.976, max=2.987], skew [0.011 vs 0.105]
[05/17 17:13:37    319s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/17 17:13:37    319s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/17 17:13:37    319s]         eGRPC Fixing DRVs...
[05/17 17:13:37    319s]           Clock DAG hash before 'eGRPC Fixing DRVs': 9411196079347381913 4571576772189599442
[05/17 17:13:37    319s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/17 17:13:37    319s]           CCOpt-eGRPC: considered: 22, tested: 22, violation detected: 12, violation ignored (due to small violation): 5, cannot run: 1, attempted: 6, unsuccessful: 0, sized: 6
[05/17 17:13:37    319s]           
[05/17 17:13:37    319s]           PRO Statistics: Fix DRVs (cell sizing):
[05/17 17:13:37    319s]           =======================================
[05/17 17:13:37    319s]           
[05/17 17:13:37    319s]           Cell changes by Net Type:
[05/17 17:13:37    319s]           
[05/17 17:13:37    319s]           ----------------------------------------------------------------------------------------------------------------------------
[05/17 17:13:37    319s]           Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
[05/17 17:13:37    319s]           ----------------------------------------------------------------------------------------------------------------------------
[05/17 17:13:37    319s]           top                0                    0                    0            0                    0                    0
[05/17 17:13:37    319s]           trunk              6 [100.0%]           6 (100.0%)           0            0                    6 (100.0%)           0 (0.0%)
[05/17 17:13:37    319s]           leaf               0                    0                    0            0                    0                    0
[05/17 17:13:37    319s]           ----------------------------------------------------------------------------------------------------------------------------
[05/17 17:13:37    319s]           Total              6 [100.0%]           6 (100.0%)           0            0                    6 (100.0%)           0 (0.0%)
[05/17 17:13:37    319s]           ----------------------------------------------------------------------------------------------------------------------------
[05/17 17:13:37    319s]           
[05/17 17:13:37    319s]           Upsized: 6, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 2.052um^2 (0.014%)
[05/17 17:13:37    319s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[05/17 17:13:37    319s]           
[05/17 17:13:37    319s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[05/17 17:13:37    319s]             cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/17 17:13:37    319s]             misc counts      : r=1, pp=0
[05/17 17:13:37    319s]             cell areas       : b=89.262um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14489.262um^2
[05/17 17:13:37    319s]             cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.406pF
[05/17 17:13:37    319s]             sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/17 17:13:37    319s]             wire capacitance : top=0.000pF, trunk=0.094pF, leaf=0.252pF, total=0.346pF
[05/17 17:13:37    319s]             wire lengths     : top=0.000um, trunk=1660.680um, leaf=3757.465um, total=5418.145um
[05/17 17:13:37    319s]             hp wire lengths  : top=0.000um, trunk=1826.730um, leaf=1390.705um, total=3217.435um
[05/17 17:13:37    319s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[05/17 17:13:37    319s]             Remaining Transition : {count=5, worst=[0.002ns, 0.002ns, 0.001ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.004ns
[05/17 17:13:37    319s]             Capacitance          : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[05/17 17:13:37    319s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[05/17 17:13:37    319s]             Trunk : target=0.100ns count=14 avg=0.078ns sd=0.025ns min=0.000ns max=0.102ns {1 <= 0.060ns, 8 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns} {3 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/17 17:13:37    319s]             Leaf  : target=0.100ns count=8 avg=0.097ns sd=0.003ns min=0.092ns max=0.101ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 3 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/17 17:13:37    319s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[05/17 17:13:37    319s]              Bufs: CLKBUFX20: 5 CLKBUFX16: 4 CLKBUFX3: 6 CLKBUFX2: 5 
[05/17 17:13:37    319s]            Logics: PADDI: 1 
[05/17 17:13:37    319s]           Clock DAG hash after 'eGRPC Fixing DRVs': 9270799603005241667 16635192528594898592
[05/17 17:13:37    319s]           Clock DAG hash after 'eGRPC Fixing DRVs': 9270799603005241667 16635192528594898592
[05/17 17:13:37    319s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[05/17 17:13:37    319s]             skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.758, max=2.770], skew [0.011 vs 0.105]
[05/17 17:13:37    319s]                 min path sink: mcs4_core_ram_0_ram2_ram_array_reg[9][2]/CK
[05/17 17:13:37    319s]                 max path sink: mcs4_core_i4004_sp_board_dram_temp_reg[7]/CK
[05/17 17:13:37    319s]           Skew group summary after 'eGRPC Fixing DRVs':
[05/17 17:13:37    319s]             skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.758, max=2.770], skew [0.011 vs 0.105]
[05/17 17:13:37    319s]             skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.758, max=2.770], skew [0.011 vs 0.105]
[05/17 17:13:37    319s]           Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/17 17:13:37    319s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/17 17:13:37    319s]         
[05/17 17:13:37    319s]         Slew Diagnostics: After DRV fixing
[05/17 17:13:37    319s]         ==================================
[05/17 17:13:37    319s]         
[05/17 17:13:37    319s]         Global Causes:
[05/17 17:13:37    319s]         
[05/17 17:13:37    319s]         -------------------------------------
[05/17 17:13:37    319s]         Cause
[05/17 17:13:37    319s]         -------------------------------------
[05/17 17:13:37    319s]         DRV fixing with buffering is disabled
[05/17 17:13:37    319s]         -------------------------------------
[05/17 17:13:37    319s]         
[05/17 17:13:37    319s]         Top 5 overslews:
[05/17 17:13:37    319s]         
[05/17 17:13:37    319s]         -----------------------------------------------------------------------------
[05/17 17:13:37    319s]         Overslew    Causes                                      Driving Pin
[05/17 17:13:37    319s]         -----------------------------------------------------------------------------
[05/17 17:13:37    319s]         0.002ns     Violation below threshold for DRV sizing    CTS_cdb_buf_00026/Y
[05/17 17:13:37    319s]         0.002ns     Violation below threshold for DRV sizing    CTS_ccl_a_buf_00002/Y
[05/17 17:13:37    319s]         0.001ns     Violation below threshold for DRV sizing    CTS_cdb_buf_00025/Y
[05/17 17:13:37    319s]         0.000ns     Violation below threshold for DRV sizing    CTS_cdb_buf_00027/Y
[05/17 17:13:37    319s]         0.000ns     Violation below threshold for DRV sizing    CTS_ccl_a_buf_00003/Y
[05/17 17:13:37    319s]         -----------------------------------------------------------------------------
[05/17 17:13:37    319s]         
[05/17 17:13:37    319s]         Slew diagnostics counts from the 5 nodes with slew violations (the 1 nodes with only other violation types are excluded):
[05/17 17:13:37    319s]         
[05/17 17:13:37    319s]         ------------------------------------------------------
[05/17 17:13:37    319s]         Cause                                       Occurences
[05/17 17:13:37    319s]         ------------------------------------------------------
[05/17 17:13:37    319s]         Violation below threshold for DRV sizing        5
[05/17 17:13:37    319s]         ------------------------------------------------------
[05/17 17:13:37    319s]         
[05/17 17:13:37    319s]         Violation diagnostics counts from the 6 nodes that have violations:
[05/17 17:13:37    319s]         
[05/17 17:13:37    319s]         ------------------------------------------------------
[05/17 17:13:37    319s]         Cause                                       Occurences
[05/17 17:13:37    319s]         ------------------------------------------------------
[05/17 17:13:37    319s]         Violation below threshold for DRV sizing        5
[05/17 17:13:37    319s]         Sizing not permitted                            1
[05/17 17:13:37    319s]         ------------------------------------------------------
[05/17 17:13:37    319s]         
[05/17 17:13:37    319s]         Reconnecting optimized routes...
[05/17 17:13:37    319s]         Reset timing graph...
[05/17 17:13:37    319s] Ignoring AAE DB Resetting ...
[05/17 17:13:37    319s]         Reset timing graph done.
[05/17 17:13:37    319s] **WARN: (IMPCCOPT-1304):	Net sysclk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[05/17 17:13:37    319s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:37    319s]         Violation analysis...
[05/17 17:13:37    319s] End AAE Lib Interpolated Model. (MEM=1670.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:13:37    319s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:37    319s]         Moving clock insts towards fanout...
[05/17 17:13:37    319s]         Move to sink centre: considered=2, unsuccessful=0, alreadyClose=0, noImprovementFound=2, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
[05/17 17:13:37    319s]         Moving clock insts towards fanout done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/17 17:13:37    319s]         Clock instances to consider for cloning: 0
[05/17 17:13:37    319s]         Reset timing graph...
[05/17 17:13:37    319s] Ignoring AAE DB Resetting ...
[05/17 17:13:37    319s]         Reset timing graph done.
[05/17 17:13:37    319s]         Set dirty flag on 6 instances, 12 nets
[05/17 17:13:37    319s] End AAE Lib Interpolated Model. (MEM=1670.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:13:37    319s]         Clock DAG stats before routing clock trees:
[05/17 17:13:37    319s]           cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/17 17:13:37    319s]           misc counts      : r=1, pp=0
[05/17 17:13:37    319s]           cell areas       : b=89.262um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14489.262um^2
[05/17 17:13:37    319s]           cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.406pF
[05/17 17:13:37    319s]           sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/17 17:13:37    319s]           wire capacitance : top=0.000pF, trunk=0.094pF, leaf=0.252pF, total=0.346pF
[05/17 17:13:37    319s]           wire lengths     : top=0.000um, trunk=1660.680um, leaf=3757.465um, total=5418.145um
[05/17 17:13:37    319s]           hp wire lengths  : top=0.000um, trunk=1826.730um, leaf=1390.705um, total=3217.435um
[05/17 17:13:37    319s]         Clock DAG net violations before routing clock trees:
[05/17 17:13:37    319s]           Remaining Transition : {count=5, worst=[0.002ns, 0.002ns, 0.001ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.004ns
[05/17 17:13:37    319s]           Capacitance          : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[05/17 17:13:37    319s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[05/17 17:13:37    319s]           Trunk : target=0.100ns count=14 avg=0.078ns sd=0.025ns min=0.000ns max=0.102ns {1 <= 0.060ns, 8 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns} {3 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/17 17:13:37    319s]           Leaf  : target=0.100ns count=8 avg=0.097ns sd=0.003ns min=0.092ns max=0.101ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 3 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/17 17:13:37    319s]         Clock DAG library cell distribution before routing clock trees {count}:
[05/17 17:13:37    319s]            Bufs: CLKBUFX20: 5 CLKBUFX16: 4 CLKBUFX3: 6 CLKBUFX2: 5 
[05/17 17:13:37    319s]          Logics: PADDI: 1 
[05/17 17:13:37    319s]         Clock DAG hash before routing clock trees: 9270799603005241667 16635192528594898592
[05/17 17:13:37    319s]         Clock DAG hash before routing clock trees: 9270799603005241667 16635192528594898592
[05/17 17:13:37    319s]         Primary reporting skew groups before routing clock trees:
[05/17 17:13:37    319s]           skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.758, max=2.770, avg=2.765, sd=0.003], skew [0.011 vs 0.105], 100% {2.758, 2.770} (wid=1.017 ws=0.007) (gid=1.754 gs=0.006)
[05/17 17:13:37    319s]               min path sink: mcs4_core_ram_0_ram2_ram_array_reg[9][2]/CK
[05/17 17:13:37    319s]               max path sink: mcs4_core_i4004_sp_board_dram_temp_reg[7]/CK
[05/17 17:13:37    319s]         Skew group summary before routing clock trees:
[05/17 17:13:37    319s]           skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.758, max=2.770, avg=2.765, sd=0.003], skew [0.011 vs 0.105], 100% {2.758, 2.770} (wid=1.017 ws=0.007) (gid=1.754 gs=0.006)
[05/17 17:13:38    319s]           skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.758, max=2.770, avg=2.765, sd=0.003], skew [0.011 vs 0.105], 100% {2.758, 2.770} (wid=1.017 ws=0.007) (gid=1.754 gs=0.006)
[05/17 17:13:38    319s]       eGRPC done.
[05/17 17:13:38    319s]     Calling post conditioning for eGRPC done.
[05/17 17:13:38    319s]   eGR Post Conditioning loop iteration 0 done.
[05/17 17:13:38    319s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[05/17 17:13:38    319s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_sysclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[05/17 17:13:38    319s]   Leaving CCOpt scope - Cleaning up placement interface...
[05/17 17:13:38    319s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1679.6M, EPOCH TIME: 1747516418.001817
[05/17 17:13:38    319s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.010, MEM:1665.6M, EPOCH TIME: 1747516418.011746
[05/17 17:13:38    319s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:38    319s]   Leaving CCOpt scope - ClockRefiner...
[05/17 17:13:38    319s]   Assigned high priority to 0 instances.
[05/17 17:13:38    319s]   Soft fixed 21 clock instances.
[05/17 17:13:38    319s]   Performing Single Pass Refine Place.
[05/17 17:13:38    319s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[05/17 17:13:38    319s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1656.0M, EPOCH TIME: 1747516418.027514
[05/17 17:13:38    319s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1656.0M, EPOCH TIME: 1747516418.027675
[05/17 17:13:38    319s] z: 2, totalTracks: 1
[05/17 17:13:38    319s] z: 4, totalTracks: 1
[05/17 17:13:38    319s] z: 6, totalTracks: 1
[05/17 17:13:38    319s] z: 8, totalTracks: 1
[05/17 17:13:38    319s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/17 17:13:38    319s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1656.0M, EPOCH TIME: 1747516418.032293
[05/17 17:13:38    319s] Info: 20 insts are soft-fixed.
[05/17 17:13:38    319s] 
[05/17 17:13:38    319s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:13:38    319s] OPERPROF:       Starting CMU at level 4, MEM:1656.0M, EPOCH TIME: 1747516418.064026
[05/17 17:13:38    319s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1656.0M, EPOCH TIME: 1747516418.065376
[05/17 17:13:38    319s] 
[05/17 17:13:38    319s] Bad Lib Cell Checking (CMU) is done! (0)
[05/17 17:13:38    319s] Info: 20 insts are soft-fixed.
[05/17 17:13:38    319s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.038, MEM:1656.0M, EPOCH TIME: 1747516418.070576
[05/17 17:13:38    319s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1656.0M, EPOCH TIME: 1747516418.070692
[05/17 17:13:38    319s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1656.0M, EPOCH TIME: 1747516418.070760
[05/17 17:13:38    319s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1656.0MB).
[05/17 17:13:38    319s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.044, MEM:1656.0M, EPOCH TIME: 1747516418.071239
[05/17 17:13:38    319s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.044, MEM:1656.0M, EPOCH TIME: 1747516418.071296
[05/17 17:13:38    319s] TDRefine: refinePlace mode is spiral
[05/17 17:13:38    319s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.10379.4
[05/17 17:13:38    319s] OPERPROF: Starting RefinePlace at level 1, MEM:1656.0M, EPOCH TIME: 1747516418.071375
[05/17 17:13:38    319s] *** Starting refinePlace (0:05:19 mem=1656.0M) ***
[05/17 17:13:38    319s] Total net bbox length = 4.123e+04 (2.122e+04 2.001e+04) (ext = 2.660e+03)
[05/17 17:13:38    319s] 
[05/17 17:13:38    319s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:13:38    319s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1656.0M, EPOCH TIME: 1747516418.073522
[05/17 17:13:38    319s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/17 17:13:38    319s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.016, MEM:1656.0M, EPOCH TIME: 1747516418.089646
[05/17 17:13:38    319s] Info: 20 insts are soft-fixed.
[05/17 17:13:38    319s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/17 17:13:38    319s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/17 17:13:38    319s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/17 17:13:38    319s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:13:38    319s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:13:38    319s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1656.0M, EPOCH TIME: 1747516418.095318
[05/17 17:13:38    319s] Starting refinePlace ...
[05/17 17:13:38    319s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:13:38    319s] One DDP V2 for no tweak run.
[05/17 17:13:38    319s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:13:38    319s]   Spread Effort: high, standalone mode, useDDP on.
[05/17 17:13:38    319s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1656.0MB) @(0:05:19 - 0:05:19).
[05/17 17:13:38    319s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/17 17:13:38    319s] wireLenOptFixPriorityInst 661 inst fixed
[05/17 17:13:38    319s] 
[05/17 17:13:38    319s] Running Spiral with 1 thread in Normal Mode  fetchWidth=99 
[05/17 17:13:38    319s] Move report: legalization moves 5 insts, mean move: 1.36 um, max move: 2.31 um spiral
[05/17 17:13:38    319s] 	Max move on inst (mcs4_core_g31649__5122): (482.40, 410.81) --> (481.80, 409.10)
[05/17 17:13:38    319s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/17 17:13:38    319s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/17 17:13:38    319s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1656.0MB) @(0:05:19 - 0:05:20).
[05/17 17:13:38    319s] Move report: Detail placement moves 5 insts, mean move: 1.36 um, max move: 2.31 um 
[05/17 17:13:38    319s] 	Max move on inst (mcs4_core_g31649__5122): (482.40, 410.81) --> (481.80, 409.10)
[05/17 17:13:38    319s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1656.0MB
[05/17 17:13:38    319s] Statistics of distance of Instance movement in refine placement:
[05/17 17:13:38    319s]   maximum (X+Y) =         2.31 um
[05/17 17:13:38    319s]   inst (mcs4_core_g31649__5122) with max move: (482.4, 410.81) -> (481.8, 409.1)
[05/17 17:13:38    319s]   mean    (X+Y) =         1.36 um
[05/17 17:13:38    319s] Summary Report:
[05/17 17:13:38    319s] Instances move: 5 (out of 1887 movable)
[05/17 17:13:38    319s] Instances flipped: 0
[05/17 17:13:38    319s] Mean displacement: 1.36 um
[05/17 17:13:38    319s] Max displacement: 2.31 um (Instance: mcs4_core_g31649__5122) (482.4, 410.81) -> (481.8, 409.1)
[05/17 17:13:38    319s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: OR2X1
[05/17 17:13:38    319s] 	Violation at original loc: Placement Blockage Violation
[05/17 17:13:38    319s] Total instances moved : 5
[05/17 17:13:38    319s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.060, REAL:0.080, MEM:1656.0M, EPOCH TIME: 1747516418.175548
[05/17 17:13:38    319s] Total net bbox length = 4.123e+04 (2.122e+04 2.001e+04) (ext = 2.660e+03)
[05/17 17:13:38    319s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1656.0MB
[05/17 17:13:38    319s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1656.0MB) @(0:05:19 - 0:05:20).
[05/17 17:13:38    319s] *** Finished refinePlace (0:05:20 mem=1656.0M) ***
[05/17 17:13:38    319s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.10379.4
[05/17 17:13:38    319s] OPERPROF: Finished RefinePlace at level 1, CPU:0.070, REAL:0.108, MEM:1656.0M, EPOCH TIME: 1747516418.178916
[05/17 17:13:38    319s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1656.0M, EPOCH TIME: 1747516418.178984
[05/17 17:13:38    319s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.009, MEM:1618.0M, EPOCH TIME: 1747516418.187669
[05/17 17:13:38    319s]   ClockRefiner summary
[05/17 17:13:38    319s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 682).
[05/17 17:13:38    319s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 21).
[05/17 17:13:38    319s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 661).
[05/17 17:13:38    319s]   Restoring pStatusCts on 21 clock instances.
[05/17 17:13:38    319s]   Revert refine place priority changes on 0 instances.
[05/17 17:13:38    319s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.2)
[05/17 17:13:38    319s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:02.2 real=0:00:02.5)
[05/17 17:13:38    319s]   CCOpt::Phase::Routing...
[05/17 17:13:38    319s]   Clock implementation routing...
[05/17 17:13:38    319s]     Leaving CCOpt scope - Routing Tools...
[05/17 17:13:38    319s] Net route status summary:
[05/17 17:13:38    319s]   Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=21, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/17 17:13:38    319s]   Non-clock:  1919 (unrouted=52, trialRouted=1867, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=29, (crossesIlmBoundary AND tooFewTerms=0)])
[05/17 17:13:38    319s]     Routing using eGR in eGR->NR Step...
[05/17 17:13:38    319s]       Early Global Route - eGR->Nr High Frequency step...
[05/17 17:13:38    319s] (ccopt eGR): There are 22 nets for routing of which 21 have one or more fixed wires.
[05/17 17:13:38    319s] (ccopt eGR): Start to route 22 all nets
[05/17 17:13:38    319s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1618.04 MB )
[05/17 17:13:38    319s] (I)      ==================== Layers =====================
[05/17 17:13:38    319s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:13:38    319s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/17 17:13:38    319s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:13:38    319s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/17 17:13:38    319s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/17 17:13:38    319s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/17 17:13:38    319s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/17 17:13:38    319s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/17 17:13:38    319s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/17 17:13:38    319s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/17 17:13:38    319s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/17 17:13:38    319s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/17 17:13:38    319s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/17 17:13:38    319s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/17 17:13:38    319s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/17 17:13:38    319s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/17 17:13:38    319s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/17 17:13:38    319s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/17 17:13:38    319s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/17 17:13:38    319s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/17 17:13:38    319s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/17 17:13:38    319s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/17 17:13:38    319s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/17 17:13:38    319s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/17 17:13:38    319s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/17 17:13:38    319s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:13:38    319s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/17 17:13:38    319s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/17 17:13:38    319s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/17 17:13:38    319s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/17 17:13:38    319s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/17 17:13:38    319s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/17 17:13:38    319s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/17 17:13:38    319s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/17 17:13:38    319s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/17 17:13:38    319s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/17 17:13:38    319s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/17 17:13:38    319s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/17 17:13:38    319s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/17 17:13:38    319s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/17 17:13:38    319s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:13:38    319s] (I)      Started Import and model ( Curr Mem: 1618.04 MB )
[05/17 17:13:38    319s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:13:38    319s] (I)      == Non-default Options ==
[05/17 17:13:38    319s] (I)      Clean congestion better                            : true
[05/17 17:13:38    319s] (I)      Estimate vias on DPT layer                         : true
[05/17 17:13:38    319s] (I)      Clean congestion layer assignment rounds           : 3
[05/17 17:13:38    319s] (I)      Layer constraints as soft constraints              : true
[05/17 17:13:38    319s] (I)      Soft top layer                                     : true
[05/17 17:13:38    319s] (I)      Skip prospective layer relax nets                  : true
[05/17 17:13:38    319s] (I)      Better NDR handling                                : true
[05/17 17:13:38    319s] (I)      Improved NDR modeling in LA                        : true
[05/17 17:13:38    319s] (I)      Routing cost fix for NDR handling                  : true
[05/17 17:13:38    319s] (I)      Block tracks for preroutes                         : true
[05/17 17:13:38    319s] (I)      Assign IRoute by net group key                     : true
[05/17 17:13:38    319s] (I)      Block unroutable channels                          : true
[05/17 17:13:38    319s] (I)      Block unroutable channels 3D                       : true
[05/17 17:13:38    319s] (I)      Bound layer relaxed segment wl                     : true
[05/17 17:13:38    319s] (I)      Blocked pin reach length threshold                 : 2
[05/17 17:13:38    319s] (I)      Check blockage within NDR space in TA              : true
[05/17 17:13:38    319s] (I)      Skip must join for term with via pillar            : true
[05/17 17:13:38    319s] (I)      Model find APA for IO pin                          : true
[05/17 17:13:38    319s] (I)      On pin location for off pin term                   : true
[05/17 17:13:38    319s] (I)      Handle EOL spacing                                 : true
[05/17 17:13:38    319s] (I)      Merge PG vias by gap                               : true
[05/17 17:13:38    319s] (I)      Maximum routing layer                              : 11
[05/17 17:13:38    319s] (I)      Route selected nets only                           : true
[05/17 17:13:38    319s] (I)      Refine MST                                         : true
[05/17 17:13:38    319s] (I)      Honor PRL                                          : true
[05/17 17:13:38    319s] (I)      Strong congestion aware                            : true
[05/17 17:13:38    319s] (I)      Improved initial location for IRoutes              : true
[05/17 17:13:38    319s] (I)      Multi panel TA                                     : true
[05/17 17:13:38    319s] (I)      Penalize wire overlap                              : true
[05/17 17:13:38    319s] (I)      Expand small instance blockage                     : true
[05/17 17:13:38    319s] (I)      Reduce via in TA                                   : true
[05/17 17:13:38    319s] (I)      SS-aware routing                                   : true
[05/17 17:13:38    319s] (I)      Improve tree edge sharing                          : true
[05/17 17:13:38    319s] (I)      Improve 2D via estimation                          : true
[05/17 17:13:38    319s] (I)      Refine Steiner tree                                : true
[05/17 17:13:38    319s] (I)      Build spine tree                                   : true
[05/17 17:13:38    319s] (I)      Model pass through capacity                        : true
[05/17 17:13:38    319s] (I)      Extend blockages by a half GCell                   : true
[05/17 17:13:38    319s] (I)      Consider pin shapes                                : true
[05/17 17:13:38    319s] (I)      Consider pin shapes for all nodes                  : true
[05/17 17:13:38    319s] (I)      Consider NR APA                                    : true
[05/17 17:13:38    319s] (I)      Consider IO pin shape                              : true
[05/17 17:13:38    319s] (I)      Fix pin connection bug                             : true
[05/17 17:13:38    319s] (I)      Consider layer RC for local wires                  : true
[05/17 17:13:38    319s] (I)      Route to clock mesh pin                            : true
[05/17 17:13:38    319s] (I)      LA-aware pin escape length                         : 2
[05/17 17:13:38    319s] (I)      Connect multiple ports                             : true
[05/17 17:13:38    319s] (I)      Split for must join                                : true
[05/17 17:13:38    319s] (I)      Number of threads                                  : 1
[05/17 17:13:38    319s] (I)      Routing effort level                               : 10000
[05/17 17:13:38    319s] (I)      Prefer layer length threshold                      : 8
[05/17 17:13:38    319s] (I)      Overflow penalty cost                              : 10
[05/17 17:13:38    319s] (I)      A-star cost                                        : 0.300000
[05/17 17:13:38    319s] (I)      Misalignment cost                                  : 10.000000
[05/17 17:13:38    319s] (I)      Threshold for short IRoute                         : 6
[05/17 17:13:38    319s] (I)      Via cost during post routing                       : 1.000000
[05/17 17:13:38    319s] (I)      Layer congestion ratios                            : { { 1.0 } }
[05/17 17:13:38    319s] (I)      Source-to-sink ratio                               : 0.300000
[05/17 17:13:38    319s] (I)      Scenic ratio bound                                 : 3.000000
[05/17 17:13:38    319s] (I)      Segment layer relax scenic ratio                   : 1.250000
[05/17 17:13:38    319s] (I)      Source-sink aware LA ratio                         : 0.500000
[05/17 17:13:38    319s] (I)      PG-aware similar topology routing                  : true
[05/17 17:13:38    319s] (I)      Maze routing via cost fix                          : true
[05/17 17:13:38    319s] (I)      Apply PRL on PG terms                              : true
[05/17 17:13:38    319s] (I)      Apply PRL on obs objects                           : true
[05/17 17:13:38    319s] (I)      Handle range-type spacing rules                    : true
[05/17 17:13:38    319s] (I)      PG gap threshold multiplier                        : 10.000000
[05/17 17:13:38    319s] (I)      Parallel spacing query fix                         : true
[05/17 17:13:38    319s] (I)      Force source to root IR                            : true
[05/17 17:13:38    319s] (I)      Layer Weights                                      : L2:4 L3:2.5
[05/17 17:13:38    319s] (I)      Do not relax to DPT layer                          : true
[05/17 17:13:38    319s] (I)      No DPT in post routing                             : true
[05/17 17:13:38    319s] (I)      Modeling PG via merging fix                        : true
[05/17 17:13:38    319s] (I)      Shield aware TA                                    : true
[05/17 17:13:38    319s] (I)      Strong shield aware TA                             : true
[05/17 17:13:38    319s] (I)      Overflow calculation fix in LA                     : true
[05/17 17:13:38    319s] (I)      Post routing fix                                   : true
[05/17 17:13:38    319s] (I)      Strong post routing                                : true
[05/17 17:13:38    319s] (I)      Access via pillar from top                         : true
[05/17 17:13:38    319s] (I)      NDR via pillar fix                                 : true
[05/17 17:13:38    319s] (I)      Violation on path threshold                        : 1
[05/17 17:13:38    319s] (I)      Pass through capacity modeling                     : true
[05/17 17:13:38    319s] (I)      Select the non-relaxed segments in post routing stage : true
[05/17 17:13:38    319s] (I)      Select term pin box for io pin                     : true
[05/17 17:13:38    319s] (I)      Penalize NDR sharing                               : true
[05/17 17:13:38    319s] (I)      Enable special modeling                            : false
[05/17 17:13:38    319s] (I)      Keep fixed segments                                : true
[05/17 17:13:38    319s] (I)      Reorder net groups by key                          : true
[05/17 17:13:38    319s] (I)      Increase net scenic ratio                          : true
[05/17 17:13:38    319s] (I)      Method to set GCell size                           : row
[05/17 17:13:38    319s] (I)      Connect multiple ports and must join fix           : true
[05/17 17:13:38    319s] (I)      Avoid high resistance layers                       : true
[05/17 17:13:38    319s] (I)      Model find APA for IO pin fix                      : true
[05/17 17:13:38    319s] (I)      Avoid connecting non-metal layers                  : true
[05/17 17:13:38    319s] (I)      Use track pitch for NDR                            : true
[05/17 17:13:38    319s] (I)      Enable layer relax to lower layer                  : true
[05/17 17:13:38    319s] (I)      Enable layer relax to upper layer                  : true
[05/17 17:13:38    319s] (I)      Top layer relaxation fix                           : true
[05/17 17:13:38    319s] (I)      Counted 3515 PG shapes. We will not process PG shapes layer by layer.
[05/17 17:13:38    319s] (I)      Use row-based GCell size
[05/17 17:13:38    319s] (I)      Use row-based GCell align
[05/17 17:13:38    319s] (I)      layer 0 area = 80000
[05/17 17:13:38    319s] (I)      layer 1 area = 80000
[05/17 17:13:38    319s] (I)      layer 2 area = 80000
[05/17 17:13:38    319s] (I)      layer 3 area = 80000
[05/17 17:13:38    319s] (I)      layer 4 area = 80000
[05/17 17:13:38    319s] (I)      layer 5 area = 80000
[05/17 17:13:38    319s] (I)      layer 6 area = 80000
[05/17 17:13:38    319s] (I)      layer 7 area = 80000
[05/17 17:13:38    319s] (I)      layer 8 area = 80000
[05/17 17:13:38    319s] (I)      layer 9 area = 400000
[05/17 17:13:38    319s] (I)      layer 10 area = 400000
[05/17 17:13:38    319s] (I)      GCell unit size   : 3420
[05/17 17:13:38    319s] (I)      GCell multiplier  : 1
[05/17 17:13:38    319s] (I)      GCell row height  : 3420
[05/17 17:13:38    319s] (I)      Actual row height : 3420
[05/17 17:13:38    319s] (I)      GCell align ref   : 616000 616420
[05/17 17:13:38    319s] [NR-eGR] Track table information for default rule: 
[05/17 17:13:38    319s] [NR-eGR] Metal1 has single uniform track structure
[05/17 17:13:38    319s] [NR-eGR] Metal2 has single uniform track structure
[05/17 17:13:38    319s] [NR-eGR] Metal3 has single uniform track structure
[05/17 17:13:38    319s] [NR-eGR] Metal4 has single uniform track structure
[05/17 17:13:38    319s] [NR-eGR] Metal5 has single uniform track structure
[05/17 17:13:38    319s] [NR-eGR] Metal6 has single uniform track structure
[05/17 17:13:38    319s] [NR-eGR] Metal7 has single uniform track structure
[05/17 17:13:38    319s] [NR-eGR] Metal8 has single uniform track structure
[05/17 17:13:38    319s] [NR-eGR] Metal9 has single uniform track structure
[05/17 17:13:38    319s] [NR-eGR] Metal10 has single uniform track structure
[05/17 17:13:38    319s] [NR-eGR] Metal11 has single uniform track structure
[05/17 17:13:38    319s] (I)      ==================== Default via =====================
[05/17 17:13:38    319s] (I)      +----+------------------+----------------------------+
[05/17 17:13:38    319s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/17 17:13:38    319s] (I)      +----+------------------+----------------------------+
[05/17 17:13:38    319s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/17 17:13:38    319s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/17 17:13:38    319s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/17 17:13:38    319s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/17 17:13:38    319s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/17 17:13:38    319s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/17 17:13:38    319s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/17 17:13:38    319s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/17 17:13:38    319s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/17 17:13:38    319s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/17 17:13:38    319s] (I)      +----+------------------+----------------------------+
[05/17 17:13:38    319s] [NR-eGR] Read 15334 PG shapes
[05/17 17:13:38    319s] [NR-eGR] Read 0 clock shapes
[05/17 17:13:38    319s] [NR-eGR] Read 0 other shapes
[05/17 17:13:38    319s] [NR-eGR] #Routing Blockages  : 0
[05/17 17:13:38    319s] [NR-eGR] #Instance Blockages : 2012
[05/17 17:13:38    319s] [NR-eGR] #PG Blockages       : 15334
[05/17 17:13:38    319s] [NR-eGR] #Halo Blockages     : 0
[05/17 17:13:38    319s] [NR-eGR] #Boundary Blockages : 0
[05/17 17:13:38    319s] [NR-eGR] #Clock Blockages    : 0
[05/17 17:13:38    319s] [NR-eGR] #Other Blockages    : 0
[05/17 17:13:38    319s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/17 17:13:38    319s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/17 17:13:38    319s] [NR-eGR] Read 1909 nets ( ignored 1887 )
[05/17 17:13:38    319s] [NR-eGR] Connected 0 must-join pins/ports
[05/17 17:13:38    319s] (I)      early_global_route_priority property id does not exist.
[05/17 17:13:38    319s] (I)      Read Num Blocks=19909  Num Prerouted Wires=0  Num CS=0
[05/17 17:13:38    319s] (I)      Layer 1 (V) : #blockages 5655 : #preroutes 0
[05/17 17:13:38    319s] (I)      Layer 2 (H) : #blockages 4884 : #preroutes 0
[05/17 17:13:38    319s] (I)      Layer 3 (V) : #blockages 5402 : #preroutes 0
[05/17 17:13:38    319s] (I)      Layer 4 (H) : #blockages 3417 : #preroutes 0
[05/17 17:13:38    319s] (I)      Layer 5 (V) : #blockages 427 : #preroutes 0
[05/17 17:13:38    319s] (I)      Layer 6 (H) : #blockages 9 : #preroutes 0
[05/17 17:13:38    319s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/17 17:13:38    319s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/17 17:13:38    319s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/17 17:13:38    319s] (I)      Layer 10 (H) : #blockages 115 : #preroutes 0
[05/17 17:13:38    319s] (I)      Moved 1 terms for better access 
[05/17 17:13:38    319s] (I)      Number of ignored nets                =      0
[05/17 17:13:38    319s] (I)      Number of connected nets              =      0
[05/17 17:13:38    319s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/17 17:13:38    319s] (I)      Number of clock nets                  =     22.  Ignored: No
[05/17 17:13:38    319s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/17 17:13:38    319s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/17 17:13:38    319s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/17 17:13:38    319s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/17 17:13:38    319s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/17 17:13:38    319s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/17 17:13:38    319s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/17 17:13:38    319s] [NR-eGR] There are 21 clock nets ( 21 with NDR ).
[05/17 17:13:38    319s] (I)      Ndr track 0 does not exist
[05/17 17:13:38    319s] (I)      Ndr track 0 does not exist
[05/17 17:13:38    319s] (I)      ---------------------Grid Graph Info--------------------
[05/17 17:13:38    319s] (I)      Routing area        : (0, 0) - (2000000, 1880000)
[05/17 17:13:38    319s] (I)      Core area           : (616000, 616420) - (1379600, 1262800)
[05/17 17:13:38    319s] (I)      Site width          :   400  (dbu)
[05/17 17:13:38    319s] (I)      Row height          :  3420  (dbu)
[05/17 17:13:38    319s] (I)      GCell row height    :  3420  (dbu)
[05/17 17:13:38    319s] (I)      GCell width         :  3420  (dbu)
[05/17 17:13:38    319s] (I)      GCell height        :  3420  (dbu)
[05/17 17:13:38    319s] (I)      Grid                :   585   550    11
[05/17 17:13:38    319s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/17 17:13:38    319s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/17 17:13:38    319s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/17 17:13:38    319s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/17 17:13:38    319s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/17 17:13:38    319s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/17 17:13:38    319s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/17 17:13:38    319s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[05/17 17:13:38    319s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/17 17:13:38    319s] (I)      Total num of tracks :  4947  5000  4947  5000  4947  5000  4947  5000  4947  1999  1978
[05/17 17:13:38    319s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/17 17:13:38    319s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/17 17:13:38    319s] (I)      --------------------------------------------------------
[05/17 17:13:38    319s] 
[05/17 17:13:38    319s] [NR-eGR] ============ Routing rule table ============
[05/17 17:13:38    319s] [NR-eGR] Rule id: 0  Nets: 21
[05/17 17:13:38    319s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/17 17:13:38    319s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/17 17:13:38    319s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/17 17:13:38    319s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/17 17:13:38    319s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/17 17:13:38    319s] [NR-eGR] Rule id: 1  Nets: 0
[05/17 17:13:38    319s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/17 17:13:38    319s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/17 17:13:38    319s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/17 17:13:38    319s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/17 17:13:38    319s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/17 17:13:38    319s] [NR-eGR] ========================================
[05/17 17:13:38    319s] [NR-eGR] 
[05/17 17:13:38    319s] (I)      =============== Blocked Tracks ===============
[05/17 17:13:38    319s] (I)      +-------+---------+----------+---------------+
[05/17 17:13:38    319s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/17 17:13:38    319s] (I)      +-------+---------+----------+---------------+
[05/17 17:13:38    319s] (I)      |     1 |       0 |        0 |         0.00% |
[05/17 17:13:38    319s] (I)      |     2 | 2750000 |   139709 |         5.08% |
[05/17 17:13:38    319s] (I)      |     3 | 2893995 |    63968 |         2.21% |
[05/17 17:13:38    319s] (I)      |     4 | 2750000 |   172653 |         6.28% |
[05/17 17:13:38    319s] (I)      |     5 | 2893995 |    52537 |         1.82% |
[05/17 17:13:38    319s] (I)      |     6 | 2750000 |    11406 |         0.41% |
[05/17 17:13:38    319s] (I)      |     7 | 2893995 |       96 |         0.00% |
[05/17 17:13:38    319s] (I)      |     8 | 2750000 |        0 |         0.00% |
[05/17 17:13:38    319s] (I)      |     9 | 2893995 |        0 |         0.00% |
[05/17 17:13:38    319s] (I)      |    10 | 1099450 |        0 |         0.00% |
[05/17 17:13:38    319s] (I)      |    11 | 1157130 |      637 |         0.06% |
[05/17 17:13:38    319s] (I)      +-------+---------+----------+---------------+
[05/17 17:13:38    319s] (I)      Finished Import and model ( CPU: 0.38 sec, Real: 0.43 sec, Curr Mem: 1660.93 MB )
[05/17 17:13:38    319s] (I)      Reset routing kernel
[05/17 17:13:38    319s] (I)      Started Global Routing ( Curr Mem: 1660.93 MB )
[05/17 17:13:38    319s] (I)      totalPins=702  totalGlobalPin=702 (100.00%)
[05/17 17:13:38    319s] (I)      total 2D Cap : 5420118 = (2831386 H, 2588732 V)
[05/17 17:13:38    319s] [NR-eGR] Layer group 1: route 21 net(s) in layer range [3, 4]
[05/17 17:13:38    319s] (I)      
[05/17 17:13:38    319s] (I)      ============  Phase 1a Route ============
[05/17 17:13:38    320s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 8
[05/17 17:13:38    320s] (I)      Usage: 3105 = (1031 H, 2074 V) = (0.04% H, 0.08% V) = (1.763e+03um H, 3.547e+03um V)
[05/17 17:13:38    320s] (I)      
[05/17 17:13:38    320s] (I)      ============  Phase 1b Route ============
[05/17 17:13:38    320s] (I)      Usage: 3105 = (1031 H, 2074 V) = (0.04% H, 0.08% V) = (1.763e+03um H, 3.547e+03um V)
[05/17 17:13:38    320s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.309550e+03um
[05/17 17:13:38    320s] (I)      
[05/17 17:13:38    320s] (I)      ============  Phase 1c Route ============
[05/17 17:13:38    320s] (I)      Level2 Grid: 117 x 110
[05/17 17:13:38    320s] (I)      Usage: 3105 = (1031 H, 2074 V) = (0.04% H, 0.08% V) = (1.763e+03um H, 3.547e+03um V)
[05/17 17:13:38    320s] (I)      
[05/17 17:13:38    320s] (I)      ============  Phase 1d Route ============
[05/17 17:13:38    320s] (I)      Usage: 3111 = (1037 H, 2074 V) = (0.04% H, 0.08% V) = (1.773e+03um H, 3.547e+03um V)
[05/17 17:13:38    320s] (I)      
[05/17 17:13:38    320s] (I)      ============  Phase 1e Route ============
[05/17 17:13:38    320s] (I)      Usage: 3111 = (1037 H, 2074 V) = (0.04% H, 0.08% V) = (1.773e+03um H, 3.547e+03um V)
[05/17 17:13:38    320s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.319810e+03um
[05/17 17:13:38    320s] (I)      
[05/17 17:13:38    320s] (I)      ============  Phase 1f Route ============
[05/17 17:13:38    320s] (I)      Usage: 3111 = (1037 H, 2074 V) = (0.04% H, 0.08% V) = (1.773e+03um H, 3.547e+03um V)
[05/17 17:13:38    320s] (I)      
[05/17 17:13:38    320s] (I)      ============  Phase 1g Route ============
[05/17 17:13:38    320s] (I)      Usage: 3037 = (1014 H, 2023 V) = (0.04% H, 0.08% V) = (1.734e+03um H, 3.459e+03um V)
[05/17 17:13:38    320s] (I)      #Nets         : 21
[05/17 17:13:38    320s] (I)      #Relaxed nets : 4
[05/17 17:13:38    320s] (I)      Wire length   : 1955
[05/17 17:13:38    320s] [NR-eGR] Create a new net group with 4 nets and layer range [3, 6]
[05/17 17:13:38    320s] (I)      
[05/17 17:13:38    320s] (I)      ============  Phase 1h Route ============
[05/17 17:13:38    320s] (I)      Usage: 3040 = (1018 H, 2022 V) = (0.04% H, 0.08% V) = (1.741e+03um H, 3.458e+03um V)
[05/17 17:13:38    320s] (I)      total 2D Cap : 11006079 = (5674345 H, 5331734 V)
[05/17 17:13:38    320s] [NR-eGR] Layer group 2: route 4 net(s) in layer range [3, 6]
[05/17 17:13:38    320s] (I)      
[05/17 17:13:38    320s] (I)      ============  Phase 1a Route ============
[05/17 17:13:38    320s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 8
[05/17 17:13:38    320s] (I)      Usage: 4186 = (1461 H, 2725 V) = (0.03% H, 0.05% V) = (2.498e+03um H, 4.660e+03um V)
[05/17 17:13:38    320s] (I)      
[05/17 17:13:38    320s] (I)      ============  Phase 1b Route ============
[05/17 17:13:38    320s] (I)      Usage: 4186 = (1461 H, 2725 V) = (0.03% H, 0.05% V) = (2.498e+03um H, 4.660e+03um V)
[05/17 17:13:38    320s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.158060e+03um
[05/17 17:13:38    320s] (I)      
[05/17 17:13:38    320s] (I)      ============  Phase 1c Route ============
[05/17 17:13:38    320s] (I)      Level2 Grid: 117 x 110
[05/17 17:13:38    320s] (I)      Usage: 4186 = (1461 H, 2725 V) = (0.03% H, 0.05% V) = (2.498e+03um H, 4.660e+03um V)
[05/17 17:13:38    320s] (I)      
[05/17 17:13:38    320s] (I)      ============  Phase 1d Route ============
[05/17 17:13:38    320s] (I)      Usage: 4192 = (1467 H, 2725 V) = (0.03% H, 0.05% V) = (2.509e+03um H, 4.660e+03um V)
[05/17 17:13:38    320s] (I)      
[05/17 17:13:38    320s] (I)      ============  Phase 1e Route ============
[05/17 17:13:38    320s] (I)      Usage: 4192 = (1467 H, 2725 V) = (0.03% H, 0.05% V) = (2.509e+03um H, 4.660e+03um V)
[05/17 17:13:38    320s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.168320e+03um
[05/17 17:13:38    320s] (I)      
[05/17 17:13:38    320s] (I)      ============  Phase 1f Route ============
[05/17 17:13:38    320s] (I)      Usage: 4192 = (1467 H, 2725 V) = (0.03% H, 0.05% V) = (2.509e+03um H, 4.660e+03um V)
[05/17 17:13:38    320s] (I)      
[05/17 17:13:38    320s] (I)      ============  Phase 1g Route ============
[05/17 17:13:38    320s] (I)      Usage: 4122 = (1443 H, 2679 V) = (0.03% H, 0.05% V) = (2.468e+03um H, 4.581e+03um V)
[05/17 17:13:38    320s] (I)      #Nets         : 4
[05/17 17:13:38    320s] (I)      #Relaxed nets : 4
[05/17 17:13:38    320s] (I)      Wire length   : 0
[05/17 17:13:38    320s] [NR-eGR] Create a new net group with 4 nets and layer range [3, 8]
[05/17 17:13:38    320s] (I)      
[05/17 17:13:38    320s] (I)      ============  Phase 1h Route ============
[05/17 17:13:38    320s] (I)      Usage: 4122 = (1443 H, 2679 V) = (0.03% H, 0.05% V) = (2.468e+03um H, 4.581e+03um V)
[05/17 17:13:38    320s] (I)      total 2D Cap : 16652126 = (8568558 H, 8083568 V)
[05/17 17:13:39    320s] [NR-eGR] Layer group 3: route 4 net(s) in layer range [3, 8]
[05/17 17:13:39    320s] (I)      
[05/17 17:13:39    320s] (I)      ============  Phase 1a Route ============
[05/17 17:13:39    320s] (I)      Usage: 5260 = (1880 H, 3380 V) = (0.02% H, 0.04% V) = (3.215e+03um H, 5.780e+03um V)
[05/17 17:13:39    320s] (I)      
[05/17 17:13:39    320s] (I)      ============  Phase 1b Route ============
[05/17 17:13:39    320s] (I)      Usage: 5260 = (1880 H, 3380 V) = (0.02% H, 0.04% V) = (3.215e+03um H, 5.780e+03um V)
[05/17 17:13:39    320s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.994600e+03um
[05/17 17:13:39    320s] (I)      
[05/17 17:13:39    320s] (I)      ============  Phase 1c Route ============
[05/17 17:13:39    320s] (I)      Usage: 5260 = (1880 H, 3380 V) = (0.02% H, 0.04% V) = (3.215e+03um H, 5.780e+03um V)
[05/17 17:13:39    320s] (I)      
[05/17 17:13:39    320s] (I)      ============  Phase 1d Route ============
[05/17 17:13:39    320s] (I)      Usage: 5260 = (1880 H, 3380 V) = (0.02% H, 0.04% V) = (3.215e+03um H, 5.780e+03um V)
[05/17 17:13:39    320s] (I)      
[05/17 17:13:39    320s] (I)      ============  Phase 1e Route ============
[05/17 17:13:39    320s] (I)      Usage: 5260 = (1880 H, 3380 V) = (0.02% H, 0.04% V) = (3.215e+03um H, 5.780e+03um V)
[05/17 17:13:39    320s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.994600e+03um
[05/17 17:13:39    320s] (I)      
[05/17 17:13:39    320s] (I)      ============  Phase 1f Route ============
[05/17 17:13:39    320s] (I)      Usage: 5260 = (1880 H, 3380 V) = (0.02% H, 0.04% V) = (3.215e+03um H, 5.780e+03um V)
[05/17 17:13:39    320s] (I)      
[05/17 17:13:39    320s] (I)      ============  Phase 1g Route ============
[05/17 17:13:39    320s] (I)      Usage: 5234 = (1872 H, 3362 V) = (0.02% H, 0.04% V) = (3.201e+03um H, 5.749e+03um V)
[05/17 17:13:39    320s] (I)      #Nets         : 4
[05/17 17:13:39    320s] (I)      #Relaxed nets : 1
[05/17 17:13:39    320s] (I)      Wire length   : 838
[05/17 17:13:39    320s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 10]
[05/17 17:13:39    320s] (I)      
[05/17 17:13:39    320s] (I)      ============  Phase 1h Route ============
[05/17 17:13:39    320s] (I)      Usage: 5235 = (1876 H, 3359 V) = (0.02% H, 0.04% V) = (3.208e+03um H, 5.744e+03um V)
[05/17 17:13:39    320s] (I)      total 2D Cap : 20645571 = (11462553 H, 9183018 V)
[05/17 17:13:39    320s] [NR-eGR] Layer group 4: route 1 net(s) in layer range [3, 10]
[05/17 17:13:39    320s] (I)      
[05/17 17:13:39    320s] (I)      ============  Phase 1a Route ============
[05/17 17:13:39    320s] (I)      Usage: 5532 = (1990 H, 3542 V) = (0.02% H, 0.04% V) = (3.403e+03um H, 6.057e+03um V)
[05/17 17:13:39    320s] (I)      
[05/17 17:13:39    320s] (I)      ============  Phase 1b Route ============
[05/17 17:13:39    320s] (I)      Usage: 5532 = (1990 H, 3542 V) = (0.02% H, 0.04% V) = (3.403e+03um H, 6.057e+03um V)
[05/17 17:13:39    320s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 9.459720e+03um
[05/17 17:13:39    320s] (I)      
[05/17 17:13:39    320s] (I)      ============  Phase 1c Route ============
[05/17 17:13:39    320s] (I)      Usage: 5532 = (1990 H, 3542 V) = (0.02% H, 0.04% V) = (3.403e+03um H, 6.057e+03um V)
[05/17 17:13:39    320s] (I)      
[05/17 17:13:39    320s] (I)      ============  Phase 1d Route ============
[05/17 17:13:39    320s] (I)      Usage: 5532 = (1990 H, 3542 V) = (0.02% H, 0.04% V) = (3.403e+03um H, 6.057e+03um V)
[05/17 17:13:39    320s] (I)      
[05/17 17:13:39    320s] (I)      ============  Phase 1e Route ============
[05/17 17:13:39    320s] (I)      Usage: 5532 = (1990 H, 3542 V) = (0.02% H, 0.04% V) = (3.403e+03um H, 6.057e+03um V)
[05/17 17:13:39    320s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 9.459720e+03um
[05/17 17:13:39    320s] (I)      
[05/17 17:13:39    320s] (I)      ============  Phase 1f Route ============
[05/17 17:13:39    320s] (I)      Usage: 5532 = (1990 H, 3542 V) = (0.02% H, 0.04% V) = (3.403e+03um H, 6.057e+03um V)
[05/17 17:13:39    320s] (I)      
[05/17 17:13:39    320s] (I)      ============  Phase 1g Route ============
[05/17 17:13:39    320s] (I)      Usage: 5509 = (1983 H, 3526 V) = (0.02% H, 0.04% V) = (3.391e+03um H, 6.029e+03um V)
[05/17 17:13:39    320s] (I)      #Nets         : 1
[05/17 17:13:39    320s] (I)      #Relaxed nets : 1
[05/17 17:13:39    320s] (I)      Wire length   : 0
[05/17 17:13:39    320s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 11]
[05/17 17:13:39    320s] (I)      
[05/17 17:13:39    320s] (I)      ============  Phase 1h Route ============
[05/17 17:13:39    320s] (I)      Usage: 5509 = (1983 H, 3526 V) = (0.02% H, 0.04% V) = (3.391e+03um H, 6.029e+03um V)
[05/17 17:13:39    320s] (I)      total 2D Cap : 21802176 = (12619158 H, 9183018 V)
[05/17 17:13:39    320s] [NR-eGR] Layer group 5: route 1 net(s) in layer range [3, 11]
[05/17 17:13:39    320s] (I)      
[05/17 17:13:39    320s] (I)      ============  Phase 1a Route ============
[05/17 17:13:39    320s] (I)      Usage: 5806 = (2097 H, 3709 V) = (0.02% H, 0.04% V) = (3.586e+03um H, 6.342e+03um V)
[05/17 17:13:39    320s] (I)      
[05/17 17:13:39    320s] (I)      ============  Phase 1b Route ============
[05/17 17:13:39    320s] (I)      Usage: 5806 = (2097 H, 3709 V) = (0.02% H, 0.04% V) = (3.586e+03um H, 6.342e+03um V)
[05/17 17:13:39    320s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.928260e+03um
[05/17 17:13:39    320s] (I)      
[05/17 17:13:39    320s] (I)      ============  Phase 1c Route ============
[05/17 17:13:39    320s] (I)      Usage: 5806 = (2097 H, 3709 V) = (0.02% H, 0.04% V) = (3.586e+03um H, 6.342e+03um V)
[05/17 17:13:39    320s] (I)      
[05/17 17:13:39    320s] (I)      ============  Phase 1d Route ============
[05/17 17:13:39    320s] (I)      Usage: 5806 = (2097 H, 3709 V) = (0.02% H, 0.04% V) = (3.586e+03um H, 6.342e+03um V)
[05/17 17:13:39    320s] (I)      
[05/17 17:13:39    320s] (I)      ============  Phase 1e Route ============
[05/17 17:13:39    320s] (I)      Usage: 5806 = (2097 H, 3709 V) = (0.02% H, 0.04% V) = (3.586e+03um H, 6.342e+03um V)
[05/17 17:13:39    320s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.928260e+03um
[05/17 17:13:39    320s] (I)      
[05/17 17:13:39    320s] (I)      ============  Phase 1f Route ============
[05/17 17:13:39    320s] (I)      Usage: 5806 = (2097 H, 3709 V) = (0.02% H, 0.04% V) = (3.586e+03um H, 6.342e+03um V)
[05/17 17:13:39    320s] (I)      
[05/17 17:13:39    320s] (I)      ============  Phase 1g Route ============
[05/17 17:13:39    320s] (I)      Usage: 5783 = (2090 H, 3693 V) = (0.02% H, 0.04% V) = (3.574e+03um H, 6.315e+03um V)
[05/17 17:13:39    320s] (I)      #Nets         : 1
[05/17 17:13:39    320s] (I)      #Relaxed nets : 1
[05/17 17:13:39    320s] (I)      Wire length   : 0
[05/17 17:13:39    320s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 11]
[05/17 17:13:39    320s] (I)      
[05/17 17:13:39    320s] (I)      ============  Phase 1h Route ============
[05/17 17:13:39    320s] (I)      Usage: 5783 = (2090 H, 3693 V) = (0.02% H, 0.04% V) = (3.574e+03um H, 6.315e+03um V)
[05/17 17:13:39    320s] (I)      total 2D Cap : 24420913 = (12619158 H, 11801755 V)
[05/17 17:13:39    320s] [NR-eGR] Layer group 6: route 1 net(s) in layer range [2, 11]
[05/17 17:13:39    320s] (I)      
[05/17 17:13:39    320s] (I)      ============  Phase 1a Route ============
[05/17 17:13:39    320s] (I)      Usage: 6359 = (2313 H, 4046 V) = (0.02% H, 0.03% V) = (3.955e+03um H, 6.919e+03um V)
[05/17 17:13:39    320s] (I)      
[05/17 17:13:39    320s] (I)      ============  Phase 1b Route ============
[05/17 17:13:39    320s] (I)      Usage: 6359 = (2313 H, 4046 V) = (0.02% H, 0.03% V) = (3.955e+03um H, 6.919e+03um V)
[05/17 17:13:39    320s] (I)      Overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.087389e+04um
[05/17 17:13:39    320s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/17 17:13:39    320s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/17 17:13:39    320s] (I)      
[05/17 17:13:39    320s] (I)      ============  Phase 1c Route ============
[05/17 17:13:39    320s] (I)      Usage: 6359 = (2313 H, 4046 V) = (0.02% H, 0.03% V) = (3.955e+03um H, 6.919e+03um V)
[05/17 17:13:39    320s] (I)      
[05/17 17:13:39    320s] (I)      ============  Phase 1d Route ============
[05/17 17:13:39    320s] (I)      Usage: 6359 = (2313 H, 4046 V) = (0.02% H, 0.03% V) = (3.955e+03um H, 6.919e+03um V)
[05/17 17:13:39    320s] (I)      
[05/17 17:13:39    320s] (I)      ============  Phase 1e Route ============
[05/17 17:13:39    320s] (I)      Usage: 6359 = (2313 H, 4046 V) = (0.02% H, 0.03% V) = (3.955e+03um H, 6.919e+03um V)
[05/17 17:13:39    320s] [NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.087389e+04um
[05/17 17:13:39    320s] (I)      
[05/17 17:13:39    320s] (I)      ============  Phase 1f Route ============
[05/17 17:13:39    320s] (I)      Usage: 6359 = (2313 H, 4046 V) = (0.02% H, 0.03% V) = (3.955e+03um H, 6.919e+03um V)
[05/17 17:13:39    320s] (I)      
[05/17 17:13:39    320s] (I)      ============  Phase 1g Route ============
[05/17 17:13:39    320s] (I)      Usage: 6357 = (2308 H, 4049 V) = (0.02% H, 0.03% V) = (3.947e+03um H, 6.924e+03um V)
[05/17 17:13:39    320s] (I)      
[05/17 17:13:39    320s] (I)      ============  Phase 1h Route ============
[05/17 17:13:39    320s] (I)      Usage: 6357 = (2308 H, 4049 V) = (0.02% H, 0.03% V) = (3.947e+03um H, 6.924e+03um V)
[05/17 17:13:39    320s] (I)      
[05/17 17:13:39    320s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/17 17:13:39    320s] [NR-eGR]                        OverCon            
[05/17 17:13:39    320s] [NR-eGR]                         #Gcell     %Gcell
[05/17 17:13:39    320s] [NR-eGR]        Layer               (1)    OverCon
[05/17 17:13:39    320s] [NR-eGR] ----------------------------------------------
[05/17 17:13:39    320s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:39    320s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:39    320s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:39    320s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:39    320s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:39    320s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:39    320s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:39    320s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:39    320s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:39    320s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:39    320s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:39    320s] [NR-eGR] ----------------------------------------------
[05/17 17:13:39    320s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/17 17:13:39    320s] [NR-eGR] 
[05/17 17:13:39    320s] (I)      Finished Global Routing ( CPU: 0.60 sec, Real: 0.73 sec, Curr Mem: 1660.93 MB )
[05/17 17:13:39    320s] (I)      total 2D Cap : 24424339 = (12619828 H, 11804511 V)
[05/17 17:13:39    320s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/17 17:13:39    320s] (I)      ============= Track Assignment ============
[05/17 17:13:39    320s] (I)      Started Track Assignment (1T) ( Curr Mem: 1660.93 MB )
[05/17 17:13:39    320s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/17 17:13:39    320s] (I)      Run Multi-thread track assignment
[05/17 17:13:39    320s] (I)      Finished Track Assignment (1T) ( CPU: 0.12 sec, Real: 0.14 sec, Curr Mem: 1663.55 MB )
[05/17 17:13:39    320s] (I)      Started Export ( Curr Mem: 1663.55 MB )
[05/17 17:13:39    320s] [NR-eGR]                  Length (um)   Vias 
[05/17 17:13:39    320s] [NR-eGR] ------------------------------------
[05/17 17:13:39    320s] [NR-eGR]  Metal1   (1H)             0   7510 
[05/17 17:13:39    320s] [NR-eGR]  Metal2   (2V)         22011  11633 
[05/17 17:13:39    320s] [NR-eGR]  Metal3   (3H)         25194    701 
[05/17 17:13:39    320s] [NR-eGR]  Metal4   (4V)          3995     41 
[05/17 17:13:39    320s] [NR-eGR]  Metal5   (5H)           579     10 
[05/17 17:13:39    320s] [NR-eGR]  Metal6   (6V)             1     10 
[05/17 17:13:39    320s] [NR-eGR]  Metal7   (7H)             9     10 
[05/17 17:13:39    320s] [NR-eGR]  Metal8   (8V)            45      0 
[05/17 17:13:39    320s] [NR-eGR]  Metal9   (9H)             0      0 
[05/17 17:13:39    320s] [NR-eGR]  Metal10  (10V)            0      0 
[05/17 17:13:39    320s] [NR-eGR]  Metal11  (11H)            0      0 
[05/17 17:13:39    320s] [NR-eGR] ------------------------------------
[05/17 17:13:39    320s] [NR-eGR]           Total        51835  19915 
[05/17 17:13:39    320s] [NR-eGR] --------------------------------------------------------------------------
[05/17 17:13:39    320s] [NR-eGR] Total half perimeter of net bounding box: 41233um
[05/17 17:13:39    320s] [NR-eGR] Total length: 51835um, number of vias: 19915
[05/17 17:13:39    320s] [NR-eGR] --------------------------------------------------------------------------
[05/17 17:13:39    320s] [NR-eGR] Total eGR-routed clock nets wire length: 5417um, number of vias: 1983
[05/17 17:13:39    320s] [NR-eGR] --------------------------------------------------------------------------
[05/17 17:13:39    320s] [NR-eGR] Report for selected net(s) only.
[05/17 17:13:39    320s] [NR-eGR]                  Length (um)  Vias 
[05/17 17:13:39    320s] [NR-eGR] -----------------------------------
[05/17 17:13:39    320s] [NR-eGR]  Metal1   (1H)             0   701 
[05/17 17:13:39    320s] [NR-eGR]  Metal2   (2V)           701   754 
[05/17 17:13:39    320s] [NR-eGR]  Metal3   (3H)          1635   473 
[05/17 17:13:39    320s] [NR-eGR]  Metal4   (4V)          2849    25 
[05/17 17:13:39    320s] [NR-eGR]  Metal5   (5H)           176    10 
[05/17 17:13:39    320s] [NR-eGR]  Metal6   (6V)             1    10 
[05/17 17:13:39    320s] [NR-eGR]  Metal7   (7H)             9    10 
[05/17 17:13:39    320s] [NR-eGR]  Metal8   (8V)            45     0 
[05/17 17:13:39    320s] [NR-eGR]  Metal9   (9H)             0     0 
[05/17 17:13:39    320s] [NR-eGR]  Metal10  (10V)            0     0 
[05/17 17:13:39    320s] [NR-eGR]  Metal11  (11H)            0     0 
[05/17 17:13:39    320s] [NR-eGR] -----------------------------------
[05/17 17:13:39    320s] [NR-eGR]           Total         5417  1983 
[05/17 17:13:39    320s] [NR-eGR] --------------------------------------------------------------------------
[05/17 17:13:39    320s] [NR-eGR] Total half perimeter of net bounding box: 2952um
[05/17 17:13:39    320s] [NR-eGR] Total length: 5417um, number of vias: 1983
[05/17 17:13:39    320s] [NR-eGR] --------------------------------------------------------------------------
[05/17 17:13:39    320s] [NR-eGR] Total routed clock nets wire length: 5417um, number of vias: 1983
[05/17 17:13:39    320s] [NR-eGR] --------------------------------------------------------------------------
[05/17 17:13:39    320s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1663.55 MB )
[05/17 17:13:39    320s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.27 sec, Real: 1.48 sec, Curr Mem: 1630.55 MB )
[05/17 17:13:39    320s] (I)      ========================================= Runtime Summary =========================================
[05/17 17:13:39    320s] (I)       Step                                              %        Start       Finish      Real       CPU 
[05/17 17:13:39    320s] (I)      ---------------------------------------------------------------------------------------------------
[05/17 17:13:39    320s] (I)       Early Global Route kernel                   100.00%  2160.88 sec  2162.37 sec  1.48 sec  1.27 sec 
[05/17 17:13:39    320s] (I)       +-Import and model                           28.89%  2160.89 sec  2161.32 sec  0.43 sec  0.38 sec 
[05/17 17:13:39    320s] (I)       | +-Create place DB                           0.43%  2160.89 sec  2160.89 sec  0.01 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | +-Import place data                       0.42%  2160.89 sec  2160.89 sec  0.01 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | | +-Read instances and placement          0.12%  2160.89 sec  2160.89 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | | +-Read nets                             0.27%  2160.89 sec  2160.89 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | +-Create route DB                          23.91%  2160.89 sec  2161.25 sec  0.35 sec  0.33 sec 
[05/17 17:13:39    320s] (I)       | | +-Import route data (1T)                 23.83%  2160.89 sec  2161.25 sec  0.35 sec  0.33 sec 
[05/17 17:13:39    320s] (I)       | | | +-Read blockages ( Layer 2-11 )         0.23%  2160.90 sec  2160.90 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | | | +-Read routing blockages              0.00%  2160.90 sec  2160.90 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | | | +-Read instance blockages             0.04%  2160.90 sec  2160.90 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | | | +-Read PG blockages                   0.10%  2160.90 sec  2160.90 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | | | +-Read clock blockages                0.00%  2160.90 sec  2160.90 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | | | +-Read other blockages                0.00%  2160.90 sec  2160.90 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | | | +-Read halo blockages                 0.00%  2160.90 sec  2160.90 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | | | +-Read boundary cut boxes             0.00%  2160.90 sec  2160.90 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | | +-Read blackboxes                       0.00%  2160.90 sec  2160.90 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | | +-Read prerouted                        0.05%  2160.90 sec  2160.90 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | | +-Read unlegalized nets                 0.02%  2160.90 sec  2160.90 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | | +-Read nets                             0.01%  2160.90 sec  2160.90 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | | +-Set up via pillars                    0.00%  2160.90 sec  2160.90 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | | +-Initialize 3D grid graph              2.99%  2160.91 sec  2160.95 sec  0.04 sec  0.03 sec 
[05/17 17:13:39    320s] (I)       | | | +-Model blockage capacity              19.80%  2160.95 sec  2161.24 sec  0.29 sec  0.30 sec 
[05/17 17:13:39    320s] (I)       | | | | +-Initialize 3D capacity             18.41%  2160.95 sec  2161.22 sec  0.27 sec  0.28 sec 
[05/17 17:13:39    320s] (I)       | | | +-Move terms for access (1T)            0.02%  2161.24 sec  2161.24 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | +-Read aux data                             0.00%  2161.25 sec  2161.25 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | +-Others data preparation                   0.05%  2161.25 sec  2161.25 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | +-Create route kernel                       4.41%  2161.25 sec  2161.31 sec  0.07 sec  0.04 sec 
[05/17 17:13:39    320s] (I)       +-Global Routing                             48.98%  2161.32 sec  2162.04 sec  0.73 sec  0.60 sec 
[05/17 17:13:39    320s] (I)       | +-Initialization                            0.07%  2161.32 sec  2161.32 sec  0.00 sec  0.01 sec 
[05/17 17:13:39    320s] (I)       | +-Net group 1                              11.17%  2161.32 sec  2161.48 sec  0.17 sec  0.13 sec 
[05/17 17:13:39    320s] (I)       | | +-Generate topology                       0.46%  2161.32 sec  2161.32 sec  0.01 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1a                                0.88%  2161.35 sec  2161.36 sec  0.01 sec  0.01 sec 
[05/17 17:13:39    320s] (I)       | | | +-Pattern routing (1T)                  0.19%  2161.35 sec  2161.35 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.43%  2161.36 sec  2161.36 sec  0.01 sec  0.01 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1b                                0.50%  2161.36 sec  2161.37 sec  0.01 sec  0.01 sec 
[05/17 17:13:39    320s] (I)       | | | +-Monotonic routing (1T)                0.26%  2161.36 sec  2161.37 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1c                                1.87%  2161.37 sec  2161.40 sec  0.03 sec  0.01 sec 
[05/17 17:13:39    320s] (I)       | | | +-Two level Routing                     1.85%  2161.37 sec  2161.40 sec  0.03 sec  0.01 sec 
[05/17 17:13:39    320s] (I)       | | | | +-Two Level Routing (Regular)         0.25%  2161.39 sec  2161.40 sec  0.00 sec  0.01 sec 
[05/17 17:13:39    320s] (I)       | | | | +-Two Level Routing (Strong)          0.23%  2161.40 sec  2161.40 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1d                                2.57%  2161.40 sec  2161.44 sec  0.04 sec  0.04 sec 
[05/17 17:13:39    320s] (I)       | | | +-Detoured routing (1T)                 2.55%  2161.40 sec  2161.44 sec  0.04 sec  0.04 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1e                                0.45%  2161.44 sec  2161.45 sec  0.01 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | | +-Route legalization                    0.02%  2161.44 sec  2161.44 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | | | +-Legalize Blockage Violations        0.01%  2161.44 sec  2161.44 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1f                                0.00%  2161.45 sec  2161.45 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1g                                0.70%  2161.45 sec  2161.46 sec  0.01 sec  0.01 sec 
[05/17 17:13:39    320s] (I)       | | | +-Post Routing                          0.67%  2161.45 sec  2161.46 sec  0.01 sec  0.01 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1h                                0.27%  2161.46 sec  2161.46 sec  0.00 sec  0.01 sec 
[05/17 17:13:39    320s] (I)       | | | +-Post Routing                          0.25%  2161.46 sec  2161.46 sec  0.00 sec  0.01 sec 
[05/17 17:13:39    320s] (I)       | | +-Layer assignment (1T)                   1.29%  2161.46 sec  2161.48 sec  0.02 sec  0.01 sec 
[05/17 17:13:39    320s] (I)       | +-Net group 2                               7.20%  2161.48 sec  2161.59 sec  0.11 sec  0.07 sec 
[05/17 17:13:39    320s] (I)       | | +-Generate topology                       0.15%  2161.48 sec  2161.48 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1a                                0.53%  2161.52 sec  2161.53 sec  0.01 sec  0.01 sec 
[05/17 17:13:39    320s] (I)       | | | +-Pattern routing (1T)                  0.17%  2161.52 sec  2161.52 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.32%  2161.52 sec  2161.53 sec  0.00 sec  0.01 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1b                                0.49%  2161.53 sec  2161.54 sec  0.01 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | | +-Monotonic routing (1T)                0.17%  2161.53 sec  2161.53 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1c                                1.15%  2161.54 sec  2161.55 sec  0.02 sec  0.01 sec 
[05/17 17:13:39    320s] (I)       | | | +-Two level Routing                     0.51%  2161.54 sec  2161.54 sec  0.01 sec  0.01 sec 
[05/17 17:13:39    320s] (I)       | | | | +-Two Level Routing (Regular)         0.12%  2161.54 sec  2161.54 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | | | +-Two Level Routing (Strong)          0.12%  2161.54 sec  2161.54 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1d                                0.24%  2161.56 sec  2161.56 sec  0.00 sec  0.01 sec 
[05/17 17:13:39    320s] (I)       | | | +-Detoured routing (1T)                 0.22%  2161.56 sec  2161.56 sec  0.00 sec  0.01 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1e                                1.07%  2161.56 sec  2161.58 sec  0.02 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | | +-Route legalization                    0.01%  2161.56 sec  2161.56 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | | | +-Legalize Blockage Violations        0.00%  2161.56 sec  2161.56 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1f                                0.00%  2161.58 sec  2161.58 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1g                                0.67%  2161.58 sec  2161.59 sec  0.01 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | | +-Post Routing                          0.42%  2161.58 sec  2161.58 sec  0.01 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1h                                0.15%  2161.59 sec  2161.59 sec  0.00 sec  0.01 sec 
[05/17 17:13:39    320s] (I)       | | | +-Post Routing                          0.13%  2161.59 sec  2161.59 sec  0.00 sec  0.01 sec 
[05/17 17:13:39    320s] (I)       | +-Net group 3                               4.22%  2161.59 sec  2161.65 sec  0.06 sec  0.06 sec 
[05/17 17:13:39    320s] (I)       | | +-Generate topology                       0.15%  2161.59 sec  2161.59 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1a                                0.21%  2161.63 sec  2161.64 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | | +-Pattern routing (1T)                  0.18%  2161.63 sec  2161.64 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1b                                0.10%  2161.64 sec  2161.64 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1c                                0.00%  2161.64 sec  2161.64 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1d                                0.00%  2161.64 sec  2161.64 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1e                                0.18%  2161.64 sec  2161.64 sec  0.00 sec  0.01 sec 
[05/17 17:13:39    320s] (I)       | | | +-Route legalization                    0.00%  2161.64 sec  2161.64 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1f                                0.00%  2161.64 sec  2161.64 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1g                                0.27%  2161.64 sec  2161.65 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | | +-Post Routing                          0.24%  2161.64 sec  2161.65 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1h                                0.22%  2161.65 sec  2161.65 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | | +-Post Routing                          0.20%  2161.65 sec  2161.65 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | +-Layer assignment (1T)                   0.10%  2161.65 sec  2161.65 sec  0.00 sec  0.01 sec 
[05/17 17:13:39    320s] (I)       | +-Net group 4                               5.65%  2161.65 sec  2161.74 sec  0.08 sec  0.08 sec 
[05/17 17:13:39    320s] (I)       | | +-Generate topology                       0.02%  2161.65 sec  2161.65 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1a                                0.21%  2161.72 sec  2161.73 sec  0.00 sec  0.01 sec 
[05/17 17:13:39    320s] (I)       | | | +-Pattern routing (1T)                  0.18%  2161.72 sec  2161.73 sec  0.00 sec  0.01 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1b                                0.09%  2161.73 sec  2161.73 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1c                                0.00%  2161.73 sec  2161.73 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1d                                0.00%  2161.73 sec  2161.73 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1e                                0.13%  2161.73 sec  2161.73 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | | +-Route legalization                    0.00%  2161.73 sec  2161.73 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1f                                0.00%  2161.73 sec  2161.73 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1g                                0.21%  2161.73 sec  2161.73 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | | +-Post Routing                          0.17%  2161.73 sec  2161.73 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1h                                0.16%  2161.73 sec  2161.74 sec  0.00 sec  0.01 sec 
[05/17 17:13:39    320s] (I)       | | | +-Post Routing                          0.14%  2161.73 sec  2161.74 sec  0.00 sec  0.01 sec 
[05/17 17:13:39    320s] (I)       | +-Net group 5                               7.15%  2161.74 sec  2161.84 sec  0.11 sec  0.09 sec 
[05/17 17:13:39    320s] (I)       | | +-Generate topology                       0.03%  2161.74 sec  2161.74 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1a                                0.19%  2161.83 sec  2161.83 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | | +-Pattern routing (1T)                  0.17%  2161.83 sec  2161.83 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1b                                0.08%  2161.83 sec  2161.83 sec  0.00 sec  0.01 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1c                                0.00%  2161.83 sec  2161.83 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1d                                0.00%  2161.83 sec  2161.83 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1e                                0.22%  2161.83 sec  2161.84 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | | +-Route legalization                    0.00%  2161.83 sec  2161.83 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1f                                0.00%  2161.84 sec  2161.84 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1g                                0.22%  2161.84 sec  2161.84 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | | +-Post Routing                          0.18%  2161.84 sec  2161.84 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1h                                0.15%  2161.84 sec  2161.84 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | | +-Post Routing                          0.13%  2161.84 sec  2161.84 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | +-Net group 6                               9.98%  2161.84 sec  2161.99 sec  0.15 sec  0.12 sec 
[05/17 17:13:39    320s] (I)       | | +-Generate topology                       0.00%  2161.84 sec  2161.84 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1a                                0.35%  2161.92 sec  2161.92 sec  0.01 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | | +-Pattern routing (1T)                  0.17%  2161.92 sec  2161.92 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | | +-Add via demand to 2D                  0.15%  2161.92 sec  2161.92 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1b                                0.28%  2161.92 sec  2161.93 sec  0.00 sec  0.01 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1c                                0.00%  2161.93 sec  2161.93 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1d                                0.00%  2161.93 sec  2161.93 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1e                                1.21%  2161.93 sec  2161.95 sec  0.02 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | | +-Route legalization                    0.00%  2161.93 sec  2161.93 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1f                                0.00%  2161.95 sec  2161.95 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1g                                0.16%  2161.95 sec  2161.95 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | | +-Post Routing                          0.14%  2161.95 sec  2161.95 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | +-Phase 1h                                0.44%  2161.95 sec  2161.96 sec  0.01 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | | +-Post Routing                          0.14%  2161.95 sec  2161.95 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | +-Layer assignment (1T)                   0.12%  2161.99 sec  2161.99 sec  0.00 sec  0.01 sec 
[05/17 17:13:39    320s] (I)       +-Export 3D cong map                          8.89%  2162.04 sec  2162.17 sec  0.13 sec  0.13 sec 
[05/17 17:13:39    320s] (I)       | +-Export 2D cong map                        0.99%  2162.16 sec  2162.17 sec  0.01 sec  0.01 sec 
[05/17 17:13:39    320s] (I)       +-Extract Global 3D Wires                     0.00%  2162.17 sec  2162.17 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       +-Track Assignment (1T)                       9.30%  2162.17 sec  2162.31 sec  0.14 sec  0.12 sec 
[05/17 17:13:39    320s] (I)       | +-Initialization                            0.00%  2162.17 sec  2162.17 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | +-Track Assignment Kernel                   9.23%  2162.17 sec  2162.31 sec  0.14 sec  0.12 sec 
[05/17 17:13:39    320s] (I)       | +-Free Memory                               0.00%  2162.31 sec  2162.31 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       +-Export                                      1.91%  2162.31 sec  2162.34 sec  0.03 sec  0.02 sec 
[05/17 17:13:39    320s] (I)       | +-Export DB wires                           0.09%  2162.32 sec  2162.32 sec  0.00 sec  0.01 sec 
[05/17 17:13:39    320s] (I)       | | +-Export all nets                         0.06%  2162.32 sec  2162.32 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | | +-Set wire vias                           0.01%  2162.32 sec  2162.32 sec  0.00 sec  0.01 sec 
[05/17 17:13:39    320s] (I)       | +-Report wirelength                         1.20%  2162.32 sec  2162.34 sec  0.02 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       | +-Update net boxes                          0.36%  2162.34 sec  2162.34 sec  0.01 sec  0.01 sec 
[05/17 17:13:39    320s] (I)       | +-Update timing                             0.00%  2162.34 sec  2162.34 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)       +-Postprocess design                          0.27%  2162.36 sec  2162.36 sec  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)      ======================= Summary by functions ========================
[05/17 17:13:39    320s] (I)       Lv  Step                                      %      Real       CPU 
[05/17 17:13:39    320s] (I)      ---------------------------------------------------------------------
[05/17 17:13:39    320s] (I)        0  Early Global Route kernel           100.00%  1.48 sec  1.27 sec 
[05/17 17:13:39    320s] (I)        1  Global Routing                       48.98%  0.73 sec  0.60 sec 
[05/17 17:13:39    320s] (I)        1  Import and model                     28.89%  0.43 sec  0.38 sec 
[05/17 17:13:39    320s] (I)        1  Track Assignment (1T)                 9.30%  0.14 sec  0.12 sec 
[05/17 17:13:39    320s] (I)        1  Export 3D cong map                    8.89%  0.13 sec  0.13 sec 
[05/17 17:13:39    320s] (I)        1  Export                                1.91%  0.03 sec  0.02 sec 
[05/17 17:13:39    320s] (I)        1  Postprocess design                    0.27%  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)        1  Extract Global 3D Wires               0.00%  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)        2  Create route DB                      23.91%  0.35 sec  0.33 sec 
[05/17 17:13:39    320s] (I)        2  Net group 1                          11.17%  0.17 sec  0.13 sec 
[05/17 17:13:39    320s] (I)        2  Net group 6                           9.98%  0.15 sec  0.12 sec 
[05/17 17:13:39    320s] (I)        2  Track Assignment Kernel               9.23%  0.14 sec  0.12 sec 
[05/17 17:13:39    320s] (I)        2  Net group 2                           7.20%  0.11 sec  0.07 sec 
[05/17 17:13:39    320s] (I)        2  Net group 5                           7.15%  0.11 sec  0.09 sec 
[05/17 17:13:39    320s] (I)        2  Net group 4                           5.65%  0.08 sec  0.08 sec 
[05/17 17:13:39    320s] (I)        2  Create route kernel                   4.41%  0.07 sec  0.04 sec 
[05/17 17:13:39    320s] (I)        2  Net group 3                           4.22%  0.06 sec  0.06 sec 
[05/17 17:13:39    320s] (I)        2  Report wirelength                     1.20%  0.02 sec  0.00 sec 
[05/17 17:13:39    320s] (I)        2  Export 2D cong map                    0.99%  0.01 sec  0.01 sec 
[05/17 17:13:39    320s] (I)        2  Create place DB                       0.43%  0.01 sec  0.00 sec 
[05/17 17:13:39    320s] (I)        2  Update net boxes                      0.36%  0.01 sec  0.01 sec 
[05/17 17:13:39    320s] (I)        2  Export DB wires                       0.09%  0.00 sec  0.01 sec 
[05/17 17:13:39    320s] (I)        2  Initialization                        0.07%  0.00 sec  0.01 sec 
[05/17 17:13:39    320s] (I)        2  Others data preparation               0.05%  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)        3  Import route data (1T)               23.83%  0.35 sec  0.33 sec 
[05/17 17:13:39    320s] (I)        3  Phase 1e                              3.25%  0.05 sec  0.01 sec 
[05/17 17:13:39    320s] (I)        3  Phase 1c                              3.03%  0.04 sec  0.02 sec 
[05/17 17:13:39    320s] (I)        3  Phase 1d                              2.82%  0.04 sec  0.05 sec 
[05/17 17:13:39    320s] (I)        3  Phase 1a                              2.37%  0.04 sec  0.03 sec 
[05/17 17:13:39    320s] (I)        3  Phase 1g                              2.23%  0.03 sec  0.01 sec 
[05/17 17:13:39    320s] (I)        3  Phase 1b                              1.54%  0.02 sec  0.03 sec 
[05/17 17:13:39    320s] (I)        3  Layer assignment (1T)                 1.51%  0.02 sec  0.03 sec 
[05/17 17:13:39    320s] (I)        3  Phase 1h                              1.37%  0.02 sec  0.03 sec 
[05/17 17:13:39    320s] (I)        3  Generate topology                     0.81%  0.01 sec  0.00 sec 
[05/17 17:13:39    320s] (I)        3  Import place data                     0.42%  0.01 sec  0.00 sec 
[05/17 17:13:39    320s] (I)        3  Export all nets                       0.06%  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)        3  Phase 1f                              0.01%  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)        3  Set wire vias                         0.01%  0.00 sec  0.01 sec 
[05/17 17:13:39    320s] (I)        4  Model blockage capacity              19.80%  0.29 sec  0.30 sec 
[05/17 17:13:39    320s] (I)        4  Initialize 3D grid graph              2.99%  0.04 sec  0.03 sec 
[05/17 17:13:39    320s] (I)        4  Post Routing                          2.81%  0.04 sec  0.04 sec 
[05/17 17:13:39    320s] (I)        4  Detoured routing (1T)                 2.78%  0.04 sec  0.05 sec 
[05/17 17:13:39    320s] (I)        4  Two level Routing                     2.36%  0.04 sec  0.02 sec 
[05/17 17:13:39    320s] (I)        4  Pattern routing (1T)                  1.05%  0.02 sec  0.01 sec 
[05/17 17:13:39    320s] (I)        4  Pattern Routing Avoiding Blockages    0.75%  0.01 sec  0.02 sec 
[05/17 17:13:39    320s] (I)        4  Monotonic routing (1T)                0.43%  0.01 sec  0.00 sec 
[05/17 17:13:39    320s] (I)        4  Read nets                             0.28%  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)        4  Read blockages ( Layer 2-11 )         0.23%  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)        4  Add via demand to 2D                  0.15%  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)        4  Read instances and placement          0.12%  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)        4  Read prerouted                        0.05%  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)        4  Route legalization                    0.03%  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)        4  Move terms for access (1T)            0.02%  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)        4  Read unlegalized nets                 0.02%  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)        5  Initialize 3D capacity               18.41%  0.27 sec  0.28 sec 
[05/17 17:13:39    320s] (I)        5  Two Level Routing (Regular)           0.38%  0.01 sec  0.01 sec 
[05/17 17:13:39    320s] (I)        5  Two Level Routing (Strong)            0.35%  0.01 sec  0.00 sec 
[05/17 17:13:39    320s] (I)        5  Read PG blockages                     0.10%  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)        5  Read instance blockages               0.04%  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)        5  Legalize Blockage Violations          0.01%  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)        5  Read halo blockages                   0.00%  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[05/17 17:13:39    320s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[05/17 17:13:39    320s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:01.3 real=0:00:01.6)
[05/17 17:13:39    320s]     Routing using eGR in eGR->NR Step done.
[05/17 17:13:39    320s]     Routing using NR in eGR->NR Step...
[05/17 17:13:39    320s] 
[05/17 17:13:39    320s] CCOPT: Preparing to route 22 clock nets with NanoRoute.
[05/17 17:13:39    320s]   All net are default rule.
[05/17 17:13:39    320s]   Preferred NanoRoute mode settings: Current
[05/17 17:13:39    320s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/17 17:13:39    320s] **WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
[05/17 17:13:39    320s] To increase the message display limit, refer to the product command reference manual.
[05/17 17:13:39    320s]       Clock detailed routing...
[05/17 17:13:39    320s]         NanoRoute...
[05/17 17:13:39    320s] % Begin globalDetailRoute (date=05/17 17:13:39, mem=1341.5M)
[05/17 17:13:39    320s] 
[05/17 17:13:39    320s] globalDetailRoute
[05/17 17:13:39    320s] 
[05/17 17:13:39    320s] #Start globalDetailRoute on Sat May 17 17:13:39 2025
[05/17 17:13:39    320s] #
[05/17 17:13:39    320s] ### Time Record (globalDetailRoute) is installed.
[05/17 17:13:39    320s] ### Time Record (Pre Callback) is installed.
[05/17 17:13:39    320s] ### Time Record (Pre Callback) is uninstalled.
[05/17 17:13:39    320s] ### Time Record (DB Import) is installed.
[05/17 17:13:39    320s] ### Time Record (Timing Data Generation) is installed.
[05/17 17:13:39    320s] ### Time Record (Timing Data Generation) is uninstalled.
[05/17 17:13:39    320s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_clear_pad is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:13:39    320s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_clear_pad is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:13:39    320s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:13:39    320s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:13:39    320s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:13:39    320s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:13:39    320s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:13:39    320s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:13:39    320s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:13:39    320s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:13:39    320s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:13:39    320s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:13:39    320s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:13:39    320s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:13:39    320s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:13:39    320s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:13:39    320s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:13:39    320s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:13:39    320s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_p_out0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:13:39    320s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_p_out0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:13:39    320s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/17 17:13:39    320s] #To increase the message display limit, refer to the product command reference manual.
[05/17 17:13:39    320s] ### Net info: total nets: 1941
[05/17 17:13:39    320s] ### Net info: dirty nets: 0
[05/17 17:13:39    320s] ### Net info: marked as disconnected nets: 0
[05/17 17:13:39    320s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=22)
[05/17 17:13:39    320s] #num needed restored net=0
[05/17 17:13:39    320s] #need_extraction net=0 (total=1941)
[05/17 17:13:39    320s] ### Net info: fully routed nets: 21
[05/17 17:13:39    320s] ### Net info: trivial (< 2 pins) nets: 29
[05/17 17:13:39    320s] ### Net info: unrouted nets: 1891
[05/17 17:13:39    320s] ### Net info: re-extraction nets: 0
[05/17 17:13:39    320s] ### Net info: selected nets: 22
[05/17 17:13:39    320s] ### Net info: ignored nets: 0
[05/17 17:13:39    320s] ### Net info: skip routing nets: 0
[05/17 17:13:39    321s] #WARNING (NRDB-2120) Special net VSS_IOR is missing wiring shapes, will disable tie-net connections to this net.
[05/17 17:13:40    321s] #WARNING (NRDB-2120) Special net VDD_IOR is missing wiring shapes, will disable tie-net connections to this net.
[05/17 17:13:40    321s] ### import design signature (6): route=1176280028 fixed_route=1311296365 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=2138591048 dirty_area=0 del_dirty_area=0 cell=90343108 placement=1859621297 pin_access=1 inst_pattern=1
[05/17 17:13:40    321s] ### Time Record (DB Import) is uninstalled.
[05/17 17:13:40    321s] #NanoRoute Version 21.12-s106_1 NR211128-2235/21_12-UB
[05/17 17:13:40    321s] #Wire/Via statistics before line assignment ...
[05/17 17:13:40    321s] #Total number of nets with non-default rule or having extra spacing = 22
[05/17 17:13:40    321s] #Total wire length = 5417 um.
[05/17 17:13:40    321s] #Total half perimeter of net bounding box = 2974 um.
[05/17 17:13:40    321s] #Total wire length on LAYER Metal1 = 0 um.
[05/17 17:13:40    321s] #Total wire length on LAYER Metal2 = 701 um.
[05/17 17:13:40    321s] #Total wire length on LAYER Metal3 = 1635 um.
[05/17 17:13:40    321s] #Total wire length on LAYER Metal4 = 2849 um.
[05/17 17:13:40    321s] #Total wire length on LAYER Metal5 = 176 um.
[05/17 17:13:40    321s] #Total wire length on LAYER Metal6 = 1 um.
[05/17 17:13:40    321s] #Total wire length on LAYER Metal7 = 9 um.
[05/17 17:13:40    321s] #Total wire length on LAYER Metal8 = 45 um.
[05/17 17:13:40    321s] #Total wire length on LAYER Metal9 = 0 um.
[05/17 17:13:40    321s] #Total wire length on LAYER Metal10 = 0 um.
[05/17 17:13:40    321s] #Total wire length on LAYER Metal11 = 0 um.
[05/17 17:13:40    321s] #Total number of vias = 1983
[05/17 17:13:40    321s] #Up-Via Summary (total 1983):
[05/17 17:13:40    321s] #           
[05/17 17:13:40    321s] #-----------------------
[05/17 17:13:40    321s] # Metal1            701
[05/17 17:13:40    321s] # Metal2            754
[05/17 17:13:40    321s] # Metal3            473
[05/17 17:13:40    321s] # Metal4             25
[05/17 17:13:40    321s] # Metal5             10
[05/17 17:13:40    321s] # Metal6             10
[05/17 17:13:40    321s] # Metal7             10
[05/17 17:13:40    321s] #-----------------------
[05/17 17:13:40    321s] #                  1983 
[05/17 17:13:40    321s] #
[05/17 17:13:40    321s] ### Time Record (Data Preparation) is installed.
[05/17 17:13:40    321s] #Start routing data preparation on Sat May 17 17:13:40 2025
[05/17 17:13:40    321s] #
[05/17 17:13:40    321s] #Minimum voltage of a net in the design = 0.000.
[05/17 17:13:40    321s] #Maximum voltage of a net in the design = 1.320.
[05/17 17:13:40    321s] #Voltage range [0.000 - 1.320] has 1934 nets.
[05/17 17:13:40    321s] #Voltage range [0.000 - 0.000] has 5 nets.
[05/17 17:13:40    321s] #Voltage range [0.900 - 1.320] has 2 nets.
[05/17 17:13:40    321s] #Build and mark too close pins for the same net.
[05/17 17:13:40    321s] ### Time Record (Cell Pin Access) is installed.
[05/17 17:13:40    321s] #Initial pin access analysis.
[05/17 17:13:45    326s] #Detail pin access analysis.
[05/17 17:13:45    326s] ### Time Record (Cell Pin Access) is uninstalled.
[05/17 17:13:45    326s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[05/17 17:13:45    326s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/17 17:13:45    326s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/17 17:13:45    326s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/17 17:13:45    326s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/17 17:13:45    326s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/17 17:13:45    326s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/17 17:13:45    326s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/17 17:13:45    326s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/17 17:13:45    326s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[05/17 17:13:45    326s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[05/17 17:13:45    326s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1355.94 (MB), peak = 1400.24 (MB)
[05/17 17:13:45    326s] #Regenerating Ggrids automatically.
[05/17 17:13:45    326s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[05/17 17:13:45    326s] #Using automatically generated G-grids.
[05/17 17:13:45    326s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[05/17 17:13:46    327s] #Done routing data preparation.
[05/17 17:13:46    327s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1367.24 (MB), peak = 1400.24 (MB)
[05/17 17:13:46    327s] ### Time Record (Data Preparation) is uninstalled.
[05/17 17:13:46    327s] #
[05/17 17:13:46    327s] #Connectivity extraction summary:
[05/17 17:13:46    327s] #21 routed net(s) are imported.
[05/17 17:13:46    327s] #48 nets are fixed|skipped|trivial (not extracted).
[05/17 17:13:46    327s] #Total number of nets = 69.
[05/17 17:13:46    327s] ### Total number of dirty nets = 23.
[05/17 17:13:46    327s] #
[05/17 17:13:46    327s] #Data initialization: cpu:00:00:06, real:00:00:06, mem:1.3 GB, peak:1.4 GB
[05/17 17:13:46    327s] 
[05/17 17:13:46    327s] Trim Metal Layers:
[05/17 17:13:46    327s] LayerId::1 widthSet size::1
[05/17 17:13:46    327s] LayerId::2 widthSet size::1
[05/17 17:13:46    327s] LayerId::3 widthSet size::1
[05/17 17:13:46    327s] LayerId::4 widthSet size::1
[05/17 17:13:46    327s] LayerId::5 widthSet size::1
[05/17 17:13:46    327s] LayerId::6 widthSet size::1
[05/17 17:13:46    327s] LayerId::7 widthSet size::1
[05/17 17:13:46    327s] LayerId::8 widthSet size::1
[05/17 17:13:46    327s] LayerId::9 widthSet size::1
[05/17 17:13:46    327s] LayerId::10 widthSet size::1
[05/17 17:13:46    327s] LayerId::11 widthSet size::1
[05/17 17:13:46    327s] Updating RC grid for preRoute extraction ...
[05/17 17:13:46    327s] eee: pegSigSF::1.070000
[05/17 17:13:46    327s] Initializing multi-corner resistance tables ...
[05/17 17:13:46    327s] eee: l::1 avDens::0.095804 usedTrk::4587.104384 availTrk::47880.000000 sigTrk::4587.104384
[05/17 17:13:46    327s] eee: l::2 avDens::0.017264 usedTrk::525.467543 availTrk::30438.000000 sigTrk::525.467543
[05/17 17:13:46    327s] eee: l::3 avDens::0.010751 usedTrk::237.053216 availTrk::22050.000000 sigTrk::237.053216
[05/17 17:13:46    327s] eee: l::4 avDens::0.013524 usedTrk::338.795905 availTrk::25051.500000 sigTrk::338.795905
[05/17 17:13:46    327s] eee: l::5 avDens::0.011675 usedTrk::163.918422 availTrk::14040.000000 sigTrk::163.918422
[05/17 17:13:46    327s] eee: l::6 avDens::0.022336 usedTrk::80.209357 availTrk::3591.000000 sigTrk::80.209357
[05/17 17:13:46    327s] eee: l::7 avDens::0.005133 usedTrk::0.461988 availTrk::90.000000 sigTrk::0.461988
[05/17 17:13:46    327s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:13:46    327s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:13:46    327s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:13:46    327s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:13:46    327s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/17 17:13:46    327s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.805200 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 2.500000 ;
[05/17 17:13:46    327s] #Successfully loaded pre-route RC model
[05/17 17:13:46    327s] #Enabled timing driven Line Assignment.
[05/17 17:13:46    327s] ### Time Record (Line Assignment) is installed.
[05/17 17:13:46    327s] #
[05/17 17:13:46    327s] #Begin Line Assignment ...
[05/17 17:13:46    327s] #
[05/17 17:13:46    327s] #Begin build data ...
[05/17 17:13:46    327s] #
[05/17 17:13:46    327s] #Distribution of nets:
[05/17 17:13:46    327s] #        9 ( 0         pin),     20 ( 1         pin),    764 ( 2         pin),
[05/17 17:13:46    327s] #      657 ( 3         pin),    135 ( 4         pin),    182 ( 5         pin),
[05/17 17:13:46    327s] #       31 ( 6         pin),     26 ( 7         pin),     16 ( 8         pin),
[05/17 17:13:46    327s] #       29 ( 9         pin),     57 (10-19      pin),      1 (20-29      pin),
[05/17 17:13:46    327s] #        1 (30-39      pin),      1 (50-59      pin),      1 (60-69      pin),
[05/17 17:13:46    327s] #        8 (80-89      pin),      3 (90-99      pin),      0 (>=2000     pin).
[05/17 17:13:46    327s] #Total: 1941 nets, 21 fully global routed, 22 clocks, 2 tie-nets,
[05/17 17:13:46    327s] #       22 nets have extra space, 22 nets have layer range, 22 nets have weight,
[05/17 17:13:46    327s] #       22 nets have avoid detour, 22 nets have priority.
[05/17 17:13:46    327s] #
[05/17 17:13:46    327s] #Nets in 1 layer range:
[05/17 17:13:46    327s] #   (Metal3, Metal4) :       22 ( 1.1%)
[05/17 17:13:46    327s] #
[05/17 17:13:46    327s] #22 nets selected.
[05/17 17:13:46    327s] #
[05/17 17:13:46    327s] #End build data: cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[05/17 17:13:46    327s] #
[05/17 17:13:46    327s] #Net length summary:
[05/17 17:13:46    327s] #Layer     H-Len   V-Len         Total       #Up-Via
[05/17 17:13:46    327s] #---------------------------------------------------
[05/17 17:13:46    327s] #Metal1        0       0       0(  0%)     701( 23%)
[05/17 17:13:46    327s] #Metal2        0     691     691( 13%)    1884( 60%)
[05/17 17:13:46    327s] #Metal3     1643       0    1643( 30%)     475( 15%)
[05/17 17:13:46    327s] #Metal4        0    2849    2849( 53%)      25(  1%)
[05/17 17:13:46    327s] #Metal5      175       0     175(  3%)      10(  0%)
[05/17 17:13:46    327s] #Metal6        0       1       1(  0%)      10(  0%)
[05/17 17:13:46    327s] #Metal7        9       0       9(  0%)      10(  0%)
[05/17 17:13:46    327s] #Metal8        0      45      45(  1%)       0(  0%)
[05/17 17:13:46    327s] #Metal9        0       0       0(  0%)       0(  0%)
[05/17 17:13:46    327s] #Metal10       0       0       0(  0%)       0(  0%)
[05/17 17:13:46    327s] #Metal11       0       0       0(  0%)       0(  0%)
[05/17 17:13:46    327s] #---------------------------------------------------
[05/17 17:13:46    327s] #           1828    3587    5416          3115      
[05/17 17:13:47    327s] #
[05/17 17:13:47    327s] #Net length and overlap summary:
[05/17 17:13:47    327s] #Layer     H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
[05/17 17:13:47    327s] #-----------------------------------------------------------------------------------------------
[05/17 17:13:47    327s] #Metal1        2       0       2(  0%)     701( 35%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/17 17:13:47    327s] #Metal2        0     778     778( 14%)     865( 43%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/17 17:13:47    327s] #Metal3     1623       0    1623( 30%)     391( 19%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/17 17:13:47    327s] #Metal4        0    2828    2828( 52%)      23(  1%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/17 17:13:47    327s] #Metal5      180       0     180(  3%)      10(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/17 17:13:47    327s] #Metal6        0       2       2(  0%)       9(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/17 17:13:47    327s] #Metal7       10       0      10(  0%)       9(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/17 17:13:47    327s] #Metal8        0      47      47(  1%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/17 17:13:47    327s] #Metal9        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/17 17:13:47    327s] #Metal10       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/17 17:13:47    327s] #Metal11       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/17 17:13:47    327s] #-----------------------------------------------------------------------------------------------
[05/17 17:13:47    327s] #           1815    3656    5472          2008             0            0              0        
[05/17 17:13:47    327s] #
[05/17 17:13:47    327s] #Line Assignment statistics:
[05/17 17:13:47    327s] #Cpu time = 00:00:00
[05/17 17:13:47    327s] #Elapsed time = 00:00:00
[05/17 17:13:47    327s] #Increased memory = 6.10 (MB)
[05/17 17:13:47    327s] #Total memory = 1382.12 (MB)
[05/17 17:13:47    327s] #Peak memory = 1400.24 (MB)
[05/17 17:13:47    327s] #End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[05/17 17:13:47    327s] #
[05/17 17:13:47    327s] #Begin assignment summary ...
[05/17 17:13:47    327s] #
[05/17 17:13:47    327s] #  Total number of segments             = 1346
[05/17 17:13:47    327s] #  Total number of overlap segments     =    0 (  0.0%)
[05/17 17:13:47    327s] #  Total number of assigned segments    =  632 ( 47.0%)
[05/17 17:13:47    327s] #  Total number of shifted segments     =   19 (  1.4%)
[05/17 17:13:47    327s] #  Average movement of shifted segments =    5.68 tracks
[05/17 17:13:47    327s] #
[05/17 17:13:47    327s] #  Total number of overlaps             =    0
[05/17 17:13:47    327s] #  Total length of overlaps             =    0 um
[05/17 17:13:47    327s] #
[05/17 17:13:47    327s] #End assignment summary.
[05/17 17:13:47    327s] ### Time Record (Line Assignment) is uninstalled.
[05/17 17:13:47    327s] #Wire/Via statistics after line assignment ...
[05/17 17:13:47    327s] #Total number of nets with non-default rule or having extra spacing = 22
[05/17 17:13:47    327s] #Total wire length = 5322 um.
[05/17 17:13:47    327s] #Total half perimeter of net bounding box = 2980 um.
[05/17 17:13:47    327s] #Total wire length on LAYER Metal1 = 0 um.
[05/17 17:13:47    327s] #Total wire length on LAYER Metal2 = 630 um.
[05/17 17:13:47    327s] #Total wire length on LAYER Metal3 = 1623 um.
[05/17 17:13:47    327s] #Total wire length on LAYER Metal4 = 2829 um.
[05/17 17:13:47    327s] #Total wire length on LAYER Metal5 = 180 um.
[05/17 17:13:47    327s] #Total wire length on LAYER Metal6 = 2 um.
[05/17 17:13:47    327s] #Total wire length on LAYER Metal7 = 10 um.
[05/17 17:13:47    327s] #Total wire length on LAYER Metal8 = 47 um.
[05/17 17:13:47    327s] #Total wire length on LAYER Metal9 = 0 um.
[05/17 17:13:47    327s] #Total wire length on LAYER Metal10 = 0 um.
[05/17 17:13:47    327s] #Total wire length on LAYER Metal11 = 0 um.
[05/17 17:13:47    327s] #Total number of vias = 2008
[05/17 17:13:47    327s] #Up-Via Summary (total 2008):
[05/17 17:13:47    327s] #           
[05/17 17:13:47    327s] #-----------------------
[05/17 17:13:47    327s] # Metal1            701
[05/17 17:13:47    327s] # Metal2            865
[05/17 17:13:47    327s] # Metal3            391
[05/17 17:13:47    327s] # Metal4             23
[05/17 17:13:47    327s] # Metal5             10
[05/17 17:13:47    327s] # Metal6              9
[05/17 17:13:47    327s] # Metal7              9
[05/17 17:13:47    327s] #-----------------------
[05/17 17:13:47    327s] #                  2008 
[05/17 17:13:47    327s] #
[05/17 17:13:47    327s] #Routing data preparation, pin analysis, line assignment statistics:
[05/17 17:13:47    327s] #Cpu time = 00:00:07
[05/17 17:13:47    327s] #Elapsed time = 00:00:07
[05/17 17:13:47    327s] #Increased memory = 34.93 (MB)
[05/17 17:13:47    327s] #Total memory = 1377.31 (MB)
[05/17 17:13:47    327s] #Peak memory = 1400.24 (MB)
[05/17 17:13:47    327s] #RTESIG:78da95924f4fc3300cc539f329ac6c872231a89da47f0e5c90b8029a806b55daacaa4813
[05/17 17:13:47    327s] #       94a4a07d7b22e03234a5ece8e427fb3dfbadd62f775b608457481b8f79d120dc6f0911a9
[05/17 17:13:47    327s] #       da1071794dd8c4afe75b76be5a3f3c3e113068bd1f07d34cb657379db6dd1b84711acdf0
[05/17 17:13:47    327s] #       f3820c321f5cac2f61f6ca815721c4eae2b74109c1cd0ab2576bf551027905bb56fb1443
[05/17 17:13:47    327s] #       9c8072c84613d4a0dc71a62a0efbf47bd34e6307bddab5b30e7f704e7c49999405b060df
[05/17 17:13:47    327s] #       adb6c31eb48d963f47a7d286eb62d90ee6b538189e968a989727e14827e1a28c36231f8d
[05/17 17:13:47    327s] #       29334fc725532e172f597209ecdb7cb2552938a04c5f132be4c03e787ad9580904e6436b
[05/17 17:13:47    327s] #       fad6f5c9a195885936d624a5515e2ca68290c4726031067f19e2c57fa03a059d7d0190c2
[05/17 17:13:47    327s] #       311f
[05/17 17:13:47    327s] #
[05/17 17:13:47    327s] #Skip comparing routing design signature in db-snapshot flow
[05/17 17:13:47    327s] ### Time Record (Detail Routing) is installed.
[05/17 17:13:47    327s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[05/17 17:13:47    327s] #
[05/17 17:13:47    327s] #Start Detail Routing..
[05/17 17:13:47    328s] #start initial detail routing ...
[05/17 17:13:47    328s] ### Design has 23 dirty nets
[05/17 17:13:47    328s] #   Improving pin accessing ...
[05/17 17:13:47    328s] #    elapsed time = 00:00:00, memory = 1418.94 (MB)
[05/17 17:13:48    329s] #   Improving pin accessing ...
[05/17 17:13:48    329s] #    elapsed time = 00:00:02, memory = 1421.00 (MB)
[05/17 17:13:48    329s] #   Improving pin accessing ...
[05/17 17:13:48    329s] #    elapsed time = 00:00:02, memory = 1421.17 (MB)
[05/17 17:13:50    331s] #   Improving pin accessing ...
[05/17 17:13:50    331s] #    elapsed time = 00:00:03, memory = 1421.02 (MB)
[05/17 17:13:50    331s] #   Improving pin accessing ...
[05/17 17:13:50    331s] #    elapsed time = 00:00:03, memory = 1420.89 (MB)
[05/17 17:13:50    331s] #   Improving pin accessing ...
[05/17 17:13:50    331s] #    elapsed time = 00:00:03, memory = 1421.64 (MB)
[05/17 17:13:51    332s] #   Improving pin accessing ...
[05/17 17:13:51    332s] #    elapsed time = 00:00:04, memory = 1422.28 (MB)
[05/17 17:13:51    332s] #   Improving pin accessing ...
[05/17 17:13:51    332s] #    elapsed time = 00:00:04, memory = 1422.53 (MB)
[05/17 17:13:52    333s] #   Improving pin accessing ...
[05/17 17:13:52    333s] #    elapsed time = 00:00:06, memory = 1421.06 (MB)
[05/17 17:13:52    333s] #   Improving pin accessing ...
[05/17 17:13:52    333s] #    elapsed time = 00:00:06, memory = 1421.06 (MB)
[05/17 17:13:52    333s] ### Routing stats: routing = 4.74% drc-check-only = 1.40%
[05/17 17:13:52    333s] #   number of violations = 0
[05/17 17:13:52    333s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1382.71 (MB), peak = 1422.77 (MB)
[05/17 17:13:52    333s] #Complete Detail Routing.
[05/17 17:13:52    333s] #Total number of nets with non-default rule or having extra spacing = 22
[05/17 17:13:52    333s] #Total wire length = 5588 um.
[05/17 17:13:52    333s] #Total half perimeter of net bounding box = 2980 um.
[05/17 17:13:52    333s] #Total wire length on LAYER Metal1 = 1 um.
[05/17 17:13:52    333s] #Total wire length on LAYER Metal2 = 412 um.
[05/17 17:13:52    333s] #Total wire length on LAYER Metal3 = 1865 um.
[05/17 17:13:52    333s] #Total wire length on LAYER Metal4 = 3079 um.
[05/17 17:13:52    333s] #Total wire length on LAYER Metal5 = 175 um.
[05/17 17:13:52    333s] #Total wire length on LAYER Metal6 = 2 um.
[05/17 17:13:52    333s] #Total wire length on LAYER Metal7 = 6 um.
[05/17 17:13:52    333s] #Total wire length on LAYER Metal8 = 47 um.
[05/17 17:13:52    333s] #Total wire length on LAYER Metal9 = 0 um.
[05/17 17:13:52    333s] #Total wire length on LAYER Metal10 = 0 um.
[05/17 17:13:52    333s] #Total wire length on LAYER Metal11 = 0 um.
[05/17 17:13:52    333s] #Total number of vias = 1952
[05/17 17:13:52    333s] #Up-Via Summary (total 1952):
[05/17 17:13:52    333s] #           
[05/17 17:13:52    333s] #-----------------------
[05/17 17:13:52    333s] # Metal1            701
[05/17 17:13:52    333s] # Metal2            635
[05/17 17:13:52    333s] # Metal3            585
[05/17 17:13:52    333s] # Metal4             18
[05/17 17:13:52    333s] # Metal5              5
[05/17 17:13:52    333s] # Metal6              4
[05/17 17:13:52    333s] # Metal7              4
[05/17 17:13:52    333s] #-----------------------
[05/17 17:13:52    333s] #                  1952 
[05/17 17:13:52    333s] #
[05/17 17:13:52    333s] #Total number of DRC violations = 0
[05/17 17:13:52    333s] ### Time Record (Detail Routing) is uninstalled.
[05/17 17:13:52    333s] #Cpu time = 00:00:06
[05/17 17:13:52    333s] #Elapsed time = 00:00:06
[05/17 17:13:52    333s] #Increased memory = 5.42 (MB)
[05/17 17:13:52    333s] #Total memory = 1382.73 (MB)
[05/17 17:13:52    333s] #Peak memory = 1422.77 (MB)
[05/17 17:13:52    333s] #Skip updating routing design signature in db-snapshot flow
[05/17 17:13:52    333s] #detailRoute Statistics:
[05/17 17:13:52    333s] #Cpu time = 00:00:06
[05/17 17:13:52    333s] #Elapsed time = 00:00:06
[05/17 17:13:52    333s] #Increased memory = 5.43 (MB)
[05/17 17:13:52    333s] #Total memory = 1382.74 (MB)
[05/17 17:13:52    333s] #Peak memory = 1422.77 (MB)
[05/17 17:13:52    333s] ### Time Record (DB Export) is installed.
[05/17 17:13:52    333s] ### export design design signature (11): route=810997292 fixed_route=1311296365 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=1362090925 dirty_area=0 del_dirty_area=0 cell=90343108 placement=1859621297 pin_access=2079998310 inst_pattern=1
[05/17 17:13:52    333s] #	no debugging net set
[05/17 17:13:52    333s] ### Time Record (DB Export) is uninstalled.
[05/17 17:13:52    333s] ### Time Record (Post Callback) is installed.
[05/17 17:13:52    333s] ### Time Record (Post Callback) is uninstalled.
[05/17 17:13:52    333s] #
[05/17 17:13:52    333s] #globalDetailRoute statistics:
[05/17 17:13:52    333s] #Cpu time = 00:00:13
[05/17 17:13:52    333s] #Elapsed time = 00:00:13
[05/17 17:13:52    333s] #Increased memory = 44.10 (MB)
[05/17 17:13:52    333s] #Total memory = 1385.62 (MB)
[05/17 17:13:52    333s] #Peak memory = 1422.77 (MB)
[05/17 17:13:52    333s] #Number of warnings = 23
[05/17 17:13:52    333s] #Total number of warnings = 40
[05/17 17:13:52    333s] #Number of fails = 0
[05/17 17:13:52    333s] #Total number of fails = 0
[05/17 17:13:52    333s] #Complete globalDetailRoute on Sat May 17 17:13:52 2025
[05/17 17:13:52    333s] #
[05/17 17:13:52    333s] ### import design signature (12): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2079998310 inst_pattern=1
[05/17 17:13:52    333s] ### Time Record (globalDetailRoute) is uninstalled.
[05/17 17:13:52    333s] ### 
[05/17 17:13:52    333s] ###   Scalability Statistics
[05/17 17:13:52    333s] ### 
[05/17 17:13:52    333s] ### --------------------------------+----------------+----------------+----------------+
[05/17 17:13:52    333s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[05/17 17:13:52    333s] ### --------------------------------+----------------+----------------+----------------+
[05/17 17:13:52    333s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/17 17:13:52    333s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/17 17:13:52    333s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[05/17 17:13:52    333s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[05/17 17:13:52    333s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[05/17 17:13:52    333s] ###   Cell Pin Access               |        00:00:05|        00:00:05|             1.0|
[05/17 17:13:52    333s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[05/17 17:13:52    333s] ###   Detail Routing                |        00:00:06|        00:00:06|             1.0|
[05/17 17:13:52    333s] ###   Line Assignment               |        00:00:00|        00:00:00|             1.0|
[05/17 17:13:52    333s] ###   Entire Command                |        00:00:13|        00:00:13|             1.0|
[05/17 17:13:52    333s] ### --------------------------------+----------------+----------------+----------------+
[05/17 17:13:52    333s] ### 
[05/17 17:13:52    333s] % End globalDetailRoute (date=05/17 17:13:52, total cpu=0:00:12.8, real=0:00:13.0, peak res=1422.8M, current mem=1384.2M)
[05/17 17:13:52    333s]         NanoRoute done. (took cpu=0:00:12.8 real=0:00:13.0)
[05/17 17:13:52    333s]       Clock detailed routing done.
[05/17 17:13:52    333s] Skipping check of guided vs. routed net lengths.
[05/17 17:13:52    333s] Set FIXED routing status on 21 net(s)
[05/17 17:13:52    333s] Set FIXED placed status on 20 instance(s)
[05/17 17:13:52    333s]       Route Remaining Unrouted Nets...
[05/17 17:13:52    333s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[05/17 17:13:52    333s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1647.4M, EPOCH TIME: 1747516432.866254
[05/17 17:13:52    333s] All LLGs are deleted
[05/17 17:13:52    333s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1647.4M, EPOCH TIME: 1747516432.866377
[05/17 17:13:52    333s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1647.4M, EPOCH TIME: 1747516432.866965
[05/17 17:13:52    333s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1647.4M, EPOCH TIME: 1747516432.867119
[05/17 17:13:52    333s] ### Creating LA Mngr. totSessionCpu=0:05:34 mem=1647.4M
[05/17 17:13:52    333s] ### Creating LA Mngr, finished. totSessionCpu=0:05:34 mem=1647.4M
[05/17 17:13:52    333s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1647.41 MB )
[05/17 17:13:52    333s] (I)      ==================== Layers =====================
[05/17 17:13:52    333s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:13:52    333s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/17 17:13:52    333s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:13:52    333s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/17 17:13:52    333s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/17 17:13:52    333s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/17 17:13:52    333s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/17 17:13:52    333s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/17 17:13:52    333s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/17 17:13:52    333s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/17 17:13:52    333s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/17 17:13:52    333s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/17 17:13:52    333s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/17 17:13:52    333s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/17 17:13:52    333s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/17 17:13:52    333s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/17 17:13:52    333s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/17 17:13:52    333s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/17 17:13:52    333s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/17 17:13:52    333s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/17 17:13:52    333s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/17 17:13:52    333s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/17 17:13:52    333s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/17 17:13:52    333s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/17 17:13:52    333s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/17 17:13:52    333s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:13:52    333s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/17 17:13:52    333s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/17 17:13:52    333s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/17 17:13:52    333s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/17 17:13:52    333s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/17 17:13:52    333s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/17 17:13:52    333s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/17 17:13:52    333s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/17 17:13:52    333s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/17 17:13:52    333s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/17 17:13:52    333s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/17 17:13:52    333s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/17 17:13:52    333s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/17 17:13:52    333s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/17 17:13:52    333s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:13:52    333s] (I)      Started Import and model ( Curr Mem: 1647.41 MB )
[05/17 17:13:52    333s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:13:52    333s] (I)      == Non-default Options ==
[05/17 17:13:52    333s] (I)      Maximum routing layer                              : 11
[05/17 17:13:52    333s] (I)      Number of threads                                  : 1
[05/17 17:13:52    333s] (I)      Method to set GCell size                           : row
[05/17 17:13:52    333s] (I)      Counted 3515 PG shapes. We will not process PG shapes layer by layer.
[05/17 17:13:52    333s] (I)      Use row-based GCell size
[05/17 17:13:52    333s] (I)      Use row-based GCell align
[05/17 17:13:52    333s] (I)      layer 0 area = 80000
[05/17 17:13:52    333s] (I)      layer 1 area = 80000
[05/17 17:13:52    333s] (I)      layer 2 area = 80000
[05/17 17:13:52    333s] (I)      layer 3 area = 80000
[05/17 17:13:52    333s] (I)      layer 4 area = 80000
[05/17 17:13:52    333s] (I)      layer 5 area = 80000
[05/17 17:13:52    333s] (I)      layer 6 area = 80000
[05/17 17:13:52    333s] (I)      layer 7 area = 80000
[05/17 17:13:52    333s] (I)      layer 8 area = 80000
[05/17 17:13:52    333s] (I)      layer 9 area = 400000
[05/17 17:13:52    333s] (I)      layer 10 area = 400000
[05/17 17:13:52    333s] (I)      GCell unit size   : 3420
[05/17 17:13:52    333s] (I)      GCell multiplier  : 1
[05/17 17:13:52    333s] (I)      GCell row height  : 3420
[05/17 17:13:52    333s] (I)      Actual row height : 3420
[05/17 17:13:52    333s] (I)      GCell align ref   : 616000 616420
[05/17 17:13:52    333s] [NR-eGR] Track table information for default rule: 
[05/17 17:13:52    333s] [NR-eGR] Metal1 has single uniform track structure
[05/17 17:13:52    333s] [NR-eGR] Metal2 has single uniform track structure
[05/17 17:13:52    333s] [NR-eGR] Metal3 has single uniform track structure
[05/17 17:13:52    333s] [NR-eGR] Metal4 has single uniform track structure
[05/17 17:13:52    333s] [NR-eGR] Metal5 has single uniform track structure
[05/17 17:13:52    333s] [NR-eGR] Metal6 has single uniform track structure
[05/17 17:13:52    333s] [NR-eGR] Metal7 has single uniform track structure
[05/17 17:13:52    333s] [NR-eGR] Metal8 has single uniform track structure
[05/17 17:13:52    333s] [NR-eGR] Metal9 has single uniform track structure
[05/17 17:13:52    333s] [NR-eGR] Metal10 has single uniform track structure
[05/17 17:13:52    333s] [NR-eGR] Metal11 has single uniform track structure
[05/17 17:13:52    333s] (I)      ================== Default via ===================
[05/17 17:13:52    333s] (I)      +----+------------------+------------------------+
[05/17 17:13:52    333s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[05/17 17:13:52    333s] (I)      +----+------------------+------------------------+
[05/17 17:13:52    333s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[05/17 17:13:52    333s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[05/17 17:13:52    333s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[05/17 17:13:52    333s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[05/17 17:13:52    333s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[05/17 17:13:52    333s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[05/17 17:13:52    333s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[05/17 17:13:52    333s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[05/17 17:13:52    333s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[05/17 17:13:52    333s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[05/17 17:13:52    333s] (I)      +----+------------------+------------------------+
[05/17 17:13:52    333s] [NR-eGR] Read 4672 PG shapes
[05/17 17:13:52    333s] [NR-eGR] Read 0 clock shapes
[05/17 17:13:52    333s] [NR-eGR] Read 0 other shapes
[05/17 17:13:52    333s] [NR-eGR] #Routing Blockages  : 0
[05/17 17:13:52    333s] [NR-eGR] #Instance Blockages : 640
[05/17 17:13:52    333s] [NR-eGR] #PG Blockages       : 4672
[05/17 17:13:52    333s] [NR-eGR] #Halo Blockages     : 0
[05/17 17:13:52    333s] [NR-eGR] #Boundary Blockages : 0
[05/17 17:13:52    333s] [NR-eGR] #Clock Blockages    : 0
[05/17 17:13:52    333s] [NR-eGR] #Other Blockages    : 0
[05/17 17:13:52    333s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/17 17:13:52    333s] [NR-eGR] Num Prerouted Nets = 21  Num Prerouted Wires = 2116
[05/17 17:13:52    333s] [NR-eGR] Read 1909 nets ( ignored 21 )
[05/17 17:13:52    333s] (I)      early_global_route_priority property id does not exist.
[05/17 17:13:52    333s] (I)      Read Num Blocks=5312  Num Prerouted Wires=2116  Num CS=0
[05/17 17:13:52    333s] (I)      Layer 1 (V) : #blockages 1409 : #preroutes 902
[05/17 17:13:52    333s] (I)      Layer 2 (H) : #blockages 1124 : #preroutes 1015
[05/17 17:13:53    333s] (I)      Layer 3 (V) : #blockages 1537 : #preroutes 172
[05/17 17:13:53    333s] (I)      Layer 4 (H) : #blockages 823 : #preroutes 13
[05/17 17:13:53    333s] (I)      Layer 5 (V) : #blockages 395 : #preroutes 6
[05/17 17:13:53    333s] (I)      Layer 6 (H) : #blockages 3 : #preroutes 7
[05/17 17:13:53    333s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 1
[05/17 17:13:53    333s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/17 17:13:53    333s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/17 17:13:53    333s] (I)      Layer 10 (H) : #blockages 21 : #preroutes 0
[05/17 17:13:53    333s] (I)      Number of ignored nets                =     21
[05/17 17:13:53    333s] (I)      Number of connected nets              =      0
[05/17 17:13:53    333s] (I)      Number of fixed nets                  =     21.  Ignored: Yes
[05/17 17:13:53    333s] (I)      Number of clock nets                  =     22.  Ignored: No
[05/17 17:13:53    333s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/17 17:13:53    333s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/17 17:13:53    333s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/17 17:13:53    333s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/17 17:13:53    333s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/17 17:13:53    333s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/17 17:13:53    333s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/17 17:13:53    334s] (I)      Ndr track 0 does not exist
[05/17 17:13:53    334s] (I)      Ndr track 0 does not exist
[05/17 17:13:53    334s] (I)      ---------------------Grid Graph Info--------------------
[05/17 17:13:53    334s] (I)      Routing area        : (0, 0) - (2000000, 1880000)
[05/17 17:13:53    334s] (I)      Core area           : (616000, 616420) - (1379600, 1262800)
[05/17 17:13:53    334s] (I)      Site width          :   400  (dbu)
[05/17 17:13:53    334s] (I)      Row height          :  3420  (dbu)
[05/17 17:13:53    334s] (I)      GCell row height    :  3420  (dbu)
[05/17 17:13:53    334s] (I)      GCell width         :  3420  (dbu)
[05/17 17:13:53    334s] (I)      GCell height        :  3420  (dbu)
[05/17 17:13:53    334s] (I)      Grid                :   585   550    11
[05/17 17:13:53    334s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/17 17:13:53    334s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/17 17:13:53    334s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/17 17:13:53    334s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/17 17:13:53    334s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/17 17:13:53    334s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/17 17:13:53    334s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/17 17:13:53    334s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[05/17 17:13:53    334s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/17 17:13:53    334s] (I)      Total num of tracks :  4947  5000  4947  5000  4947  5000  4947  5000  4947  1999  1978
[05/17 17:13:53    334s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/17 17:13:53    334s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/17 17:13:53    334s] (I)      --------------------------------------------------------
[05/17 17:13:53    334s] 
[05/17 17:13:53    334s] [NR-eGR] ============ Routing rule table ============
[05/17 17:13:53    334s] [NR-eGR] Rule id: 0  Nets: 0
[05/17 17:13:53    334s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/17 17:13:53    334s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/17 17:13:53    334s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/17 17:13:53    334s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/17 17:13:53    334s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/17 17:13:53    334s] [NR-eGR] Rule id: 1  Nets: 1867
[05/17 17:13:53    334s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/17 17:13:53    334s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/17 17:13:53    334s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/17 17:13:53    334s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/17 17:13:53    334s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/17 17:13:53    334s] [NR-eGR] ========================================
[05/17 17:13:53    334s] [NR-eGR] 
[05/17 17:13:53    334s] (I)      =============== Blocked Tracks ===============
[05/17 17:13:53    334s] (I)      +-------+---------+----------+---------------+
[05/17 17:13:53    334s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/17 17:13:53    334s] (I)      +-------+---------+----------+---------------+
[05/17 17:13:53    334s] (I)      |     1 |       0 |        0 |         0.00% |
[05/17 17:13:53    334s] (I)      |     2 | 2750000 |   135190 |         4.92% |
[05/17 17:13:53    334s] (I)      |     3 | 2893995 |    61350 |         2.12% |
[05/17 17:13:53    334s] (I)      |     4 | 2750000 |   173513 |         6.31% |
[05/17 17:13:53    334s] (I)      |     5 | 2893995 |    49669 |         1.72% |
[05/17 17:13:53    334s] (I)      |     6 | 2750000 |    11408 |         0.41% |
[05/17 17:13:53    334s] (I)      |     7 | 2893995 |       96 |         0.00% |
[05/17 17:13:53    334s] (I)      |     8 | 2750000 |        0 |         0.00% |
[05/17 17:13:53    334s] (I)      |     9 | 2893995 |        0 |         0.00% |
[05/17 17:13:53    334s] (I)      |    10 | 1099450 |        0 |         0.00% |
[05/17 17:13:53    334s] (I)      |    11 | 1157130 |      705 |         0.06% |
[05/17 17:13:53    334s] (I)      +-------+---------+----------+---------------+
[05/17 17:13:53    334s] (I)      Finished Import and model ( CPU: 0.31 sec, Real: 0.34 sec, Curr Mem: 1689.84 MB )
[05/17 17:13:53    334s] (I)      Reset routing kernel
[05/17 17:13:53    334s] (I)      Started Global Routing ( Curr Mem: 1689.84 MB )
[05/17 17:13:53    334s] (I)      totalPins=6829  totalGlobalPin=6827 (99.97%)
[05/17 17:13:53    334s] (I)      total 2D Cap : 24428088 = (12624612 H, 11803476 V)
[05/17 17:13:53    334s] [NR-eGR] Layer group 1: route 1867 net(s) in layer range [2, 11]
[05/17 17:13:53    334s] (I)      
[05/17 17:13:53    334s] (I)      ============  Phase 1a Route ============
[05/17 17:13:53    334s] (I)      Usage: 26376 = (13787 H, 12589 V) = (0.11% H, 0.11% V) = (2.358e+04um H, 2.153e+04um V)
[05/17 17:13:53    334s] (I)      
[05/17 17:13:53    334s] (I)      ============  Phase 1b Route ============
[05/17 17:13:53    334s] (I)      Usage: 26376 = (13787 H, 12589 V) = (0.11% H, 0.11% V) = (2.358e+04um H, 2.153e+04um V)
[05/17 17:13:53    334s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.510296e+04um
[05/17 17:13:53    334s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/17 17:13:53    334s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/17 17:13:53    334s] (I)      
[05/17 17:13:53    334s] (I)      ============  Phase 1c Route ============
[05/17 17:13:53    334s] (I)      Usage: 26376 = (13787 H, 12589 V) = (0.11% H, 0.11% V) = (2.358e+04um H, 2.153e+04um V)
[05/17 17:13:53    334s] (I)      
[05/17 17:13:53    334s] (I)      ============  Phase 1d Route ============
[05/17 17:13:53    334s] (I)      Usage: 26376 = (13787 H, 12589 V) = (0.11% H, 0.11% V) = (2.358e+04um H, 2.153e+04um V)
[05/17 17:13:53    334s] (I)      
[05/17 17:13:53    334s] (I)      ============  Phase 1e Route ============
[05/17 17:13:53    334s] (I)      Usage: 26376 = (13787 H, 12589 V) = (0.11% H, 0.11% V) = (2.358e+04um H, 2.153e+04um V)
[05/17 17:13:53    334s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.510296e+04um
[05/17 17:13:53    334s] (I)      
[05/17 17:13:53    334s] (I)      ============  Phase 1l Route ============
[05/17 17:13:53    334s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/17 17:13:53    334s] (I)      Layer  2:    2618196     14912         0      105174     2640787    ( 3.83%) 
[05/17 17:13:53    334s] (I)      Layer  3:    2830387     16938         0       44154     2846646    ( 1.53%) 
[05/17 17:13:53    334s] (I)      Layer  4:    2589929      5706         0      116656     2629305    ( 4.25%) 
[05/17 17:13:53    334s] (I)      Layer  5:    2840533       604         0       38781     2852019    ( 1.34%) 
[05/17 17:13:53    334s] (I)      Layer  6:    2733666         2         0        6857     2739104    ( 0.25%) 
[05/17 17:13:53    334s] (I)      Layer  7:    2888961        12         0          36     2890764    ( 0.00%) 
[05/17 17:13:53    334s] (I)      Layer  8:    2745000        82         0           0     2745961    ( 0.00%) 
[05/17 17:13:53    334s] (I)      Layer  9:    2889048         0         0           0     2890800    ( 0.00%) 
[05/17 17:13:53    334s] (I)      Layer 10:    1097451         0         0           0     1098384    ( 0.00%) 
[05/17 17:13:53    334s] (I)      Layer 11:    1154611         0         0         270     1156050    ( 0.02%) 
[05/17 17:13:53    334s] (I)      Total:      24387782     38256         0      311927    24489817    ( 1.26%) 
[05/17 17:13:53    334s] (I)      
[05/17 17:13:53    334s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/17 17:13:53    334s] [NR-eGR]                        OverCon            
[05/17 17:13:53    334s] [NR-eGR]                         #Gcell     %Gcell
[05/17 17:13:53    334s] [NR-eGR]        Layer               (1)    OverCon
[05/17 17:13:53    334s] [NR-eGR] ----------------------------------------------
[05/17 17:13:53    334s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:53    334s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:53    334s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:53    334s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:53    334s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:53    334s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:53    334s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:53    334s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:53    334s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:53    334s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:53    334s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/17 17:13:53    334s] [NR-eGR] ----------------------------------------------
[05/17 17:13:53    334s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/17 17:13:53    334s] [NR-eGR] 
[05/17 17:13:53    334s] (I)      Finished Global Routing ( CPU: 0.23 sec, Real: 0.24 sec, Curr Mem: 1692.30 MB )
[05/17 17:13:53    334s] (I)      total 2D Cap : 24431334 = (12625282 H, 11806052 V)
[05/17 17:13:53    334s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/17 17:13:53    334s] (I)      ============= Track Assignment ============
[05/17 17:13:53    334s] (I)      Started Track Assignment (1T) ( Curr Mem: 1697.21 MB )
[05/17 17:13:53    334s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/17 17:13:53    334s] (I)      Run Multi-thread track assignment
[05/17 17:13:53    334s] (I)      Finished Track Assignment (1T) ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1699.84 MB )
[05/17 17:13:53    334s] (I)      Started Export ( Curr Mem: 1699.84 MB )
[05/17 17:13:53    334s] [NR-eGR]                  Length (um)   Vias 
[05/17 17:13:53    334s] [NR-eGR] ------------------------------------
[05/17 17:13:53    334s] [NR-eGR]  Metal1   (1H)             1   7510 
[05/17 17:13:53    334s] [NR-eGR]  Metal2   (2V)         21632  11466 
[05/17 17:13:53    334s] [NR-eGR]  Metal3   (3H)         25319    821 
[05/17 17:13:53    334s] [NR-eGR]  Metal4   (4V)          4310     39 
[05/17 17:13:53    334s] [NR-eGR]  Metal5   (5H)           685      5 
[05/17 17:13:53    334s] [NR-eGR]  Metal6   (6V)             2      4 
[05/17 17:13:53    334s] [NR-eGR]  Metal7   (7H)             6      4 
[05/17 17:13:53    334s] [NR-eGR]  Metal8   (8V)            47      0 
[05/17 17:13:53    334s] [NR-eGR]  Metal9   (9H)             0      0 
[05/17 17:13:53    334s] [NR-eGR]  Metal10  (10V)            0      0 
[05/17 17:13:53    334s] [NR-eGR]  Metal11  (11H)            0      0 
[05/17 17:13:53    334s] [NR-eGR] ------------------------------------
[05/17 17:13:53    334s] [NR-eGR]           Total        52002  19849 
[05/17 17:13:53    334s] [NR-eGR] --------------------------------------------------------------------------
[05/17 17:13:53    334s] [NR-eGR] Total half perimeter of net bounding box: 41233um
[05/17 17:13:53    334s] [NR-eGR] Total length: 52002um, number of vias: 19849
[05/17 17:13:53    334s] [NR-eGR] --------------------------------------------------------------------------
[05/17 17:13:53    334s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[05/17 17:13:53    334s] [NR-eGR] --------------------------------------------------------------------------
[05/17 17:13:53    334s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1699.84 MB )
[05/17 17:13:53    334s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.84 sec, Real: 0.90 sec, Curr Mem: 1664.84 MB )
[05/17 17:13:53    334s] (I)      ====================================== Runtime Summary =======================================
[05/17 17:13:53    334s] (I)       Step                                         %        Start       Finish      Real       CPU 
[05/17 17:13:53    334s] (I)      ----------------------------------------------------------------------------------------------
[05/17 17:13:53    334s] (I)       Early Global Route kernel              100.00%  2175.50 sec  2176.41 sec  0.90 sec  0.84 sec 
[05/17 17:13:53    334s] (I)       +-Import and model                      37.61%  2175.51 sec  2175.85 sec  0.34 sec  0.31 sec 
[05/17 17:13:53    334s] (I)       | +-Create place DB                      0.77%  2175.51 sec  2175.51 sec  0.01 sec  0.01 sec 
[05/17 17:13:53    334s] (I)       | | +-Import place data                  0.75%  2175.51 sec  2175.51 sec  0.01 sec  0.01 sec 
[05/17 17:13:53    334s] (I)       | | | +-Read instances and placement     0.22%  2175.51 sec  2175.51 sec  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)       | | | +-Read nets                        0.50%  2175.51 sec  2175.51 sec  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)       | +-Create route DB                     30.99%  2175.51 sec  2175.79 sec  0.28 sec  0.25 sec 
[05/17 17:13:53    334s] (I)       | | +-Import route data (1T)            30.95%  2175.51 sec  2175.79 sec  0.28 sec  0.25 sec 
[05/17 17:13:53    334s] (I)       | | | +-Read blockages ( Layer 2-11 )    0.95%  2175.52 sec  2175.52 sec  0.01 sec  0.01 sec 
[05/17 17:13:53    334s] (I)       | | | | +-Read routing blockages         0.00%  2175.52 sec  2175.52 sec  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)       | | | | +-Read instance blockages        0.06%  2175.52 sec  2175.52 sec  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)       | | | | +-Read PG blockages              0.07%  2175.52 sec  2175.52 sec  0.00 sec  0.01 sec 
[05/17 17:13:53    334s] (I)       | | | | +-Read clock blockages           0.00%  2175.52 sec  2175.52 sec  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)       | | | | +-Read other blockages           0.00%  2175.52 sec  2175.52 sec  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)       | | | | +-Read halo blockages            0.00%  2175.52 sec  2175.52 sec  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)       | | | | +-Read boundary cut boxes        0.00%  2175.52 sec  2175.52 sec  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)       | | | +-Read blackboxes                  0.00%  2175.52 sec  2175.52 sec  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)       | | | +-Read prerouted                   0.08%  2175.52 sec  2175.53 sec  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)       | | | +-Read unlegalized nets            0.03%  2175.53 sec  2175.53 sec  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)       | | | +-Read nets                        0.09%  2175.53 sec  2175.53 sec  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)       | | | +-Set up via pillars               0.00%  2175.53 sec  2175.53 sec  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)       | | | +-Initialize 3D grid graph         1.74%  2175.53 sec  2175.54 sec  0.02 sec  0.01 sec 
[05/17 17:13:53    334s] (I)       | | | +-Model blockage capacity         27.63%  2175.54 sec  2175.79 sec  0.25 sec  0.23 sec 
[05/17 17:13:53    334s] (I)       | | | | +-Initialize 3D capacity        24.19%  2175.56 sec  2175.78 sec  0.22 sec  0.22 sec 
[05/17 17:13:53    334s] (I)       | +-Read aux data                        0.00%  2175.79 sec  2175.79 sec  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)       | +-Others data preparation              0.16%  2175.79 sec  2175.80 sec  0.00 sec  0.01 sec 
[05/17 17:13:53    334s] (I)       | +-Create route kernel                  5.55%  2175.80 sec  2175.85 sec  0.05 sec  0.04 sec 
[05/17 17:13:53    334s] (I)       +-Global Routing                        27.02%  2175.85 sec  2176.09 sec  0.24 sec  0.23 sec 
[05/17 17:13:53    334s] (I)       | +-Initialization                       0.51%  2175.85 sec  2175.85 sec  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)       | +-Net group 1                         16.11%  2175.85 sec  2176.00 sec  0.15 sec  0.14 sec 
[05/17 17:13:53    334s] (I)       | | +-Generate topology                  0.30%  2175.85 sec  2175.85 sec  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)       | | +-Phase 1a                           1.70%  2175.90 sec  2175.91 sec  0.02 sec  0.01 sec 
[05/17 17:13:53    334s] (I)       | | | +-Pattern routing (1T)             1.17%  2175.90 sec  2175.91 sec  0.01 sec  0.01 sec 
[05/17 17:13:53    334s] (I)       | | | +-Add via demand to 2D             0.47%  2175.91 sec  2175.91 sec  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)       | | +-Phase 1b                           0.45%  2175.91 sec  2175.92 sec  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)       | | +-Phase 1c                           0.00%  2175.92 sec  2175.92 sec  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)       | | +-Phase 1d                           0.00%  2175.92 sec  2175.92 sec  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)       | | +-Phase 1e                           0.16%  2175.92 sec  2175.92 sec  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)       | | | +-Route legalization               0.00%  2175.92 sec  2175.92 sec  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)       | | +-Phase 1l                           8.59%  2175.92 sec  2176.00 sec  0.08 sec  0.07 sec 
[05/17 17:13:53    334s] (I)       | | | +-Layer assignment (1T)            5.05%  2175.95 sec  2176.00 sec  0.05 sec  0.04 sec 
[05/17 17:13:53    334s] (I)       | +-Clean cong LA                        0.00%  2176.00 sec  2176.00 sec  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)       +-Export 3D cong map                    13.94%  2176.09 sec  2176.22 sec  0.13 sec  0.12 sec 
[05/17 17:13:53    334s] (I)       | +-Export 2D cong map                   1.42%  2176.20 sec  2176.22 sec  0.01 sec  0.01 sec 
[05/17 17:13:53    334s] (I)       +-Extract Global 3D Wires                0.06%  2176.22 sec  2176.22 sec  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)       +-Track Assignment (1T)                 16.09%  2176.22 sec  2176.36 sec  0.15 sec  0.15 sec 
[05/17 17:13:53    334s] (I)       | +-Initialization                       0.01%  2176.22 sec  2176.22 sec  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)       | +-Track Assignment Kernel             15.92%  2176.22 sec  2176.36 sec  0.14 sec  0.15 sec 
[05/17 17:13:53    334s] (I)       | +-Free Memory                          0.00%  2176.36 sec  2176.36 sec  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)       +-Export                                 3.64%  2176.36 sec  2176.40 sec  0.03 sec  0.02 sec 
[05/17 17:13:53    334s] (I)       | +-Export DB wires                      1.33%  2176.37 sec  2176.38 sec  0.01 sec  0.01 sec 
[05/17 17:13:53    334s] (I)       | | +-Export all nets                    1.00%  2176.37 sec  2176.38 sec  0.01 sec  0.01 sec 
[05/17 17:13:53    334s] (I)       | | +-Set wire vias                      0.22%  2176.38 sec  2176.38 sec  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)       | +-Report wirelength                    1.28%  2176.38 sec  2176.39 sec  0.01 sec  0.01 sec 
[05/17 17:13:53    334s] (I)       | +-Update net boxes                     0.59%  2176.39 sec  2176.40 sec  0.01 sec  0.00 sec 
[05/17 17:13:53    334s] (I)       | +-Update timing                        0.00%  2176.40 sec  2176.40 sec  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)       +-Postprocess design                     0.73%  2176.40 sec  2176.40 sec  0.01 sec  0.01 sec 
[05/17 17:13:53    334s] (I)      ===================== Summary by functions =====================
[05/17 17:13:53    334s] (I)       Lv  Step                                 %      Real       CPU 
[05/17 17:13:53    334s] (I)      ----------------------------------------------------------------
[05/17 17:13:53    334s] (I)        0  Early Global Route kernel      100.00%  0.90 sec  0.84 sec 
[05/17 17:13:53    334s] (I)        1  Import and model                37.61%  0.34 sec  0.31 sec 
[05/17 17:13:53    334s] (I)        1  Global Routing                  27.02%  0.24 sec  0.23 sec 
[05/17 17:13:53    334s] (I)        1  Track Assignment (1T)           16.09%  0.15 sec  0.15 sec 
[05/17 17:13:53    334s] (I)        1  Export 3D cong map              13.94%  0.13 sec  0.12 sec 
[05/17 17:13:53    334s] (I)        1  Export                           3.64%  0.03 sec  0.02 sec 
[05/17 17:13:53    334s] (I)        1  Postprocess design               0.73%  0.01 sec  0.01 sec 
[05/17 17:13:53    334s] (I)        1  Extract Global 3D Wires          0.06%  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)        2  Create route DB                 30.99%  0.28 sec  0.25 sec 
[05/17 17:13:53    334s] (I)        2  Net group 1                     16.11%  0.15 sec  0.14 sec 
[05/17 17:13:53    334s] (I)        2  Track Assignment Kernel         15.92%  0.14 sec  0.15 sec 
[05/17 17:13:53    334s] (I)        2  Create route kernel              5.55%  0.05 sec  0.04 sec 
[05/17 17:13:53    334s] (I)        2  Export 2D cong map               1.42%  0.01 sec  0.01 sec 
[05/17 17:13:53    334s] (I)        2  Export DB wires                  1.33%  0.01 sec  0.01 sec 
[05/17 17:13:53    334s] (I)        2  Report wirelength                1.28%  0.01 sec  0.01 sec 
[05/17 17:13:53    334s] (I)        2  Create place DB                  0.77%  0.01 sec  0.01 sec 
[05/17 17:13:53    334s] (I)        2  Update net boxes                 0.59%  0.01 sec  0.00 sec 
[05/17 17:13:53    334s] (I)        2  Initialization                   0.52%  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)        2  Others data preparation          0.16%  0.00 sec  0.01 sec 
[05/17 17:13:53    334s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)        3  Import route data (1T)          30.95%  0.28 sec  0.25 sec 
[05/17 17:13:53    334s] (I)        3  Phase 1l                         8.59%  0.08 sec  0.07 sec 
[05/17 17:13:53    334s] (I)        3  Phase 1a                         1.70%  0.02 sec  0.01 sec 
[05/17 17:13:53    334s] (I)        3  Export all nets                  1.00%  0.01 sec  0.01 sec 
[05/17 17:13:53    334s] (I)        3  Import place data                0.75%  0.01 sec  0.01 sec 
[05/17 17:13:53    334s] (I)        3  Phase 1b                         0.45%  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)        3  Generate topology                0.30%  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)        3  Set wire vias                    0.22%  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)        3  Phase 1e                         0.16%  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)        4  Model blockage capacity         27.63%  0.25 sec  0.23 sec 
[05/17 17:13:53    334s] (I)        4  Layer assignment (1T)            5.05%  0.05 sec  0.04 sec 
[05/17 17:13:53    334s] (I)        4  Initialize 3D grid graph         1.74%  0.02 sec  0.01 sec 
[05/17 17:13:53    334s] (I)        4  Pattern routing (1T)             1.17%  0.01 sec  0.01 sec 
[05/17 17:13:53    334s] (I)        4  Read blockages ( Layer 2-11 )    0.95%  0.01 sec  0.01 sec 
[05/17 17:13:53    334s] (I)        4  Read nets                        0.59%  0.01 sec  0.00 sec 
[05/17 17:13:53    334s] (I)        4  Add via demand to 2D             0.47%  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)        4  Read instances and placement     0.22%  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)        4  Read prerouted                   0.08%  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)        4  Read unlegalized nets            0.03%  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)        5  Initialize 3D capacity          24.19%  0.22 sec  0.22 sec 
[05/17 17:13:53    334s] (I)        5  Read PG blockages                0.07%  0.00 sec  0.01 sec 
[05/17 17:13:53    334s] (I)        5  Read instance blockages          0.06%  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)        5  Read halo blockages              0.00%  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)        5  Read clock blockages             0.00%  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)        5  Read other blockages             0.00%  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/17 17:13:53    334s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/17 17:13:53    334s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.9 real=0:00:00.9)
[05/17 17:13:53    334s]     Routing using NR in eGR->NR Step done.
[05/17 17:13:53    334s] Net route status summary:
[05/17 17:13:53    334s]   Clock:        22 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=21, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/17 17:13:53    334s]   Non-clock:  1919 (unrouted=52, trialRouted=1867, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=29, (crossesIlmBoundary AND tooFewTerms=0)])
[05/17 17:13:53    334s] 
[05/17 17:13:53    334s] CCOPT: Done with clock implementation routing.
[05/17 17:13:53    334s] 
[05/17 17:13:53    334s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:15.1 real=0:00:15.6)
[05/17 17:13:53    334s]   Clock implementation routing done.
[05/17 17:13:53    334s]   Leaving CCOpt scope - extractRC...
[05/17 17:13:53    334s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/17 17:13:53    334s] Extraction called for design 'mcs4_pad_frame' of instances=1917 and nets=1941 using extraction engine 'preRoute' .
[05/17 17:13:53    334s] PreRoute RC Extraction called for design mcs4_pad_frame.
[05/17 17:13:53    334s] RC Extraction called in multi-corner(2) mode.
[05/17 17:13:53    334s] RCMode: PreRoute
[05/17 17:13:53    334s]       RC Corner Indexes            0       1   
[05/17 17:13:53    334s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/17 17:13:53    334s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/17 17:13:53    334s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/17 17:13:53    334s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/17 17:13:53    334s] Shrink Factor                : 1.00000
[05/17 17:13:53    334s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/17 17:13:53    334s] Using Quantus QRC technology file ...
[05/17 17:13:53    334s] 
[05/17 17:13:53    334s] Trim Metal Layers:
[05/17 17:13:53    334s] LayerId::1 widthSet size::1
[05/17 17:13:53    334s] LayerId::2 widthSet size::1
[05/17 17:13:53    334s] LayerId::3 widthSet size::1
[05/17 17:13:53    334s] LayerId::4 widthSet size::1
[05/17 17:13:53    334s] LayerId::5 widthSet size::1
[05/17 17:13:53    334s] LayerId::6 widthSet size::1
[05/17 17:13:53    334s] LayerId::7 widthSet size::1
[05/17 17:13:53    334s] LayerId::8 widthSet size::1
[05/17 17:13:53    334s] LayerId::9 widthSet size::1
[05/17 17:13:53    334s] LayerId::10 widthSet size::1
[05/17 17:13:53    334s] LayerId::11 widthSet size::1
[05/17 17:13:53    334s] Updating RC grid for preRoute extraction ...
[05/17 17:13:53    334s] eee: pegSigSF::1.070000
[05/17 17:13:53    334s] Initializing multi-corner resistance tables ...
[05/17 17:13:53    334s] eee: l::1 avDens::0.095806 usedTrk::4587.174559 availTrk::47880.000000 sigTrk::4587.174559
[05/17 17:13:53    334s] eee: l::2 avDens::0.039812 usedTrk::1790.481871 availTrk::44973.000000 sigTrk::1790.481871
[05/17 17:13:53    334s] eee: l::3 avDens::0.041311 usedTrk::1717.712574 availTrk::41580.000000 sigTrk::1717.712574
[05/17 17:13:53    334s] eee: l::4 avDens::0.014161 usedTrk::590.835672 availTrk::41724.000000 sigTrk::590.835672
[05/17 17:13:53    334s] eee: l::5 avDens::0.010896 usedTrk::203.968714 availTrk::18720.000000 sigTrk::203.968714
[05/17 17:13:53    334s] eee: l::6 avDens::0.022373 usedTrk::80.342690 availTrk::3591.000000 sigTrk::80.342690
[05/17 17:13:53    334s] eee: l::7 avDens::0.003011 usedTrk::0.812865 availTrk::270.000000 sigTrk::0.812865
[05/17 17:13:53    334s] eee: l::8 avDens::0.008025 usedTrk::2.744444 availTrk::342.000000 sigTrk::2.744444
[05/17 17:13:53    334s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:13:53    334s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:13:53    334s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:13:53    334s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/17 17:13:53    334s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.037509 ; aWlH: 0.000000 ; Pmax: 0.805400 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/17 17:13:53    334s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1657.836M)
[05/17 17:13:53    334s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/17 17:13:53    334s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/17 17:13:53    334s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'sysclk' in RC corner RC_Extraction_WC.
[05/17 17:13:53    334s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'sysclk'. Using estimated values, based on estimated route, as a fallback.
[05/17 17:13:53    334s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/17 17:13:53    334s] End AAE Lib Interpolated Model. (MEM=1657.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:13:54    334s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:54    334s]   Clock DAG stats after routing clock trees:
[05/17 17:13:54    334s]     cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/17 17:13:54    334s]     misc counts      : r=1, pp=0
[05/17 17:13:54    334s]     cell areas       : b=89.262um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14489.262um^2
[05/17 17:13:54    334s]     cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.406pF
[05/17 17:13:54    334s]     sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/17 17:13:54    334s]     wire capacitance : top=0.000pF, trunk=0.094pF, leaf=0.252pF, total=0.346pF
[05/17 17:13:54    334s]     wire lengths     : top=0.000um, trunk=1665.290um, leaf=3922.235um, total=5587.525um
[05/17 17:13:54    334s]     hp wire lengths  : top=0.000um, trunk=1826.730um, leaf=1390.705um, total=3217.435um
[05/17 17:13:54    334s]   Clock DAG net violations after routing clock trees:
[05/17 17:13:54    334s]     Remaining Transition : {count=3, worst=[0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.000ns sum=0.003ns
[05/17 17:13:54    334s]     Capacitance          : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[05/17 17:13:54    334s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[05/17 17:13:54    334s]     Trunk : target=0.100ns count=14 avg=0.078ns sd=0.025ns min=0.000ns max=0.101ns {1 <= 0.060ns, 8 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/17 17:13:54    334s]     Leaf  : target=0.100ns count=8 avg=0.096ns sd=0.003ns min=0.093ns max=0.101ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 4 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/17 17:13:54    334s]   Clock DAG library cell distribution after routing clock trees {count}:
[05/17 17:13:54    334s]      Bufs: CLKBUFX20: 5 CLKBUFX16: 4 CLKBUFX3: 6 CLKBUFX2: 5 
[05/17 17:13:54    334s]    Logics: PADDI: 1 
[05/17 17:13:54    334s]   Clock DAG hash after routing clock trees: 9270799603005241667 16635192528594898592
[05/17 17:13:54    334s]   Clock DAG hash after routing clock trees: 9270799603005241667 16635192528594898592
[05/17 17:13:54    334s]   Primary reporting skew groups after routing clock trees:
[05/17 17:13:54    334s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.757, max=2.767, avg=2.763, sd=0.002], skew [0.011 vs 0.105], 100% {2.757, 2.767} (wid=1.016 ws=0.005) (gid=1.751 gs=0.006)
[05/17 17:13:54    334s]         min path sink: mcs4_core_ram_0_ram2_ram_array_reg[9][2]/CK
[05/17 17:13:54    334s]         max path sink: mcs4_core_i4004_sp_board_dram_array_reg[6][7]/CK
[05/17 17:13:54    334s]   Skew group summary after routing clock trees:
[05/17 17:13:54    334s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.757, max=2.767, avg=2.763, sd=0.002], skew [0.011 vs 0.105], 100% {2.757, 2.767} (wid=1.016 ws=0.005) (gid=1.751 gs=0.006)
[05/17 17:13:54    334s]     skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.757, max=2.767, avg=2.763, sd=0.002], skew [0.011 vs 0.105], 100% {2.757, 2.767} (wid=1.016 ws=0.005) (gid=1.751 gs=0.006)
[05/17 17:13:54    334s]   CCOpt::Phase::Routing done. (took cpu=0:00:15.3 real=0:00:15.9)
[05/17 17:13:54    334s]   CCOpt::Phase::PostConditioning...
[05/17 17:13:54    334s]   Leaving CCOpt scope - Initializing placement interface...
[05/17 17:13:54    334s] OPERPROF: Starting DPlace-Init at level 1, MEM:1705.5M, EPOCH TIME: 1747516434.115385
[05/17 17:13:54    334s] z: 2, totalTracks: 1
[05/17 17:13:54    334s] z: 4, totalTracks: 1
[05/17 17:13:54    334s] z: 6, totalTracks: 1
[05/17 17:13:54    334s] z: 8, totalTracks: 1
[05/17 17:13:54    334s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/17 17:13:54    334s] All LLGs are deleted
[05/17 17:13:54    334s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1705.5M, EPOCH TIME: 1747516434.122574
[05/17 17:13:54    334s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1705.5M, EPOCH TIME: 1747516434.123287
[05/17 17:13:54    334s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1705.5M, EPOCH TIME: 1747516434.124151
[05/17 17:13:54    334s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1705.5M, EPOCH TIME: 1747516434.129397
[05/17 17:13:54    334s] Core basic site is CoreSite
[05/17 17:13:54    334s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1705.5M, EPOCH TIME: 1747516434.177617
[05/17 17:13:54    334s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.011, MEM:1705.5M, EPOCH TIME: 1747516434.188377
[05/17 17:13:54    334s] SiteArray: non-trimmed site array dimensions = 189 x 1909
[05/17 17:13:54    334s] SiteArray: use 1,548,288 bytes
[05/17 17:13:54    334s] SiteArray: current memory after site array memory allocation 1705.5M
[05/17 17:13:54    334s] SiteArray: FP blocked sites are writable
[05/17 17:13:54    334s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/17 17:13:54    334s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1705.5M, EPOCH TIME: 1747516434.197662
[05/17 17:13:54    334s] Process 44653 wires and vias for routing blockage and capacity analysis
[05/17 17:13:54    334s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.023, MEM:1705.5M, EPOCH TIME: 1747516434.220527
[05/17 17:13:54    334s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.097, MEM:1705.5M, EPOCH TIME: 1747516434.225977
[05/17 17:13:54    334s] 
[05/17 17:13:54    334s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:13:54    334s] OPERPROF:     Starting CMU at level 3, MEM:1705.5M, EPOCH TIME: 1747516434.232168
[05/17 17:13:54    334s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1705.5M, EPOCH TIME: 1747516434.235350
[05/17 17:13:54    334s] 
[05/17 17:13:54    334s] Bad Lib Cell Checking (CMU) is done! (0)
[05/17 17:13:54    334s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.115, MEM:1705.5M, EPOCH TIME: 1747516434.239195
[05/17 17:13:54    334s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1705.5M, EPOCH TIME: 1747516434.242031
[05/17 17:13:54    334s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1705.5M, EPOCH TIME: 1747516434.242152
[05/17 17:13:54    334s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1705.5MB).
[05/17 17:13:54    334s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.127, MEM:1705.5M, EPOCH TIME: 1747516434.242643
[05/17 17:13:54    334s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/17 17:13:54    334s]   Removing CTS place status from clock tree and sinks.
[05/17 17:13:54    334s]   Removed CTS place status from 20 clock cells (out of 23 ) and 0 clock sinks (out of 0 ).
[05/17 17:13:54    334s]   Legalizer reserving space for clock trees
[05/17 17:13:54    334s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_sysclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[05/17 17:13:54    334s]   PostConditioning...
[05/17 17:13:54    334s]     PostConditioning active optimizations:
[05/17 17:13:54    334s]      - DRV fixing with initial upsizing, sizing and buffering
[05/17 17:13:54    334s]      - Skew fixing with sizing
[05/17 17:13:54    334s]     
[05/17 17:13:54    334s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'sysclk' is not routed.
[05/17 17:13:54    334s]     Currently running CTS, using active skew data
[05/17 17:13:54    334s]     Reset bufferability constraints...
[05/17 17:13:54    334s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[05/17 17:13:54    334s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:54    334s]     PostConditioning Upsizing To Fix DRVs...
[05/17 17:13:54    334s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 9270799603005241667 16635192528594898592
[05/17 17:13:54    334s]       Fixing clock tree DRVs with upsizing: ...20% ...40% .End AAE Lib Interpolated Model. (MEM=1657.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:13:54    335s] ..60% ...80% ...100% 
[05/17 17:13:54    335s]       CCOpt-PostConditioning: considered: 22, tested: 22, violation detected: 4, violation ignored (due to small violation): 0, cannot run: 1, attempted: 3, unsuccessful: 0, sized: 2
[05/17 17:13:54    335s]       
[05/17 17:13:54    335s]       PRO Statistics: Fix DRVs (initial upsizing):
[05/17 17:13:54    335s]       ============================================
[05/17 17:13:54    335s]       
[05/17 17:13:54    335s]       Cell changes by Net Type:
[05/17 17:13:54    335s]       
[05/17 17:13:54    335s]       ------------------------------------------------------------------------------------------------------------------------------
[05/17 17:13:54    335s]       Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
[05/17 17:13:54    335s]       ------------------------------------------------------------------------------------------------------------------------------
[05/17 17:13:54    335s]       top                0                    0                    0            0                    0                    0
[05/17 17:13:54    335s]       trunk              2 [66.7%]            2 (100.0%)           0            0                    2 (100.0%)           0 (0.0%)
[05/17 17:13:54    335s]       leaf               1 [33.3%]            0                    0            0                    0 (0.0%)             1 (100.0%)
[05/17 17:13:54    335s]       ------------------------------------------------------------------------------------------------------------------------------
[05/17 17:13:54    335s]       Total              3 [100.0%]           2 (66.7%)            0            0                    2 (66.7%)            1 (33.3%)
[05/17 17:13:54    335s]       ------------------------------------------------------------------------------------------------------------------------------
[05/17 17:13:54    335s]       
[05/17 17:13:54    335s]       Upsized: 2, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.684um^2 (0.005%)
[05/17 17:13:54    335s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[05/17 17:13:54    335s]       
[05/17 17:13:54    335s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[05/17 17:13:54    335s]         cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/17 17:13:54    335s]         misc counts      : r=1, pp=0
[05/17 17:13:54    335s]         cell areas       : b=89.946um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14489.946um^2
[05/17 17:13:54    335s]         cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.407pF
[05/17 17:13:54    335s]         sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/17 17:13:54    335s]         wire capacitance : top=0.000pF, trunk=0.094pF, leaf=0.252pF, total=0.346pF
[05/17 17:13:54    335s]         wire lengths     : top=0.000um, trunk=1665.290um, leaf=3922.235um, total=5587.525um
[05/17 17:13:54    335s]         hp wire lengths  : top=0.000um, trunk=1826.730um, leaf=1390.705um, total=3217.435um
[05/17 17:13:54    335s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[05/17 17:13:54    335s]         Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[05/17 17:13:54    335s]         Capacitance          : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[05/17 17:13:54    335s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[05/17 17:13:54    335s]         Trunk : target=0.100ns count=14 avg=0.074ns sd=0.023ns min=0.000ns max=0.100ns {1 <= 0.060ns, 10 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
[05/17 17:13:54    335s]         Leaf  : target=0.100ns count=8 avg=0.096ns sd=0.003ns min=0.093ns max=0.101ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 4 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/17 17:13:54    335s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[05/17 17:13:54    335s]          Bufs: CLKBUFX20: 5 CLKBUFX16: 4 CLKBUFX3: 8 CLKBUFX2: 3 
[05/17 17:13:54    335s]        Logics: PADDI: 1 
[05/17 17:13:54    335s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 3013369693660561106 14311524067454997729
[05/17 17:13:54    335s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 3013369693660561106 14311524067454997729
[05/17 17:13:54    335s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[05/17 17:13:54    335s]         skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.686, max=2.696], skew [0.011 vs 0.105]
[05/17 17:13:54    335s]             min path sink: mcs4_core_ram_0_ram2_ram_array_reg[9][2]/CK
[05/17 17:13:54    335s]             max path sink: mcs4_core_i4004_sp_board_dram_array_reg[6][7]/CK
[05/17 17:13:54    335s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[05/17 17:13:54    335s]         skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.686, max=2.696], skew [0.011 vs 0.105]
[05/17 17:13:54    335s]         skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.686, max=2.696], skew [0.011 vs 0.105]
[05/17 17:13:54    335s]       Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/17 17:13:54    335s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/17 17:13:54    335s]     Recomputing CTS skew targets...
[05/17 17:13:54    335s]     Resolving skew group constraints...
[05/17 17:13:54    335s]       Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
[05/17 17:13:54    335s]     Resolving skew group constraints done.
[05/17 17:13:54    335s]     Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/17 17:13:54    335s]     PostConditioning Fixing DRVs...
[05/17 17:13:54    335s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 3013369693660561106 14311524067454997729
[05/17 17:13:54    335s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/17 17:13:54    335s]       CCOpt-PostConditioning: considered: 22, tested: 22, violation detected: 2, violation ignored (due to small violation): 0, cannot run: 1, attempted: 1, unsuccessful: 0, sized: 0
[05/17 17:13:54    335s]       
[05/17 17:13:54    335s]       PRO Statistics: Fix DRVs (cell sizing):
[05/17 17:13:54    335s]       =======================================
[05/17 17:13:54    335s]       
[05/17 17:13:54    335s]       Cell changes by Net Type:
[05/17 17:13:54    335s]       
[05/17 17:13:54    335s]       -------------------------------------------------------------------------------------------------------------------
[05/17 17:13:54    335s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[05/17 17:13:54    335s]       -------------------------------------------------------------------------------------------------------------------
[05/17 17:13:54    335s]       top                0                    0           0            0                    0                  0
[05/17 17:13:54    335s]       trunk              0                    0           0            0                    0                  0
[05/17 17:13:54    335s]       leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[05/17 17:13:54    335s]       -------------------------------------------------------------------------------------------------------------------
[05/17 17:13:54    335s]       Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[05/17 17:13:54    335s]       -------------------------------------------------------------------------------------------------------------------
[05/17 17:13:54    335s]       
[05/17 17:13:54    335s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
[05/17 17:13:54    335s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[05/17 17:13:54    335s]       
[05/17 17:13:54    335s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[05/17 17:13:54    335s]         cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/17 17:13:54    335s]         misc counts      : r=1, pp=0
[05/17 17:13:54    335s]         cell areas       : b=89.946um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14489.946um^2
[05/17 17:13:54    335s]         cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.407pF
[05/17 17:13:54    335s]         sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/17 17:13:54    335s]         wire capacitance : top=0.000pF, trunk=0.094pF, leaf=0.252pF, total=0.346pF
[05/17 17:13:54    335s]         wire lengths     : top=0.000um, trunk=1665.290um, leaf=3922.235um, total=5587.525um
[05/17 17:13:54    335s]         hp wire lengths  : top=0.000um, trunk=1826.730um, leaf=1390.705um, total=3217.435um
[05/17 17:13:54    335s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[05/17 17:13:54    335s]         Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[05/17 17:13:54    335s]         Capacitance          : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[05/17 17:13:54    335s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[05/17 17:13:54    335s]         Trunk : target=0.100ns count=14 avg=0.074ns sd=0.023ns min=0.000ns max=0.100ns {1 <= 0.060ns, 10 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
[05/17 17:13:54    335s]         Leaf  : target=0.100ns count=8 avg=0.096ns sd=0.003ns min=0.093ns max=0.101ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 4 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/17 17:13:54    335s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[05/17 17:13:54    335s]          Bufs: CLKBUFX20: 5 CLKBUFX16: 4 CLKBUFX3: 8 CLKBUFX2: 3 
[05/17 17:13:54    335s]        Logics: PADDI: 1 
[05/17 17:13:54    335s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 3013369693660561106 14311524067454997729
[05/17 17:13:54    335s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 3013369693660561106 14311524067454997729
[05/17 17:13:54    335s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[05/17 17:13:54    335s]         skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.686, max=2.696], skew [0.011 vs 0.105]
[05/17 17:13:54    335s]             min path sink: mcs4_core_ram_0_ram2_ram_array_reg[9][2]/CK
[05/17 17:13:54    335s]             max path sink: mcs4_core_i4004_sp_board_dram_array_reg[6][7]/CK
[05/17 17:13:54    335s]       Skew group summary after 'PostConditioning Fixing DRVs':
[05/17 17:13:54    335s]         skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.686, max=2.696], skew [0.011 vs 0.105]
[05/17 17:13:54    335s]         skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.686, max=2.696], skew [0.011 vs 0.105]
[05/17 17:13:54    335s]       Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/17 17:13:54    335s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/17 17:13:54    335s]     Buffering to fix DRVs...
[05/17 17:13:54    335s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[05/17 17:13:54    335s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/17 17:13:54    335s]     Inserted 0 buffers and inverters.
[05/17 17:13:54    335s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[05/17 17:13:54    335s]     CCOpt-PostConditioning: nets considered: 22, nets tested: 22, nets violation detected: 2, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 2, nets unsuccessful: 2, buffered: 0
[05/17 17:13:54    335s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[05/17 17:13:54    335s]       cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/17 17:13:54    335s]       misc counts      : r=1, pp=0
[05/17 17:13:54    335s]       cell areas       : b=89.946um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14489.946um^2
[05/17 17:13:54    335s]       cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.407pF
[05/17 17:13:54    335s]       sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/17 17:13:54    335s]       wire capacitance : top=0.000pF, trunk=0.094pF, leaf=0.252pF, total=0.346pF
[05/17 17:13:54    335s]       wire lengths     : top=0.000um, trunk=1665.290um, leaf=3922.235um, total=5587.525um
[05/17 17:13:54    335s]       hp wire lengths  : top=0.000um, trunk=1826.730um, leaf=1390.705um, total=3217.435um
[05/17 17:13:54    335s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[05/17 17:13:54    335s]       Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[05/17 17:13:54    335s]       Capacitance          : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[05/17 17:13:54    335s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[05/17 17:13:54    335s]       Trunk : target=0.100ns count=14 avg=0.074ns sd=0.023ns min=0.000ns max=0.100ns {1 <= 0.060ns, 10 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
[05/17 17:13:54    335s]       Leaf  : target=0.100ns count=8 avg=0.096ns sd=0.003ns min=0.093ns max=0.101ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 4 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/17 17:13:54    335s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[05/17 17:13:54    335s]        Bufs: CLKBUFX20: 5 CLKBUFX16: 4 CLKBUFX3: 8 CLKBUFX2: 3 
[05/17 17:13:54    335s]      Logics: PADDI: 1 
[05/17 17:13:54    335s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 3013369693660561106 14311524067454997729
[05/17 17:13:54    335s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 3013369693660561106 14311524067454997729
[05/17 17:13:54    335s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[05/17 17:13:54    335s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.686, max=2.696, avg=2.692, sd=0.002], skew [0.011 vs 0.105], 100% {2.686, 2.696} (wid=1.016 ws=0.005) (gid=1.680 gs=0.006)
[05/17 17:13:54    335s]           min path sink: mcs4_core_ram_0_ram2_ram_array_reg[9][2]/CK
[05/17 17:13:54    335s]           max path sink: mcs4_core_i4004_sp_board_dram_array_reg[6][7]/CK
[05/17 17:13:54    335s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[05/17 17:13:54    335s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.686, max=2.696, avg=2.692, sd=0.002], skew [0.011 vs 0.105], 100% {2.686, 2.696} (wid=1.016 ws=0.005) (gid=1.680 gs=0.006)
[05/17 17:13:54    335s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.686, max=2.696, avg=2.692, sd=0.002], skew [0.011 vs 0.105], 100% {2.686, 2.696} (wid=1.016 ws=0.005) (gid=1.680 gs=0.006)
[05/17 17:13:54    335s]     Buffering to fix DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/17 17:13:54    335s]     
[05/17 17:13:54    335s]     Slew Diagnostics: After DRV fixing
[05/17 17:13:54    335s]     ==================================
[05/17 17:13:54    335s]     
[05/17 17:13:54    335s]     Global Causes:
[05/17 17:13:54    335s]     
[05/17 17:13:54    335s]     -----
[05/17 17:13:54    335s]     Cause
[05/17 17:13:54    335s]     -----
[05/17 17:13:54    335s]       (empty table)
[05/17 17:13:54    335s]     -----
[05/17 17:13:54    335s]     
[05/17 17:13:54    335s]     Top 5 overslews:
[05/17 17:13:54    335s]     
[05/17 17:13:54    335s]     --------------------------------------------------------------------------------
[05/17 17:13:54    335s]     Overslew    Causes                                         Driving Pin
[05/17 17:13:54    335s]     --------------------------------------------------------------------------------
[05/17 17:13:54    335s]     0.001ns     1. Inst already optimally sized (CLKBUFX20)    CTS_ccl_a_buf_00002/Y
[05/17 17:13:54    335s]        -        2. Skew would be damaged                                 -
[05/17 17:13:54    335s]     --------------------------------------------------------------------------------
[05/17 17:13:54    335s]     
[05/17 17:13:54    335s]     Slew diagnostics counts from the 1 nodes with slew violations (the 1 nodes with only other violation types are excluded):
[05/17 17:13:54    335s]     
[05/17 17:13:54    335s]     ------------------------------------------
[05/17 17:13:54    335s]     Cause                           Occurences
[05/17 17:13:54    335s]     ------------------------------------------
[05/17 17:13:54    335s]     Inst already optimally sized        1
[05/17 17:13:54    335s]     Skew would be damaged               1
[05/17 17:13:54    335s]     ------------------------------------------
[05/17 17:13:54    335s]     
[05/17 17:13:54    335s]     Violation diagnostics counts from the 2 nodes that have violations:
[05/17 17:13:54    335s]     
[05/17 17:13:54    335s]     ------------------------------------------------
[05/17 17:13:54    335s]     Cause                                 Occurences
[05/17 17:13:54    335s]     ------------------------------------------------
[05/17 17:13:54    335s]     Sizing not permitted                      1
[05/17 17:13:54    335s]     Inst already optimally sized              1
[05/17 17:13:54    335s]     Skew would be damaged                     1
[05/17 17:13:54    335s]     Cannot buffer as net is dont touch        1
[05/17 17:13:54    335s]     ------------------------------------------------
[05/17 17:13:54    335s]     
[05/17 17:13:54    335s]     PostConditioning Fixing Skew by cell sizing...
[05/17 17:13:54    335s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 3013369693660561106 14311524067454997729
[05/17 17:13:54    335s]       Path optimization required 0 stage delay updates 
[05/17 17:13:54    335s]       Resized 0 clock insts to decrease delay.
[05/17 17:13:54    335s]       Fixing short paths with downsize only
[05/17 17:13:54    335s]       Path optimization required 0 stage delay updates 
[05/17 17:13:54    335s]       Resized 0 clock insts to increase delay.
[05/17 17:13:54    335s]       
[05/17 17:13:54    335s]       PRO Statistics: Fix Skew (cell sizing):
[05/17 17:13:54    335s]       =======================================
[05/17 17:13:54    335s]       
[05/17 17:13:54    335s]       Cell changes by Net Type:
[05/17 17:13:54    335s]       
[05/17 17:13:54    335s]       -------------------------------------------------------------------------------------------------
[05/17 17:13:54    335s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[05/17 17:13:54    335s]       -------------------------------------------------------------------------------------------------
[05/17 17:13:54    335s]       top                0            0           0            0                    0                0
[05/17 17:13:54    335s]       trunk              0            0           0            0                    0                0
[05/17 17:13:54    335s]       leaf               0            0           0            0                    0                0
[05/17 17:13:54    335s]       -------------------------------------------------------------------------------------------------
[05/17 17:13:54    335s]       Total              0            0           0            0                    0                0
[05/17 17:13:54    335s]       -------------------------------------------------------------------------------------------------
[05/17 17:13:54    335s]       
[05/17 17:13:54    335s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[05/17 17:13:54    335s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/17 17:13:54    335s]       
[05/17 17:13:54    335s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[05/17 17:13:54    335s]         cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/17 17:13:54    335s]         misc counts      : r=1, pp=0
[05/17 17:13:54    335s]         cell areas       : b=89.946um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14489.946um^2
[05/17 17:13:54    335s]         cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.407pF
[05/17 17:13:54    335s]         sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/17 17:13:54    335s]         wire capacitance : top=0.000pF, trunk=0.094pF, leaf=0.252pF, total=0.346pF
[05/17 17:13:54    335s]         wire lengths     : top=0.000um, trunk=1665.290um, leaf=3922.235um, total=5587.525um
[05/17 17:13:54    335s]         hp wire lengths  : top=0.000um, trunk=1826.730um, leaf=1390.705um, total=3217.435um
[05/17 17:13:54    335s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[05/17 17:13:54    335s]         Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[05/17 17:13:54    335s]         Capacitance          : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[05/17 17:13:54    335s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[05/17 17:13:54    335s]         Trunk : target=0.100ns count=14 avg=0.074ns sd=0.023ns min=0.000ns max=0.100ns {1 <= 0.060ns, 10 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
[05/17 17:13:54    335s]         Leaf  : target=0.100ns count=8 avg=0.096ns sd=0.003ns min=0.093ns max=0.101ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 4 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/17 17:13:54    335s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[05/17 17:13:54    335s]          Bufs: CLKBUFX20: 5 CLKBUFX16: 4 CLKBUFX3: 8 CLKBUFX2: 3 
[05/17 17:13:54    335s]        Logics: PADDI: 1 
[05/17 17:13:54    335s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 3013369693660561106 14311524067454997729
[05/17 17:13:54    335s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 3013369693660561106 14311524067454997729
[05/17 17:13:54    335s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[05/17 17:13:54    335s]         skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.686, max=2.696, avg=2.692, sd=0.002], skew [0.011 vs 0.105], 100% {2.686, 2.696} (wid=1.016 ws=0.005) (gid=1.680 gs=0.006)
[05/17 17:13:54    335s]             min path sink: mcs4_core_ram_0_ram2_ram_array_reg[9][2]/CK
[05/17 17:13:54    335s]             max path sink: mcs4_core_i4004_sp_board_dram_array_reg[6][7]/CK
[05/17 17:13:54    335s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[05/17 17:13:54    335s]         skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.686, max=2.696, avg=2.692, sd=0.002], skew [0.011 vs 0.105], 100% {2.686, 2.696} (wid=1.016 ws=0.005) (gid=1.680 gs=0.006)
[05/17 17:13:54    335s]         skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.686, max=2.696, avg=2.692, sd=0.002], skew [0.011 vs 0.105], 100% {2.686, 2.696} (wid=1.016 ws=0.005) (gid=1.680 gs=0.006)
[05/17 17:13:54    335s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/17 17:13:54    335s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/17 17:13:54    335s]     Reconnecting optimized routes...
[05/17 17:13:54    335s]     Reset timing graph...
[05/17 17:13:54    335s] Ignoring AAE DB Resetting ...
[05/17 17:13:54    335s]     Reset timing graph done.
[05/17 17:13:54    335s] **WARN: (IMPCCOPT-1304):	Net sysclk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[05/17 17:13:54    335s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:54    335s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_sysclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[05/17 17:13:54    335s]     Leaving CCOpt scope - Cleaning up placement interface...
[05/17 17:13:54    335s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1699.2M, EPOCH TIME: 1747516434.983992
[05/17 17:13:54    335s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.009, MEM:1658.2M, EPOCH TIME: 1747516434.993303
[05/17 17:13:54    335s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:55    335s]     Leaving CCOpt scope - ClockRefiner...
[05/17 17:13:55    335s]     Assigned high priority to 0 instances.
[05/17 17:13:55    335s]     Soft fixed 21 clock instances.
[05/17 17:13:55    335s]     Performing Single Pass Refine Place.
[05/17 17:13:55    335s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[05/17 17:13:55    335s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1658.2M, EPOCH TIME: 1747516435.023723
[05/17 17:13:55    335s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1658.2M, EPOCH TIME: 1747516435.023947
[05/17 17:13:55    335s] z: 2, totalTracks: 1
[05/17 17:13:55    335s] z: 4, totalTracks: 1
[05/17 17:13:55    335s] z: 6, totalTracks: 1
[05/17 17:13:55    335s] z: 8, totalTracks: 1
[05/17 17:13:55    335s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/17 17:13:55    335s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1658.2M, EPOCH TIME: 1747516435.032249
[05/17 17:13:55    335s] Info: 20 insts are soft-fixed.
[05/17 17:13:55    335s] 
[05/17 17:13:55    335s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:13:55    335s] OPERPROF:       Starting CMU at level 4, MEM:1658.2M, EPOCH TIME: 1747516435.085733
[05/17 17:13:55    335s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.005, MEM:1658.2M, EPOCH TIME: 1747516435.090258
[05/17 17:13:55    335s] 
[05/17 17:13:55    335s] Bad Lib Cell Checking (CMU) is done! (0)
[05/17 17:13:55    335s] Info: 20 insts are soft-fixed.
[05/17 17:13:55    335s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.064, MEM:1658.2M, EPOCH TIME: 1747516435.096176
[05/17 17:13:55    335s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1658.2M, EPOCH TIME: 1747516435.096312
[05/17 17:13:55    335s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1658.2M, EPOCH TIME: 1747516435.096385
[05/17 17:13:55    335s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1658.2MB).
[05/17 17:13:55    335s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.073, MEM:1658.2M, EPOCH TIME: 1747516435.096982
[05/17 17:13:55    335s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.073, MEM:1658.2M, EPOCH TIME: 1747516435.097045
[05/17 17:13:55    335s] TDRefine: refinePlace mode is spiral
[05/17 17:13:55    335s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.10379.5
[05/17 17:13:55    335s] OPERPROF: Starting RefinePlace at level 1, MEM:1658.2M, EPOCH TIME: 1747516435.100105
[05/17 17:13:55    335s] *** Starting refinePlace (0:05:36 mem=1658.2M) ***
[05/17 17:13:55    335s] Total net bbox length = 4.123e+04 (2.122e+04 2.001e+04) (ext = 2.660e+03)
[05/17 17:13:55    335s] 
[05/17 17:13:55    335s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:13:55    335s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1658.2M, EPOCH TIME: 1747516435.104901
[05/17 17:13:55    335s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/17 17:13:55    335s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.010, REAL:0.001, MEM:1658.2M, EPOCH TIME: 1747516435.106240
[05/17 17:13:55    335s] Info: 20 insts are soft-fixed.
[05/17 17:13:55    335s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/17 17:13:55    335s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/17 17:13:55    335s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/17 17:13:55    335s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:13:55    335s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:13:55    335s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1658.2M, EPOCH TIME: 1747516435.119370
[05/17 17:13:55    335s] Starting refinePlace ...
[05/17 17:13:55    335s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:13:55    335s] One DDP V2 for no tweak run.
[05/17 17:13:55    335s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:13:55    335s]   Spread Effort: high, standalone mode, useDDP on.
[05/17 17:13:55    335s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1658.2MB) @(0:05:36 - 0:05:36).
[05/17 17:13:55    335s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/17 17:13:55    335s] wireLenOptFixPriorityInst 661 inst fixed
[05/17 17:13:55    335s] 
[05/17 17:13:55    335s] Running Spiral with 1 thread in Normal Mode  fetchWidth=99 
[05/17 17:13:55    335s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/17 17:13:55    335s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/17 17:13:55    335s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/17 17:13:55    335s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1658.2MB) @(0:05:36 - 0:05:36).
[05/17 17:13:55    335s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/17 17:13:55    335s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1658.2MB
[05/17 17:13:55    335s] Statistics of distance of Instance movement in refine placement:
[05/17 17:13:55    335s]   maximum (X+Y) =         0.00 um
[05/17 17:13:55    335s]   mean    (X+Y) =         0.00 um
[05/17 17:13:55    335s] Summary Report:
[05/17 17:13:55    335s] Instances move: 0 (out of 1887 movable)
[05/17 17:13:55    335s] Instances flipped: 0
[05/17 17:13:55    335s] Mean displacement: 0.00 um
[05/17 17:13:55    335s] Max displacement: 0.00 um 
[05/17 17:13:55    335s] Total instances moved : 0
[05/17 17:13:55    335s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.080, REAL:0.112, MEM:1658.2M, EPOCH TIME: 1747516435.230905
[05/17 17:13:55    335s] Total net bbox length = 4.123e+04 (2.122e+04 2.001e+04) (ext = 2.660e+03)
[05/17 17:13:55    335s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1658.2MB
[05/17 17:13:55    335s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1658.2MB) @(0:05:36 - 0:05:36).
[05/17 17:13:55    335s] *** Finished refinePlace (0:05:36 mem=1658.2M) ***
[05/17 17:13:55    335s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.10379.5
[05/17 17:13:55    335s] OPERPROF: Finished RefinePlace at level 1, CPU:0.090, REAL:0.134, MEM:1658.2M, EPOCH TIME: 1747516435.234334
[05/17 17:13:55    335s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1658.2M, EPOCH TIME: 1747516435.234407
[05/17 17:13:55    335s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.008, MEM:1658.2M, EPOCH TIME: 1747516435.242548
[05/17 17:13:55    335s]     ClockRefiner summary
[05/17 17:13:55    335s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 682).
[05/17 17:13:55    335s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 21).
[05/17 17:13:55    335s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 661).
[05/17 17:13:55    335s]     Restoring pStatusCts on 21 clock instances.
[05/17 17:13:55    335s]     Revert refine place priority changes on 0 instances.
[05/17 17:13:55    335s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/17 17:13:55    335s]     Set dirty flag on 2 instances, 4 nets
[05/17 17:13:55    335s]   PostConditioning done.
[05/17 17:13:55    335s] Net route status summary:
[05/17 17:13:55    335s]   Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=21, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/17 17:13:55    335s]   Non-clock:  1919 (unrouted=52, trialRouted=1867, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=29, (crossesIlmBoundary AND tooFewTerms=0)])
[05/17 17:13:55    335s]   Update timing and DAG stats after post-conditioning...
[05/17 17:13:55    335s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:55    335s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/17 17:13:55    335s] End AAE Lib Interpolated Model. (MEM=1658.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:13:55    335s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:13:55    335s]   Clock DAG stats after post-conditioning:
[05/17 17:13:55    335s]     cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/17 17:13:55    335s]     misc counts      : r=1, pp=0
[05/17 17:13:55    335s]     cell areas       : b=89.946um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14489.946um^2
[05/17 17:13:55    335s]     cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.407pF
[05/17 17:13:55    335s]     sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/17 17:13:55    335s]     wire capacitance : top=0.000pF, trunk=0.094pF, leaf=0.252pF, total=0.346pF
[05/17 17:13:55    335s]     wire lengths     : top=0.000um, trunk=1665.290um, leaf=3922.235um, total=5587.525um
[05/17 17:13:55    335s]     hp wire lengths  : top=0.000um, trunk=1826.730um, leaf=1390.705um, total=3217.435um
[05/17 17:13:55    335s]   Clock DAG net violations after post-conditioning:
[05/17 17:13:55    335s]     Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[05/17 17:13:55    335s]     Capacitance          : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[05/17 17:13:55    335s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[05/17 17:13:55    335s]     Trunk : target=0.100ns count=14 avg=0.074ns sd=0.023ns min=0.000ns max=0.100ns {1 <= 0.060ns, 10 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
[05/17 17:13:55    335s]     Leaf  : target=0.100ns count=8 avg=0.096ns sd=0.003ns min=0.093ns max=0.101ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 4 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/17 17:13:55    335s]   Clock DAG library cell distribution after post-conditioning {count}:
[05/17 17:13:55    335s]      Bufs: CLKBUFX20: 5 CLKBUFX16: 4 CLKBUFX3: 8 CLKBUFX2: 3 
[05/17 17:13:55    335s]    Logics: PADDI: 1 
[05/17 17:13:55    335s]   Clock DAG hash after post-conditioning: 3013369693660561106 14311524067454997729
[05/17 17:13:55    335s]   Clock DAG hash after post-conditioning: 3013369693660561106 14311524067454997729
[05/17 17:13:55    335s]   Primary reporting skew groups after post-conditioning:
[05/17 17:13:55    335s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.686, max=2.696, avg=2.692, sd=0.002], skew [0.011 vs 0.105], 100% {2.686, 2.696} (wid=1.016 ws=0.005) (gid=1.680 gs=0.006)
[05/17 17:13:55    335s]         min path sink: mcs4_core_ram_0_ram2_ram_array_reg[9][2]/CK
[05/17 17:13:55    335s]         max path sink: mcs4_core_i4004_sp_board_dram_array_reg[6][7]/CK
[05/17 17:13:55    335s]   Skew group summary after post-conditioning:
[05/17 17:13:55    335s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.686, max=2.696, avg=2.692, sd=0.002], skew [0.011 vs 0.105], 100% {2.686, 2.696} (wid=1.016 ws=0.005) (gid=1.680 gs=0.006)
[05/17 17:13:55    335s]     skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.686, max=2.696, avg=2.692, sd=0.002], skew [0.011 vs 0.105], 100% {2.686, 2.696} (wid=1.016 ws=0.005) (gid=1.680 gs=0.006)
[05/17 17:13:55    335s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.0 real=0:00:01.3)
[05/17 17:13:55    335s]   Setting CTS place status to fixed for clock tree and sinks.
[05/17 17:13:55    335s]   numClockCells = 23, numClockCellsFixed = 23, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[05/17 17:13:55    335s]   Post-balance tidy up or trial balance steps...
[05/17 17:13:55    335s]   
[05/17 17:13:55    335s]   Clock DAG stats at end of CTS:
[05/17 17:13:55    335s]   ==============================
[05/17 17:13:55    335s]   
[05/17 17:13:55    335s]   ---------------------------------------------------------------
[05/17 17:13:55    335s]   Cell type                     Count    Area         Capacitance
[05/17 17:13:55    335s]   ---------------------------------------------------------------
[05/17 17:13:55    335s]   Buffers                        20         89.946       0.020
[05/17 17:13:55    335s]   Inverters                       0          0.000       0.000
[05/17 17:13:55    335s]   Integrated Clock Gates          0          0.000       0.000
[05/17 17:13:55    335s]   Non-Integrated Clock Gates      0          0.000       0.000
[05/17 17:13:55    335s]   Clock Logic                     1      14400.000       2.387
[05/17 17:13:55    335s]   All                            21      14489.946       2.407
[05/17 17:13:55    335s]   ---------------------------------------------------------------
[05/17 17:13:55    335s]   
[05/17 17:13:55    335s]   
[05/17 17:13:55    335s]   Clock DAG wire lengths at end of CTS:
[05/17 17:13:55    335s]   =====================================
[05/17 17:13:55    335s]   
[05/17 17:13:55    335s]   --------------------
[05/17 17:13:55    335s]   Type     Wire Length
[05/17 17:13:55    335s]   --------------------
[05/17 17:13:55    335s]   Top          0.000
[05/17 17:13:55    335s]   Trunk     1665.290
[05/17 17:13:55    335s]   Leaf      3922.235
[05/17 17:13:55    335s]   Total     5587.525
[05/17 17:13:55    335s]   --------------------
[05/17 17:13:55    335s]   
[05/17 17:13:55    335s]   
[05/17 17:13:55    335s]   Clock DAG hp wire lengths at end of CTS:
[05/17 17:13:55    335s]   ========================================
[05/17 17:13:55    335s]   
[05/17 17:13:55    335s]   -----------------------
[05/17 17:13:55    335s]   Type     hp Wire Length
[05/17 17:13:55    335s]   -----------------------
[05/17 17:13:55    335s]   Top            0.000
[05/17 17:13:55    335s]   Trunk       1826.730
[05/17 17:13:55    335s]   Leaf        1390.705
[05/17 17:13:55    335s]   Total       3217.435
[05/17 17:13:55    335s]   -----------------------
[05/17 17:13:55    335s]   
[05/17 17:13:55    335s]   
[05/17 17:13:55    335s]   Clock DAG capacitances at end of CTS:
[05/17 17:13:55    335s]   =====================================
[05/17 17:13:55    335s]   
[05/17 17:13:55    335s]   --------------------------------
[05/17 17:13:55    335s]   Type     Gate     Wire     Total
[05/17 17:13:55    335s]   --------------------------------
[05/17 17:13:55    335s]   Top      0.000    0.000    0.000
[05/17 17:13:55    335s]   Trunk    2.407    0.094    2.501
[05/17 17:13:55    335s]   Leaf     0.139    0.252    0.391
[05/17 17:13:55    335s]   Total    2.546    0.346    2.891
[05/17 17:13:55    335s]   --------------------------------
[05/17 17:13:55    335s]   
[05/17 17:13:55    335s]   
[05/17 17:13:55    335s]   Clock DAG sink capacitances at end of CTS:
[05/17 17:13:55    335s]   ==========================================
[05/17 17:13:55    335s]   
[05/17 17:13:55    335s]   --------------------------------------------------------
[05/17 17:13:55    335s]   Count    Total    Average    Std. Dev.    Min      Max
[05/17 17:13:55    335s]   --------------------------------------------------------
[05/17 17:13:55    335s]    661     0.139     0.000       0.000      0.000    0.000
[05/17 17:13:55    335s]   --------------------------------------------------------
[05/17 17:13:55    335s]   
[05/17 17:13:55    335s]   
[05/17 17:13:55    335s]   Clock DAG net violations at end of CTS:
[05/17 17:13:55    335s]   =======================================
[05/17 17:13:55    335s]   
[05/17 17:13:55    335s]   --------------------------------------------------------------------------------------------
[05/17 17:13:55    335s]   Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[05/17 17:13:55    335s]   --------------------------------------------------------------------------------------------
[05/17 17:13:55    335s]   Remaining Transition    ns         1       0.001       0.000      0.001    [0.001]
[05/17 17:13:55    335s]   Capacitance             pF         1       2.387       0.000      2.387    [2.387]
[05/17 17:13:55    335s]   --------------------------------------------------------------------------------------------
[05/17 17:13:55    335s]   
[05/17 17:13:55    335s]   
[05/17 17:13:55    335s]   Clock DAG primary half-corner transition distribution at end of CTS:
[05/17 17:13:55    335s]   ====================================================================
[05/17 17:13:55    335s]   
[05/17 17:13:55    335s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/17 17:13:55    335s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
[05/17 17:13:55    335s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/17 17:13:55    335s]   Trunk       0.100      14       0.074       0.023      0.000    0.100    {1 <= 0.060ns, 10 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}                                      -
[05/17 17:13:55    335s]   Leaf        0.100       8       0.096       0.003      0.093    0.101    {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 4 <= 0.100ns}     {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/17 17:13:55    335s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/17 17:13:55    335s]   
[05/17 17:13:55    335s]   
[05/17 17:13:55    335s]   Clock DAG library cell distribution at end of CTS:
[05/17 17:13:55    335s]   ==================================================
[05/17 17:13:55    335s]   
[05/17 17:13:55    335s]   ------------------------------------------
[05/17 17:13:55    335s]   Name         Type      Inst     Inst Area 
[05/17 17:13:55    335s]                          Count    (um^2)
[05/17 17:13:55    335s]   ------------------------------------------
[05/17 17:13:55    335s]   CLKBUFX20    buffer      5         41.040
[05/17 17:13:55    335s]   CLKBUFX16    buffer      4         27.360
[05/17 17:13:55    335s]   CLKBUFX3     buffer      8         16.416
[05/17 17:13:55    335s]   CLKBUFX2     buffer      3          5.130
[05/17 17:13:55    335s]   PADDI        logic       1      14400.000
[05/17 17:13:55    335s]   ------------------------------------------
[05/17 17:13:55    335s]   
[05/17 17:13:55    335s]   Clock DAG hash at end of CTS: 3013369693660561106 14311524067454997729
[05/17 17:13:55    335s]   Clock DAG hash at end of CTS: 3013369693660561106 14311524067454997729
[05/17 17:13:55    335s]   
[05/17 17:13:55    335s]   Primary reporting skew groups summary at end of CTS:
[05/17 17:13:55    335s]   ====================================================
[05/17 17:13:55    335s]   
[05/17 17:13:55    335s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/17 17:13:55    335s]   Half-corner                 Skew Group                  Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[05/17 17:13:55    335s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/17 17:13:55    335s]   DelayCorner_WC:both.late    My_CLK/ConstraintMode_BC    2.686     2.696     0.011       0.105         0.005           0.004           2.692        0.002     100% {2.686, 2.696}
[05/17 17:13:55    335s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/17 17:13:55    335s]   
[05/17 17:13:55    335s]   
[05/17 17:13:55    335s]   Skew group summary at end of CTS:
[05/17 17:13:55    335s]   =================================
[05/17 17:13:55    335s]   
[05/17 17:13:55    335s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/17 17:13:55    335s]   Half-corner                 Skew Group                  Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[05/17 17:13:55    335s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/17 17:13:55    335s]   DelayCorner_WC:both.late    My_CLK/ConstraintMode_BC    2.686     2.696     0.011       0.105         0.005           0.004           2.692        0.002     100% {2.686, 2.696}
[05/17 17:13:55    335s]   DelayCorner_WC:both.late    My_CLK/ConstraintMode_WC    2.686     2.696     0.011       0.105         0.005           0.004           2.692        0.002     100% {2.686, 2.696}
[05/17 17:13:55    335s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/17 17:13:55    335s]   
[05/17 17:13:55    335s]   
[05/17 17:13:55    335s]   Found a total of 99 clock tree pins with a slew violation.
[05/17 17:13:55    335s]   
[05/17 17:13:55    335s]   Slew violation summary across all clock trees - Top 10 violating pins:
[05/17 17:13:55    335s]   ======================================================================
[05/17 17:13:55    335s]   
[05/17 17:13:55    335s]   Target and measured clock slews (in ns):
[05/17 17:13:55    335s]   
[05/17 17:13:55    335s]   ------------------------------------------------------------------------------------------------------------------------------------
[05/17 17:13:55    335s]   Half corner               Violation  Slew    Slew      Dont   Ideal  Target    Pin
[05/17 17:13:55    335s]                             amount     target  achieved  touch  net?   source    
[05/17 17:13:55    335s]                                                          net?                    
[05/17 17:13:55    335s]   ------------------------------------------------------------------------------------------------------------------------------------
[05/17 17:13:55    335s]   DelayCorner_WC:both.late    0.001    0.100    0.101    N      N      explicit  mcs4_core_i4004_tio_board_timing_generator_m11_reg/CK
[05/17 17:13:55    335s]   DelayCorner_WC:both.late    0.001    0.100    0.101    N      N      explicit  mcs4_core_i4004_tio_board_timing_generator_m21_reg/CK
[05/17 17:13:55    335s]   DelayCorner_WC:both.late    0.001    0.100    0.101    N      N      explicit  mcs4_core_i4004_alu_board_n0550_reg/CK
[05/17 17:13:55    335s]   DelayCorner_WC:both.late    0.001    0.100    0.101    N      N      explicit  mcs4_core_i4004_sp_board_row_reg[0]/CK
[05/17 17:13:55    335s]   DelayCorner_WC:both.late    0.001    0.100    0.101    N      N      explicit  mcs4_core_i4004_sp_board_row_reg[1]/CK
[05/17 17:13:55    335s]   DelayCorner_WC:both.late    0.001    0.100    0.101    N      N      explicit  mcs4_core_i4004_tio_board_timing_generator_a22_reg/CK
[05/17 17:13:55    335s]   DelayCorner_WC:both.late    0.001    0.100    0.101    N      N      explicit  mcs4_core_i4004_tio_board_timing_generator_m22_reg/CK
[05/17 17:13:55    335s]   DelayCorner_WC:both.late    0.001    0.100    0.101    N      N      explicit  mcs4_core_i4004_sp_board_row_reg[2]/CK
[05/17 17:13:55    335s]   DelayCorner_WC:both.late    0.001    0.100    0.101    N      N      explicit  mcs4_core_i4004_id_board_opa_reg[0]/CK
[05/17 17:13:55    335s]   DelayCorner_WC:both.late    0.001    0.100    0.101    N      N      explicit  mcs4_core_i4004_tio_board_timing_generator_m12_reg/CK
[05/17 17:13:55    335s]   ------------------------------------------------------------------------------------------------------------------------------------
[05/17 17:13:55    335s]   
[05/17 17:13:55    335s]   Target sources:
[05/17 17:13:55    335s]   auto extracted - target was extracted from SDC.
[05/17 17:13:55    335s]   auto computed - target was computed when balancing trees.
[05/17 17:13:55    335s]   explicit - target is explicitly set via target_max_trans property.
[05/17 17:13:55    335s]   pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[05/17 17:13:55    335s]   liberty explicit - target is explicitly set via max_transition from liberty library.
[05/17 17:13:55    335s]   
[05/17 17:13:55    335s]   Found 0 pins on nets marked dont_touch that have slew violations.
[05/17 17:13:55    335s]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[05/17 17:13:55    335s]   Found 0 pins on nets marked ideal_network that have slew violations.
[05/17 17:13:55    335s]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[05/17 17:13:55    335s]   
[05/17 17:13:55    335s]   
[05/17 17:13:55    335s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/17 17:13:55    335s] Synthesizing clock trees done.
[05/17 17:13:55    335s] Tidy Up And Update Timing...
[05/17 17:13:55    335s] External - Set all clocks to propagated mode...
[05/17 17:13:55    335s] Innovus updating I/O latencies
[05/17 17:13:55    336s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/17 17:13:55    336s] #################################################################################
[05/17 17:13:55    336s] # Design Stage: PreRoute
[05/17 17:13:55    336s] # Design Name: mcs4_pad_frame
[05/17 17:13:55    336s] # Design Mode: 45nm
[05/17 17:13:55    336s] # Analysis Mode: MMMC OCV 
[05/17 17:13:55    336s] # Parasitics Mode: No SPEF/RCDB 
[05/17 17:13:55    336s] # Signoff Settings: SI Off 
[05/17 17:13:55    336s] #################################################################################
[05/17 17:13:55    336s] Topological Sorting (REAL = 0:00:00.0, MEM = 1724.2M, InitMEM = 1724.2M)
[05/17 17:13:55    336s] Start delay calculation (fullDC) (1 T). (MEM=1724.25)
[05/17 17:13:55    336s] End AAE Lib Interpolated Model. (MEM=1732.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:13:56    336s] Total number of fetched objects 1925
[05/17 17:13:56    336s] Total number of fetched objects 1925
[05/17 17:13:56    336s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/17 17:13:56    336s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:13:56    336s] End delay calculation. (MEM=1759.13 CPU=0:00:00.2 REAL=0:00:01.0)
[05/17 17:13:56    336s] End delay calculation (fullDC). (MEM=1759.13 CPU=0:00:00.3 REAL=0:00:01.0)
[05/17 17:13:56    336s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1759.1M) ***
[05/17 17:13:56    336s] Setting all clocks to propagated mode.
[05/17 17:13:56    336s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.8 real=0:00:00.8)
[05/17 17:13:56    336s] Clock DAG stats after update timingGraph:
[05/17 17:13:56    336s]   cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/17 17:13:56    336s]   misc counts      : r=1, pp=0
[05/17 17:13:56    336s]   cell areas       : b=89.946um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14489.946um^2
[05/17 17:13:56    336s]   cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.407pF
[05/17 17:13:56    336s]   sink capacitance : count=661, total=0.139pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/17 17:13:56    336s]   wire capacitance : top=0.000pF, trunk=0.094pF, leaf=0.252pF, total=0.346pF
[05/17 17:13:56    336s]   wire lengths     : top=0.000um, trunk=1665.290um, leaf=3922.235um, total=5587.525um
[05/17 17:13:56    336s]   hp wire lengths  : top=0.000um, trunk=1826.730um, leaf=1390.705um, total=3217.435um
[05/17 17:13:56    336s] Clock DAG net violations after update timingGraph:
[05/17 17:13:56    336s]   Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[05/17 17:13:56    336s]   Capacitance          : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[05/17 17:13:56    336s] Clock DAG primary half-corner transition distribution after update timingGraph:
[05/17 17:13:56    336s]   Trunk : target=0.100ns count=14 avg=0.074ns sd=0.023ns min=0.000ns max=0.100ns {1 <= 0.060ns, 10 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
[05/17 17:13:56    336s]   Leaf  : target=0.100ns count=8 avg=0.096ns sd=0.003ns min=0.093ns max=0.101ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 4 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/17 17:13:56    336s] Clock DAG library cell distribution after update timingGraph {count}:
[05/17 17:13:56    336s]    Bufs: CLKBUFX20: 5 CLKBUFX16: 4 CLKBUFX3: 8 CLKBUFX2: 3 
[05/17 17:13:56    336s]  Logics: PADDI: 1 
[05/17 17:13:56    336s] Clock DAG hash after update timingGraph: 3013369693660561106 14311524067454997729
[05/17 17:13:56    336s] Clock DAG hash after update timingGraph: 3013369693660561106 14311524067454997729
[05/17 17:13:56    336s] Primary reporting skew groups after update timingGraph:
[05/17 17:13:56    336s]   skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.686, max=2.696, avg=2.692, sd=0.002], skew [0.011 vs 0.105], 100% {2.686, 2.696} (wid=1.016 ws=0.005) (gid=1.680 gs=0.006)
[05/17 17:13:56    336s]       min path sink: mcs4_core_ram_0_ram2_ram_array_reg[9][2]/CK
[05/17 17:13:56    336s]       max path sink: mcs4_core_i4004_sp_board_dram_array_reg[6][7]/CK
[05/17 17:13:56    336s] Skew group summary after update timingGraph:
[05/17 17:13:56    336s]   skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.686, max=2.696, avg=2.692, sd=0.002], skew [0.011 vs 0.105], 100% {2.686, 2.696} (wid=1.016 ws=0.005) (gid=1.680 gs=0.006)
[05/17 17:13:56    336s]   skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.686, max=2.696, avg=2.692, sd=0.002], skew [0.011 vs 0.105], 100% {2.686, 2.696} (wid=1.016 ws=0.005) (gid=1.680 gs=0.006)
[05/17 17:13:56    336s] Logging CTS constraint violations...
[05/17 17:13:56    336s]   Clock tree My_CLK has 1 max_capacitance violation and 1 slew violation.
[05/17 17:13:56    336s] **WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree My_CLK at (130.710,500.000), in power domain auto-default. Achieved capacitance of 2.387pF.
[05/17 17:13:56    336s] Type 'man IMPCCOPT-1033' for more detail.
[05/17 17:13:56    336s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 99 slew violations below cell CTS_ccl_a_buf_00002 (a lib_cell CLKBUFX20) at (547.000,467.240), in power domain auto-default with half corner DelayCorner_WC:both.late. The worst violation was at the pin mcs4_core_i4004_tio_board_timing_generator_m12_reg/CK with a slew time target of 0.100ns. Achieved a slew time of 0.101ns.
[05/17 17:13:56    336s] 
[05/17 17:13:56    336s] Type 'man IMPCCOPT-1007' for more detail.
[05/17 17:13:56    336s] **WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 3.000ns (+/- 0.052ns) for skew group My_CLK/ConstraintMode_WC. Achieved shortest insertion delay of 2.686ns.
[05/17 17:13:56    336s] Type 'man IMPCCOPT-1026' for more detail.
[05/17 17:13:56    336s] Logging CTS constraint violations done.
[05/17 17:13:56    336s] Tidy Up And Update Timing done. (took cpu=0:00:00.8 real=0:00:00.8)
[05/17 17:13:56    336s] Runtime done. (took cpu=0:00:36.6 real=0:00:39.6)
[05/17 17:13:56    336s] Runtime Report Coverage % = 99.8
[05/17 17:13:56    336s] Runtime Summary
[05/17 17:13:56    336s] ===============
[05/17 17:13:56    336s] Clock Runtime:  (46%) Core CTS          18.26 (Init 2.33, Construction 4.12, Implementation 8.04, eGRPC 0.76, PostConditioning 1.05, Other 1.95)
[05/17 17:13:56    336s] Clock Runtime:  (44%) CTS services      17.43 (RefinePlace 0.78, EarlyGlobalClock 3.18, NanoRoute 12.95, ExtractRC 0.51, TimingAnalysis 0.00)
[05/17 17:13:56    336s] Clock Runtime:   (9%) Other CTS          3.82 (Init 1.10, CongRepair/EGR-DP 1.93, TimingUpdate 0.79, Other 0.00)
[05/17 17:13:56    336s] Clock Runtime: (100%) Total             39.51
[05/17 17:13:56    336s] 
[05/17 17:13:56    336s] 
[05/17 17:13:56    336s] Runtime Summary:
[05/17 17:13:56    336s] ================
[05/17 17:13:56    336s] 
[05/17 17:13:56    336s] ------------------------------------------------------------------------------------------------------------------------
[05/17 17:13:56    336s] wall   % time  children  called  name
[05/17 17:13:56    336s] ------------------------------------------------------------------------------------------------------------------------
[05/17 17:13:56    336s] 39.57  100.00   39.57      0       
[05/17 17:13:56    336s] 39.57  100.00   39.51      1     Runtime
[05/17 17:13:56    336s]  0.09    0.23    0.09      1     CCOpt::Phase::Initialization
[05/17 17:13:56    336s]  0.09    0.23    0.09      1       Check Prerequisites
[05/17 17:13:56    336s]  0.09    0.22    0.00      1         Leaving CCOpt scope - CheckPlace
[05/17 17:13:56    336s]  3.26    8.24    3.25      1     CCOpt::Phase::PreparingToBalance
[05/17 17:13:56    336s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[05/17 17:13:56    336s]  1.01    2.55    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[05/17 17:13:56    336s]  0.20    0.50    0.17      1       Legalization setup
[05/17 17:13:56    336s]  0.16    0.40    0.00      2         Leaving CCOpt scope - Initializing placement interface
[05/17 17:13:56    336s]  0.01    0.02    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[05/17 17:13:56    336s]  2.04    5.15    0.00      1       Validating CTS configuration
[05/17 17:13:56    336s]  0.00    0.00    0.00      1         Checking module port directions
[05/17 17:13:56    336s]  0.00    0.00    0.00      1         Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[05/17 17:13:56    336s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[05/17 17:13:56    336s]  0.08    0.20    0.06      1     Preparing To Balance
[05/17 17:13:56    336s]  0.01    0.03    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[05/17 17:13:56    336s]  0.05    0.13    0.00      1       Leaving CCOpt scope - Initializing placement interface
[05/17 17:13:56    336s]  7.31   18.46    7.31      1     CCOpt::Phase::Construction
[05/17 17:13:56    336s]  4.03   10.17    4.02      1       Stage::Clustering
[05/17 17:13:56    336s]  0.99    2.50    0.95      1         Clustering
[05/17 17:13:56    336s]  0.00    0.01    0.00      1           Initialize for clustering
[05/17 17:13:56    336s]  0.50    1.27    0.00      1           Bottom-up phase
[05/17 17:13:56    336s]  0.44    1.11    0.39      1           Legalizing clock trees
[05/17 17:13:56    336s]  0.29    0.74    0.00      1             Leaving CCOpt scope - ClockRefiner
[05/17 17:13:56    336s]  0.01    0.02    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[05/17 17:13:56    336s]  0.05    0.14    0.00      1             Leaving CCOpt scope - Initializing placement interface
[05/17 17:13:56    336s]  0.03    0.08    0.00      1             Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[05/17 17:13:56    336s]  3.03    7.66    2.94      1         CongRepair After Initial Clustering
[05/17 17:13:56    336s]  2.71    6.86    2.54      1           Leaving CCOpt scope - Early Global Route
[05/17 17:13:56    336s]  1.54    3.89    0.00      1             Early Global Route - eGR only step
[05/17 17:13:56    336s]  1.00    2.53    0.00      1             Congestion Repair
[05/17 17:13:56    336s]  0.18    0.46    0.00      1           Leaving CCOpt scope - extractRC
[05/17 17:13:56    336s]  0.05    0.12    0.00      1           Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[05/17 17:13:56    336s]  0.11    0.27    0.11      1       Stage::DRV Fixing
[05/17 17:13:56    336s]  0.05    0.13    0.00      1         Fixing clock tree slew time and max cap violations
[05/17 17:13:56    336s]  0.06    0.14    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[05/17 17:13:56    336s]  3.17    8.02    3.17      1       Stage::Insertion Delay Reduction
[05/17 17:13:56    336s]  0.02    0.06    0.00      1         Removing unnecessary root buffering
[05/17 17:13:56    336s]  0.04    0.10    0.00      1         Removing unconstrained drivers
[05/17 17:13:56    336s]  0.08    0.21    0.00      1         Reducing insertion delay 1
[05/17 17:13:56    336s]  0.68    1.72    0.00      1         Removing longest path buffering
[05/17 17:13:56    336s]  2.34    5.92    0.00      1         Reducing insertion delay 2
[05/17 17:13:56    336s]  8.13   20.55    8.12      1     CCOpt::Phase::Implementation
[05/17 17:13:56    336s]  0.35    0.89    0.33      1       Stage::Reducing Power
[05/17 17:13:56    336s]  0.06    0.14    0.00      1         Improving clock tree routing
[05/17 17:13:56    336s]  0.21    0.54    0.00      1         Reducing clock tree power 1
[05/17 17:13:56    336s]  0.00    0.00    0.00      1           Legalizing clock trees
[05/17 17:13:56    336s]  0.06    0.16    0.00      1         Reducing clock tree power 2
[05/17 17:13:56    336s]  2.32    5.85    2.26      1       Stage::Balancing
[05/17 17:13:56    336s]  2.02    5.10    1.99      1         Approximately balancing fragments step
[05/17 17:13:56    336s]  0.11    0.27    0.00      1           Resolve constraints - Approximately balancing fragments
[05/17 17:13:56    336s]  0.02    0.06    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[05/17 17:13:56    336s]  0.03    0.07    0.00      1           Moving gates to improve sub-tree skew
[05/17 17:13:56    336s]  0.13    0.33    0.00      1           Approximately balancing fragments bottom up
[05/17 17:13:56    336s]  1.71    4.31    0.00      1           Approximately balancing fragments, wire and cell delays
[05/17 17:13:56    336s]  0.04    0.10    0.00      1         Improving fragments clock skew
[05/17 17:13:56    336s]  0.11    0.29    0.07      1         Approximately balancing step
[05/17 17:13:56    336s]  0.04    0.11    0.00      1           Resolve constraints - Approximately balancing
[05/17 17:13:56    336s]  0.02    0.06    0.00      1           Approximately balancing, wire and cell delays
[05/17 17:13:56    336s]  0.04    0.09    0.00      1         Fixing clock tree overload
[05/17 17:13:56    336s]  0.05    0.12    0.00      1         Approximately balancing paths
[05/17 17:13:56    336s]  5.33   13.48    5.28      1       Stage::Polishing
[05/17 17:13:56    336s]  0.03    0.08    0.00      1         Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[05/17 17:13:56    336s]  0.06    0.15    0.00      1         Merging balancing drivers for power
[05/17 17:13:56    336s]  0.05    0.12    0.00      1         Improving clock skew
[05/17 17:13:56    336s]  2.01    5.08    1.91      1         Moving gates to reduce wire capacitance
[05/17 17:13:56    336s]  0.04    0.10    0.00      2           Artificially removing short and long paths
[05/17 17:13:56    336s]  0.25    0.62    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[05/17 17:13:56    336s]  0.00    0.01    0.00      1             Legalizing clock trees
[05/17 17:13:56    336s]  0.72    1.82    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[05/17 17:13:56    336s]  0.00    0.01    0.00      1             Legalizing clock trees
[05/17 17:13:56    336s]  0.19    0.48    0.00      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[05/17 17:13:56    336s]  0.00    0.01    0.00      1             Legalizing clock trees
[05/17 17:13:56    336s]  0.72    1.81    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[05/17 17:13:56    336s]  0.00    0.01    0.00      1             Legalizing clock trees
[05/17 17:13:56    336s]  0.25    0.62    0.03      1         Reducing clock tree power 3
[05/17 17:13:56    336s]  0.03    0.07    0.00      1           Artificially removing short and long paths
[05/17 17:13:56    336s]  0.00    0.01    0.00      1           Legalizing clock trees
[05/17 17:13:56    336s]  0.89    2.26    0.00      1         Improving insertion delay
[05/17 17:13:56    336s]  1.99    5.02    1.90      1         Wire Opt OverFix
[05/17 17:13:56    336s]  1.88    4.75    1.77      1           Wire Reduction extra effort
[05/17 17:13:56    336s]  0.03    0.07    0.00      1             Artificially removing short and long paths
[05/17 17:13:56    336s]  0.01    0.02    0.00      1             Global shorten wires A0
[05/17 17:13:56    336s]  1.41    3.57    0.00      2             Move For Wirelength - core
[05/17 17:13:56    336s]  0.01    0.02    0.00      1             Global shorten wires A1
[05/17 17:13:56    336s]  0.17    0.43    0.00      1             Global shorten wires B
[05/17 17:13:56    336s]  0.15    0.38    0.00      1             Move For Wirelength - branch
[05/17 17:13:56    336s]  0.02    0.04    0.02      1           Optimizing orientation
[05/17 17:13:56    336s]  0.02    0.04    0.00      1             FlipOpt
[05/17 17:13:56    336s]  0.12    0.31    0.10      1       Stage::Updating netlist
[05/17 17:13:56    336s]  0.01    0.02    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[05/17 17:13:56    336s]  0.09    0.23    0.00      1         Leaving CCOpt scope - ClockRefiner
[05/17 17:13:56    336s]  2.55    6.44    2.33      1     CCOpt::Phase::eGRPC
[05/17 17:13:56    336s]  1.50    3.80    1.47      1       Leaving CCOpt scope - Routing Tools
[05/17 17:13:56    336s]  1.47    3.72    0.00      1         Early Global Route - eGR only step
[05/17 17:13:56    336s]  0.15    0.37    0.00      1       Leaving CCOpt scope - extractRC
[05/17 17:13:56    336s]  0.07    0.17    0.00      1       Leaving CCOpt scope - Initializing placement interface
[05/17 17:13:56    336s]  0.05    0.12    0.05      1       Reset bufferability constraints
[05/17 17:13:56    336s]  0.05    0.12    0.00      1         Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[05/17 17:13:56    336s]  0.06    0.14    0.01      1       eGRPC Moving buffers
[05/17 17:13:56    336s]  0.01    0.02    0.00      1         Violation analysis
[05/17 17:13:56    336s]  0.05    0.13    0.01      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[05/17 17:13:56    336s]  0.01    0.01    0.00      1         Artificially removing long paths
[05/17 17:13:56    336s]  0.07    0.16    0.00      1       eGRPC Fixing DRVs
[05/17 17:13:56    336s]  0.01    0.02    0.00      1       Reconnecting optimized routes
[05/17 17:13:56    336s]  0.01    0.03    0.00      1       Violation analysis
[05/17 17:13:56    336s]  0.19    0.49    0.00      1       Moving clock insts towards fanout
[05/17 17:13:56    336s]  0.01    0.03    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[05/17 17:13:56    336s]  0.16    0.42    0.00      1       Leaving CCOpt scope - ClockRefiner
[05/17 17:13:56    336s] 15.89   40.14   15.82      1     CCOpt::Phase::Routing
[05/17 17:13:56    336s] 15.59   39.39   15.49      1       Leaving CCOpt scope - Routing Tools
[05/17 17:13:56    336s]  1.61    4.06    0.00      1         Early Global Route - eGR->Nr High Frequency step
[05/17 17:13:56    336s] 12.95   32.73    0.00      1         NanoRoute
[05/17 17:13:56    336s]  0.93    2.35    0.00      1         Route Remaining Unrouted Nets
[05/17 17:13:56    336s]  0.18    0.46    0.00      1       Leaving CCOpt scope - extractRC
[05/17 17:13:56    336s]  0.05    0.13    0.00      1       Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[05/17 17:13:56    336s]  1.28    3.24    1.14      1     CCOpt::Phase::PostConditioning
[05/17 17:13:56    336s]  0.13    0.32    0.00      1       Leaving CCOpt scope - Initializing placement interface
[05/17 17:13:56    336s]  0.00    0.00    0.00      1       Reset bufferability constraints
[05/17 17:13:56    336s]  0.10    0.24    0.00      1       PostConditioning Upsizing To Fix DRVs
[05/17 17:13:56    336s]  0.07    0.17    0.00      1       Recomputing CTS skew targets
[05/17 17:13:56    336s]  0.06    0.15    0.00      1       PostConditioning Fixing DRVs
[05/17 17:13:56    336s]  0.40    1.02    0.00      1       Buffering to fix DRVs
[05/17 17:13:56    336s]  0.08    0.21    0.00      1       PostConditioning Fixing Skew by cell sizing
[05/17 17:13:56    336s]  0.01    0.03    0.00      1       Reconnecting optimized routes
[05/17 17:13:56    336s]  0.01    0.02    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[05/17 17:13:56    336s]  0.23    0.59    0.00      1       Leaving CCOpt scope - ClockRefiner
[05/17 17:13:56    336s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[05/17 17:13:56    336s]  0.05    0.12    0.00      1       Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[05/17 17:13:56    336s]  0.08    0.19    0.00      1     Post-balance tidy up or trial balance steps
[05/17 17:13:56    336s]  0.85    2.14    0.79      1     Tidy Up And Update Timing
[05/17 17:13:56    336s]  0.79    2.00    0.00      1       External - Set all clocks to propagated mode
[05/17 17:13:56    336s] ------------------------------------------------------------------------------------------------------------------------
[05/17 17:13:56    336s] 
[05/17 17:13:56    336s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/17 17:13:56    336s] Synthesizing clock trees with CCOpt done.
[05/17 17:13:56    336s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/17 17:13:56    336s] Type 'man IMPSP-9025' for more detail.
[05/17 17:13:56    336s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1333.4M, totSessionCpu=0:05:37 **
[05/17 17:13:56    336s] GigaOpt running with 1 threads.
[05/17 17:13:56    336s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/17 17:13:56    336s] Need call spDPlaceInit before registerPrioInstLoc.
[05/17 17:13:56    336s] *** InitOpt #1 [begin] : totSession cpu/real = 0:05:36.9/0:40:53.7 (0.1), mem = 1588.0M
[05/17 17:13:56    336s] OPERPROF: Starting DPlace-Init at level 1, MEM:1588.0M, EPOCH TIME: 1747516436.486408
[05/17 17:13:56    336s] z: 2, totalTracks: 1
[05/17 17:13:56    336s] z: 4, totalTracks: 1
[05/17 17:13:56    336s] z: 6, totalTracks: 1
[05/17 17:13:56    336s] z: 8, totalTracks: 1
[05/17 17:13:56    336s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/17 17:13:56    336s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1588.0M, EPOCH TIME: 1747516436.493781
[05/17 17:13:56    336s] 
[05/17 17:13:56    336s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:13:56    336s] OPERPROF:     Starting CMU at level 3, MEM:1588.0M, EPOCH TIME: 1747516436.527200
[05/17 17:13:56    336s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:1588.0M, EPOCH TIME: 1747516436.531225
[05/17 17:13:56    336s] 
[05/17 17:13:56    336s] Bad Lib Cell Checking (CMU) is done! (0)
[05/17 17:13:56    336s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.041, MEM:1588.0M, EPOCH TIME: 1747516436.534352
[05/17 17:13:56    336s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1588.0M, EPOCH TIME: 1747516436.534514
[05/17 17:13:56    336s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.003, MEM:1588.0M, EPOCH TIME: 1747516436.537259
[05/17 17:13:56    336s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1588.0MB).
[05/17 17:13:56    336s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.051, MEM:1588.0M, EPOCH TIME: 1747516436.537821
[05/17 17:13:56    336s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1588.0M, EPOCH TIME: 1747516436.538091
[05/17 17:13:56    336s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.008, MEM:1588.0M, EPOCH TIME: 1747516436.546004
[05/17 17:13:56    336s] 
[05/17 17:13:56    336s] Creating Lib Analyzer ...
[05/17 17:13:56    336s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/17 17:13:56    336s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/17 17:13:56    336s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/17 17:13:56    336s] 
[05/17 17:13:56    336s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/17 17:13:57    337s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:38 mem=1612.0M
[05/17 17:13:57    337s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:38 mem=1612.0M
[05/17 17:13:57    337s] Creating Lib Analyzer, finished. 
[05/17 17:13:57    337s] Effort level <high> specified for reg2reg path_group
[05/17 17:13:57    337s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1366.5M, totSessionCpu=0:05:38 **
[05/17 17:13:57    337s] *** optDesign -postCTS ***
[05/17 17:13:57    337s] DRC Margin: user margin 0.0; extra margin 0.2
[05/17 17:13:57    337s] Hold Target Slack: user slack 0
[05/17 17:13:57    337s] Setup Target Slack: user slack 0; extra slack 0.0
[05/17 17:13:57    337s] setUsefulSkewMode -ecoRoute false
[05/17 17:13:57    337s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[05/17 17:13:57    337s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1614.0M, EPOCH TIME: 1747516437.535717
[05/17 17:13:57    337s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.031, MEM:1614.0M, EPOCH TIME: 1747516437.567005
[05/17 17:13:57    337s] Multi-VT timing optimization disabled based on library information.
[05/17 17:13:57    337s] 
[05/17 17:13:57    337s] TimeStamp Deleting Cell Server Begin ...
[05/17 17:13:57    337s] Deleting Lib Analyzer.
[05/17 17:13:57    337s] 
[05/17 17:13:57    337s] TimeStamp Deleting Cell Server End ...
[05/17 17:13:57    337s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/17 17:13:57    337s] 
[05/17 17:13:57    337s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/17 17:13:57    337s] Summary for sequential cells identification: 
[05/17 17:13:57    337s]   Identified SBFF number: 104
[05/17 17:13:57    337s]   Identified MBFF number: 16
[05/17 17:13:57    337s]   Identified SB Latch number: 0
[05/17 17:13:57    337s]   Identified MB Latch number: 0
[05/17 17:13:57    337s]   Not identified SBFF number: 16
[05/17 17:13:57    337s]   Not identified MBFF number: 0
[05/17 17:13:57    337s]   Not identified SB Latch number: 0
[05/17 17:13:57    337s]   Not identified MB Latch number: 0
[05/17 17:13:57    337s]   Number of sequential cells which are not FFs: 32
[05/17 17:13:57    337s]  Visiting view : AnalysisView_WC
[05/17 17:13:57    337s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:13:57    337s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:13:57    337s]  Visiting view : AnalysisView_BC
[05/17 17:13:57    337s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/17 17:13:57    337s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/17 17:13:57    337s]  Visiting view : AnalysisView_WC
[05/17 17:13:57    337s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:13:57    337s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:13:57    337s]  Visiting view : AnalysisView_BC
[05/17 17:13:57    337s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/17 17:13:57    337s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/17 17:13:57    337s] TLC MultiMap info (StdDelay):
[05/17 17:13:57    337s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/17 17:13:57    337s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/17 17:13:57    337s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/17 17:13:57    337s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/17 17:13:57    337s]  Setting StdDelay to: 38ps
[05/17 17:13:57    337s] 
[05/17 17:13:57    337s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/17 17:13:57    337s] 
[05/17 17:13:57    337s] TimeStamp Deleting Cell Server Begin ...
[05/17 17:13:57    337s] 
[05/17 17:13:57    337s] TimeStamp Deleting Cell Server End ...
[05/17 17:13:57    337s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1614.0M, EPOCH TIME: 1747516437.659521
[05/17 17:13:57    337s] All LLGs are deleted
[05/17 17:13:57    337s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1614.0M, EPOCH TIME: 1747516437.659672
[05/17 17:13:57    337s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1614.0M, EPOCH TIME: 1747516437.659760
[05/17 17:13:57    337s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.004, MEM:1606.0M, EPOCH TIME: 1747516437.663326
[05/17 17:13:57    337s] Start to check current routing status for nets...
[05/17 17:13:57    338s] All nets are already routed correctly.
[05/17 17:13:57    338s] End to check current routing status for nets (mem=1606.0M)
[05/17 17:13:57    338s] 
[05/17 17:13:57    338s] Creating Lib Analyzer ...
[05/17 17:13:57    338s] 
[05/17 17:13:57    338s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/17 17:13:57    338s] Summary for sequential cells identification: 
[05/17 17:13:57    338s]   Identified SBFF number: 104
[05/17 17:13:57    338s]   Identified MBFF number: 16
[05/17 17:13:57    338s]   Identified SB Latch number: 0
[05/17 17:13:57    338s]   Identified MB Latch number: 0
[05/17 17:13:57    338s]   Not identified SBFF number: 16
[05/17 17:13:57    338s]   Not identified MBFF number: 0
[05/17 17:13:57    338s]   Not identified SB Latch number: 0
[05/17 17:13:57    338s]   Not identified MB Latch number: 0
[05/17 17:13:57    338s]   Number of sequential cells which are not FFs: 32
[05/17 17:13:57    338s]  Visiting view : AnalysisView_WC
[05/17 17:13:57    338s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/17 17:13:57    338s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:13:57    338s]  Visiting view : AnalysisView_BC
[05/17 17:13:57    338s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[05/17 17:13:57    338s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/17 17:13:57    338s]  Visiting view : AnalysisView_WC
[05/17 17:13:57    338s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/17 17:13:57    338s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:13:57    338s]  Visiting view : AnalysisView_BC
[05/17 17:13:57    338s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[05/17 17:13:57    338s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/17 17:13:57    338s] TLC MultiMap info (StdDelay):
[05/17 17:13:57    338s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/17 17:13:57    338s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/17 17:13:57    338s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 10ps
[05/17 17:13:57    338s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 41.7ps
[05/17 17:13:57    338s]  Setting StdDelay to: 41.7ps
[05/17 17:13:57    338s] 
[05/17 17:13:57    338s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/17 17:13:57    338s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/17 17:13:57    338s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/17 17:13:57    338s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/17 17:13:57    338s] 
[05/17 17:13:57    338s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/17 17:13:58    338s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:39 mem=1616.1M
[05/17 17:13:58    338s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:39 mem=1616.1M
[05/17 17:13:58    338s] Creating Lib Analyzer, finished. 
[05/17 17:13:58    338s] ### Creating TopoMgr, started
[05/17 17:13:58    338s] ### Creating TopoMgr, finished
[05/17 17:13:58    338s] 
[05/17 17:13:58    338s] Footprint cell information for calculating maxBufDist
[05/17 17:13:58    338s] *info: There are 10 candidate Buffer cells
[05/17 17:13:58    338s] *info: There are 12 candidate Inverter cells
[05/17 17:13:58    338s] 
[05/17 17:13:58    339s] #optDebug: Start CG creation (mem=1644.7M)
[05/17 17:13:58    339s]  ...initializing CG  maxDriveDist 1248.131000 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 124.813000 
[05/17 17:13:59    339s] (cpu=0:00:00.2, mem=1840.0M)
[05/17 17:13:59    339s]  ...processing cgPrt (cpu=0:00:00.2, mem=1840.0M)
[05/17 17:13:59    339s]  ...processing cgEgp (cpu=0:00:00.2, mem=1840.0M)
[05/17 17:13:59    339s]  ...processing cgPbk (cpu=0:00:00.2, mem=1840.0M)
[05/17 17:13:59    339s]  ...processing cgNrb(cpu=0:00:00.2, mem=1840.0M)
[05/17 17:13:59    339s]  ...processing cgObs (cpu=0:00:00.2, mem=1840.0M)
[05/17 17:13:59    339s]  ...processing cgCon (cpu=0:00:00.2, mem=1840.0M)
[05/17 17:13:59    339s]  ...processing cgPdm (cpu=0:00:00.2, mem=1840.0M)
[05/17 17:13:59    339s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=1840.0M)
[05/17 17:13:59    339s] Compute RC Scale Done ...
[05/17 17:13:59    339s] All LLGs are deleted
[05/17 17:13:59    339s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1830.4M, EPOCH TIME: 1747516439.221262
[05/17 17:13:59    339s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1830.4M, EPOCH TIME: 1747516439.221761
[05/17 17:13:59    339s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1830.4M, EPOCH TIME: 1747516439.224646
[05/17 17:13:59    339s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1830.4M, EPOCH TIME: 1747516439.226172
[05/17 17:13:59    339s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1830.4M, EPOCH TIME: 1747516439.264068
[05/17 17:13:59    339s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1830.4M, EPOCH TIME: 1747516439.265140
[05/17 17:13:59    339s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1830.4M, EPOCH TIME: 1747516439.281315
[05/17 17:13:59    339s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.008, MEM:1830.4M, EPOCH TIME: 1747516439.289473
[05/17 17:13:59    339s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.066, MEM:1830.4M, EPOCH TIME: 1747516439.292612
[05/17 17:13:59    339s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.072, MEM:1830.4M, EPOCH TIME: 1747516439.296589
[05/17 17:13:59    339s] Starting delay calculation for Setup views
[05/17 17:13:59    339s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/17 17:13:59    339s] #################################################################################
[05/17 17:13:59    339s] # Design Stage: PreRoute
[05/17 17:13:59    339s] # Design Name: mcs4_pad_frame
[05/17 17:13:59    339s] # Design Mode: 45nm
[05/17 17:13:59    339s] # Analysis Mode: MMMC OCV 
[05/17 17:13:59    339s] # Parasitics Mode: No SPEF/RCDB 
[05/17 17:13:59    339s] # Signoff Settings: SI Off 
[05/17 17:13:59    339s] #################################################################################
[05/17 17:13:59    339s] Calculate early delays in OCV mode...
[05/17 17:13:59    339s] Calculate late delays in OCV mode...
[05/17 17:13:59    339s] Calculate early delays in OCV mode...
[05/17 17:13:59    339s] Calculate late delays in OCV mode...
[05/17 17:13:59    339s] Topological Sorting (REAL = 0:00:00.0, MEM = 1830.4M, InitMEM = 1830.4M)
[05/17 17:13:59    339s] Start delay calculation (fullDC) (1 T). (MEM=1830.44)
[05/17 17:13:59    339s] End AAE Lib Interpolated Model. (MEM=1850.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:13:59    340s] Total number of fetched objects 1925
[05/17 17:14:00    340s] Total number of fetched objects 1925
[05/17 17:14:00    340s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:14:00    340s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/17 17:14:00    340s] End delay calculation. (MEM=1834.45 CPU=0:00:00.6 REAL=0:00:01.0)
[05/17 17:14:00    340s] End delay calculation (fullDC). (MEM=1834.45 CPU=0:00:00.8 REAL=0:00:01.0)
[05/17 17:14:00    340s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1834.4M) ***
[05/17 17:14:00    340s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:05:41 mem=1834.4M)
[05/17 17:14:00    340s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.658  | 45.666  | 40.658  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |     10 (437)     |   -1.310   |     14 (449)     |
|   max_fanout   |     23 (23)      |     0      |     31 (31)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 6.256%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1502.4M, totSessionCpu=0:05:41 **
[05/17 17:14:00    340s] *** InitOpt #1 [finish] : cpu/real = 0:00:03.9/0:00:04.0 (1.0), totSession cpu/real = 0:05:40.7/0:40:57.7 (0.1), mem = 1746.7M
[05/17 17:14:00    340s] 
[05/17 17:14:00    340s] =============================================================================================
[05/17 17:14:00    340s]  Step TAT Report for InitOpt #1                                                 21.12-s106_1
[05/17 17:14:00    340s] =============================================================================================
[05/17 17:14:00    340s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:14:00    340s] ---------------------------------------------------------------------------------------------
[05/17 17:14:00    340s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:14:00    340s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.5 % )     0:00:01.3 /  0:00:01.2    1.0
[05/17 17:14:00    340s] [ DrvReport              ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.1
[05/17 17:14:00    340s] [ CellServerInit         ]      2   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.7
[05/17 17:14:00    340s] [ LibAnalyzerInit        ]      2   0:00:01.5  (  37.8 % )     0:00:01.5 /  0:00:01.5    1.0
[05/17 17:14:00    340s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:14:00    340s] [ SteinerInterfaceInit   ]      1   0:00:00.8  (  19.4 % )     0:00:00.8 /  0:00:00.8    1.0
[05/17 17:14:00    340s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:14:00    340s] [ TimingUpdate           ]      1   0:00:00.1  (   2.5 % )     0:00:01.0 /  0:00:01.0    1.0
[05/17 17:14:00    340s] [ FullDelayCalc          ]      1   0:00:00.9  (  22.3 % )     0:00:00.9 /  0:00:00.9    1.0
[05/17 17:14:00    340s] [ TimingReport           ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.0
[05/17 17:14:00    340s] [ MISC                   ]          0:00:00.4  (  10.4 % )     0:00:00.4 /  0:00:00.4    0.9
[05/17 17:14:00    340s] ---------------------------------------------------------------------------------------------
[05/17 17:14:00    340s]  InitOpt #1 TOTAL                   0:00:04.0  ( 100.0 % )     0:00:04.0 /  0:00:03.9    1.0
[05/17 17:14:00    340s] ---------------------------------------------------------------------------------------------
[05/17 17:14:00    340s] 
[05/17 17:14:00    340s] ** INFO : this run is activating low effort ccoptDesign flow
[05/17 17:14:00    340s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/17 17:14:00    340s] ### Creating PhyDesignMc. totSessionCpu=0:05:41 mem=1746.7M
[05/17 17:14:00    340s] OPERPROF: Starting DPlace-Init at level 1, MEM:1746.7M, EPOCH TIME: 1747516440.483568
[05/17 17:14:00    340s] z: 2, totalTracks: 1
[05/17 17:14:00    340s] z: 4, totalTracks: 1
[05/17 17:14:00    340s] z: 6, totalTracks: 1
[05/17 17:14:00    340s] z: 8, totalTracks: 1
[05/17 17:14:00    340s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/17 17:14:00    340s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1746.7M, EPOCH TIME: 1747516440.488626
[05/17 17:14:00    340s] 
[05/17 17:14:00    340s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:14:00    340s] 
[05/17 17:14:00    340s]  Skipping Bad Lib Cell Checking (CMU) !
[05/17 17:14:00    340s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.042, MEM:1746.7M, EPOCH TIME: 1747516440.530651
[05/17 17:14:00    340s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1746.7M, EPOCH TIME: 1747516440.530788
[05/17 17:14:00    340s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1746.7M, EPOCH TIME: 1747516440.530858
[05/17 17:14:00    340s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1746.7MB).
[05/17 17:14:00    340s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.048, MEM:1746.7M, EPOCH TIME: 1747516440.531344
[05/17 17:14:00    340s] TotalInstCnt at PhyDesignMc Initialization: 1,887
[05/17 17:14:00    340s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:41 mem=1746.7M
[05/17 17:14:00    340s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1746.7M, EPOCH TIME: 1747516440.536302
[05/17 17:14:00    340s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.008, MEM:1746.7M, EPOCH TIME: 1747516440.544630
[05/17 17:14:00    340s] TotalInstCnt at PhyDesignMc Destruction: 1,887
[05/17 17:14:00    340s] OPTC: m1 20.0 20.0
[05/17 17:14:00    340s] #optDebug: fT-E <X 2 0 0 1>
[05/17 17:14:00    340s] -congRepairInPostCTS false                 # bool, default=false, private
[05/17 17:14:00    340s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 83.4
[05/17 17:14:00    340s] Begin: GigaOpt Route Type Constraints Refinement
[05/17 17:14:00    340s] *** CongRefineRouteType #1 [begin] : totSession cpu/real = 0:05:41.0/0:40:58.0 (0.1), mem = 1746.7M
[05/17 17:14:00    340s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.10379.1
[05/17 17:14:00    340s] ### Creating RouteCongInterface, started
[05/17 17:14:00    341s] 
[05/17 17:14:00    341s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/17 17:14:00    341s] 
[05/17 17:14:00    341s] #optDebug: {0, 1.000}
[05/17 17:14:00    341s] ### Creating RouteCongInterface, finished
[05/17 17:14:00    341s] Updated routing constraints on 0 nets.
[05/17 17:14:00    341s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.10379.1
[05/17 17:14:00    341s] Bottom Preferred Layer:
[05/17 17:14:00    341s] +---------------+------------+----------+
[05/17 17:14:00    341s] |     Layer     |    CLK     |   Rule   |
[05/17 17:14:00    341s] +---------------+------------+----------+
[05/17 17:14:00    341s] | Metal3 (z=3)  |         22 | default  |
[05/17 17:14:00    341s] +---------------+------------+----------+
[05/17 17:14:00    341s] *** CongRefineRouteType #1 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:05:41.1/0:40:58.1 (0.1), mem = 1746.7M
[05/17 17:14:00    341s] 
[05/17 17:14:00    341s] =============================================================================================
[05/17 17:14:00    341s]  Step TAT Report for CongRefineRouteType #1                                     21.12-s106_1
[05/17 17:14:00    341s] =============================================================================================
[05/17 17:14:00    341s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:14:00    341s] ---------------------------------------------------------------------------------------------
[05/17 17:14:00    341s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  67.2 % )     0:00:00.1 /  0:00:00.1    1.0
[05/17 17:14:00    341s] [ MISC                   ]          0:00:00.0  (  32.8 % )     0:00:00.0 /  0:00:00.0    0.8
[05/17 17:14:00    341s] ---------------------------------------------------------------------------------------------
[05/17 17:14:00    341s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/17 17:14:00    341s] ---------------------------------------------------------------------------------------------
[05/17 17:14:00    341s] 
[05/17 17:14:00    341s] End: GigaOpt Route Type Constraints Refinement
[05/17 17:14:00    341s] *** Starting optimizing excluded clock nets MEM= 1746.7M) ***
[05/17 17:14:00    341s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1746.7M) ***
[05/17 17:14:00    341s] *** Starting optimizing excluded clock nets MEM= 1746.7M) ***
[05/17 17:14:00    341s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1746.7M) ***
[05/17 17:14:00    341s] Info: Done creating the CCOpt slew target map.
[05/17 17:14:00    341s] Begin: GigaOpt high fanout net optimization
[05/17 17:14:00    341s] GigaOpt HFN: use maxLocalDensity 1.2
[05/17 17:14:00    341s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/17 17:14:00    341s] *** DrvOpt #1 [begin] : totSession cpu/real = 0:05:41.1/0:40:58.2 (0.1), mem = 1746.7M
[05/17 17:14:00    341s] Info: 21 io nets excluded
[05/17 17:14:00    341s] Info: 21 nets with fixed/cover wires excluded.
[05/17 17:14:00    341s] Info: 22 clock nets excluded from IPO operation.
[05/17 17:14:00    341s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.10379.2
[05/17 17:14:00    341s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/17 17:14:00    341s] ### Creating PhyDesignMc. totSessionCpu=0:05:41 mem=1746.7M
[05/17 17:14:00    341s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/17 17:14:00    341s] OPERPROF: Starting DPlace-Init at level 1, MEM:1746.7M, EPOCH TIME: 1747516440.912415
[05/17 17:14:00    341s] z: 2, totalTracks: 1
[05/17 17:14:00    341s] z: 4, totalTracks: 1
[05/17 17:14:00    341s] z: 6, totalTracks: 1
[05/17 17:14:00    341s] z: 8, totalTracks: 1
[05/17 17:14:00    341s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/17 17:14:00    341s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1746.7M, EPOCH TIME: 1747516440.923040
[05/17 17:14:00    341s] 
[05/17 17:14:00    341s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:14:00    341s] 
[05/17 17:14:00    341s]  Skipping Bad Lib Cell Checking (CMU) !
[05/17 17:14:00    341s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.058, MEM:1746.7M, EPOCH TIME: 1747516440.981153
[05/17 17:14:00    341s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1746.7M, EPOCH TIME: 1747516440.981270
[05/17 17:14:00    341s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1746.7M, EPOCH TIME: 1747516440.981339
[05/17 17:14:00    341s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1746.7MB).
[05/17 17:14:00    341s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.073, MEM:1746.7M, EPOCH TIME: 1747516440.984957
[05/17 17:14:01    341s] TotalInstCnt at PhyDesignMc Initialization: 1,887
[05/17 17:14:01    341s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:41 mem=1746.7M
[05/17 17:14:01    341s] ### Creating RouteCongInterface, started
[05/17 17:14:01    341s] 
[05/17 17:14:01    341s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/17 17:14:01    341s] 
[05/17 17:14:01    341s] #optDebug: {0, 1.000}
[05/17 17:14:01    341s] ### Creating RouteCongInterface, finished
[05/17 17:14:01    341s] {MG  {8 0 1 0.0251806}  {10 0 5.8 0.140527} }
[05/17 17:14:01    341s] ### Creating LA Mngr. totSessionCpu=0:05:41 mem=1746.7M
[05/17 17:14:01    341s] ### Creating LA Mngr, finished. totSessionCpu=0:05:41 mem=1746.7M
[05/17 17:14:01    341s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/17 17:14:01    341s] Total-nets :: 1909, Stn-nets :: 24, ratio :: 1.2572 %, Total-len 52002.2, Stn-len 341.93
[05/17 17:14:01    341s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1784.9M, EPOCH TIME: 1747516441.352694
[05/17 17:14:01    341s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.011, MEM:1746.9M, EPOCH TIME: 1747516441.363578
[05/17 17:14:01    341s] TotalInstCnt at PhyDesignMc Destruction: 1,887
[05/17 17:14:01    341s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.10379.2
[05/17 17:14:01    341s] *** DrvOpt #1 [finish] : cpu/real = 0:00:00.4/0:00:00.5 (0.9), totSession cpu/real = 0:05:41.6/0:40:58.6 (0.1), mem = 1746.9M
[05/17 17:14:01    341s] 
[05/17 17:14:01    341s] =============================================================================================
[05/17 17:14:01    341s]  Step TAT Report for DrvOpt #1                                                  21.12-s106_1
[05/17 17:14:01    341s] =============================================================================================
[05/17 17:14:01    341s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:14:01    341s] ---------------------------------------------------------------------------------------------
[05/17 17:14:01    341s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:14:01    341s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  21.5 % )     0:00:00.1 /  0:00:00.1    0.9
[05/17 17:14:01    341s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  15.9 % )     0:00:00.1 /  0:00:00.1    0.9
[05/17 17:14:01    341s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:14:01    341s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:14:01    341s] [ MISC                   ]          0:00:00.3  (  62.3 % )     0:00:00.3 /  0:00:00.3    0.9
[05/17 17:14:01    341s] ---------------------------------------------------------------------------------------------
[05/17 17:14:01    341s]  DrvOpt #1 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.4    0.9
[05/17 17:14:01    341s] ---------------------------------------------------------------------------------------------
[05/17 17:14:01    341s] 
[05/17 17:14:01    341s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/17 17:14:01    341s] End: GigaOpt high fanout net optimization
[05/17 17:14:01    341s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/17 17:14:01    341s] Deleting Lib Analyzer.
[05/17 17:14:01    341s] Begin: GigaOpt DRV Optimization
[05/17 17:14:01    341s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[05/17 17:14:01    341s] *** DrvOpt #2 [begin] : totSession cpu/real = 0:05:41.6/0:40:58.7 (0.1), mem = 1762.9M
[05/17 17:14:01    341s] Info: 21 io nets excluded
[05/17 17:14:01    341s] Info: 21 nets with fixed/cover wires excluded.
[05/17 17:14:01    341s] Info: 22 clock nets excluded from IPO operation.
[05/17 17:14:01    341s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.10379.3
[05/17 17:14:01    341s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/17 17:14:01    341s] ### Creating PhyDesignMc. totSessionCpu=0:05:42 mem=1762.9M
[05/17 17:14:01    341s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/17 17:14:01    341s] OPERPROF: Starting DPlace-Init at level 1, MEM:1762.9M, EPOCH TIME: 1747516441.466421
[05/17 17:14:01    341s] z: 2, totalTracks: 1
[05/17 17:14:01    341s] z: 4, totalTracks: 1
[05/17 17:14:01    341s] z: 6, totalTracks: 1
[05/17 17:14:01    341s] z: 8, totalTracks: 1
[05/17 17:14:01    341s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/17 17:14:01    341s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1762.9M, EPOCH TIME: 1747516441.471554
[05/17 17:14:01    341s] 
[05/17 17:14:01    341s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:14:01    341s] 
[05/17 17:14:01    341s]  Skipping Bad Lib Cell Checking (CMU) !
[05/17 17:14:01    341s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.044, MEM:1762.9M, EPOCH TIME: 1747516441.515513
[05/17 17:14:01    341s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1762.9M, EPOCH TIME: 1747516441.515664
[05/17 17:14:01    341s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1762.9M, EPOCH TIME: 1747516441.515737
[05/17 17:14:01    341s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1762.9MB).
[05/17 17:14:01    341s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.050, MEM:1762.9M, EPOCH TIME: 1747516441.516254
[05/17 17:14:01    341s] TotalInstCnt at PhyDesignMc Initialization: 1,887
[05/17 17:14:01    341s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:42 mem=1762.9M
[05/17 17:14:01    341s] ### Creating RouteCongInterface, started
[05/17 17:14:01    341s] 
[05/17 17:14:01    341s] Creating Lib Analyzer ...
[05/17 17:14:01    341s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/17 17:14:01    341s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/17 17:14:01    341s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/17 17:14:01    341s] 
[05/17 17:14:01    341s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/17 17:14:02    342s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:42 mem=1762.9M
[05/17 17:14:02    342s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:42 mem=1762.9M
[05/17 17:14:02    342s] Creating Lib Analyzer, finished. 
[05/17 17:14:02    342s] 
[05/17 17:14:02    342s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/17 17:14:02    342s] 
[05/17 17:14:02    342s] #optDebug: {0, 1.000}
[05/17 17:14:02    342s] ### Creating RouteCongInterface, finished
[05/17 17:14:02    342s] {MG  {8 0 1 0.0251806}  {10 0 5.8 0.140527} }
[05/17 17:14:02    342s] ### Creating LA Mngr. totSessionCpu=0:05:42 mem=1762.9M
[05/17 17:14:02    342s] ### Creating LA Mngr, finished. totSessionCpu=0:05:42 mem=1762.9M
[05/17 17:14:02    342s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1820.1M, EPOCH TIME: 1747516442.614819
[05/17 17:14:02    342s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1820.1M, EPOCH TIME: 1747516442.615118
[05/17 17:14:02    342s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/17 17:14:02    342s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/17 17:14:02    342s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/17 17:14:02    342s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/17 17:14:02    342s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/17 17:14:02    342s] Info: violation cost 3355.230957 (cap = 0.000000, tran = 3355.230957, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/17 17:14:02    342s] |    23|   509|    -4.07|     2|     4|    -2.19|    23|    23|     0|     0|    40.66|     0.00|       0|       0|       0|  6.26%|          |         |
[05/17 17:14:03    343s] Info: violation cost 37.672768 (cap = 0.000000, tran = 37.672768, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/17 17:14:03    343s] |     4|    11|    -4.07|     2|     4|    -2.19|    26|    26|     0|     0|    40.93|     0.00|      12|       4|      10|  6.29%| 0:00:01.0|  1895.4M|
[05/17 17:14:03    343s] Info: violation cost 37.672768 (cap = 0.000000, tran = 37.672768, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/17 17:14:03    343s] |     4|    11|    -4.07|     2|     4|    -2.19|    26|    26|     0|     0|    40.93|     0.00|       0|       0|       0|  6.29%| 0:00:00.0|  1895.4M|
[05/17 17:14:03    343s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/17 17:14:03    343s] 
[05/17 17:14:03    343s] ###############################################################################
[05/17 17:14:03    343s] #
[05/17 17:14:03    343s] #  Large fanout net report:  
[05/17 17:14:03    343s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/17 17:14:03    343s] #     - current density: 6.29
[05/17 17:14:03    343s] #
[05/17 17:14:03    343s] #  List of high fanout nets:
[05/17 17:14:03    343s] #
[05/17 17:14:03    343s] ###############################################################################
[05/17 17:14:03    343s] Bottom Preferred Layer:
[05/17 17:14:03    343s] +---------------+------------+----------+
[05/17 17:14:03    343s] |     Layer     |    CLK     |   Rule   |
[05/17 17:14:03    343s] +---------------+------------+----------+
[05/17 17:14:03    343s] | Metal3 (z=3)  |         22 | default  |
[05/17 17:14:03    343s] +---------------+------------+----------+
[05/17 17:14:03    343s] 
[05/17 17:14:03    343s] 
[05/17 17:14:03    343s] =======================================================================
[05/17 17:14:03    343s]                 Reasons for remaining drv violations
[05/17 17:14:03    343s] =======================================================================
[05/17 17:14:03    343s] *info: Total 4 net(s) have violations which can't be fixed by DRV optimization.
[05/17 17:14:03    343s] 
[05/17 17:14:03    343s] MultiBuffering failure reasons
[05/17 17:14:03    343s] ------------------------------------------------
[05/17 17:14:03    343s] *info:     1 net(s): Could not be fixed because the gain is not enough.
[05/17 17:14:03    343s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[05/17 17:14:03    343s] *info:     2 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[05/17 17:14:03    343s] 
[05/17 17:14:03    343s] 
[05/17 17:14:03    343s] *** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=1895.4M) ***
[05/17 17:14:03    343s] 
[05/17 17:14:03    343s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1895.4M, EPOCH TIME: 1747516443.489693
[05/17 17:14:03    343s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:1867.4M, EPOCH TIME: 1747516443.499098
[05/17 17:14:03    343s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1867.4M, EPOCH TIME: 1747516443.501058
[05/17 17:14:03    343s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1867.4M, EPOCH TIME: 1747516443.501209
[05/17 17:14:03    343s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1867.4M, EPOCH TIME: 1747516443.506186
[05/17 17:14:03    343s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.032, MEM:1867.4M, EPOCH TIME: 1747516443.537781
[05/17 17:14:03    343s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1867.4M, EPOCH TIME: 1747516443.537925
[05/17 17:14:03    343s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1867.4M, EPOCH TIME: 1747516443.537995
[05/17 17:14:03    343s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1867.4M, EPOCH TIME: 1747516443.538406
[05/17 17:14:03    343s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.003, MEM:1867.4M, EPOCH TIME: 1747516443.541767
[05/17 17:14:03    343s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.041, MEM:1867.4M, EPOCH TIME: 1747516443.541994
[05/17 17:14:03    343s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.041, MEM:1867.4M, EPOCH TIME: 1747516443.542055
[05/17 17:14:03    343s] TDRefine: refinePlace mode is spiral
[05/17 17:14:03    343s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.10379.6
[05/17 17:14:03    343s] OPERPROF: Starting RefinePlace at level 1, MEM:1867.4M, EPOCH TIME: 1747516443.542137
[05/17 17:14:03    343s] *** Starting refinePlace (0:05:44 mem=1867.4M) ***
[05/17 17:14:03    343s] Total net bbox length = 4.182e+04 (2.153e+04 2.029e+04) (ext = 2.493e+03)
[05/17 17:14:03    343s] 
[05/17 17:14:03    343s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:14:03    343s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1867.4M, EPOCH TIME: 1747516443.547428
[05/17 17:14:03    343s]   Signal wire search tree: 3926 elements. (cpu=0:00:00.0, mem=0.0M)
[05/17 17:14:03    343s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.003, MEM:1867.4M, EPOCH TIME: 1747516443.550748
[05/17 17:14:03    343s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/17 17:14:03    343s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:14:03    343s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:14:03    343s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1867.4M, EPOCH TIME: 1747516443.559791
[05/17 17:14:03    343s] Starting refinePlace ...
[05/17 17:14:03    343s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:14:03    343s] One DDP V2 for no tweak run.
[05/17 17:14:03    343s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:14:03    343s]   Spread Effort: high, standalone mode, useDDP on.
[05/17 17:14:03    343s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1867.4MB) @(0:05:44 - 0:05:44).
[05/17 17:14:03    343s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/17 17:14:03    343s] wireLenOptFixPriorityInst 661 inst fixed
[05/17 17:14:03    343s] 
[05/17 17:14:03    343s] Running Spiral with 1 thread in Normal Mode  fetchWidth=99 
[05/17 17:14:03    343s] Move report: legalization moves 9 insts, mean move: 0.97 um, max move: 1.91 um spiral
[05/17 17:14:03    343s] 	Max move on inst (FE_OFC12_mcs4_core_n_25234): (448.00, 460.40) --> (448.20, 458.69)
[05/17 17:14:03    343s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/17 17:14:03    343s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/17 17:14:03    343s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1870.5MB) @(0:05:44 - 0:05:44).
[05/17 17:14:03    343s] Move report: Detail placement moves 9 insts, mean move: 0.97 um, max move: 1.91 um 
[05/17 17:14:03    343s] 	Max move on inst (FE_OFC12_mcs4_core_n_25234): (448.00, 460.40) --> (448.20, 458.69)
[05/17 17:14:03    343s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1870.5MB
[05/17 17:14:03    343s] Statistics of distance of Instance movement in refine placement:
[05/17 17:14:03    343s]   maximum (X+Y) =         1.91 um
[05/17 17:14:03    343s]   inst (FE_OFC12_mcs4_core_n_25234) with max move: (448, 460.4) -> (448.2, 458.69)
[05/17 17:14:03    343s]   mean    (X+Y) =         0.97 um
[05/17 17:14:03    343s] Summary Report:
[05/17 17:14:03    343s] Instances move: 9 (out of 1883 movable)
[05/17 17:14:03    343s] Instances flipped: 0
[05/17 17:14:03    343s] Mean displacement: 0.97 um
[05/17 17:14:03    343s] Max displacement: 1.91 um (Instance: FE_OFC12_mcs4_core_n_25234) (448, 460.4) -> (448.2, 458.69)
[05/17 17:14:03    343s] 	Length: 15 sites, height: 1 rows, site name: CoreSite, cell type: BUFX12
[05/17 17:14:03    343s] Total instances moved : 9
[05/17 17:14:03    343s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.120, REAL:0.140, MEM:1870.5M, EPOCH TIME: 1747516443.699770
[05/17 17:14:03    343s] Total net bbox length = 4.182e+04 (2.153e+04 2.029e+04) (ext = 2.492e+03)
[05/17 17:14:03    343s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1870.5MB
[05/17 17:14:03    343s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1870.5MB) @(0:05:44 - 0:05:44).
[05/17 17:14:03    343s] *** Finished refinePlace (0:05:44 mem=1870.5M) ***
[05/17 17:14:03    343s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.10379.6
[05/17 17:14:03    343s] OPERPROF: Finished RefinePlace at level 1, CPU:0.140, REAL:0.161, MEM:1870.5M, EPOCH TIME: 1747516443.703080
[05/17 17:14:03    343s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1870.5M, EPOCH TIME: 1747516443.712295
[05/17 17:14:03    343s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.008, MEM:1867.5M, EPOCH TIME: 1747516443.720763
[05/17 17:14:03    343s] *** maximum move = 1.91 um ***
[05/17 17:14:03    343s] *** Finished re-routing un-routed nets (1867.5M) ***
[05/17 17:14:03    343s] OPERPROF: Starting DPlace-Init at level 1, MEM:1867.5M, EPOCH TIME: 1747516443.732880
[05/17 17:14:03    343s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1867.5M, EPOCH TIME: 1747516443.740879
[05/17 17:14:03    343s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:1867.5M, EPOCH TIME: 1747516443.772790
[05/17 17:14:03    343s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1867.5M, EPOCH TIME: 1747516443.772932
[05/17 17:14:03    343s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1867.5M, EPOCH TIME: 1747516443.773002
[05/17 17:14:03    343s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1867.5M, EPOCH TIME: 1747516443.776279
[05/17 17:14:03    343s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1867.5M, EPOCH TIME: 1747516443.776479
[05/17 17:14:03    343s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.044, MEM:1867.5M, EPOCH TIME: 1747516443.776601
[05/17 17:14:03    343s] 
[05/17 17:14:03    343s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1867.5M) ***
[05/17 17:14:03    343s] Total-nets :: 1925, Stn-nets :: 60, ratio :: 3.11688 %, Total-len 51871, Stn-len 6046.73
[05/17 17:14:03    343s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1848.4M, EPOCH TIME: 1747516443.821135
[05/17 17:14:03    343s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.026, MEM:1784.4M, EPOCH TIME: 1747516443.847040
[05/17 17:14:03    343s] TotalInstCnt at PhyDesignMc Destruction: 1,903
[05/17 17:14:03    343s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.10379.3
[05/17 17:14:03    343s] *** DrvOpt #2 [finish] : cpu/real = 0:00:02.3/0:00:02.4 (0.9), totSession cpu/real = 0:05:43.9/0:41:01.1 (0.1), mem = 1784.4M
[05/17 17:14:03    343s] 
[05/17 17:14:03    343s] =============================================================================================
[05/17 17:14:03    343s]  Step TAT Report for DrvOpt #2                                                  21.12-s106_1
[05/17 17:14:03    343s] =============================================================================================
[05/17 17:14:03    343s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:14:03    343s] ---------------------------------------------------------------------------------------------
[05/17 17:14:03    343s] [ SlackTraversorInit     ]      2   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.7
[05/17 17:14:03    343s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  28.5 % )     0:00:00.7 /  0:00:00.7    1.0
[05/17 17:14:03    343s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:14:03    343s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    0.8
[05/17 17:14:03    343s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.3 % )     0:00:00.8 /  0:00:00.8    1.0
[05/17 17:14:03    343s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:14:03    343s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.8 /  0:00:00.8    1.0
[05/17 17:14:03    343s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:14:03    343s] [ OptEval                ]      4   0:00:00.5  (  20.7 % )     0:00:00.5 /  0:00:00.5    1.0
[05/17 17:14:03    343s] [ OptCommit              ]      4   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.2
[05/17 17:14:03    343s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/17 17:14:03    343s] [ IncrDelayCalc          ]     15   0:00:00.2  (   6.5 % )     0:00:00.2 /  0:00:00.2    1.0
[05/17 17:14:03    343s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.0
[05/17 17:14:03    343s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.5
[05/17 17:14:03    343s] [ RefinePlace            ]      1   0:00:00.3  (  13.1 % )     0:00:00.3 /  0:00:00.3    0.9
[05/17 17:14:03    343s] [ IncrTimingUpdate       ]      3   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    1.0
[05/17 17:14:03    343s] [ MISC                   ]          0:00:00.4  (  15.9 % )     0:00:00.4 /  0:00:00.4    0.9
[05/17 17:14:03    343s] ---------------------------------------------------------------------------------------------
[05/17 17:14:03    343s]  DrvOpt #2 TOTAL                    0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:02.3    0.9
[05/17 17:14:03    343s] ---------------------------------------------------------------------------------------------
[05/17 17:14:03    343s] 
[05/17 17:14:03    343s] End: GigaOpt DRV Optimization
[05/17 17:14:03    343s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/17 17:14:03    343s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1524.8M, totSessionCpu=0:05:44 **
[05/17 17:14:04    344s] Deleting Lib Analyzer.
[05/17 17:14:04    344s] 
[05/17 17:14:04    344s] Optimization is working on the following views:
[05/17 17:14:04    344s]   Setup views: AnalysisView_WC 
[05/17 17:14:04    344s]   Hold  views: AnalysisView_WC 
[05/17 17:14:04    344s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/17 17:14:04    344s] Begin: GigaOpt Global Optimization
[05/17 17:14:04    344s] *info: use new DP (enabled)
[05/17 17:14:04    344s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/17 17:14:04    344s] Info: 21 io nets excluded
[05/17 17:14:04    344s] Info: 21 nets with fixed/cover wires excluded.
[05/17 17:14:04    344s] Info: 22 clock nets excluded from IPO operation.
[05/17 17:14:04    344s] *** GlobalOpt #1 [begin] : totSession cpu/real = 0:05:44.1/0:41:01.3 (0.1), mem = 1822.6M
[05/17 17:14:04    344s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.10379.4
[05/17 17:14:04    344s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/17 17:14:04    344s] ### Creating PhyDesignMc. totSessionCpu=0:05:44 mem=1822.6M
[05/17 17:14:04    344s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/17 17:14:04    344s] OPERPROF: Starting DPlace-Init at level 1, MEM:1822.6M, EPOCH TIME: 1747516444.042627
[05/17 17:14:04    344s] z: 2, totalTracks: 1
[05/17 17:14:04    344s] z: 4, totalTracks: 1
[05/17 17:14:04    344s] z: 6, totalTracks: 1
[05/17 17:14:04    344s] z: 8, totalTracks: 1
[05/17 17:14:04    344s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/17 17:14:04    344s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1822.6M, EPOCH TIME: 1747516444.047601
[05/17 17:14:04    344s] 
[05/17 17:14:04    344s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:14:04    344s] 
[05/17 17:14:04    344s]  Skipping Bad Lib Cell Checking (CMU) !
[05/17 17:14:04    344s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:1822.6M, EPOCH TIME: 1747516444.081877
[05/17 17:14:04    344s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1822.6M, EPOCH TIME: 1747516444.082009
[05/17 17:14:04    344s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1822.6M, EPOCH TIME: 1747516444.082077
[05/17 17:14:04    344s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1822.6MB).
[05/17 17:14:04    344s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.045, MEM:1822.6M, EPOCH TIME: 1747516444.087589
[05/17 17:14:04    344s] TotalInstCnt at PhyDesignMc Initialization: 1,903
[05/17 17:14:04    344s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:44 mem=1822.6M
[05/17 17:14:04    344s] ### Creating RouteCongInterface, started
[05/17 17:14:04    344s] 
[05/17 17:14:04    344s] Creating Lib Analyzer ...
[05/17 17:14:04    344s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/17 17:14:04    344s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/17 17:14:04    344s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/17 17:14:04    344s] 
[05/17 17:14:04    344s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/17 17:14:04    344s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:45 mem=1822.6M
[05/17 17:14:04    344s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:45 mem=1822.6M
[05/17 17:14:04    344s] Creating Lib Analyzer, finished. 
[05/17 17:14:04    344s] 
[05/17 17:14:04    344s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/17 17:14:04    344s] 
[05/17 17:14:04    344s] #optDebug: {0, 1.000}
[05/17 17:14:04    344s] ### Creating RouteCongInterface, finished
[05/17 17:14:04    344s] {MG  {8 0 1 0.0251806}  {10 0 5.8 0.140527} }
[05/17 17:14:04    344s] ### Creating LA Mngr. totSessionCpu=0:05:45 mem=1822.6M
[05/17 17:14:04    344s] ### Creating LA Mngr, finished. totSessionCpu=0:05:45 mem=1822.6M
[05/17 17:14:05    345s] *info: 21 io nets excluded
[05/17 17:14:05    345s] *info: 22 clock nets excluded
[05/17 17:14:05    345s] *info: 6 multi-driver nets excluded.
[05/17 17:14:05    345s] *info: 9 no-driver nets excluded.
[05/17 17:14:05    345s] *info: 21 nets with fixed/cover wires excluded.
[05/17 17:14:05    345s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1841.6M, EPOCH TIME: 1747516445.149231
[05/17 17:14:05    345s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1841.6M, EPOCH TIME: 1747516445.149518
[05/17 17:14:05    345s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[05/17 17:14:05    345s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+
[05/17 17:14:05    345s] |  WNS   |  TNS   | Density |    Real    |  Mem   |  Worst View   |Pathgroup|                     End Point                      |
[05/17 17:14:05    345s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+
[05/17 17:14:05    345s] |   0.000|   0.000|    6.29%|   0:00:00.0| 1841.6M|AnalysisView_WC|       NA| NA                                                 |
[05/17 17:14:05    345s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+
[05/17 17:14:05    345s] 
[05/17 17:14:05    345s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1841.6M) ***
[05/17 17:14:05    345s] 
[05/17 17:14:05    345s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1841.6M) ***
[05/17 17:14:05    345s] Bottom Preferred Layer:
[05/17 17:14:05    345s] +---------------+------------+----------+
[05/17 17:14:05    345s] |     Layer     |    CLK     |   Rule   |
[05/17 17:14:05    345s] +---------------+------------+----------+
[05/17 17:14:05    345s] | Metal3 (z=3)  |         22 | default  |
[05/17 17:14:05    345s] +---------------+------------+----------+
[05/17 17:14:05    345s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[05/17 17:14:05    345s] Total-nets :: 1925, Stn-nets :: 60, ratio :: 3.11688 %, Total-len 51871, Stn-len 6046.73
[05/17 17:14:05    345s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1822.6M, EPOCH TIME: 1747516445.329219
[05/17 17:14:05    345s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.019, MEM:1782.6M, EPOCH TIME: 1747516445.348710
[05/17 17:14:05    345s] TotalInstCnt at PhyDesignMc Destruction: 1,903
[05/17 17:14:05    345s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.10379.4
[05/17 17:14:05    345s] *** GlobalOpt #1 [finish] : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:05:45.3/0:41:02.6 (0.1), mem = 1782.6M
[05/17 17:14:05    345s] 
[05/17 17:14:05    345s] =============================================================================================
[05/17 17:14:05    345s]  Step TAT Report for GlobalOpt #1                                               21.12-s106_1
[05/17 17:14:05    345s] =============================================================================================
[05/17 17:14:05    345s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:14:05    345s] ---------------------------------------------------------------------------------------------
[05/17 17:14:05    345s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.0
[05/17 17:14:05    345s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  42.0 % )     0:00:00.6 /  0:00:00.6    1.0
[05/17 17:14:05    345s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:14:05    345s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   5.7 % )     0:00:00.1 /  0:00:00.1    0.8
[05/17 17:14:05    345s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.8 % )     0:00:00.6 /  0:00:00.6    1.0
[05/17 17:14:05    345s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:14:05    345s] [ TransformInit          ]      1   0:00:00.4  (  27.8 % )     0:00:00.4 /  0:00:00.4    1.0
[05/17 17:14:05    345s] [ MISC                   ]          0:00:00.2  (  17.1 % )     0:00:00.2 /  0:00:00.2    0.9
[05/17 17:14:05    345s] ---------------------------------------------------------------------------------------------
[05/17 17:14:05    345s]  GlobalOpt #1 TOTAL                 0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[05/17 17:14:05    345s] ---------------------------------------------------------------------------------------------
[05/17 17:14:05    345s] 
[05/17 17:14:05    345s] End: GigaOpt Global Optimization
[05/17 17:14:05    345s] *** Timing Is met
[05/17 17:14:05    345s] *** Check timing (0:00:00.0)
[05/17 17:14:05    345s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/17 17:14:05    345s] Deleting Lib Analyzer.
[05/17 17:14:05    345s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[05/17 17:14:05    345s] Info: 21 io nets excluded
[05/17 17:14:05    345s] Info: 21 nets with fixed/cover wires excluded.
[05/17 17:14:05    345s] Info: 22 clock nets excluded from IPO operation.
[05/17 17:14:05    345s] ### Creating LA Mngr. totSessionCpu=0:05:45 mem=1782.6M
[05/17 17:14:05    345s] ### Creating LA Mngr, finished. totSessionCpu=0:05:45 mem=1782.6M
[05/17 17:14:05    345s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/17 17:14:05    345s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1782.6M, EPOCH TIME: 1747516445.394058
[05/17 17:14:05    345s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.054, MEM:1782.6M, EPOCH TIME: 1747516445.447583
[05/17 17:14:05    345s] 
[05/17 17:14:05    345s] Active setup views:
[05/17 17:14:05    345s]  AnalysisView_WC
[05/17 17:14:05    345s]   Dominating endpoints: 0
[05/17 17:14:05    345s]   Dominating TNS: -0.000
[05/17 17:14:05    345s] 
[05/17 17:14:05    345s] **INFO: Flow update: Design timing is met.
[05/17 17:14:05    345s] **INFO: Flow update: Design timing is met.
[05/17 17:14:05    345s] Info: 21 io nets excluded
[05/17 17:14:05    345s] Info: 21 nets with fixed/cover wires excluded.
[05/17 17:14:05    345s] Info: 22 clock nets excluded from IPO operation.
[05/17 17:14:05    345s] ### Creating LA Mngr. totSessionCpu=0:05:46 mem=1778.7M
[05/17 17:14:05    345s] ### Creating LA Mngr, finished. totSessionCpu=0:05:46 mem=1778.7M
[05/17 17:14:05    345s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/17 17:14:05    345s] ### Creating PhyDesignMc. totSessionCpu=0:05:46 mem=1835.9M
[05/17 17:14:05    345s] OPERPROF: Starting DPlace-Init at level 1, MEM:1835.9M, EPOCH TIME: 1747516445.619398
[05/17 17:14:05    345s] z: 2, totalTracks: 1
[05/17 17:14:05    345s] z: 4, totalTracks: 1
[05/17 17:14:05    345s] z: 6, totalTracks: 1
[05/17 17:14:05    345s] z: 8, totalTracks: 1
[05/17 17:14:05    345s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/17 17:14:05    345s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1835.9M, EPOCH TIME: 1747516445.625604
[05/17 17:14:05    345s] 
[05/17 17:14:05    345s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:14:05    345s] 
[05/17 17:14:05    345s]  Skipping Bad Lib Cell Checking (CMU) !
[05/17 17:14:05    345s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.051, MEM:1835.9M, EPOCH TIME: 1747516445.676272
[05/17 17:14:05    345s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1835.9M, EPOCH TIME: 1747516445.676405
[05/17 17:14:05    345s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.003, MEM:1835.9M, EPOCH TIME: 1747516445.679190
[05/17 17:14:05    345s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1835.9MB).
[05/17 17:14:05    345s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.060, MEM:1835.9M, EPOCH TIME: 1747516445.679869
[05/17 17:14:05    345s] TotalInstCnt at PhyDesignMc Initialization: 1,903
[05/17 17:14:05    345s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:46 mem=1835.9M
[05/17 17:14:05    345s] Begin: Area Reclaim Optimization
[05/17 17:14:05    345s] *** AreaOpt #1 [begin] : totSession cpu/real = 0:05:45.7/0:41:03.0 (0.1), mem = 1835.9M
[05/17 17:14:05    345s] 
[05/17 17:14:05    345s] Creating Lib Analyzer ...
[05/17 17:14:05    345s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/17 17:14:05    345s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/17 17:14:05    345s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/17 17:14:05    345s] 
[05/17 17:14:05    345s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/17 17:14:06    346s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:46 mem=1842.0M
[05/17 17:14:06    346s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:46 mem=1842.0M
[05/17 17:14:06    346s] Creating Lib Analyzer, finished. 
[05/17 17:14:06    346s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.10379.5
[05/17 17:14:06    346s] ### Creating RouteCongInterface, started
[05/17 17:14:06    346s] 
[05/17 17:14:06    346s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[05/17 17:14:06    346s] 
[05/17 17:14:06    346s] #optDebug: {0, 1.000}
[05/17 17:14:06    346s] ### Creating RouteCongInterface, finished
[05/17 17:14:06    346s] {MG  {8 0 1 0.0251806}  {10 0 5.8 0.140527} }
[05/17 17:14:06    346s] ### Creating LA Mngr. totSessionCpu=0:05:46 mem=1842.0M
[05/17 17:14:06    346s] ### Creating LA Mngr, finished. totSessionCpu=0:05:46 mem=1842.0M
[05/17 17:14:06    346s] Usable buffer cells for single buffer setup transform:
[05/17 17:14:06    346s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[05/17 17:14:06    346s] Number of usable buffer cells above: 10
[05/17 17:14:06    346s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1842.0M, EPOCH TIME: 1747516446.680562
[05/17 17:14:06    346s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1842.0M, EPOCH TIME: 1747516446.680830
[05/17 17:14:06    346s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 6.29
[05/17 17:14:06    346s] +---------+---------+--------+--------+------------+--------+
[05/17 17:14:06    346s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/17 17:14:06    346s] +---------+---------+--------+--------+------------+--------+
[05/17 17:14:06    346s] |    6.29%|        -|   0.000|   0.000|   0:00:00.0| 1842.0M|
[05/17 17:14:06    346s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/17 17:14:08    347s] |    6.26%|       54|   0.000|   0.000|   0:00:02.0| 1874.2M|
[05/17 17:14:08    347s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/17 17:14:08    347s] +---------+---------+--------+--------+------------+--------+
[05/17 17:14:08    347s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 6.26
[05/17 17:14:08    347s] 
[05/17 17:14:08    347s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[05/17 17:14:08    347s] --------------------------------------------------------------
[05/17 17:14:08    347s] |                                   | Total     | Sequential |
[05/17 17:14:08    347s] --------------------------------------------------------------
[05/17 17:14:08    347s] | Num insts resized                 |       0  |       0    |
[05/17 17:14:08    347s] | Num insts undone                  |       0  |       0    |
[05/17 17:14:08    347s] | Num insts Downsized               |       0  |       0    |
[05/17 17:14:08    347s] | Num insts Samesized               |       0  |       0    |
[05/17 17:14:08    347s] | Num insts Upsized                 |       0  |       0    |
[05/17 17:14:08    347s] | Num multiple commits+uncommits    |       0  |       -    |
[05/17 17:14:08    347s] --------------------------------------------------------------
[05/17 17:14:08    347s] Bottom Preferred Layer:
[05/17 17:14:08    347s] +---------------+------------+----------+
[05/17 17:14:08    347s] |     Layer     |    CLK     |   Rule   |
[05/17 17:14:08    347s] +---------------+------------+----------+
[05/17 17:14:08    347s] | Metal3 (z=3)  |         22 | default  |
[05/17 17:14:08    347s] +---------------+------------+----------+
[05/17 17:14:08    347s] End: Core Area Reclaim Optimization (cpu = 0:00:02.3) (real = 0:00:03.0) **
[05/17 17:14:08    347s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.10379.5
[05/17 17:14:08    347s] *** AreaOpt #1 [finish] : cpu/real = 0:00:02.3/0:00:02.3 (1.0), totSession cpu/real = 0:05:48.0/0:41:05.3 (0.1), mem = 1874.2M
[05/17 17:14:08    347s] 
[05/17 17:14:08    347s] =============================================================================================
[05/17 17:14:08    347s]  Step TAT Report for AreaOpt #1                                                 21.12-s106_1
[05/17 17:14:08    347s] =============================================================================================
[05/17 17:14:08    347s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:14:08    347s] ---------------------------------------------------------------------------------------------
[05/17 17:14:08    347s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.8
[05/17 17:14:08    347s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  27.9 % )     0:00:00.6 /  0:00:00.6    1.0
[05/17 17:14:08    347s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:14:08    347s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/17 17:14:08    347s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:14:08    347s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.7 % )     0:00:01.3 /  0:00:01.3    1.0
[05/17 17:14:08    347s] [ OptGetWeight           ]     19   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:14:08    347s] [ OptEval                ]     19   0:00:00.7  (  30.4 % )     0:00:00.7 /  0:00:00.7    1.0
[05/17 17:14:08    347s] [ OptCommit              ]     19   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.1    1.0
[05/17 17:14:08    347s] [ PostCommitDelayUpdate  ]     19   0:00:00.0  (   2.0 % )     0:00:00.4 /  0:00:00.3    1.0
[05/17 17:14:08    347s] [ IncrDelayCalc          ]     84   0:00:00.3  (  13.5 % )     0:00:00.3 /  0:00:00.3    0.9
[05/17 17:14:08    347s] [ IncrTimingUpdate       ]     13   0:00:00.2  (   6.5 % )     0:00:00.2 /  0:00:00.2    1.1
[05/17 17:14:08    347s] [ MISC                   ]          0:00:00.3  (  13.1 % )     0:00:00.3 /  0:00:00.3    0.9
[05/17 17:14:08    347s] ---------------------------------------------------------------------------------------------
[05/17 17:14:08    347s]  AreaOpt #1 TOTAL                   0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:02.3    1.0
[05/17 17:14:08    347s] ---------------------------------------------------------------------------------------------
[05/17 17:14:08    347s] 
[05/17 17:14:08    347s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1855.1M, EPOCH TIME: 1747516448.035844
[05/17 17:14:08    347s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:1788.1M, EPOCH TIME: 1747516448.045782
[05/17 17:14:08    347s] TotalInstCnt at PhyDesignMc Destruction: 1,908
[05/17 17:14:08    347s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:03, mem=1788.10M, totSessionCpu=0:05:48).
[05/17 17:14:08    347s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/17 17:14:08    347s] Info: 21 io nets excluded
[05/17 17:14:08    347s] Info: 21 nets with fixed/cover wires excluded.
[05/17 17:14:08    347s] Info: 22 clock nets excluded from IPO operation.
[05/17 17:14:08    347s] ### Creating LA Mngr. totSessionCpu=0:05:48 mem=1788.1M
[05/17 17:14:08    347s] ### Creating LA Mngr, finished. totSessionCpu=0:05:48 mem=1788.1M
[05/17 17:14:08    347s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/17 17:14:08    347s] ### Creating PhyDesignMc. totSessionCpu=0:05:48 mem=1845.3M
[05/17 17:14:08    347s] OPERPROF: Starting DPlace-Init at level 1, MEM:1845.3M, EPOCH TIME: 1747516448.072757
[05/17 17:14:08    347s] z: 2, totalTracks: 1
[05/17 17:14:08    347s] z: 4, totalTracks: 1
[05/17 17:14:08    347s] z: 6, totalTracks: 1
[05/17 17:14:08    347s] z: 8, totalTracks: 1
[05/17 17:14:08    347s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/17 17:14:08    347s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1845.3M, EPOCH TIME: 1747516448.077899
[05/17 17:14:08    348s] 
[05/17 17:14:08    348s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:14:08    348s] 
[05/17 17:14:08    348s]  Skipping Bad Lib Cell Checking (CMU) !
[05/17 17:14:08    348s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.035, MEM:1845.3M, EPOCH TIME: 1747516448.113184
[05/17 17:14:08    348s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1845.3M, EPOCH TIME: 1747516448.113316
[05/17 17:14:08    348s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1845.3M, EPOCH TIME: 1747516448.113386
[05/17 17:14:08    348s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1845.3MB).
[05/17 17:14:08    348s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.041, MEM:1845.3M, EPOCH TIME: 1747516448.113877
[05/17 17:14:08    348s] TotalInstCnt at PhyDesignMc Initialization: 1,908
[05/17 17:14:08    348s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:48 mem=1845.3M
[05/17 17:14:08    348s] Begin: Area Reclaim Optimization
[05/17 17:14:08    348s] *** AreaOpt #2 [begin] : totSession cpu/real = 0:05:48.0/0:41:05.4 (0.1), mem = 1845.3M
[05/17 17:14:08    348s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.10379.6
[05/17 17:14:08    348s] ### Creating RouteCongInterface, started
[05/17 17:14:08    348s] 
[05/17 17:14:08    348s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/17 17:14:08    348s] 
[05/17 17:14:08    348s] #optDebug: {0, 1.000}
[05/17 17:14:08    348s] ### Creating RouteCongInterface, finished
[05/17 17:14:08    348s] {MG  {8 0 1 0.0251806}  {10 0 5.8 0.140527} }
[05/17 17:14:08    348s] ### Creating LA Mngr. totSessionCpu=0:05:48 mem=1845.3M
[05/17 17:14:08    348s] ### Creating LA Mngr, finished. totSessionCpu=0:05:48 mem=1845.3M
[05/17 17:14:08    348s] Usable buffer cells for single buffer setup transform:
[05/17 17:14:08    348s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[05/17 17:14:08    348s] Number of usable buffer cells above: 10
[05/17 17:14:08    348s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1845.3M, EPOCH TIME: 1747516448.458923
[05/17 17:14:08    348s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1845.3M, EPOCH TIME: 1747516448.459197
[05/17 17:14:08    348s] Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 6.26
[05/17 17:14:08    348s] +---------+---------+--------+--------+------------+--------+
[05/17 17:14:08    348s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/17 17:14:08    348s] +---------+---------+--------+--------+------------+--------+
[05/17 17:14:08    348s] |    6.26%|        -|   0.083|   0.000|   0:00:00.0| 1845.3M|
[05/17 17:14:08    348s] |    6.26%|        0|   0.083|   0.000|   0:00:00.0| 1845.3M|
[05/17 17:14:08    348s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/17 17:14:08    348s] |    6.26%|        0|   0.083|   0.000|   0:00:00.0| 1845.3M|
[05/17 17:14:08    348s] |    6.25%|        3|   0.083|   0.000|   0:00:00.0| 1868.9M|
[05/17 17:14:09    349s] |    5.96%|      366|   0.083|   0.000|   0:00:01.0| 1868.9M|
[05/17 17:14:10    349s] |    5.95%|       16|   0.083|   0.000|   0:00:01.0| 1868.9M|
[05/17 17:14:10    349s] |    5.95%|        1|   0.083|   0.000|   0:00:00.0| 1868.9M|
[05/17 17:14:10    349s] |    5.95%|        0|   0.083|   0.000|   0:00:00.0| 1868.9M|
[05/17 17:14:10    349s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/17 17:14:10    349s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[05/17 17:14:10    349s] |    5.95%|        0|   0.083|   0.000|   0:00:00.0| 1868.9M|
[05/17 17:14:10    349s] +---------+---------+--------+--------+------------+--------+
[05/17 17:14:10    349s] Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 5.95
[05/17 17:14:10    349s] 
[05/17 17:14:10    349s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 2 Resize = 383 **
[05/17 17:14:10    349s] --------------------------------------------------------------
[05/17 17:14:10    349s] |                                   | Total     | Sequential |
[05/17 17:14:10    349s] --------------------------------------------------------------
[05/17 17:14:10    349s] | Num insts resized                 |     378  |      53    |
[05/17 17:14:10    349s] | Num insts undone                  |       0  |       0    |
[05/17 17:14:10    349s] | Num insts Downsized               |     378  |      53    |
[05/17 17:14:10    349s] | Num insts Samesized               |       0  |       0    |
[05/17 17:14:10    349s] | Num insts Upsized                 |       0  |       0    |
[05/17 17:14:10    349s] | Num multiple commits+uncommits    |       5  |       -    |
[05/17 17:14:10    349s] --------------------------------------------------------------
[05/17 17:14:10    349s] Bottom Preferred Layer:
[05/17 17:14:10    349s] +---------------+------------+----------+
[05/17 17:14:10    349s] |     Layer     |    CLK     |   Rule   |
[05/17 17:14:10    349s] +---------------+------------+----------+
[05/17 17:14:10    349s] | Metal3 (z=3)  |         22 | default  |
[05/17 17:14:10    349s] +---------------+------------+----------+
[05/17 17:14:10    349s] End: Core Area Reclaim Optimization (cpu = 0:00:01.9) (real = 0:00:02.0) **
[05/17 17:14:10    349s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1868.9M, EPOCH TIME: 1747516450.212163
[05/17 17:14:10    349s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.008, MEM:1868.9M, EPOCH TIME: 1747516450.220330
[05/17 17:14:10    349s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1868.9M, EPOCH TIME: 1747516450.223002
[05/17 17:14:10    349s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1868.9M, EPOCH TIME: 1747516450.225626
[05/17 17:14:10    349s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1868.9M, EPOCH TIME: 1747516450.230407
[05/17 17:14:10    350s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.032, MEM:1868.9M, EPOCH TIME: 1747516450.262819
[05/17 17:14:10    350s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1868.9M, EPOCH TIME: 1747516450.262958
[05/17 17:14:10    350s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.003, MEM:1868.9M, EPOCH TIME: 1747516450.266046
[05/17 17:14:10    350s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1868.9M, EPOCH TIME: 1747516450.266609
[05/17 17:14:10    350s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1868.9M, EPOCH TIME: 1747516450.266764
[05/17 17:14:10    350s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.041, MEM:1868.9M, EPOCH TIME: 1747516450.266879
[05/17 17:14:10    350s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.044, MEM:1868.9M, EPOCH TIME: 1747516450.266935
[05/17 17:14:10    350s] TDRefine: refinePlace mode is spiral
[05/17 17:14:10    350s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.10379.7
[05/17 17:14:10    350s] OPERPROF: Starting RefinePlace at level 1, MEM:1868.9M, EPOCH TIME: 1747516450.267020
[05/17 17:14:10    350s] *** Starting refinePlace (0:05:50 mem=1868.9M) ***
[05/17 17:14:10    350s] Total net bbox length = 4.176e+04 (2.150e+04 2.025e+04) (ext = 2.490e+03)
[05/17 17:14:10    350s] 
[05/17 17:14:10    350s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:14:10    350s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1868.9M, EPOCH TIME: 1747516450.271021
[05/17 17:14:10    350s]   Signal wire search tree: 3926 elements. (cpu=0:00:00.0, mem=0.0M)
[05/17 17:14:10    350s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.005, MEM:1868.9M, EPOCH TIME: 1747516450.275659
[05/17 17:14:10    350s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/17 17:14:10    350s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:14:10    350s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:14:10    350s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1868.9M, EPOCH TIME: 1747516450.280309
[05/17 17:14:10    350s] Starting refinePlace ...
[05/17 17:14:10    350s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:14:10    350s] One DDP V2 for no tweak run.
[05/17 17:14:10    350s] 
[05/17 17:14:10    350s] Running Spiral with 1 thread in Normal Mode  fetchWidth=99 
[05/17 17:14:10    350s] Move report: legalization moves 37 insts, mean move: 0.64 um, max move: 1.80 um spiral
[05/17 17:14:10    350s] 	Max move on inst (FE_OFC23_mcs4_core_n_25275): (447.00, 456.98) --> (448.80, 456.98)
[05/17 17:14:10    350s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/17 17:14:10    350s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/17 17:14:10    350s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1872.0MB) @(0:05:50 - 0:05:50).
[05/17 17:14:10    350s] Move report: Detail placement moves 37 insts, mean move: 0.64 um, max move: 1.80 um 
[05/17 17:14:10    350s] 	Max move on inst (FE_OFC23_mcs4_core_n_25275): (447.00, 456.98) --> (448.80, 456.98)
[05/17 17:14:10    350s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1872.0MB
[05/17 17:14:10    350s] Statistics of distance of Instance movement in refine placement:
[05/17 17:14:10    350s]   maximum (X+Y) =         1.80 um
[05/17 17:14:10    350s]   inst (FE_OFC23_mcs4_core_n_25275) with max move: (447, 456.98) -> (448.8, 456.98)
[05/17 17:14:10    350s]   mean    (X+Y) =         0.64 um
[05/17 17:14:10    350s] Summary Report:
[05/17 17:14:10    350s] Instances move: 37 (out of 1885 movable)
[05/17 17:14:10    350s] Instances flipped: 0
[05/17 17:14:10    350s] Mean displacement: 0.64 um
[05/17 17:14:10    350s] Max displacement: 1.80 um (Instance: FE_OFC23_mcs4_core_n_25275) (447, 456.98) -> (448.8, 456.98)
[05/17 17:14:10    350s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: BUFX3
[05/17 17:14:10    350s] Total instances moved : 37
[05/17 17:14:10    350s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.090, REAL:0.134, MEM:1872.0M, EPOCH TIME: 1747516450.414665
[05/17 17:14:10    350s] Total net bbox length = 4.176e+04 (2.150e+04 2.026e+04) (ext = 2.490e+03)
[05/17 17:14:10    350s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1872.0MB
[05/17 17:14:10    350s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1872.0MB) @(0:05:50 - 0:05:50).
[05/17 17:14:10    350s] *** Finished refinePlace (0:05:50 mem=1872.0M) ***
[05/17 17:14:10    350s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.10379.7
[05/17 17:14:10    350s] OPERPROF: Finished RefinePlace at level 1, CPU:0.100, REAL:0.151, MEM:1872.0M, EPOCH TIME: 1747516450.418018
[05/17 17:14:10    350s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1872.0M, EPOCH TIME: 1747516450.427045
[05/17 17:14:10    350s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.019, MEM:1869.0M, EPOCH TIME: 1747516450.445706
[05/17 17:14:10    350s] *** maximum move = 1.80 um ***
[05/17 17:14:10    350s] *** Finished re-routing un-routed nets (1869.0M) ***
[05/17 17:14:10    350s] OPERPROF: Starting DPlace-Init at level 1, MEM:1869.0M, EPOCH TIME: 1747516450.455985
[05/17 17:14:10    350s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1869.0M, EPOCH TIME: 1747516450.468905
[05/17 17:14:10    350s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:1869.0M, EPOCH TIME: 1747516450.502035
[05/17 17:14:10    350s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1869.0M, EPOCH TIME: 1747516450.502172
[05/17 17:14:10    350s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1869.0M, EPOCH TIME: 1747516450.502240
[05/17 17:14:10    350s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1869.0M, EPOCH TIME: 1747516450.502782
[05/17 17:14:10    350s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.006, MEM:1869.0M, EPOCH TIME: 1747516450.508458
[05/17 17:14:10    350s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.053, MEM:1869.0M, EPOCH TIME: 1747516450.508635
[05/17 17:14:10    350s] 
[05/17 17:14:10    350s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1869.0M) ***
[05/17 17:14:10    350s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.10379.6
[05/17 17:14:10    350s] *** AreaOpt #2 [finish] : cpu/real = 0:00:02.2/0:00:02.4 (0.9), totSession cpu/real = 0:05:50.2/0:41:07.8 (0.1), mem = 1869.0M
[05/17 17:14:10    350s] 
[05/17 17:14:10    350s] =============================================================================================
[05/17 17:14:10    350s]  Step TAT Report for AreaOpt #2                                                 21.12-s106_1
[05/17 17:14:10    350s] =============================================================================================
[05/17 17:14:10    350s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:14:10    350s] ---------------------------------------------------------------------------------------------
[05/17 17:14:10    350s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.5
[05/17 17:14:10    350s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:14:10    350s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/17 17:14:10    350s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:14:10    350s] [ OptSingleIteration     ]      8   0:00:00.1  (   5.2 % )     0:00:01.7 /  0:00:01.5    0.9
[05/17 17:14:10    350s] [ OptGetWeight           ]    121   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:14:10    350s] [ OptEval                ]    121   0:00:00.4  (  16.4 % )     0:00:00.4 /  0:00:00.3    0.9
[05/17 17:14:10    350s] [ OptCommit              ]    121   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.5
[05/17 17:14:10    350s] [ PostCommitDelayUpdate  ]    121   0:00:00.1  (   4.3 % )     0:00:00.7 /  0:00:00.7    1.0
[05/17 17:14:10    350s] [ IncrDelayCalc          ]    162   0:00:00.6  (  26.0 % )     0:00:00.6 /  0:00:00.6    0.9
[05/17 17:14:10    350s] [ RefinePlace            ]      1   0:00:00.3  (  13.6 % )     0:00:00.3 /  0:00:00.3    0.8
[05/17 17:14:10    350s] [ IncrTimingUpdate       ]     31   0:00:00.4  (  15.3 % )     0:00:00.4 /  0:00:00.4    1.1
[05/17 17:14:10    350s] [ MISC                   ]          0:00:00.3  (  13.6 % )     0:00:00.3 /  0:00:00.3    0.9
[05/17 17:14:10    350s] ---------------------------------------------------------------------------------------------
[05/17 17:14:10    350s]  AreaOpt #2 TOTAL                   0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:02.2    0.9
[05/17 17:14:10    350s] ---------------------------------------------------------------------------------------------
[05/17 17:14:10    350s] 
[05/17 17:14:10    350s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1849.9M, EPOCH TIME: 1747516450.541144
[05/17 17:14:10    350s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.011, MEM:1788.9M, EPOCH TIME: 1747516450.552537
[05/17 17:14:10    350s] TotalInstCnt at PhyDesignMc Destruction: 1,905
[05/17 17:14:10    350s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1788.91M, totSessionCpu=0:05:50).
[05/17 17:14:10    350s] postCtsLateCongRepair #1 0
[05/17 17:14:10    350s] postCtsLateCongRepair #1 0
[05/17 17:14:10    350s] postCtsLateCongRepair #1 0
[05/17 17:14:10    350s] postCtsLateCongRepair #1 0
[05/17 17:14:10    350s] Starting local wire reclaim
[05/17 17:14:10    350s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1788.9M, EPOCH TIME: 1747516450.609570
[05/17 17:14:10    350s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1788.9M, EPOCH TIME: 1747516450.610924
[05/17 17:14:10    350s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1788.9M, EPOCH TIME: 1747516450.611066
[05/17 17:14:10    350s] z: 2, totalTracks: 1
[05/17 17:14:10    350s] z: 4, totalTracks: 1
[05/17 17:14:10    350s] z: 6, totalTracks: 1
[05/17 17:14:10    350s] z: 8, totalTracks: 1
[05/17 17:14:10    350s] #spOpts: N=45 gp_ipad=5 hrOri=1 hrSnap=1 
[05/17 17:14:10    350s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1788.9M, EPOCH TIME: 1747516450.616053
[05/17 17:14:10    350s] 
[05/17 17:14:10    350s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:14:10    350s] 
[05/17 17:14:10    350s]  Skipping Bad Lib Cell Checking (CMU) !
[05/17 17:14:10    350s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.040, REAL:0.033, MEM:1788.9M, EPOCH TIME: 1747516450.649392
[05/17 17:14:10    350s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1788.9M, EPOCH TIME: 1747516450.649528
[05/17 17:14:10    350s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1788.9M, EPOCH TIME: 1747516450.649596
[05/17 17:14:10    350s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1788.9MB).
[05/17 17:14:10    350s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.040, REAL:0.039, MEM:1788.9M, EPOCH TIME: 1747516450.650055
[05/17 17:14:10    350s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.040, REAL:0.039, MEM:1788.9M, EPOCH TIME: 1747516450.650110
[05/17 17:14:10    350s] TDRefine: refinePlace mode is spiral
[05/17 17:14:10    350s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.10379.8
[05/17 17:14:10    350s] OPERPROF:   Starting RefinePlace at level 2, MEM:1788.9M, EPOCH TIME: 1747516450.650192
[05/17 17:14:10    350s] *** Starting refinePlace (0:05:50 mem=1788.9M) ***
[05/17 17:14:10    350s] Total net bbox length = 4.176e+04 (2.150e+04 2.026e+04) (ext = 2.490e+03)
[05/17 17:14:10    350s] 
[05/17 17:14:10    350s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:14:10    350s] OPERPROF:     Starting PlacementInitRegWireSearchTree at level 3, MEM:1788.9M, EPOCH TIME: 1747516450.652113
[05/17 17:14:10    350s]   Signal wire search tree: 3926 elements. (cpu=0:00:00.0, mem=0.0M)
[05/17 17:14:10    350s] OPERPROF:     Finished PlacementInitRegWireSearchTree at level 3, CPU:0.000, REAL:0.012, MEM:1788.9M, EPOCH TIME: 1747516450.664168
[05/17 17:14:10    350s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:14:10    350s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:14:10    350s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1788.9M, EPOCH TIME: 1747516450.668167
[05/17 17:14:10    350s] Starting refinePlace ...
[05/17 17:14:10    350s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:14:10    350s] One DDP V2 for no tweak run.
[05/17 17:14:10    350s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:1788.9M, EPOCH TIME: 1747516450.670084
[05/17 17:14:10    350s] OPERPROF:         Starting spMPad at level 5, MEM:1788.9M, EPOCH TIME: 1747516450.673579
[05/17 17:14:10    350s] OPERPROF:           Starting spContextMPad at level 6, MEM:1788.9M, EPOCH TIME: 1747516450.673814
[05/17 17:14:10    350s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.014, MEM:1788.9M, EPOCH TIME: 1747516450.687343
[05/17 17:14:10    350s] MP Top (1885): mp=1.208. U=0.059.
[05/17 17:14:10    350s] OPERPROF:         Finished spMPad at level 5, CPU:0.000, REAL:0.016, MEM:1788.9M, EPOCH TIME: 1747516450.689211
[05/17 17:14:10    350s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:1788.9M, EPOCH TIME: 1747516450.689555
[05/17 17:14:10    350s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:1788.9M, EPOCH TIME: 1747516450.689630
[05/17 17:14:10    350s] OPERPROF:             Starting InitSKP at level 7, MEM:1788.9M, EPOCH TIME: 1747516450.690005
[05/17 17:14:10    350s] no activity file in design. spp won't run.
[05/17 17:14:10    350s] no activity file in design. spp won't run.
[05/17 17:14:10    350s] *** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
[05/17 17:14:10    350s] OPERPROF:             Finished InitSKP at level 7, CPU:0.110, REAL:0.108, MEM:1788.9M, EPOCH TIME: 1747516450.798272
[05/17 17:14:10    350s] Timing cost in AAE based: 74.0893034410837572
[05/17 17:14:10    350s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.120, REAL:0.124, MEM:1788.9M, EPOCH TIME: 1747516450.813939
[05/17 17:14:10    350s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.120, REAL:0.127, MEM:1788.9M, EPOCH TIME: 1747516450.816145
[05/17 17:14:10    350s] SKP cleared!
[05/17 17:14:10    350s] AAE Timing clean up.
[05/17 17:14:10    350s] Tweakage: fix icg 1, fix clk 0.
[05/17 17:14:10    350s] Tweakage: density cost 1, scale 0.4.
[05/17 17:14:10    350s] Tweakage: activity cost 0, scale 1.0.
[05/17 17:14:10    350s] Tweakage: timing cost on, scale 1.0.
[05/17 17:14:10    350s] OPERPROF:         Starting CoreOperation at level 5, MEM:1788.9M, EPOCH TIME: 1747516450.819640
[05/17 17:14:10    350s] Tweakage swap 29 pairs.
[05/17 17:14:10    350s] Tweakage swap 13 pairs.
[05/17 17:14:10    350s] Tweakage swap 77 pairs.
[05/17 17:14:10    350s] Tweakage swap 26 pairs.
[05/17 17:14:10    350s] Tweakage swap 2 pairs.
[05/17 17:14:10    350s] Tweakage swap 0 pairs.
[05/17 17:14:10    350s] Tweakage swap 20 pairs.
[05/17 17:14:10    350s] Tweakage swap 6 pairs.
[05/17 17:14:11    350s] Tweakage swap 0 pairs.
[05/17 17:14:11    350s] Tweakage swap 0 pairs.
[05/17 17:14:11    350s] Tweakage swap 2 pairs.
[05/17 17:14:11    350s] Tweakage swap 0 pairs.
[05/17 17:14:11    350s] Tweakage swap 13 pairs.
[05/17 17:14:11    350s] Tweakage swap 5 pairs.
[05/17 17:14:11    350s] Tweakage swap 27 pairs.
[05/17 17:14:11    350s] Tweakage swap 8 pairs.
[05/17 17:14:11    350s] Tweakage swap 0 pairs.
[05/17 17:14:11    350s] Tweakage swap 1 pairs.
[05/17 17:14:11    350s] Tweakage swap 4 pairs.
[05/17 17:14:11    350s] Tweakage swap 1 pairs.
[05/17 17:14:11    350s] Tweakage swap 0 pairs.
[05/17 17:14:11    350s] Tweakage swap 0 pairs.
[05/17 17:14:11    350s] Tweakage swap 0 pairs.
[05/17 17:14:11    350s] Tweakage swap 2 pairs.
[05/17 17:14:11    350s] Tweakage move 522 insts.
[05/17 17:14:11    350s] Tweakage move 212 insts.
[05/17 17:14:11    350s] Tweakage move 97 insts.
[05/17 17:14:11    350s] Tweakage move 37 insts.
[05/17 17:14:11    350s] OPERPROF:         Finished CoreOperation at level 5, CPU:0.440, REAL:0.441, MEM:1788.9M, EPOCH TIME: 1747516451.260332
[05/17 17:14:11    350s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.560, REAL:0.594, MEM:1788.9M, EPOCH TIME: 1747516451.263671
[05/17 17:14:11    350s] Move report: Congestion aware Tweak moves 805 insts, mean move: 3.16 um, max move: 30.11 um 
[05/17 17:14:11    350s] 	Max move on inst (mcs4_core_g18148__2398): (498.80, 424.49) --> (527.20, 426.20)
[05/17 17:14:11    350s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.6, real=0:00:01.0, mem=1788.9mb) @(0:05:50 - 0:05:51).
[05/17 17:14:11    350s] 
[05/17 17:14:11    350s] Running Spiral with 1 thread in Normal Mode  fetchWidth=99 
[05/17 17:14:11    350s] Move report: legalization moves 29 insts, mean move: 0.75 um, max move: 2.11 um spiral
[05/17 17:14:11    350s] 	Max move on inst (FE_OFC1_mcs4_core_clk1_pad): (513.60, 465.53) --> (513.20, 467.24)
[05/17 17:14:11    350s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/17 17:14:11    350s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/17 17:14:11    350s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1792.0MB) @(0:05:51 - 0:05:51).
[05/17 17:14:11    350s] Move report: Detail placement moves 833 insts, mean move: 3.08 um, max move: 30.11 um 
[05/17 17:14:11    350s] 	Max move on inst (mcs4_core_g18148__2398): (498.80, 424.49) --> (527.20, 426.20)
[05/17 17:14:11    350s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1792.0MB
[05/17 17:14:11    350s] Statistics of distance of Instance movement in refine placement:
[05/17 17:14:11    350s]   maximum (X+Y) =        30.11 um
[05/17 17:14:11    350s]   inst (mcs4_core_g18148__2398) with max move: (498.8, 424.49) -> (527.2, 426.2)
[05/17 17:14:11    350s]   mean    (X+Y) =         3.08 um
[05/17 17:14:11    350s] Summary Report:
[05/17 17:14:11    350s] Instances move: 833 (out of 1885 movable)
[05/17 17:14:11    350s] Instances flipped: 0
[05/17 17:14:11    350s] Mean displacement: 3.08 um
[05/17 17:14:11    350s] Max displacement: 30.11 um (Instance: mcs4_core_g18148__2398) (498.8, 424.49) -> (527.2, 426.2)
[05/17 17:14:11    350s] 	Length: 11 sites, height: 1 rows, site name: CoreSite, cell type: AND4X4
[05/17 17:14:11    350s] Total instances moved : 833
[05/17 17:14:11    350s] Ripped up 1445 affected routes.
[05/17 17:14:11    350s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.660, REAL:0.696, MEM:1792.0M, EPOCH TIME: 1747516451.363924
[05/17 17:14:11    350s] Total net bbox length = 4.073e+04 (2.082e+04 1.991e+04) (ext = 2.539e+03)
[05/17 17:14:11    350s] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1792.0MB
[05/17 17:14:11    350s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=1792.0MB) @(0:05:50 - 0:05:51).
[05/17 17:14:11    350s] *** Finished refinePlace (0:05:51 mem=1792.0M) ***
[05/17 17:14:11    350s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.10379.8
[05/17 17:14:11    350s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.660, REAL:0.717, MEM:1792.0M, EPOCH TIME: 1747516451.366902
[05/17 17:14:11    350s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1792.0M, EPOCH TIME: 1747516451.366972
[05/17 17:14:11    350s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.007, MEM:1789.0M, EPOCH TIME: 1747516451.373648
[05/17 17:14:11    350s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.710, REAL:0.764, MEM:1789.0M, EPOCH TIME: 1747516451.373866
[05/17 17:14:11    350s] eGR doReRoute: optGuide
[05/17 17:14:11    350s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1789.0M, EPOCH TIME: 1747516451.402875
[05/17 17:14:11    350s] All LLGs are deleted
[05/17 17:14:11    350s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1789.0M, EPOCH TIME: 1747516451.402994
[05/17 17:14:11    350s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1789.0M, EPOCH TIME: 1747516451.403718
[05/17 17:14:11    350s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1789.0M, EPOCH TIME: 1747516451.403919
[05/17 17:14:11    350s] ### Creating LA Mngr. totSessionCpu=0:05:51 mem=1789.0M
[05/17 17:14:11    350s] ### Creating LA Mngr, finished. totSessionCpu=0:05:51 mem=1789.0M
[05/17 17:14:11    351s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1788.96 MB )
[05/17 17:14:11    351s] (I)      ==================== Layers =====================
[05/17 17:14:11    351s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:14:11    351s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/17 17:14:11    351s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:14:11    351s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/17 17:14:11    351s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/17 17:14:11    351s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/17 17:14:11    351s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/17 17:14:11    351s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/17 17:14:11    351s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/17 17:14:11    351s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/17 17:14:11    351s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/17 17:14:11    351s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/17 17:14:11    351s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/17 17:14:11    351s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/17 17:14:11    351s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/17 17:14:11    351s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/17 17:14:11    351s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/17 17:14:11    351s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/17 17:14:11    351s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/17 17:14:11    351s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/17 17:14:11    351s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/17 17:14:11    351s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/17 17:14:11    351s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/17 17:14:11    351s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/17 17:14:11    351s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/17 17:14:11    351s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:14:11    351s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/17 17:14:11    351s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/17 17:14:11    351s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/17 17:14:11    351s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/17 17:14:11    351s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/17 17:14:11    351s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/17 17:14:11    351s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/17 17:14:11    351s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/17 17:14:11    351s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/17 17:14:11    351s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/17 17:14:11    351s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/17 17:14:11    351s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/17 17:14:11    351s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/17 17:14:11    351s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/17 17:14:11    351s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:14:11    351s] (I)      Started Import and model ( Curr Mem: 1788.96 MB )
[05/17 17:14:11    351s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:14:11    351s] (I)      == Non-default Options ==
[05/17 17:14:11    351s] (I)      Maximum routing layer                              : 11
[05/17 17:14:11    351s] (I)      Number of threads                                  : 1
[05/17 17:14:11    351s] (I)      Method to set GCell size                           : row
[05/17 17:14:11    351s] (I)      Counted 3515 PG shapes. We will not process PG shapes layer by layer.
[05/17 17:14:11    351s] (I)      Use row-based GCell size
[05/17 17:14:11    351s] (I)      Use row-based GCell align
[05/17 17:14:11    351s] (I)      layer 0 area = 80000
[05/17 17:14:11    351s] (I)      layer 1 area = 80000
[05/17 17:14:11    351s] (I)      layer 2 area = 80000
[05/17 17:14:11    351s] (I)      layer 3 area = 80000
[05/17 17:14:11    351s] (I)      layer 4 area = 80000
[05/17 17:14:11    351s] (I)      layer 5 area = 80000
[05/17 17:14:11    351s] (I)      layer 6 area = 80000
[05/17 17:14:11    351s] (I)      layer 7 area = 80000
[05/17 17:14:11    351s] (I)      layer 8 area = 80000
[05/17 17:14:11    351s] (I)      layer 9 area = 400000
[05/17 17:14:11    351s] (I)      layer 10 area = 400000
[05/17 17:14:11    351s] (I)      GCell unit size   : 3420
[05/17 17:14:11    351s] (I)      GCell multiplier  : 1
[05/17 17:14:11    351s] (I)      GCell row height  : 3420
[05/17 17:14:11    351s] (I)      Actual row height : 3420
[05/17 17:14:11    351s] (I)      GCell align ref   : 616000 616420
[05/17 17:14:11    351s] [NR-eGR] Track table information for default rule: 
[05/17 17:14:11    351s] [NR-eGR] Metal1 has single uniform track structure
[05/17 17:14:11    351s] [NR-eGR] Metal2 has single uniform track structure
[05/17 17:14:11    351s] [NR-eGR] Metal3 has single uniform track structure
[05/17 17:14:11    351s] [NR-eGR] Metal4 has single uniform track structure
[05/17 17:14:11    351s] [NR-eGR] Metal5 has single uniform track structure
[05/17 17:14:11    351s] [NR-eGR] Metal6 has single uniform track structure
[05/17 17:14:11    351s] [NR-eGR] Metal7 has single uniform track structure
[05/17 17:14:11    351s] [NR-eGR] Metal8 has single uniform track structure
[05/17 17:14:11    351s] [NR-eGR] Metal9 has single uniform track structure
[05/17 17:14:11    351s] [NR-eGR] Metal10 has single uniform track structure
[05/17 17:14:11    351s] [NR-eGR] Metal11 has single uniform track structure
[05/17 17:14:11    351s] (I)      ================== Default via ===================
[05/17 17:14:11    351s] (I)      +----+------------------+------------------------+
[05/17 17:14:11    351s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[05/17 17:14:11    351s] (I)      +----+------------------+------------------------+
[05/17 17:14:11    351s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[05/17 17:14:11    351s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[05/17 17:14:11    351s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[05/17 17:14:11    351s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[05/17 17:14:11    351s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[05/17 17:14:11    351s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[05/17 17:14:11    351s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[05/17 17:14:11    351s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[05/17 17:14:11    351s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[05/17 17:14:11    351s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[05/17 17:14:11    351s] (I)      +----+------------------+------------------------+
[05/17 17:14:11    351s] [NR-eGR] Read 4672 PG shapes
[05/17 17:14:11    351s] [NR-eGR] Read 0 clock shapes
[05/17 17:14:11    351s] [NR-eGR] Read 0 other shapes
[05/17 17:14:11    351s] [NR-eGR] #Routing Blockages  : 0
[05/17 17:14:11    351s] [NR-eGR] #Instance Blockages : 640
[05/17 17:14:11    351s] [NR-eGR] #PG Blockages       : 4672
[05/17 17:14:11    351s] [NR-eGR] #Halo Blockages     : 0
[05/17 17:14:11    351s] [NR-eGR] #Boundary Blockages : 0
[05/17 17:14:11    351s] [NR-eGR] #Clock Blockages    : 0
[05/17 17:14:11    351s] [NR-eGR] #Other Blockages    : 0
[05/17 17:14:11    351s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/17 17:14:11    351s] [NR-eGR] Num Prerouted Nets = 16  Num Prerouted Wires = 873
[05/17 17:14:11    351s] [NR-eGR] Read 1927 nets ( ignored 16 )
[05/17 17:14:11    351s] (I)      early_global_route_priority property id does not exist.
[05/17 17:14:11    351s] (I)      Read Num Blocks=5312  Num Prerouted Wires=873  Num CS=0
[05/17 17:14:11    351s] (I)      Layer 1 (V) : #blockages 1409 : #preroutes 340
[05/17 17:14:11    351s] (I)      Layer 2 (H) : #blockages 1124 : #preroutes 433
[05/17 17:14:11    351s] (I)      Layer 3 (V) : #blockages 1537 : #preroutes 76
[05/17 17:14:11    351s] (I)      Layer 4 (H) : #blockages 823 : #preroutes 10
[05/17 17:14:11    351s] (I)      Layer 5 (V) : #blockages 395 : #preroutes 6
[05/17 17:14:11    351s] (I)      Layer 6 (H) : #blockages 3 : #preroutes 7
[05/17 17:14:11    351s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 1
[05/17 17:14:11    351s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/17 17:14:11    351s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/17 17:14:11    351s] (I)      Layer 10 (H) : #blockages 21 : #preroutes 0
[05/17 17:14:11    351s] (I)      Number of ignored nets                =     16
[05/17 17:14:11    351s] (I)      Number of connected nets              =      0
[05/17 17:14:11    351s] (I)      Number of fixed nets                  =     16.  Ignored: Yes
[05/17 17:14:11    351s] (I)      Number of clock nets                  =     22.  Ignored: No
[05/17 17:14:11    351s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/17 17:14:11    351s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/17 17:14:11    351s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/17 17:14:11    351s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/17 17:14:11    351s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/17 17:14:11    351s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/17 17:14:11    351s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/17 17:14:11    351s] [NR-eGR] There are 5 clock nets ( 5 with NDR ).
[05/17 17:14:11    351s] (I)      Ndr track 0 does not exist
[05/17 17:14:11    351s] (I)      Ndr track 0 does not exist
[05/17 17:14:11    351s] (I)      ---------------------Grid Graph Info--------------------
[05/17 17:14:11    351s] (I)      Routing area        : (0, 0) - (2000000, 1880000)
[05/17 17:14:11    351s] (I)      Core area           : (616000, 616420) - (1379600, 1262800)
[05/17 17:14:11    351s] (I)      Site width          :   400  (dbu)
[05/17 17:14:11    351s] (I)      Row height          :  3420  (dbu)
[05/17 17:14:11    351s] (I)      GCell row height    :  3420  (dbu)
[05/17 17:14:11    351s] (I)      GCell width         :  3420  (dbu)
[05/17 17:14:11    351s] (I)      GCell height        :  3420  (dbu)
[05/17 17:14:11    351s] (I)      Grid                :   585   550    11
[05/17 17:14:11    351s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/17 17:14:11    351s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/17 17:14:11    351s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/17 17:14:11    351s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/17 17:14:11    351s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/17 17:14:11    351s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/17 17:14:11    351s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/17 17:14:11    351s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[05/17 17:14:11    351s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/17 17:14:11    351s] (I)      Total num of tracks :  4947  5000  4947  5000  4947  5000  4947  5000  4947  1999  1978
[05/17 17:14:11    351s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/17 17:14:11    351s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/17 17:14:11    351s] (I)      --------------------------------------------------------
[05/17 17:14:11    351s] 
[05/17 17:14:11    351s] [NR-eGR] ============ Routing rule table ============
[05/17 17:14:11    351s] [NR-eGR] Rule id: 0  Nets: 1885
[05/17 17:14:11    351s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/17 17:14:11    351s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/17 17:14:11    351s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/17 17:14:11    351s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/17 17:14:11    351s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/17 17:14:11    351s] [NR-eGR] Rule id: 1  Nets: 5
[05/17 17:14:11    351s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/17 17:14:11    351s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/17 17:14:11    351s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/17 17:14:11    351s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/17 17:14:11    351s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/17 17:14:11    351s] [NR-eGR] ========================================
[05/17 17:14:11    351s] [NR-eGR] 
[05/17 17:14:11    351s] (I)      =============== Blocked Tracks ===============
[05/17 17:14:11    351s] (I)      +-------+---------+----------+---------------+
[05/17 17:14:11    351s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/17 17:14:11    351s] (I)      +-------+---------+----------+---------------+
[05/17 17:14:11    351s] (I)      |     1 |       0 |        0 |         0.00% |
[05/17 17:14:11    351s] (I)      |     2 | 2750000 |   135190 |         4.92% |
[05/17 17:14:11    351s] (I)      |     3 | 2893995 |    61350 |         2.12% |
[05/17 17:14:11    351s] (I)      |     4 | 2750000 |   173513 |         6.31% |
[05/17 17:14:11    351s] (I)      |     5 | 2893995 |    49669 |         1.72% |
[05/17 17:14:11    351s] (I)      |     6 | 2750000 |    11408 |         0.41% |
[05/17 17:14:11    351s] (I)      |     7 | 2893995 |       96 |         0.00% |
[05/17 17:14:11    351s] (I)      |     8 | 2750000 |        0 |         0.00% |
[05/17 17:14:11    351s] (I)      |     9 | 2893995 |        0 |         0.00% |
[05/17 17:14:11    351s] (I)      |    10 | 1099450 |        0 |         0.00% |
[05/17 17:14:11    351s] (I)      |    11 | 1157130 |      705 |         0.06% |
[05/17 17:14:11    351s] (I)      +-------+---------+----------+---------------+
[05/17 17:14:11    351s] (I)      Finished Import and model ( CPU: 0.34 sec, Real: 0.38 sec, Curr Mem: 1831.39 MB )
[05/17 17:14:11    351s] (I)      Reset routing kernel
[05/17 17:14:11    351s] (I)      Started Global Routing ( Curr Mem: 1831.39 MB )
[05/17 17:14:11    351s] (I)      totalPins=7280  totalGlobalPin=7256 (99.67%)
[05/17 17:14:11    351s] (I)      total 2D Cap : 5426777 = (2834629 H, 2592148 V)
[05/17 17:14:11    351s] [NR-eGR] Layer group 1: route 5 net(s) in layer range [3, 4]
[05/17 17:14:11    351s] (I)      
[05/17 17:14:11    351s] (I)      ============  Phase 1a Route ============
[05/17 17:14:11    351s] (I)      Usage: 1366 = (614 H, 752 V) = (0.02% H, 0.03% V) = (1.050e+03um H, 1.286e+03um V)
[05/17 17:14:11    351s] (I)      
[05/17 17:14:11    351s] (I)      ============  Phase 1b Route ============
[05/17 17:14:11    351s] (I)      Usage: 1366 = (614 H, 752 V) = (0.02% H, 0.03% V) = (1.050e+03um H, 1.286e+03um V)
[05/17 17:14:11    351s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.335860e+03um
[05/17 17:14:11    351s] (I)      
[05/17 17:14:11    351s] (I)      ============  Phase 1c Route ============
[05/17 17:14:11    351s] (I)      Usage: 1366 = (614 H, 752 V) = (0.02% H, 0.03% V) = (1.050e+03um H, 1.286e+03um V)
[05/17 17:14:11    351s] (I)      
[05/17 17:14:11    351s] (I)      ============  Phase 1d Route ============
[05/17 17:14:11    351s] (I)      Usage: 1366 = (614 H, 752 V) = (0.02% H, 0.03% V) = (1.050e+03um H, 1.286e+03um V)
[05/17 17:14:11    351s] (I)      
[05/17 17:14:11    351s] (I)      ============  Phase 1e Route ============
[05/17 17:14:11    351s] (I)      Usage: 1366 = (614 H, 752 V) = (0.02% H, 0.03% V) = (1.050e+03um H, 1.286e+03um V)
[05/17 17:14:11    351s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.335860e+03um
[05/17 17:14:11    351s] (I)      
[05/17 17:14:11    351s] (I)      ============  Phase 1l Route ============
[05/17 17:14:11    351s] (I)      total 2D Cap : 24428088 = (12624612 H, 11803476 V)
[05/17 17:14:11    351s] [NR-eGR] Layer group 2: route 1885 net(s) in layer range [2, 11]
[05/17 17:14:11    351s] (I)      
[05/17 17:14:11    351s] (I)      ============  Phase 1a Route ============
[05/17 17:14:11    351s] (I)      Usage: 26901 = (13934 H, 12967 V) = (0.11% H, 0.11% V) = (2.383e+04um H, 2.217e+04um V)
[05/17 17:14:11    351s] (I)      
[05/17 17:14:11    351s] (I)      ============  Phase 1b Route ============
[05/17 17:14:11    351s] (I)      Usage: 26901 = (13934 H, 12967 V) = (0.11% H, 0.11% V) = (2.383e+04um H, 2.217e+04um V)
[05/17 17:14:11    351s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.600071e+04um
[05/17 17:14:11    351s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/17 17:14:11    351s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/17 17:14:11    351s] (I)      
[05/17 17:14:11    351s] (I)      ============  Phase 1c Route ============
[05/17 17:14:11    351s] (I)      Usage: 26901 = (13934 H, 12967 V) = (0.11% H, 0.11% V) = (2.383e+04um H, 2.217e+04um V)
[05/17 17:14:11    351s] (I)      
[05/17 17:14:11    351s] (I)      ============  Phase 1d Route ============
[05/17 17:14:11    351s] (I)      Usage: 26901 = (13934 H, 12967 V) = (0.11% H, 0.11% V) = (2.383e+04um H, 2.217e+04um V)
[05/17 17:14:11    351s] (I)      
[05/17 17:14:11    351s] (I)      ============  Phase 1e Route ============
[05/17 17:14:11    351s] (I)      Usage: 26901 = (13934 H, 12967 V) = (0.11% H, 0.11% V) = (2.383e+04um H, 2.217e+04um V)
[05/17 17:14:11    351s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.600071e+04um
[05/17 17:14:11    351s] (I)      
[05/17 17:14:11    351s] (I)      ============  Phase 1l Route ============
[05/17 17:14:11    351s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/17 17:14:11    351s] (I)      Layer  2:    2618196     14115         0      105174     2640787    ( 3.83%) 
[05/17 17:14:11    351s] (I)      Layer  3:    2830387     16038         0       44154     2846646    ( 1.53%) 
[05/17 17:14:11    351s] (I)      Layer  4:    2589929      5400         0      116656     2629305    ( 4.25%) 
[05/17 17:14:11    351s] (I)      Layer  5:    2840533       132         0       38781     2852019    ( 1.34%) 
[05/17 17:14:11    351s] (I)      Layer  6:    2733666         2         0        6857     2739104    ( 0.25%) 
[05/17 17:14:11    351s] (I)      Layer  7:    2888961        12         0          36     2890764    ( 0.00%) 
[05/17 17:14:11    351s] (I)      Layer  8:    2745000        82         0           0     2745961    ( 0.00%) 
[05/17 17:14:11    351s] (I)      Layer  9:    2889048         0         0           0     2890800    ( 0.00%) 
[05/17 17:14:12    351s] (I)      Layer 10:    1097451         0         0           0     1098384    ( 0.00%) 
[05/17 17:14:12    351s] (I)      Layer 11:    1154611         0         0         270     1156050    ( 0.02%) 
[05/17 17:14:12    351s] (I)      Total:      24387782     35781         0      311927    24489817    ( 1.26%) 
[05/17 17:14:12    351s] (I)      
[05/17 17:14:12    351s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/17 17:14:12    351s] [NR-eGR]                        OverCon            
[05/17 17:14:12    351s] [NR-eGR]                         #Gcell     %Gcell
[05/17 17:14:12    351s] [NR-eGR]        Layer               (1)    OverCon
[05/17 17:14:12    351s] [NR-eGR] ----------------------------------------------
[05/17 17:14:12    351s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/17 17:14:12    351s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/17 17:14:12    351s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/17 17:14:12    351s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/17 17:14:12    351s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/17 17:14:12    351s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/17 17:14:12    351s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/17 17:14:12    351s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/17 17:14:12    351s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/17 17:14:12    351s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/17 17:14:12    351s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/17 17:14:12    351s] [NR-eGR] ----------------------------------------------
[05/17 17:14:12    351s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/17 17:14:12    351s] [NR-eGR] 
[05/17 17:14:12    351s] (I)      Finished Global Routing ( CPU: 0.24 sec, Real: 0.27 sec, Curr Mem: 1831.39 MB )
[05/17 17:14:12    351s] (I)      total 2D Cap : 24431334 = (12625282 H, 11806052 V)
[05/17 17:14:12    351s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/17 17:14:12    351s] (I)      ============= Track Assignment ============
[05/17 17:14:12    351s] (I)      Started Track Assignment (1T) ( Curr Mem: 1831.39 MB )
[05/17 17:14:12    351s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/17 17:14:12    351s] (I)      Run Multi-thread track assignment
[05/17 17:14:12    351s] (I)      Finished Track Assignment (1T) ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 1836.64 MB )
[05/17 17:14:12    351s] (I)      Started Export ( Curr Mem: 1836.64 MB )
[05/17 17:14:12    351s] [NR-eGR]                  Length (um)   Vias 
[05/17 17:14:12    351s] [NR-eGR] ------------------------------------
[05/17 17:14:12    351s] [NR-eGR]  Metal1   (1H)             1   7546 
[05/17 17:14:12    351s] [NR-eGR]  Metal2   (2V)         20648  10966 
[05/17 17:14:12    351s] [NR-eGR]  Metal3   (3H)         24874   1098 
[05/17 17:14:12    351s] [NR-eGR]  Metal4   (4V)          4694     22 
[05/17 17:14:12    351s] [NR-eGR]  Metal5   (5H)           160      5 
[05/17 17:14:12    351s] [NR-eGR]  Metal6   (6V)             2      4 
[05/17 17:14:12    351s] [NR-eGR]  Metal7   (7H)             6      4 
[05/17 17:14:12    351s] [NR-eGR]  Metal8   (8V)            47      0 
[05/17 17:14:12    351s] [NR-eGR]  Metal9   (9H)             0      0 
[05/17 17:14:12    351s] [NR-eGR]  Metal10  (10V)            0      0 
[05/17 17:14:12    351s] [NR-eGR]  Metal11  (11H)            0      0 
[05/17 17:14:12    351s] [NR-eGR] ------------------------------------
[05/17 17:14:12    351s] [NR-eGR]           Total        50432  19645 
[05/17 17:14:12    351s] [NR-eGR] --------------------------------------------------------------------------
[05/17 17:14:12    351s] [NR-eGR] Total half perimeter of net bounding box: 40731um
[05/17 17:14:12    351s] [NR-eGR] Total length: 50432um, number of vias: 19645
[05/17 17:14:12    351s] [NR-eGR] --------------------------------------------------------------------------
[05/17 17:14:12    351s] [NR-eGR] Total eGR-routed clock nets wire length: 2418um, number of vias: 1474
[05/17 17:14:12    351s] [NR-eGR] --------------------------------------------------------------------------
[05/17 17:14:12    351s] (I)      Finished Export ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 1818.63 MB )
[05/17 17:14:12    351s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.92 sec, Real: 1.00 sec, Curr Mem: 1763.63 MB )
[05/17 17:14:12    351s] (I)      ======================================= Runtime Summary =======================================
[05/17 17:14:12    351s] (I)       Step                                          %        Start       Finish      Real       CPU 
[05/17 17:14:12    351s] (I)      -----------------------------------------------------------------------------------------------
[05/17 17:14:12    351s] (I)       Early Global Route kernel               100.00%  2194.04 sec  2195.04 sec  1.00 sec  0.92 sec 
[05/17 17:14:12    351s] (I)       +-Import and model                       37.43%  2194.05 sec  2194.42 sec  0.38 sec  0.34 sec 
[05/17 17:14:12    351s] (I)       | +-Create place DB                       1.38%  2194.05 sec  2194.06 sec  0.01 sec  0.02 sec 
[05/17 17:14:12    351s] (I)       | | +-Import place data                   1.36%  2194.05 sec  2194.06 sec  0.01 sec  0.02 sec 
[05/17 17:14:12    351s] (I)       | | | +-Read instances and placement      0.32%  2194.05 sec  2194.05 sec  0.00 sec  0.01 sec 
[05/17 17:14:12    351s] (I)       | | | +-Read nets                         0.98%  2194.05 sec  2194.06 sec  0.01 sec  0.01 sec 
[05/17 17:14:12    351s] (I)       | +-Create route DB                      29.86%  2194.06 sec  2194.36 sec  0.30 sec  0.28 sec 
[05/17 17:14:12    351s] (I)       | | +-Import route data (1T)             29.16%  2194.07 sec  2194.36 sec  0.29 sec  0.28 sec 
[05/17 17:14:12    351s] (I)       | | | +-Read blockages ( Layer 2-11 )     0.40%  2194.08 sec  2194.09 sec  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)       | | | | +-Read routing blockages          0.00%  2194.08 sec  2194.08 sec  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)       | | | | +-Read instance blockages         0.11%  2194.08 sec  2194.08 sec  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)       | | | | +-Read PG blockages               0.12%  2194.08 sec  2194.08 sec  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)       | | | | +-Read clock blockages            0.00%  2194.08 sec  2194.08 sec  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)       | | | | +-Read other blockages            0.00%  2194.08 sec  2194.08 sec  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)       | | | | +-Read halo blockages             0.01%  2194.08 sec  2194.08 sec  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)       | | | | +-Read boundary cut boxes         0.00%  2194.09 sec  2194.09 sec  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)       | | | +-Read blackboxes                   0.00%  2194.09 sec  2194.09 sec  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)       | | | +-Read prerouted                    0.37%  2194.09 sec  2194.09 sec  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)       | | | +-Read unlegalized nets             0.07%  2194.09 sec  2194.09 sec  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)       | | | +-Read nets                         0.42%  2194.09 sec  2194.09 sec  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)       | | | +-Set up via pillars                0.00%  2194.10 sec  2194.10 sec  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)       | | | +-Initialize 3D grid graph          1.56%  2194.10 sec  2194.11 sec  0.02 sec  0.02 sec 
[05/17 17:14:12    351s] (I)       | | | +-Model blockage capacity          24.86%  2194.11 sec  2194.36 sec  0.25 sec  0.24 sec 
[05/17 17:14:12    351s] (I)       | | | | +-Initialize 3D capacity         23.60%  2194.11 sec  2194.35 sec  0.24 sec  0.23 sec 
[05/17 17:14:12    351s] (I)       | +-Read aux data                         0.00%  2194.36 sec  2194.36 sec  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)       | +-Others data preparation               0.41%  2194.36 sec  2194.37 sec  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)       | +-Create route kernel                   5.61%  2194.37 sec  2194.42 sec  0.06 sec  0.04 sec 
[05/17 17:14:12    351s] (I)       +-Global Routing                         26.51%  2194.42 sec  2194.69 sec  0.27 sec  0.24 sec 
[05/17 17:14:12    351s] (I)       | +-Initialization                        0.42%  2194.42 sec  2194.43 sec  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)       | +-Net group 1                           3.55%  2194.43 sec  2194.46 sec  0.04 sec  0.03 sec 
[05/17 17:14:12    351s] (I)       | | +-Generate topology                   0.04%  2194.43 sec  2194.43 sec  0.00 sec  0.01 sec 
[05/17 17:14:12    351s] (I)       | | +-Phase 1a                            0.33%  2194.45 sec  2194.45 sec  0.00 sec  0.01 sec 
[05/17 17:14:12    351s] (I)       | | | +-Pattern routing (1T)              0.30%  2194.45 sec  2194.45 sec  0.00 sec  0.01 sec 
[05/17 17:14:12    351s] (I)       | | +-Phase 1b                            0.35%  2194.45 sec  2194.46 sec  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)       | | +-Phase 1c                            0.00%  2194.46 sec  2194.46 sec  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)       | | +-Phase 1d                            0.00%  2194.46 sec  2194.46 sec  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)       | | +-Phase 1e                            0.65%  2194.46 sec  2194.46 sec  0.01 sec  0.00 sec 
[05/17 17:14:12    351s] (I)       | | | +-Route legalization                0.02%  2194.46 sec  2194.46 sec  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)       | | | | +-Legalize Blockage Violations    0.01%  2194.46 sec  2194.46 sec  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)       | | +-Phase 1l                            0.16%  2194.46 sec  2194.46 sec  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)       | | | +-Layer assignment (1T)             0.14%  2194.46 sec  2194.46 sec  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)       | +-Net group 2                          13.42%  2194.46 sec  2194.60 sec  0.13 sec  0.12 sec 
[05/17 17:14:12    351s] (I)       | | +-Generate topology                   0.28%  2194.46 sec  2194.47 sec  0.00 sec  0.01 sec 
[05/17 17:14:12    351s] (I)       | | +-Phase 1a                            1.63%  2194.51 sec  2194.53 sec  0.02 sec  0.01 sec 
[05/17 17:14:12    351s] (I)       | | | +-Pattern routing (1T)              1.02%  2194.51 sec  2194.52 sec  0.01 sec  0.01 sec 
[05/17 17:14:12    351s] (I)       | | | +-Add via demand to 2D              0.30%  2194.52 sec  2194.53 sec  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)       | | +-Phase 1b                            0.13%  2194.53 sec  2194.53 sec  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)       | | +-Phase 1c                            0.00%  2194.53 sec  2194.53 sec  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)       | | +-Phase 1d                            0.00%  2194.53 sec  2194.53 sec  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)       | | +-Phase 1e                            0.13%  2194.53 sec  2194.53 sec  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)       | | | +-Route legalization                0.00%  2194.53 sec  2194.53 sec  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)       | | +-Phase 1l                            6.95%  2194.53 sec  2194.60 sec  0.07 sec  0.06 sec 
[05/17 17:14:12    351s] (I)       | | | +-Layer assignment (1T)             3.66%  2194.56 sec  2194.60 sec  0.04 sec  0.02 sec 
[05/17 17:14:12    351s] (I)       | +-Clean cong LA                         0.00%  2194.60 sec  2194.60 sec  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)       +-Export 3D cong map                     12.34%  2194.69 sec  2194.81 sec  0.12 sec  0.12 sec 
[05/17 17:14:12    351s] (I)       | +-Export 2D cong map                    1.31%  2194.80 sec  2194.81 sec  0.01 sec  0.01 sec 
[05/17 17:14:12    351s] (I)       +-Extract Global 3D Wires                 0.07%  2194.82 sec  2194.82 sec  0.00 sec  0.01 sec 
[05/17 17:14:12    351s] (I)       +-Track Assignment (1T)                  14.69%  2194.82 sec  2194.96 sec  0.15 sec  0.14 sec 
[05/17 17:14:12    351s] (I)       | +-Initialization                        0.01%  2194.82 sec  2194.82 sec  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)       | +-Track Assignment Kernel              14.53%  2194.82 sec  2194.96 sec  0.15 sec  0.14 sec 
[05/17 17:14:12    351s] (I)       | +-Free Memory                           0.00%  2194.96 sec  2194.96 sec  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)       +-Export                                  6.72%  2194.96 sec  2195.03 sec  0.07 sec  0.06 sec 
[05/17 17:14:12    351s] (I)       | +-Export DB wires                       1.37%  2194.97 sec  2194.98 sec  0.01 sec  0.02 sec 
[05/17 17:14:12    351s] (I)       | | +-Export all nets                     1.02%  2194.97 sec  2194.98 sec  0.01 sec  0.01 sec 
[05/17 17:14:12    351s] (I)       | | +-Set wire vias                       0.25%  2194.98 sec  2194.98 sec  0.00 sec  0.01 sec 
[05/17 17:14:12    351s] (I)       | +-Report wirelength                     1.18%  2194.98 sec  2194.99 sec  0.01 sec  0.00 sec 
[05/17 17:14:12    351s] (I)       | +-Update net boxes                      0.52%  2194.99 sec  2195.00 sec  0.01 sec  0.01 sec 
[05/17 17:14:12    351s] (I)       | +-Update timing                         3.27%  2195.00 sec  2195.03 sec  0.03 sec  0.03 sec 
[05/17 17:14:12    351s] (I)       +-Postprocess design                      0.78%  2195.03 sec  2195.04 sec  0.01 sec  0.01 sec 
[05/17 17:14:12    351s] (I)      ===================== Summary by functions =====================
[05/17 17:14:12    351s] (I)       Lv  Step                                 %      Real       CPU 
[05/17 17:14:12    351s] (I)      ----------------------------------------------------------------
[05/17 17:14:12    351s] (I)        0  Early Global Route kernel      100.00%  1.00 sec  0.92 sec 
[05/17 17:14:12    351s] (I)        1  Import and model                37.43%  0.38 sec  0.34 sec 
[05/17 17:14:12    351s] (I)        1  Global Routing                  26.51%  0.27 sec  0.24 sec 
[05/17 17:14:12    351s] (I)        1  Track Assignment (1T)           14.69%  0.15 sec  0.14 sec 
[05/17 17:14:12    351s] (I)        1  Export 3D cong map              12.34%  0.12 sec  0.12 sec 
[05/17 17:14:12    351s] (I)        1  Export                           6.72%  0.07 sec  0.06 sec 
[05/17 17:14:12    351s] (I)        1  Postprocess design               0.78%  0.01 sec  0.01 sec 
[05/17 17:14:12    351s] (I)        1  Extract Global 3D Wires          0.07%  0.00 sec  0.01 sec 
[05/17 17:14:12    351s] (I)        2  Create route DB                 29.86%  0.30 sec  0.28 sec 
[05/17 17:14:12    351s] (I)        2  Track Assignment Kernel         14.53%  0.15 sec  0.14 sec 
[05/17 17:14:12    351s] (I)        2  Net group 2                     13.42%  0.13 sec  0.12 sec 
[05/17 17:14:12    351s] (I)        2  Create route kernel              5.61%  0.06 sec  0.04 sec 
[05/17 17:14:12    351s] (I)        2  Net group 1                      3.55%  0.04 sec  0.03 sec 
[05/17 17:14:12    351s] (I)        2  Update timing                    3.27%  0.03 sec  0.03 sec 
[05/17 17:14:12    351s] (I)        2  Create place DB                  1.38%  0.01 sec  0.02 sec 
[05/17 17:14:12    351s] (I)        2  Export DB wires                  1.37%  0.01 sec  0.02 sec 
[05/17 17:14:12    351s] (I)        2  Export 2D cong map               1.31%  0.01 sec  0.01 sec 
[05/17 17:14:12    351s] (I)        2  Report wirelength                1.18%  0.01 sec  0.00 sec 
[05/17 17:14:12    351s] (I)        2  Update net boxes                 0.52%  0.01 sec  0.01 sec 
[05/17 17:14:12    351s] (I)        2  Initialization                   0.44%  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)        2  Others data preparation          0.41%  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)        3  Import route data (1T)          29.16%  0.29 sec  0.28 sec 
[05/17 17:14:12    351s] (I)        3  Phase 1l                         7.11%  0.07 sec  0.06 sec 
[05/17 17:14:12    351s] (I)        3  Phase 1a                         1.96%  0.02 sec  0.02 sec 
[05/17 17:14:12    351s] (I)        3  Import place data                1.36%  0.01 sec  0.02 sec 
[05/17 17:14:12    351s] (I)        3  Export all nets                  1.02%  0.01 sec  0.01 sec 
[05/17 17:14:12    351s] (I)        3  Phase 1e                         0.79%  0.01 sec  0.00 sec 
[05/17 17:14:12    351s] (I)        3  Phase 1b                         0.47%  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)        3  Generate topology                0.32%  0.00 sec  0.02 sec 
[05/17 17:14:12    351s] (I)        3  Set wire vias                    0.25%  0.00 sec  0.01 sec 
[05/17 17:14:12    351s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)        4  Model blockage capacity         24.86%  0.25 sec  0.24 sec 
[05/17 17:14:12    351s] (I)        4  Layer assignment (1T)            3.80%  0.04 sec  0.02 sec 
[05/17 17:14:12    351s] (I)        4  Initialize 3D grid graph         1.56%  0.02 sec  0.02 sec 
[05/17 17:14:12    351s] (I)        4  Read nets                        1.40%  0.01 sec  0.01 sec 
[05/17 17:14:12    351s] (I)        4  Pattern routing (1T)             1.32%  0.01 sec  0.02 sec 
[05/17 17:14:12    351s] (I)        4  Read blockages ( Layer 2-11 )    0.40%  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)        4  Read prerouted                   0.37%  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)        4  Read instances and placement     0.32%  0.00 sec  0.01 sec 
[05/17 17:14:12    351s] (I)        4  Add via demand to 2D             0.30%  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)        4  Read unlegalized nets            0.07%  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)        4  Route legalization               0.02%  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)        5  Initialize 3D capacity          23.60%  0.24 sec  0.23 sec 
[05/17 17:14:12    351s] (I)        5  Read PG blockages                0.12%  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)        5  Read instance blockages          0.11%  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)        5  Legalize Blockage Violations     0.01%  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)        5  Read clock blockages             0.00%  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)        5  Read other blockages             0.00%  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/17 17:14:12    351s] Extraction called for design 'mcs4_pad_frame' of instances=1935 and nets=1959 using extraction engine 'preRoute' .
[05/17 17:14:12    351s] PreRoute RC Extraction called for design mcs4_pad_frame.
[05/17 17:14:12    351s] RC Extraction called in multi-corner(2) mode.
[05/17 17:14:12    351s] RCMode: PreRoute
[05/17 17:14:12    351s]       RC Corner Indexes            0       1   
[05/17 17:14:12    351s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/17 17:14:12    351s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/17 17:14:12    351s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/17 17:14:12    351s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/17 17:14:12    351s] Shrink Factor                : 1.00000
[05/17 17:14:12    351s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/17 17:14:12    351s] Using Quantus QRC technology file ...
[05/17 17:14:12    351s] 
[05/17 17:14:12    351s] Trim Metal Layers:
[05/17 17:14:12    351s] LayerId::1 widthSet size::1
[05/17 17:14:12    351s] LayerId::2 widthSet size::1
[05/17 17:14:12    351s] LayerId::3 widthSet size::1
[05/17 17:14:12    351s] LayerId::4 widthSet size::1
[05/17 17:14:12    351s] LayerId::5 widthSet size::1
[05/17 17:14:12    351s] LayerId::6 widthSet size::1
[05/17 17:14:12    351s] LayerId::7 widthSet size::1
[05/17 17:14:12    351s] LayerId::8 widthSet size::1
[05/17 17:14:12    351s] LayerId::9 widthSet size::1
[05/17 17:14:12    351s] LayerId::10 widthSet size::1
[05/17 17:14:12    351s] LayerId::11 widthSet size::1
[05/17 17:14:12    351s] Updating RC grid for preRoute extraction ...
[05/17 17:14:12    351s] eee: pegSigSF::1.070000
[05/17 17:14:12    351s] Initializing multi-corner resistance tables ...
[05/17 17:14:12    351s] eee: l::1 avDens::0.095806 usedTrk::4587.174559 availTrk::47880.000000 sigTrk::4587.174559
[05/17 17:14:12    351s] eee: l::2 avDens::0.038828 usedTrk::1732.944152 availTrk::44631.000000 sigTrk::1732.944152
[05/17 17:14:12    351s] eee: l::3 avDens::0.039406 usedTrk::1691.681582 availTrk::42930.000000 sigTrk::1691.681582
[05/17 17:14:12    351s] eee: l::4 avDens::0.014491 usedTrk::613.281871 availTrk::42322.500000 sigTrk::613.281871
[05/17 17:14:12    351s] eee: l::5 avDens::0.011129 usedTrk::173.275147 availTrk::15570.000000 sigTrk::173.275147
[05/17 17:14:12    351s] eee: l::6 avDens::0.022373 usedTrk::80.342690 availTrk::3591.000000 sigTrk::80.342690
[05/17 17:14:12    351s] eee: l::7 avDens::0.003011 usedTrk::0.812865 availTrk::270.000000 sigTrk::0.812865
[05/17 17:14:12    351s] eee: l::8 avDens::0.008025 usedTrk::2.744444 availTrk::342.000000 sigTrk::2.744444
[05/17 17:14:12    351s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:14:12    351s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:14:12    351s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:14:12    352s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/17 17:14:12    352s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.034475 ; aWlH: 0.000000 ; Pmax: 0.805300 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/17 17:14:12    352s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1756.629M)
[05/17 17:14:12    352s] Compute RC Scale Done ...
[05/17 17:14:12    352s] OPERPROF: Starting HotSpotCal at level 1, MEM:1775.7M, EPOCH TIME: 1747516452.633498
[05/17 17:14:12    352s] [hotspot] +------------+---------------+---------------+
[05/17 17:14:12    352s] [hotspot] |            |   max hotspot | total hotspot |
[05/17 17:14:12    352s] [hotspot] +------------+---------------+---------------+
[05/17 17:14:12    352s] [hotspot] | normalized |          0.00 |          0.00 |
[05/17 17:14:12    352s] [hotspot] +------------+---------------+---------------+
[05/17 17:14:12    352s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/17 17:14:12    352s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/17 17:14:12    352s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.014, MEM:1775.7M, EPOCH TIME: 1747516452.647609
[05/17 17:14:12    352s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[05/17 17:14:12    352s] Begin: GigaOpt Route Type Constraints Refinement
[05/17 17:14:12    352s] *** CongRefineRouteType #2 [begin] : totSession cpu/real = 0:05:52.1/0:41:09.9 (0.1), mem = 1775.7M
[05/17 17:14:12    352s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.10379.7
[05/17 17:14:12    352s] ### Creating RouteCongInterface, started
[05/17 17:14:12    352s] 
[05/17 17:14:12    352s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/17 17:14:12    352s] 
[05/17 17:14:12    352s] #optDebug: {0, 1.000}
[05/17 17:14:12    352s] ### Creating RouteCongInterface, finished
[05/17 17:14:12    352s] Updated routing constraints on 0 nets.
[05/17 17:14:12    352s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.10379.7
[05/17 17:14:12    352s] Bottom Preferred Layer:
[05/17 17:14:12    352s] +---------------+------------+----------+
[05/17 17:14:12    352s] |     Layer     |    CLK     |   Rule   |
[05/17 17:14:12    352s] +---------------+------------+----------+
[05/17 17:14:12    352s] | Metal3 (z=3)  |         22 | default  |
[05/17 17:14:12    352s] +---------------+------------+----------+
[05/17 17:14:12    352s] *** CongRefineRouteType #2 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:05:52.3/0:41:10.0 (0.1), mem = 1775.7M
[05/17 17:14:12    352s] 
[05/17 17:14:12    352s] =============================================================================================
[05/17 17:14:12    352s]  Step TAT Report for CongRefineRouteType #2                                     21.12-s106_1
[05/17 17:14:12    352s] =============================================================================================
[05/17 17:14:12    352s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:14:12    352s] ---------------------------------------------------------------------------------------------
[05/17 17:14:12    352s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  62.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/17 17:14:12    352s] [ MISC                   ]          0:00:00.0  (  38.0 % )     0:00:00.0 /  0:00:00.1    1.1
[05/17 17:14:12    352s] ---------------------------------------------------------------------------------------------
[05/17 17:14:12    352s]  CongRefineRouteType #2 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/17 17:14:12    352s] ---------------------------------------------------------------------------------------------
[05/17 17:14:12    352s] 
[05/17 17:14:12    352s] End: GigaOpt Route Type Constraints Refinement
[05/17 17:14:12    352s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/17 17:14:12    352s] #################################################################################
[05/17 17:14:12    352s] # Design Stage: PreRoute
[05/17 17:14:12    352s] # Design Name: mcs4_pad_frame
[05/17 17:14:12    352s] # Design Mode: 45nm
[05/17 17:14:12    352s] # Analysis Mode: MMMC OCV 
[05/17 17:14:12    352s] # Parasitics Mode: No SPEF/RCDB 
[05/17 17:14:12    352s] # Signoff Settings: SI Off 
[05/17 17:14:12    352s] #################################################################################
[05/17 17:14:12    352s] Calculate early delays in OCV mode...
[05/17 17:14:12    352s] Calculate late delays in OCV mode...
[05/17 17:14:12    352s] Topological Sorting (REAL = 0:00:00.0, MEM = 1765.7M, InitMEM = 1765.7M)
[05/17 17:14:12    352s] Start delay calculation (fullDC) (1 T). (MEM=1765.71)
[05/17 17:14:12    352s] End AAE Lib Interpolated Model. (MEM=1785.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:14:13    352s] Total number of fetched objects 1943
[05/17 17:14:13    352s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:14:13    352s] End delay calculation. (MEM=1784.6 CPU=0:00:00.3 REAL=0:00:00.0)
[05/17 17:14:13    352s] End delay calculation (fullDC). (MEM=1784.6 CPU=0:00:00.4 REAL=0:00:01.0)
[05/17 17:14:13    352s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1784.6M) ***
[05/17 17:14:13    352s] Begin: GigaOpt postEco DRV Optimization
[05/17 17:14:13    352s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[05/17 17:14:13    352s] *** DrvOpt #3 [begin] : totSession cpu/real = 0:05:52.9/0:41:10.7 (0.1), mem = 1784.6M
[05/17 17:14:13    352s] Info: 21 io nets excluded
[05/17 17:14:13    352s] Info: 16 nets with fixed/cover wires excluded.
[05/17 17:14:13    352s] Info: 22 clock nets excluded from IPO operation.
[05/17 17:14:13    352s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.10379.8
[05/17 17:14:13    352s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/17 17:14:13    352s] ### Creating PhyDesignMc. totSessionCpu=0:05:53 mem=1784.6M
[05/17 17:14:13    352s] OPERPROF: Starting DPlace-Init at level 1, MEM:1784.6M, EPOCH TIME: 1747516453.418293
[05/17 17:14:13    352s] z: 2, totalTracks: 1
[05/17 17:14:13    352s] z: 4, totalTracks: 1
[05/17 17:14:13    352s] z: 6, totalTracks: 1
[05/17 17:14:13    352s] z: 8, totalTracks: 1
[05/17 17:14:13    352s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/17 17:14:13    352s] All LLGs are deleted
[05/17 17:14:13    352s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1784.6M, EPOCH TIME: 1747516453.424706
[05/17 17:14:13    352s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1784.6M, EPOCH TIME: 1747516453.425259
[05/17 17:14:13    352s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1784.6M, EPOCH TIME: 1747516453.425845
[05/17 17:14:13    352s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1784.6M, EPOCH TIME: 1747516453.429807
[05/17 17:14:13    352s] Core basic site is CoreSite
[05/17 17:14:13    352s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1784.6M, EPOCH TIME: 1747516453.468827
[05/17 17:14:13    352s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.011, MEM:1784.6M, EPOCH TIME: 1747516453.479470
[05/17 17:14:13    352s] SiteArray: non-trimmed site array dimensions = 189 x 1909
[05/17 17:14:13    352s] SiteArray: use 1,548,288 bytes
[05/17 17:14:13    352s] SiteArray: current memory after site array memory allocation 1784.6M
[05/17 17:14:13    352s] SiteArray: FP blocked sites are writable
[05/17 17:14:13    352s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/17 17:14:13    352s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1784.6M, EPOCH TIME: 1747516453.488057
[05/17 17:14:13    352s] Process 44189 wires and vias for routing blockage and capacity analysis
[05/17 17:14:13    352s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.017, MEM:1784.6M, EPOCH TIME: 1747516453.504606
[05/17 17:14:13    352s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.080, MEM:1784.6M, EPOCH TIME: 1747516453.509820
[05/17 17:14:13    352s] 
[05/17 17:14:13    352s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:14:13    352s] 
[05/17 17:14:13    352s]  Skipping Bad Lib Cell Checking (CMU) !
[05/17 17:14:13    352s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.093, MEM:1784.6M, EPOCH TIME: 1747516453.519342
[05/17 17:14:13    352s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1784.6M, EPOCH TIME: 1747516453.521653
[05/17 17:14:13    352s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1784.6M, EPOCH TIME: 1747516453.521760
[05/17 17:14:13    352s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1784.6MB).
[05/17 17:14:13    352s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.104, MEM:1784.6M, EPOCH TIME: 1747516453.522248
[05/17 17:14:13    352s] TotalInstCnt at PhyDesignMc Initialization: 1,905
[05/17 17:14:13    352s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:53 mem=1784.6M
[05/17 17:14:13    352s] ### Creating RouteCongInterface, started
[05/17 17:14:13    353s] 
[05/17 17:14:13    353s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/17 17:14:13    353s] 
[05/17 17:14:13    353s] #optDebug: {0, 1.000}
[05/17 17:14:13    353s] ### Creating RouteCongInterface, finished
[05/17 17:14:13    353s] {MG  {8 0 1 0.0251806}  {10 0 5.8 0.140527} }
[05/17 17:14:13    353s] ### Creating LA Mngr. totSessionCpu=0:05:53 mem=1784.6M
[05/17 17:14:13    353s] ### Creating LA Mngr, finished. totSessionCpu=0:05:53 mem=1784.6M
[05/17 17:14:13    353s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1818.9M, EPOCH TIME: 1747516453.843975
[05/17 17:14:13    353s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1818.9M, EPOCH TIME: 1747516453.844209
[05/17 17:14:13    353s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/17 17:14:13    353s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/17 17:14:13    353s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/17 17:14:13    353s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/17 17:14:13    353s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/17 17:14:13    353s] Info: violation cost 43.504913 (cap = 0.000000, tran = 43.504913, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/17 17:14:13    353s] |     7|   122|    -4.07|     2|     2|    -2.19|    26|    26|     0|     0|    41.08|     0.00|       0|       0|       0|  5.95%|          |         |
[05/17 17:14:14    353s] Info: violation cost 42.345982 (cap = 0.000000, tran = 42.345982, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/17 17:14:14    353s] |     4|    11|    -4.07|     2|     2|    -2.19|    27|    27|     0|     0|    41.08|     0.00|       2|       0|       3|  5.95%| 0:00:01.0|  1862.1M|
[05/17 17:14:14    353s] Info: violation cost 42.345982 (cap = 0.000000, tran = 42.345982, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/17 17:14:14    353s] |     4|    11|    -4.07|     2|     2|    -2.19|    27|    27|     0|     0|    41.08|     0.00|       0|       0|       0|  5.95%| 0:00:00.0|  1864.6M|
[05/17 17:14:14    353s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/17 17:14:14    353s] 
[05/17 17:14:14    353s] ###############################################################################
[05/17 17:14:14    353s] #
[05/17 17:14:14    353s] #  Large fanout net report:  
[05/17 17:14:14    353s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/17 17:14:14    353s] #     - current density: 5.95
[05/17 17:14:14    353s] #
[05/17 17:14:14    353s] #  List of high fanout nets:
[05/17 17:14:14    353s] #
[05/17 17:14:14    353s] ###############################################################################
[05/17 17:14:14    353s] Bottom Preferred Layer:
[05/17 17:14:14    353s] +---------------+------------+----------+
[05/17 17:14:14    353s] |     Layer     |    CLK     |   Rule   |
[05/17 17:14:14    353s] +---------------+------------+----------+
[05/17 17:14:14    353s] | Metal3 (z=3)  |         22 | default  |
[05/17 17:14:14    353s] +---------------+------------+----------+
[05/17 17:14:14    353s] 
[05/17 17:14:14    353s] 
[05/17 17:14:14    353s] =======================================================================
[05/17 17:14:14    353s]                 Reasons for remaining drv violations
[05/17 17:14:14    353s] =======================================================================
[05/17 17:14:14    353s] *info: Total 4 net(s) have violations which can't be fixed by DRV optimization.
[05/17 17:14:14    353s] 
[05/17 17:14:14    353s] MultiBuffering failure reasons
[05/17 17:14:14    353s] ------------------------------------------------
[05/17 17:14:14    353s] *info:     1 net(s): Could not be fixed because the gain is not enough.
[05/17 17:14:14    353s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[05/17 17:14:14    353s] *info:     2 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[05/17 17:14:14    353s] 
[05/17 17:14:14    353s] 
[05/17 17:14:14    353s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=1864.6M) ***
[05/17 17:14:14    353s] 
[05/17 17:14:14    353s] Total-nets :: 1929, Stn-nets :: 24, ratio :: 1.24417 %, Total-len 50432.3, Stn-len 341.93
[05/17 17:14:14    353s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1845.5M, EPOCH TIME: 1747516454.060505
[05/17 17:14:14    353s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:1778.5M, EPOCH TIME: 1747516454.069661
[05/17 17:14:14    353s] TotalInstCnt at PhyDesignMc Destruction: 1,907
[05/17 17:14:14    353s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.10379.8
[05/17 17:14:14    353s] *** DrvOpt #3 [finish] : cpu/real = 0:00:00.6/0:00:00.7 (0.9), totSession cpu/real = 0:05:53.5/0:41:11.3 (0.1), mem = 1778.5M
[05/17 17:14:14    353s] 
[05/17 17:14:14    353s] =============================================================================================
[05/17 17:14:14    353s]  Step TAT Report for DrvOpt #3                                                  21.12-s106_1
[05/17 17:14:14    353s] =============================================================================================
[05/17 17:14:14    353s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:14:14    353s] ---------------------------------------------------------------------------------------------
[05/17 17:14:14    353s] [ SlackTraversorInit     ]      1   0:00:00.0  (   6.5 % )     0:00:00.0 /  0:00:00.1    1.2
[05/17 17:14:14    353s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:14:14    353s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  19.6 % )     0:00:00.1 /  0:00:00.1    0.7
[05/17 17:14:14    353s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  10.8 % )     0:00:00.1 /  0:00:00.1    1.0
[05/17 17:14:14    353s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:14:14    353s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[05/17 17:14:14    353s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:14:14    353s] [ OptEval                ]      2   0:00:00.1  (  14.8 % )     0:00:00.1 /  0:00:00.1    0.9
[05/17 17:14:14    353s] [ OptCommit              ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:14:14    353s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.2
[05/17 17:14:14    353s] [ IncrDelayCalc          ]      5   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    1.4
[05/17 17:14:14    353s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.8
[05/17 17:14:14    353s] [ DrvComputeSummary      ]      3   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.5
[05/17 17:14:14    353s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:14:14    353s] [ MISC                   ]          0:00:00.3  (  39.7 % )     0:00:00.3 /  0:00:00.2    0.9
[05/17 17:14:14    353s] ---------------------------------------------------------------------------------------------
[05/17 17:14:14    353s]  DrvOpt #3 TOTAL                    0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.6    0.9
[05/17 17:14:14    353s] ---------------------------------------------------------------------------------------------
[05/17 17:14:14    353s] 
[05/17 17:14:14    353s] End: GigaOpt postEco DRV Optimization
[05/17 17:14:14    353s] **INFO: Flow update: Design timing is met.
[05/17 17:14:14    353s] Running refinePlace -preserveRouting true -hardFence false
[05/17 17:14:14    353s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1778.5M, EPOCH TIME: 1747516454.088304
[05/17 17:14:14    353s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1778.5M, EPOCH TIME: 1747516454.091240
[05/17 17:14:14    353s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1778.5M, EPOCH TIME: 1747516454.091435
[05/17 17:14:14    353s] z: 2, totalTracks: 1
[05/17 17:14:14    353s] z: 4, totalTracks: 1
[05/17 17:14:14    353s] z: 6, totalTracks: 1
[05/17 17:14:14    353s] z: 8, totalTracks: 1
[05/17 17:14:14    353s] #spOpts: N=45 gp_ipad=5 hrOri=1 hrSnap=1 
[05/17 17:14:14    353s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1778.5M, EPOCH TIME: 1747516454.096405
[05/17 17:14:14    353s] 
[05/17 17:14:14    353s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:14:14    353s] 
[05/17 17:14:14    353s]  Skipping Bad Lib Cell Checking (CMU) !
[05/17 17:14:14    353s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.032, MEM:1778.5M, EPOCH TIME: 1747516454.128616
[05/17 17:14:14    353s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1778.5M, EPOCH TIME: 1747516454.128732
[05/17 17:14:14    353s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1778.5M, EPOCH TIME: 1747516454.128798
[05/17 17:14:14    353s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1778.5MB).
[05/17 17:14:14    353s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.030, REAL:0.038, MEM:1778.5M, EPOCH TIME: 1747516454.129244
[05/17 17:14:14    353s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.030, REAL:0.038, MEM:1778.5M, EPOCH TIME: 1747516454.129299
[05/17 17:14:14    353s] TDRefine: refinePlace mode is spiral
[05/17 17:14:14    353s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.10379.9
[05/17 17:14:14    353s] OPERPROF:   Starting RefinePlace at level 2, MEM:1778.5M, EPOCH TIME: 1747516454.129371
[05/17 17:14:14    353s] *** Starting refinePlace (0:05:54 mem=1778.5M) ***
[05/17 17:14:14    353s] Total net bbox length = 4.085e+04 (2.084e+04 2.001e+04) (ext = 2.539e+03)
[05/17 17:14:14    353s] 
[05/17 17:14:14    353s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:14:14    353s] OPERPROF:     Starting PlacementInitRegWireSearchTree at level 3, MEM:1778.5M, EPOCH TIME: 1747516454.131285
[05/17 17:14:14    353s]   Signal wire search tree: 1612 elements. (cpu=0:00:00.0, mem=0.0M)
[05/17 17:14:14    353s] OPERPROF:     Finished PlacementInitRegWireSearchTree at level 3, CPU:0.000, REAL:0.002, MEM:1778.5M, EPOCH TIME: 1747516454.133056
[05/17 17:14:14    353s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:14:14    353s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:14:14    353s] 
[05/17 17:14:14    353s] Starting Small incrNP...
[05/17 17:14:14    353s] User Input Parameters:
[05/17 17:14:14    353s] - Congestion Driven    : Off
[05/17 17:14:14    353s] - Timing Driven        : Off
[05/17 17:14:14    353s] - Area-Violation Based : Off
[05/17 17:14:14    353s] - Start Rollback Level : -5
[05/17 17:14:14    353s] - Legalized            : On
[05/17 17:14:14    353s] - Window Based         : Off
[05/17 17:14:14    353s] - eDen incr mode       : Off
[05/17 17:14:14    353s] - Small incr mode      : On
[05/17 17:14:14    353s] 
[05/17 17:14:14    353s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:1778.5M, EPOCH TIME: 1747516454.136617
[05/17 17:14:14    353s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:1778.5M, EPOCH TIME: 1747516454.137314
[05/17 17:14:14    353s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.002, MEM:1778.5M, EPOCH TIME: 1747516454.139658
[05/17 17:14:14    353s] default core: bins with density > 0.750 =  0.00 % ( 0 / 437 )
[05/17 17:14:14    353s] Density distribution unevenness ratio = 69.359%
[05/17 17:14:14    353s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.007, MEM:1778.5M, EPOCH TIME: 1747516454.143325
[05/17 17:14:14    353s] cost 0.423256, thresh 1.000000
[05/17 17:14:14    353s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1778.5M)
[05/17 17:14:14    353s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[05/17 17:14:14    353s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1778.5M, EPOCH TIME: 1747516454.143820
[05/17 17:14:14    353s] Starting refinePlace ...
[05/17 17:14:14    353s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:14:14    353s] One DDP V2 for no tweak run.
[05/17 17:14:14    353s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:14:14    353s]   Spread Effort: high, pre-route mode, useDDP on.
[05/17 17:14:14    353s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1778.5MB) @(0:05:54 - 0:05:54).
[05/17 17:14:14    353s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/17 17:14:14    353s] wireLenOptFixPriorityInst 661 inst fixed
[05/17 17:14:14    353s] 
[05/17 17:14:14    353s] Running Spiral with 1 thread in Normal Mode  fetchWidth=99 
[05/17 17:14:14    353s] Move report: legalization moves 6 insts, mean move: 0.63 um, max move: 1.20 um spiral
[05/17 17:14:14    353s] 	Max move on inst (FE_OFC77_mcs4_core_n_25406): (399.20, 482.63) --> (400.40, 482.63)
[05/17 17:14:14    353s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[05/17 17:14:14    353s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/17 17:14:14    353s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1778.5MB) @(0:05:54 - 0:05:54).
[05/17 17:14:14    353s] Move report: Detail placement moves 6 insts, mean move: 0.63 um, max move: 1.20 um 
[05/17 17:14:14    353s] 	Max move on inst (FE_OFC77_mcs4_core_n_25406): (399.20, 482.63) --> (400.40, 482.63)
[05/17 17:14:14    353s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1778.5MB
[05/17 17:14:14    353s] Statistics of distance of Instance movement in refine placement:
[05/17 17:14:14    353s]   maximum (X+Y) =         1.20 um
[05/17 17:14:14    353s]   inst (FE_OFC77_mcs4_core_n_25406) with max move: (399.2, 482.63) -> (400.4, 482.63)
[05/17 17:14:14    353s]   mean    (X+Y) =         0.63 um
[05/17 17:14:14    353s] Summary Report:
[05/17 17:14:14    353s] Instances move: 6 (out of 1887 movable)
[05/17 17:14:14    353s] Instances flipped: 0
[05/17 17:14:14    353s] Mean displacement: 0.63 um
[05/17 17:14:14    353s] Max displacement: 1.20 um (Instance: FE_OFC77_mcs4_core_n_25406) (399.2, 482.63) -> (400.4, 482.63)
[05/17 17:14:14    353s] 	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: BUFX4
[05/17 17:14:14    353s] Total instances moved : 6
[05/17 17:14:14    353s] Ripped up 18 affected routes.
[05/17 17:14:14    353s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.100, REAL:0.113, MEM:1778.5M, EPOCH TIME: 1747516454.256898
[05/17 17:14:14    353s] Total net bbox length = 4.085e+04 (2.084e+04 2.001e+04) (ext = 2.539e+03)
[05/17 17:14:14    353s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1778.5MB
[05/17 17:14:14    353s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1778.5MB) @(0:05:54 - 0:05:54).
[05/17 17:14:14    353s] *** Finished refinePlace (0:05:54 mem=1778.5M) ***
[05/17 17:14:14    353s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.10379.9
[05/17 17:14:14    353s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.110, REAL:0.130, MEM:1778.5M, EPOCH TIME: 1747516454.259636
[05/17 17:14:14    353s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1778.5M, EPOCH TIME: 1747516454.259714
[05/17 17:14:14    353s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.009, MEM:1778.5M, EPOCH TIME: 1747516454.268517
[05/17 17:14:14    353s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.150, REAL:0.180, MEM:1778.5M, EPOCH TIME: 1747516454.268666
[05/17 17:14:14    353s] **INFO: Flow update: Design timing is met.
[05/17 17:14:14    353s] **INFO: Flow update: Design timing is met.
[05/17 17:14:14    353s] **INFO: Flow update: Design timing is met.
[05/17 17:14:14    353s] #optDebug: fT-D <X 1 0 0 0>
[05/17 17:14:14    353s] Register exp ratio and priority group on 0 nets on 1945 nets : 
[05/17 17:14:14    353s] 
[05/17 17:14:14    353s] Active setup views:
[05/17 17:14:14    353s]  AnalysisView_WC
[05/17 17:14:14    353s]   Dominating endpoints: 0
[05/17 17:14:14    353s]   Dominating TNS: -0.000
[05/17 17:14:14    353s] 
[05/17 17:14:14    353s] Extraction called for design 'mcs4_pad_frame' of instances=1937 and nets=1961 using extraction engine 'preRoute' .
[05/17 17:14:14    353s] PreRoute RC Extraction called for design mcs4_pad_frame.
[05/17 17:14:14    353s] RC Extraction called in multi-corner(2) mode.
[05/17 17:14:14    353s] RCMode: PreRoute
[05/17 17:14:14    353s]       RC Corner Indexes            0       1   
[05/17 17:14:14    353s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/17 17:14:14    353s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/17 17:14:14    353s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/17 17:14:14    353s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/17 17:14:14    353s] Shrink Factor                : 1.00000
[05/17 17:14:14    353s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/17 17:14:14    353s] Using Quantus QRC technology file ...
[05/17 17:14:14    353s] 
[05/17 17:14:14    353s] Trim Metal Layers:
[05/17 17:14:14    353s] LayerId::1 widthSet size::1
[05/17 17:14:14    353s] LayerId::2 widthSet size::1
[05/17 17:14:14    353s] LayerId::3 widthSet size::1
[05/17 17:14:14    353s] LayerId::4 widthSet size::1
[05/17 17:14:14    353s] LayerId::5 widthSet size::1
[05/17 17:14:14    353s] LayerId::6 widthSet size::1
[05/17 17:14:14    353s] LayerId::7 widthSet size::1
[05/17 17:14:14    353s] LayerId::8 widthSet size::1
[05/17 17:14:14    353s] LayerId::9 widthSet size::1
[05/17 17:14:14    353s] LayerId::10 widthSet size::1
[05/17 17:14:14    353s] LayerId::11 widthSet size::1
[05/17 17:14:14    353s] Updating RC grid for preRoute extraction ...
[05/17 17:14:14    353s] eee: pegSigSF::1.070000
[05/17 17:14:14    353s] Initializing multi-corner resistance tables ...
[05/17 17:14:14    353s] eee: l::1 avDens::0.095806 usedTrk::4587.174559 availTrk::47880.000000 sigTrk::4587.174559
[05/17 17:14:14    353s] eee: l::2 avDens::0.037578 usedTrk::1670.738884 availTrk::44460.000000 sigTrk::1670.738884
[05/17 17:14:14    353s] eee: l::3 avDens::0.037954 usedTrk::1629.354678 availTrk::42930.000000 sigTrk::1629.354678
[05/17 17:14:14    353s] eee: l::4 avDens::0.014118 usedTrk::595.103508 availTrk::42151.500000 sigTrk::595.103508
[05/17 17:14:14    353s] eee: l::5 avDens::0.011129 usedTrk::173.275147 availTrk::15570.000000 sigTrk::173.275147
[05/17 17:14:14    353s] eee: l::6 avDens::0.022373 usedTrk::80.342690 availTrk::3591.000000 sigTrk::80.342690
[05/17 17:14:14    353s] eee: l::7 avDens::0.003011 usedTrk::0.812865 availTrk::270.000000 sigTrk::0.812865
[05/17 17:14:14    353s] eee: l::8 avDens::0.008025 usedTrk::2.744444 availTrk::342.000000 sigTrk::2.744444
[05/17 17:14:14    353s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:14:14    353s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:14:14    353s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:14:14    353s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/17 17:14:14    353s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.033606 ; aWlH: 0.000000 ; Pmax: 0.805300 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/17 17:14:14    353s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1741.625M)
[05/17 17:14:14    353s] Starting delay calculation for Setup views
[05/17 17:14:14    353s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/17 17:14:14    353s] #################################################################################
[05/17 17:14:14    353s] # Design Stage: PreRoute
[05/17 17:14:14    353s] # Design Name: mcs4_pad_frame
[05/17 17:14:14    353s] # Design Mode: 45nm
[05/17 17:14:14    353s] # Analysis Mode: MMMC OCV 
[05/17 17:14:14    353s] # Parasitics Mode: No SPEF/RCDB 
[05/17 17:14:14    353s] # Signoff Settings: SI Off 
[05/17 17:14:14    353s] #################################################################################
[05/17 17:14:14    354s] Calculate early delays in OCV mode...
[05/17 17:14:14    354s] Calculate late delays in OCV mode...
[05/17 17:14:14    354s] Topological Sorting (REAL = 0:00:00.0, MEM = 1749.9M, InitMEM = 1749.9M)
[05/17 17:14:14    354s] Start delay calculation (fullDC) (1 T). (MEM=1749.91)
[05/17 17:14:14    354s] End AAE Lib Interpolated Model. (MEM=1769.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:14:15    354s] Total number of fetched objects 1945
[05/17 17:14:15    354s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:14:15    354s] End delay calculation. (MEM=1790.87 CPU=0:00:00.3 REAL=0:00:01.0)
[05/17 17:14:15    354s] End delay calculation (fullDC). (MEM=1790.87 CPU=0:00:00.4 REAL=0:00:01.0)
[05/17 17:14:15    354s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1790.9M) ***
[05/17 17:14:15    354s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:05:55 mem=1790.9M)
[05/17 17:14:15    354s] Reported timing to dir ./timingReports
[05/17 17:14:15    354s] **optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 1527.6M, totSessionCpu=0:05:55 **
[05/17 17:14:15    354s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1748.9M, EPOCH TIME: 1747516455.184673
[05/17 17:14:15    354s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.049, MEM:1748.9M, EPOCH TIME: 1747516455.233911
[05/17 17:14:16    355s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 41.221  | 46.301  | 41.221  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      3 (9)       |
|   max_fanout   |     27 (27)      |    -50     |     35 (35)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.950%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:21, mem = 1528.3M, totSessionCpu=0:05:55 **
[05/17 17:14:17    355s] 
[05/17 17:14:17    355s] TimeStamp Deleting Cell Server Begin ...
[05/17 17:14:17    355s] Deleting Lib Analyzer.
[05/17 17:14:17    355s] 
[05/17 17:14:17    355s] TimeStamp Deleting Cell Server End ...
[05/17 17:14:17    355s] *** Finished optDesign ***
[05/17 17:14:17    355s] 
[05/17 17:14:17    355s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:24.4 real=0:00:27.1)
[05/17 17:14:17    355s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.3 real=0:00:01.3)
[05/17 17:14:17    355s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:02.3 real=0:00:02.6)
[05/17 17:14:17    355s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.4 real=0:00:01.5)
[05/17 17:14:17    355s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/17 17:14:17    355s] Info: Destroy the CCOpt slew target map.
[05/17 17:14:17    355s] clean pInstBBox. size 0
[05/17 17:14:17    355s] Set place::cacheFPlanSiteMark to 0
[05/17 17:14:17    355s] All LLGs are deleted
[05/17 17:14:17    355s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1764.3M, EPOCH TIME: 1747516457.168040
[05/17 17:14:17    355s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1764.3M, EPOCH TIME: 1747516457.168189
[05/17 17:14:17    355s] Info: pop threads available for lower-level modules during optimization.
[05/17 17:14:17    355s] 
[05/17 17:14:17    355s] *** Summary of all messages that are not suppressed in this session:
[05/17 17:14:17    355s] Severity  ID               Count  Summary                                  
[05/17 17:14:17    355s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/17 17:14:17    355s] WARNING   IMPCCOPT-1026        1  Did not meet the insertion delay target ...
[05/17 17:14:17    355s] WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
[05/17 17:14:17    355s] WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
[05/17 17:14:17    355s] WARNING   IMPCCOPT-2406       13  Clock halo disabled on instance '%s'. Cl...
[05/17 17:14:17    355s] WARNING   IMPCCOPT-2171        7  Unable to get/extract RC parasitics for ...
[05/17 17:14:17    355s] WARNING   IMPCCOPT-2169        7  Cannot extract parasitics for %s net '%s...
[05/17 17:14:17    355s] WARNING   IMPCCOPT-4313        1  %s cannot determine the drive strength o...
[05/17 17:14:17    355s] WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
[05/17 17:14:17    355s] WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
[05/17 17:14:17    355s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[05/17 17:14:17    355s] *** Message Summary: 37 warning(s), 0 error(s)
[05/17 17:14:17    355s] 
[05/17 17:14:17    355s] *** ccopt_design #1 [finish] : cpu/real = 0:00:55.0/0:01:00.5 (0.9), totSession cpu/real = 0:05:55.1/0:41:14.4 (0.1), mem = 1764.3M
[05/17 17:14:17    355s] 
[05/17 17:14:17    355s] =============================================================================================
[05/17 17:14:17    355s]  Final TAT Report for ccopt_design #1                                           21.12-s106_1
[05/17 17:14:17    355s] =============================================================================================
[05/17 17:14:17    355s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:14:17    355s] ---------------------------------------------------------------------------------------------
[05/17 17:14:17    355s] [ InitOpt                ]      1   0:00:02.7  (   4.5 % )     0:00:04.0 /  0:00:03.9    1.0
[05/17 17:14:17    355s] [ GlobalOpt              ]      1   0:00:01.3  (   2.2 % )     0:00:01.3 /  0:00:01.3    1.0
[05/17 17:14:17    355s] [ DrvOpt                 ]      3   0:00:03.2  (   5.3 % )     0:00:03.5 /  0:00:03.3    0.9
[05/17 17:14:17    355s] [ AreaOpt                ]      2   0:00:04.4  (   7.3 % )     0:00:04.7 /  0:00:04.4    0.9
[05/17 17:14:17    355s] [ ViewPruning            ]      8   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[05/17 17:14:17    355s] [ OptSummaryReport       ]      2   0:00:00.2  (   0.3 % )     0:00:03.1 /  0:00:01.7    0.6
[05/17 17:14:17    355s] [ DrvReport              ]      2   0:00:01.4  (   2.3 % )     0:00:01.4 /  0:00:00.1    0.1
[05/17 17:14:17    355s] [ CongRefineRouteType    ]      2   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[05/17 17:14:17    355s] [ SlackTraversorInit     ]      4   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.8
[05/17 17:14:17    355s] [ PowerInterfaceInit     ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:14:17    355s] [ PlacerInterfaceInit    ]      2   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.1    0.9
[05/17 17:14:17    355s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:14:17    355s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[05/17 17:14:17    355s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[05/17 17:14:17    355s] [ IncrReplace            ]      1   0:00:01.0  (   1.6 % )     0:00:01.0 /  0:00:00.9    0.9
[05/17 17:14:17    355s] [ RefinePlace            ]      3   0:00:00.8  (   1.4 % )     0:00:00.8 /  0:00:00.7    0.8
[05/17 17:14:17    355s] [ EarlyGlobalRoute       ]      6   0:00:07.4  (  12.3 % )     0:00:07.4 /  0:00:06.5    0.9
[05/17 17:14:17    355s] [ DetailRoute            ]      1   0:00:05.7  (   9.3 % )     0:00:05.7 /  0:00:05.6    1.0
[05/17 17:14:17    355s] [ ExtractRC              ]      5   0:00:00.8  (   1.3 % )     0:00:00.8 /  0:00:00.7    0.9
[05/17 17:14:17    355s] [ TimingUpdate           ]      4   0:00:00.2  (   0.4 % )     0:00:01.7 /  0:00:01.7    1.0
[05/17 17:14:17    355s] [ FullDelayCalc          ]      4   0:00:02.3  (   3.8 % )     0:00:02.3 /  0:00:02.2    1.0
[05/17 17:14:17    355s] [ TimingReport           ]      2   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[05/17 17:14:17    355s] [ GenerateReports        ]      1   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.2    0.9
[05/17 17:14:17    355s] [ MISC                   ]          0:00:27.8  (  45.9 % )     0:00:27.8 /  0:00:25.5    0.9
[05/17 17:14:17    355s] ---------------------------------------------------------------------------------------------
[05/17 17:14:17    355s]  ccopt_design #1 TOTAL              0:01:00.5  ( 100.0 % )     0:01:00.5 /  0:00:55.0    0.9
[05/17 17:14:17    355s] ---------------------------------------------------------------------------------------------
[05/17 17:14:17    355s] 
[05/17 17:14:17    355s] #% End ccopt_design (date=05/17 17:14:17, total cpu=0:00:55.0, real=0:01:01, peak res=1587.3M, current mem=1417.2M)
[05/17 17:14:17    355s] # suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/17 17:14:43    357s] # puts "\n--- Post-CTS Timing Analysis ---"
# timeDesign -postCTS -prefix postCTS_setup
<CMD> timeDesign -postCTS -prefix postCTS_setup
[05/17 17:14:43    357s] *** timeDesign #3 [begin] : totSession cpu/real = 0:05:57.9/0:41:40.4 (0.1), mem = 1663.3M
[05/17 17:14:43    357s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1659.3M, EPOCH TIME: 1747516483.173690
[05/17 17:14:43    357s] All LLGs are deleted
[05/17 17:14:43    357s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1659.3M, EPOCH TIME: 1747516483.173821
[05/17 17:14:43    357s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1659.3M, EPOCH TIME: 1747516483.173890
[05/17 17:14:43    357s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1659.3M, EPOCH TIME: 1747516483.173994
[05/17 17:14:43    357s] Start to check current routing status for nets...
[05/17 17:14:43    357s] Net CTS_4 is not routed.
[05/17 17:14:43    357s] Early Global Route is going to be called for routing.
[05/17 17:14:43    357s] End to check current routing status for nets (mem=1659.3M)
[05/17 17:14:43    357s] ### Creating LA Mngr. totSessionCpu=0:05:58 mem=1659.3M
[05/17 17:14:43    357s] ### Creating LA Mngr, finished. totSessionCpu=0:05:58 mem=1659.3M
[05/17 17:14:43    357s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1659.35 MB )
[05/17 17:14:43    357s] (I)      ==================== Layers =====================
[05/17 17:14:43    357s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:14:43    357s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/17 17:14:43    357s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:14:43    357s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/17 17:14:43    357s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/17 17:14:43    357s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/17 17:14:43    357s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/17 17:14:43    357s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/17 17:14:43    357s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/17 17:14:43    357s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/17 17:14:43    357s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/17 17:14:43    357s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/17 17:14:43    357s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/17 17:14:43    357s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/17 17:14:43    357s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/17 17:14:43    357s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/17 17:14:43    357s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/17 17:14:43    357s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/17 17:14:43    357s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/17 17:14:43    357s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/17 17:14:43    357s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/17 17:14:43    357s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/17 17:14:43    357s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/17 17:14:43    357s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/17 17:14:43    357s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/17 17:14:43    357s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:14:43    357s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/17 17:14:43    357s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/17 17:14:43    357s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/17 17:14:43    357s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/17 17:14:43    357s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/17 17:14:43    357s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/17 17:14:43    357s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/17 17:14:43    357s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/17 17:14:43    357s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/17 17:14:43    357s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/17 17:14:43    357s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/17 17:14:43    357s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/17 17:14:43    357s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/17 17:14:43    357s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/17 17:14:43    357s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:14:43    357s] (I)      Started Import and model ( Curr Mem: 1659.35 MB )
[05/17 17:14:43    357s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:14:43    357s] (I)      == Non-default Options ==
[05/17 17:14:43    357s] (I)      Route open nets only                               : true
[05/17 17:14:43    357s] (I)      Maximum routing layer                              : 11
[05/17 17:14:43    357s] (I)      Number of threads                                  : 1
[05/17 17:14:43    357s] (I)      Method to set GCell size                           : row
[05/17 17:14:43    357s] (I)      Counted 3515 PG shapes. We will not process PG shapes layer by layer.
[05/17 17:14:43    357s] (I)      Use row-based GCell size
[05/17 17:14:43    357s] (I)      Use row-based GCell align
[05/17 17:14:43    357s] (I)      layer 0 area = 80000
[05/17 17:14:43    357s] (I)      layer 1 area = 80000
[05/17 17:14:43    357s] (I)      layer 2 area = 80000
[05/17 17:14:43    357s] (I)      layer 3 area = 80000
[05/17 17:14:43    357s] (I)      layer 4 area = 80000
[05/17 17:14:43    357s] (I)      layer 5 area = 80000
[05/17 17:14:43    357s] (I)      layer 6 area = 80000
[05/17 17:14:43    357s] (I)      layer 7 area = 80000
[05/17 17:14:43    357s] (I)      layer 8 area = 80000
[05/17 17:14:43    357s] (I)      layer 9 area = 400000
[05/17 17:14:43    357s] (I)      layer 10 area = 400000
[05/17 17:14:43    357s] (I)      GCell unit size   : 3420
[05/17 17:14:43    357s] (I)      GCell multiplier  : 1
[05/17 17:14:43    357s] (I)      GCell row height  : 3420
[05/17 17:14:43    357s] (I)      Actual row height : 3420
[05/17 17:14:43    357s] (I)      GCell align ref   : 616000 616420
[05/17 17:14:43    357s] [NR-eGR] Track table information for default rule: 
[05/17 17:14:43    357s] [NR-eGR] Metal1 has single uniform track structure
[05/17 17:14:43    357s] [NR-eGR] Metal2 has single uniform track structure
[05/17 17:14:43    357s] [NR-eGR] Metal3 has single uniform track structure
[05/17 17:14:43    357s] [NR-eGR] Metal4 has single uniform track structure
[05/17 17:14:43    357s] [NR-eGR] Metal5 has single uniform track structure
[05/17 17:14:43    357s] [NR-eGR] Metal6 has single uniform track structure
[05/17 17:14:43    357s] [NR-eGR] Metal7 has single uniform track structure
[05/17 17:14:43    357s] [NR-eGR] Metal8 has single uniform track structure
[05/17 17:14:43    357s] [NR-eGR] Metal9 has single uniform track structure
[05/17 17:14:43    357s] [NR-eGR] Metal10 has single uniform track structure
[05/17 17:14:43    357s] [NR-eGR] Metal11 has single uniform track structure
[05/17 17:14:43    357s] (I)      ================== Default via ===================
[05/17 17:14:43    357s] (I)      +----+------------------+------------------------+
[05/17 17:14:43    357s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[05/17 17:14:43    357s] (I)      +----+------------------+------------------------+
[05/17 17:14:43    357s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[05/17 17:14:43    357s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[05/17 17:14:43    357s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[05/17 17:14:43    357s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[05/17 17:14:43    357s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[05/17 17:14:43    357s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[05/17 17:14:43    357s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[05/17 17:14:43    357s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[05/17 17:14:43    357s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[05/17 17:14:43    357s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[05/17 17:14:43    357s] (I)      +----+------------------+------------------------+
[05/17 17:14:43    357s] [NR-eGR] Read 4672 PG shapes
[05/17 17:14:43    357s] [NR-eGR] Read 0 clock shapes
[05/17 17:14:43    357s] [NR-eGR] Read 0 other shapes
[05/17 17:14:43    357s] [NR-eGR] #Routing Blockages  : 0
[05/17 17:14:43    357s] [NR-eGR] #Instance Blockages : 640
[05/17 17:14:43    357s] [NR-eGR] #PG Blockages       : 4672
[05/17 17:14:43    357s] [NR-eGR] #Halo Blockages     : 0
[05/17 17:14:43    357s] [NR-eGR] #Boundary Blockages : 0
[05/17 17:14:43    357s] [NR-eGR] #Clock Blockages    : 0
[05/17 17:14:43    357s] [NR-eGR] #Other Blockages    : 0
[05/17 17:14:43    357s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/17 17:14:43    357s] (I)      Number of open nets threshold = 19
[05/17 17:14:43    357s] (I)      Number of open nets less than the threshold. Only open nets are routed
[05/17 17:14:43    357s] [NR-eGR] Num Prerouted Nets = 1911  Num Prerouted Wires = 23221
[05/17 17:14:43    357s] [NR-eGR] Read 1929 nets ( ignored 1911 )
[05/17 17:14:43    357s] (I)      early_global_route_priority property id does not exist.
[05/17 17:14:43    357s] (I)      Read Num Blocks=5312  Num Prerouted Wires=23221  Num CS=0
[05/17 17:14:43    358s] (I)      Layer 1 (V) : #blockages 1409 : #preroutes 16890
[05/17 17:14:43    358s] (I)      Layer 2 (H) : #blockages 1124 : #preroutes 5904
[05/17 17:14:43    358s] (I)      Layer 3 (V) : #blockages 1537 : #preroutes 397
[05/17 17:14:43    358s] (I)      Layer 4 (H) : #blockages 823 : #preroutes 16
[05/17 17:14:43    358s] (I)      Layer 5 (V) : #blockages 395 : #preroutes 6
[05/17 17:14:43    358s] (I)      Layer 6 (H) : #blockages 3 : #preroutes 7
[05/17 17:14:43    358s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 1
[05/17 17:14:43    358s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/17 17:14:43    358s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/17 17:14:43    358s] (I)      Layer 10 (H) : #blockages 21 : #preroutes 0
[05/17 17:14:43    358s] (I)      Number of ignored nets                =   1911
[05/17 17:14:43    358s] (I)      Number of connected nets              =   1911
[05/17 17:14:43    358s] (I)      Number of fixed nets                  =     15.  Ignored: Yes
[05/17 17:14:43    358s] (I)      Number of clock nets                  =     22.  Ignored: No
[05/17 17:14:43    358s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/17 17:14:43    358s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/17 17:14:43    358s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/17 17:14:43    358s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/17 17:14:43    358s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/17 17:14:43    358s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/17 17:14:43    358s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/17 17:14:43    358s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[05/17 17:14:43    358s] (I)      Ndr track 0 does not exist
[05/17 17:14:43    358s] (I)      Ndr track 0 does not exist
[05/17 17:14:43    358s] (I)      ---------------------Grid Graph Info--------------------
[05/17 17:14:43    358s] (I)      Routing area        : (0, 0) - (2000000, 1880000)
[05/17 17:14:43    358s] (I)      Core area           : (616000, 616420) - (1379600, 1262800)
[05/17 17:14:43    358s] (I)      Site width          :   400  (dbu)
[05/17 17:14:43    358s] (I)      Row height          :  3420  (dbu)
[05/17 17:14:43    358s] (I)      GCell row height    :  3420  (dbu)
[05/17 17:14:43    358s] (I)      GCell width         :  3420  (dbu)
[05/17 17:14:43    358s] (I)      GCell height        :  3420  (dbu)
[05/17 17:14:43    358s] (I)      Grid                :   585   550    11
[05/17 17:14:43    358s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/17 17:14:43    358s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/17 17:14:43    358s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/17 17:14:43    358s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/17 17:14:43    358s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/17 17:14:43    358s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/17 17:14:43    358s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/17 17:14:43    358s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[05/17 17:14:43    358s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/17 17:14:43    358s] (I)      Total num of tracks :  4947  5000  4947  5000  4947  5000  4947  5000  4947  1999  1978
[05/17 17:14:43    358s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/17 17:14:43    358s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/17 17:14:43    358s] (I)      --------------------------------------------------------
[05/17 17:14:43    358s] 
[05/17 17:14:43    358s] [NR-eGR] ============ Routing rule table ============
[05/17 17:14:43    358s] [NR-eGR] Rule id: 0  Nets: 17
[05/17 17:14:43    358s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/17 17:14:43    358s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/17 17:14:43    358s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/17 17:14:43    358s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/17 17:14:43    358s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/17 17:14:43    358s] [NR-eGR] Rule id: 1  Nets: 1
[05/17 17:14:43    358s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/17 17:14:43    358s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/17 17:14:43    358s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/17 17:14:43    358s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/17 17:14:43    358s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/17 17:14:43    358s] [NR-eGR] ========================================
[05/17 17:14:43    358s] [NR-eGR] 
[05/17 17:14:43    358s] (I)      =============== Blocked Tracks ===============
[05/17 17:14:43    358s] (I)      +-------+---------+----------+---------------+
[05/17 17:14:43    358s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/17 17:14:43    358s] (I)      +-------+---------+----------+---------------+
[05/17 17:14:43    358s] (I)      |     1 |       0 |        0 |         0.00% |
[05/17 17:14:43    358s] (I)      |     2 | 2750000 |   135190 |         4.92% |
[05/17 17:14:43    358s] (I)      |     3 | 2893995 |    61350 |         2.12% |
[05/17 17:14:43    358s] (I)      |     4 | 2750000 |   173513 |         6.31% |
[05/17 17:14:43    358s] (I)      |     5 | 2893995 |    49669 |         1.72% |
[05/17 17:14:43    358s] (I)      |     6 | 2750000 |    11408 |         0.41% |
[05/17 17:14:43    358s] (I)      |     7 | 2893995 |       96 |         0.00% |
[05/17 17:14:43    358s] (I)      |     8 | 2750000 |        0 |         0.00% |
[05/17 17:14:43    358s] (I)      |     9 | 2893995 |        0 |         0.00% |
[05/17 17:14:43    358s] (I)      |    10 | 1099450 |        0 |         0.00% |
[05/17 17:14:43    358s] (I)      |    11 | 1157130 |      705 |         0.06% |
[05/17 17:14:43    358s] (I)      +-------+---------+----------+---------------+
[05/17 17:14:43    358s] (I)      Finished Import and model ( CPU: 0.38 sec, Real: 0.39 sec, Curr Mem: 1701.77 MB )
[05/17 17:14:43    358s] (I)      Reset routing kernel
[05/17 17:14:43    358s] (I)      Started Global Routing ( Curr Mem: 1701.77 MB )
[05/17 17:14:43    358s] (I)      totalPins=307  totalGlobalPin=305 (99.35%)
[05/17 17:14:43    358s] (I)      total 2D Cap : 5426777 = (2834629 H, 2592148 V)
[05/17 17:14:43    358s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[05/17 17:14:43    358s] (I)      
[05/17 17:14:43    358s] (I)      ============  Phase 1a Route ============
[05/17 17:14:43    358s] (I)      Usage: 239 = (79 H, 160 V) = (0.00% H, 0.01% V) = (1.351e+02um H, 2.736e+02um V)
[05/17 17:14:43    358s] (I)      
[05/17 17:14:43    358s] (I)      ============  Phase 1b Route ============
[05/17 17:14:43    358s] (I)      Usage: 239 = (79 H, 160 V) = (0.00% H, 0.01% V) = (1.351e+02um H, 2.736e+02um V)
[05/17 17:14:43    358s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.086900e+02um
[05/17 17:14:43    358s] (I)      
[05/17 17:14:43    358s] (I)      ============  Phase 1c Route ============
[05/17 17:14:43    358s] (I)      Usage: 239 = (79 H, 160 V) = (0.00% H, 0.01% V) = (1.351e+02um H, 2.736e+02um V)
[05/17 17:14:43    358s] (I)      
[05/17 17:14:43    358s] (I)      ============  Phase 1d Route ============
[05/17 17:14:43    358s] (I)      Usage: 239 = (79 H, 160 V) = (0.00% H, 0.01% V) = (1.351e+02um H, 2.736e+02um V)
[05/17 17:14:43    358s] (I)      
[05/17 17:14:43    358s] (I)      ============  Phase 1e Route ============
[05/17 17:14:43    358s] (I)      Usage: 239 = (79 H, 160 V) = (0.00% H, 0.01% V) = (1.351e+02um H, 2.736e+02um V)
[05/17 17:14:43    358s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.086900e+02um
[05/17 17:14:43    358s] (I)      
[05/17 17:14:43    358s] (I)      ============  Phase 1l Route ============
[05/17 17:14:43    358s] (I)      total 2D Cap : 24428088 = (12624612 H, 11803476 V)
[05/17 17:14:43    358s] [NR-eGR] Layer group 2: route 17 net(s) in layer range [2, 11]
[05/17 17:14:43    358s] (I)      
[05/17 17:14:43    358s] (I)      ============  Phase 1a Route ============
[05/17 17:14:43    358s] (I)      Usage: 1386 = (604 H, 782 V) = (0.00% H, 0.01% V) = (1.033e+03um H, 1.337e+03um V)
[05/17 17:14:43    358s] (I)      
[05/17 17:14:43    358s] (I)      ============  Phase 1b Route ============
[05/17 17:14:43    358s] (I)      Usage: 1386 = (604 H, 782 V) = (0.00% H, 0.01% V) = (1.033e+03um H, 1.337e+03um V)
[05/17 17:14:43    358s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.370060e+03um
[05/17 17:14:43    358s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/17 17:14:43    358s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/17 17:14:43    358s] (I)      
[05/17 17:14:43    358s] (I)      ============  Phase 1c Route ============
[05/17 17:14:43    358s] (I)      Usage: 1386 = (604 H, 782 V) = (0.00% H, 0.01% V) = (1.033e+03um H, 1.337e+03um V)
[05/17 17:14:43    358s] (I)      
[05/17 17:14:43    358s] (I)      ============  Phase 1d Route ============
[05/17 17:14:43    358s] (I)      Usage: 1386 = (604 H, 782 V) = (0.00% H, 0.01% V) = (1.033e+03um H, 1.337e+03um V)
[05/17 17:14:43    358s] (I)      
[05/17 17:14:43    358s] (I)      ============  Phase 1e Route ============
[05/17 17:14:43    358s] (I)      Usage: 1386 = (604 H, 782 V) = (0.00% H, 0.01% V) = (1.033e+03um H, 1.337e+03um V)
[05/17 17:14:43    358s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.370060e+03um
[05/17 17:14:43    358s] (I)      
[05/17 17:14:43    358s] (I)      ============  Phase 1l Route ============
[05/17 17:14:43    358s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/17 17:14:43    358s] (I)      Layer  2:    2618196     13007         0      105174     2640787    ( 3.83%) 
[05/17 17:14:43    358s] (I)      Layer  3:    2830387     16426         0       44154     2846646    ( 1.53%) 
[05/17 17:14:43    358s] (I)      Layer  4:    2589929      6116         0      116656     2629305    ( 4.25%) 
[05/17 17:14:43    358s] (I)      Layer  5:    2840533       150         0       38781     2852019    ( 1.34%) 
[05/17 17:14:43    358s] (I)      Layer  6:    2733666         2         0        6857     2739104    ( 0.25%) 
[05/17 17:14:43    358s] (I)      Layer  7:    2888961        12         0          36     2890764    ( 0.00%) 
[05/17 17:14:43    358s] (I)      Layer  8:    2745000        82         0           0     2745961    ( 0.00%) 
[05/17 17:14:43    358s] (I)      Layer  9:    2889048         0         0           0     2890800    ( 0.00%) 
[05/17 17:14:43    358s] (I)      Layer 10:    1097451         0         0           0     1098384    ( 0.00%) 
[05/17 17:14:43    358s] (I)      Layer 11:    1154611         0         0         270     1156050    ( 0.02%) 
[05/17 17:14:43    358s] (I)      Total:      24387782     35795         0      311927    24489817    ( 1.26%) 
[05/17 17:14:43    358s] (I)      
[05/17 17:14:43    358s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/17 17:14:43    358s] [NR-eGR]                        OverCon            
[05/17 17:14:43    358s] [NR-eGR]                         #Gcell     %Gcell
[05/17 17:14:43    358s] [NR-eGR]        Layer               (1)    OverCon
[05/17 17:14:43    358s] [NR-eGR] ----------------------------------------------
[05/17 17:14:43    358s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/17 17:14:43    358s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/17 17:14:43    358s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/17 17:14:43    358s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/17 17:14:43    358s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/17 17:14:43    358s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/17 17:14:43    358s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/17 17:14:43    358s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/17 17:14:43    358s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/17 17:14:43    358s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/17 17:14:43    358s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/17 17:14:43    358s] [NR-eGR] ----------------------------------------------
[05/17 17:14:43    358s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/17 17:14:43    358s] [NR-eGR] 
[05/17 17:14:43    358s] (I)      Finished Global Routing ( CPU: 0.20 sec, Real: 0.24 sec, Curr Mem: 1701.77 MB )
[05/17 17:14:43    358s] (I)      total 2D Cap : 24431334 = (12625282 H, 11806052 V)
[05/17 17:14:43    358s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/17 17:14:43    358s] (I)      ============= Track Assignment ============
[05/17 17:14:43    358s] (I)      Started Track Assignment (1T) ( Curr Mem: 1701.77 MB )
[05/17 17:14:43    358s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/17 17:14:43    358s] (I)      Run Multi-thread track assignment
[05/17 17:14:44    358s] (I)      Finished Track Assignment (1T) ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 1709.64 MB )
[05/17 17:14:44    358s] (I)      Started Export ( Curr Mem: 1709.64 MB )
[05/17 17:14:44    358s] [NR-eGR]                  Length (um)   Vias 
[05/17 17:14:44    358s] [NR-eGR] ------------------------------------
[05/17 17:14:44    358s] [NR-eGR]  Metal1   (1H)             1   7550 
[05/17 17:14:44    358s] [NR-eGR]  Metal2   (2V)         20636  10970 
[05/17 17:14:44    358s] [NR-eGR]  Metal3   (3H)         24829   1156 
[05/17 17:14:44    358s] [NR-eGR]  Metal4   (4V)          4703     24 
[05/17 17:14:44    358s] [NR-eGR]  Metal5   (5H)           184      5 
[05/17 17:14:44    358s] [NR-eGR]  Metal6   (6V)             2      4 
[05/17 17:14:44    358s] [NR-eGR]  Metal7   (7H)             6      4 
[05/17 17:14:44    358s] [NR-eGR]  Metal8   (8V)            47      0 
[05/17 17:14:44    358s] [NR-eGR]  Metal9   (9H)             0      0 
[05/17 17:14:44    358s] [NR-eGR]  Metal10  (10V)            0      0 
[05/17 17:14:44    358s] [NR-eGR]  Metal11  (11H)            0      0 
[05/17 17:14:44    358s] [NR-eGR] ------------------------------------
[05/17 17:14:44    358s] [NR-eGR]           Total        50408  19713 
[05/17 17:14:44    358s] [NR-eGR] --------------------------------------------------------------------------
[05/17 17:14:44    358s] [NR-eGR] Total half perimeter of net bounding box: 40849um
[05/17 17:14:44    358s] [NR-eGR] Total length: 50408um, number of vias: 19713
[05/17 17:14:44    358s] [NR-eGR] --------------------------------------------------------------------------
[05/17 17:14:44    358s] [NR-eGR] Total eGR-routed clock nets wire length: 417um, number of vias: 283
[05/17 17:14:44    358s] [NR-eGR] --------------------------------------------------------------------------
[05/17 17:14:44    358s] (I)      Finished Export ( CPU: 0.06 sec, Real: 0.09 sec, Curr Mem: 1691.64 MB )
[05/17 17:14:44    358s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.93 sec, Real: 1.01 sec, Curr Mem: 1691.64 MB )
[05/17 17:14:44    358s] (I)      ======================================= Runtime Summary =======================================
[05/17 17:14:44    358s] (I)       Step                                          %        Start       Finish      Real       CPU 
[05/17 17:14:44    358s] (I)      -----------------------------------------------------------------------------------------------
[05/17 17:14:44    358s] (I)       Early Global Route kernel               100.00%  2225.82 sec  2226.82 sec  1.01 sec  0.93 sec 
[05/17 17:14:44    358s] (I)       +-Import and model                       38.55%  2225.82 sec  2226.21 sec  0.39 sec  0.38 sec 
[05/17 17:14:44    358s] (I)       | +-Create place DB                       0.66%  2225.82 sec  2225.83 sec  0.01 sec  0.01 sec 
[05/17 17:14:44    358s] (I)       | | +-Import place data                   0.64%  2225.82 sec  2225.83 sec  0.01 sec  0.01 sec 
[05/17 17:14:44    358s] (I)       | | | +-Read instances and placement      0.19%  2225.82 sec  2225.82 sec  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)       | | | +-Read nets                         0.42%  2225.82 sec  2225.83 sec  0.00 sec  0.01 sec 
[05/17 17:14:44    358s] (I)       | +-Create route DB                      31.74%  2225.83 sec  2226.15 sec  0.32 sec  0.31 sec 
[05/17 17:14:44    358s] (I)       | | +-Import route data (1T)             31.70%  2225.83 sec  2226.15 sec  0.32 sec  0.31 sec 
[05/17 17:14:44    358s] (I)       | | | +-Read blockages ( Layer 2-11 )     0.82%  2225.83 sec  2225.84 sec  0.01 sec  0.00 sec 
[05/17 17:14:44    358s] (I)       | | | | +-Read routing blockages          0.00%  2225.83 sec  2225.83 sec  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)       | | | | +-Read instance blockages         0.06%  2225.83 sec  2225.83 sec  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)       | | | | +-Read PG blockages               0.36%  2225.83 sec  2225.83 sec  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)       | | | | +-Read clock blockages            0.00%  2225.83 sec  2225.83 sec  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)       | | | | +-Read other blockages            0.00%  2225.83 sec  2225.83 sec  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)       | | | | +-Read halo blockages             0.01%  2225.83 sec  2225.83 sec  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)       | | | | +-Read boundary cut boxes         0.00%  2225.83 sec  2225.83 sec  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)       | | | +-Read blackboxes                   0.00%  2225.84 sec  2225.84 sec  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)       | | | +-Read prerouted                    2.89%  2225.84 sec  2225.87 sec  0.03 sec  0.03 sec 
[05/17 17:14:44    358s] (I)       | | | +-Read unlegalized nets             0.01%  2225.87 sec  2225.87 sec  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)       | | | +-Read nets                         0.01%  2225.87 sec  2225.87 sec  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)       | | | +-Set up via pillars                0.00%  2225.87 sec  2225.87 sec  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)       | | | +-Initialize 3D grid graph          1.98%  2225.87 sec  2225.89 sec  0.02 sec  0.02 sec 
[05/17 17:14:44    358s] (I)       | | | +-Model blockage capacity          25.63%  2225.89 sec  2226.15 sec  0.26 sec  0.26 sec 
[05/17 17:14:44    358s] (I)       | | | | +-Initialize 3D capacity         24.39%  2225.89 sec  2226.13 sec  0.25 sec  0.25 sec 
[05/17 17:14:44    358s] (I)       | +-Read aux data                         0.00%  2226.15 sec  2226.15 sec  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)       | +-Others data preparation               0.40%  2226.15 sec  2226.15 sec  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)       | +-Create route kernel                   5.56%  2226.15 sec  2226.21 sec  0.06 sec  0.06 sec 
[05/17 17:14:44    358s] (I)       +-Global Routing                         23.34%  2226.22 sec  2226.45 sec  0.24 sec  0.20 sec 
[05/17 17:14:44    358s] (I)       | +-Initialization                        0.28%  2226.22 sec  2226.22 sec  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)       | +-Net group 1                           2.96%  2226.22 sec  2226.25 sec  0.03 sec  0.02 sec 
[05/17 17:14:44    358s] (I)       | | +-Generate topology                   0.01%  2226.22 sec  2226.22 sec  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)       | | +-Phase 1a                            0.31%  2226.24 sec  2226.24 sec  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)       | | | +-Pattern routing (1T)              0.27%  2226.24 sec  2226.24 sec  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)       | | +-Phase 1b                            0.13%  2226.24 sec  2226.24 sec  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)       | | +-Phase 1c                            0.27%  2226.24 sec  2226.24 sec  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)       | | +-Phase 1d                            0.00%  2226.24 sec  2226.24 sec  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)       | | +-Phase 1e                            0.34%  2226.24 sec  2226.25 sec  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)       | | | +-Route legalization                0.01%  2226.24 sec  2226.24 sec  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)       | | | | +-Legalize Blockage Violations    0.00%  2226.24 sec  2226.24 sec  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)       | | +-Phase 1l                            0.07%  2226.25 sec  2226.25 sec  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)       | | | +-Layer assignment (1T)             0.05%  2226.25 sec  2226.25 sec  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)       | +-Net group 2                          11.30%  2226.25 sec  2226.36 sec  0.11 sec  0.09 sec 
[05/17 17:14:44    358s] (I)       | | +-Generate topology                   0.02%  2226.25 sec  2226.25 sec  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)       | | +-Phase 1a                            0.57%  2226.29 sec  2226.30 sec  0.01 sec  0.00 sec 
[05/17 17:14:44    358s] (I)       | | | +-Pattern routing (1T)              0.28%  2226.29 sec  2226.29 sec  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)       | | | +-Add via demand to 2D              0.25%  2226.29 sec  2226.30 sec  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)       | | +-Phase 1b                            0.87%  2226.30 sec  2226.31 sec  0.01 sec  0.00 sec 
[05/17 17:14:44    358s] (I)       | | +-Phase 1c                            0.00%  2226.31 sec  2226.31 sec  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)       | | +-Phase 1d                            0.00%  2226.31 sec  2226.31 sec  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)       | | +-Phase 1e                            0.29%  2226.31 sec  2226.31 sec  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)       | | | +-Route legalization                0.00%  2226.31 sec  2226.31 sec  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)       | | +-Phase 1l                            5.18%  2226.31 sec  2226.36 sec  0.05 sec  0.05 sec 
[05/17 17:14:44    358s] (I)       | | | +-Layer assignment (1T)             1.12%  2226.35 sec  2226.36 sec  0.01 sec  0.01 sec 
[05/17 17:14:44    358s] (I)       | +-Clean cong LA                         0.00%  2226.36 sec  2226.36 sec  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)       +-Export 3D cong map                     12.47%  2226.45 sec  2226.58 sec  0.13 sec  0.13 sec 
[05/17 17:14:44    358s] (I)       | +-Export 2D cong map                    1.38%  2226.56 sec  2226.58 sec  0.01 sec  0.02 sec 
[05/17 17:14:44    358s] (I)       +-Extract Global 3D Wires                 0.00%  2226.58 sec  2226.58 sec  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)       +-Track Assignment (1T)                  15.72%  2226.58 sec  2226.73 sec  0.16 sec  0.15 sec 
[05/17 17:14:44    358s] (I)       | +-Initialization                        0.00%  2226.58 sec  2226.58 sec  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)       | +-Track Assignment Kernel              15.63%  2226.58 sec  2226.73 sec  0.16 sec  0.15 sec 
[05/17 17:14:44    358s] (I)       | +-Free Memory                           0.00%  2226.73 sec  2226.73 sec  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)       +-Export                                  8.56%  2226.73 sec  2226.82 sec  0.09 sec  0.06 sec 
[05/17 17:14:44    358s] (I)       | +-Export DB wires                       0.10%  2226.74 sec  2226.74 sec  0.00 sec  0.01 sec 
[05/17 17:14:44    358s] (I)       | | +-Export all nets                     0.05%  2226.74 sec  2226.74 sec  0.00 sec  0.01 sec 
[05/17 17:14:44    358s] (I)       | | +-Set wire vias                       0.01%  2226.74 sec  2226.74 sec  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)       | +-Report wirelength                     1.14%  2226.74 sec  2226.75 sec  0.01 sec  0.00 sec 
[05/17 17:14:44    358s] (I)       | +-Update net boxes                      0.49%  2226.75 sec  2226.76 sec  0.00 sec  0.01 sec 
[05/17 17:14:44    358s] (I)       | +-Update timing                         6.45%  2226.76 sec  2226.82 sec  0.06 sec  0.04 sec 
[05/17 17:14:44    358s] (I)       +-Postprocess design                      0.00%  2226.82 sec  2226.82 sec  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)      ===================== Summary by functions =====================
[05/17 17:14:44    358s] (I)       Lv  Step                                 %      Real       CPU 
[05/17 17:14:44    358s] (I)      ----------------------------------------------------------------
[05/17 17:14:44    358s] (I)        0  Early Global Route kernel      100.00%  1.01 sec  0.93 sec 
[05/17 17:14:44    358s] (I)        1  Import and model                38.55%  0.39 sec  0.38 sec 
[05/17 17:14:44    358s] (I)        1  Global Routing                  23.34%  0.24 sec  0.20 sec 
[05/17 17:14:44    358s] (I)        1  Track Assignment (1T)           15.72%  0.16 sec  0.15 sec 
[05/17 17:14:44    358s] (I)        1  Export 3D cong map              12.47%  0.13 sec  0.13 sec 
[05/17 17:14:44    358s] (I)        1  Export                           8.56%  0.09 sec  0.06 sec 
[05/17 17:14:44    358s] (I)        1  Extract Global 3D Wires          0.00%  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)        1  Postprocess design               0.00%  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)        2  Create route DB                 31.74%  0.32 sec  0.31 sec 
[05/17 17:14:44    358s] (I)        2  Track Assignment Kernel         15.63%  0.16 sec  0.15 sec 
[05/17 17:14:44    358s] (I)        2  Net group 2                     11.30%  0.11 sec  0.09 sec 
[05/17 17:14:44    358s] (I)        2  Update timing                    6.45%  0.06 sec  0.04 sec 
[05/17 17:14:44    358s] (I)        2  Create route kernel              5.56%  0.06 sec  0.06 sec 
[05/17 17:14:44    358s] (I)        2  Net group 1                      2.96%  0.03 sec  0.02 sec 
[05/17 17:14:44    358s] (I)        2  Export 2D cong map               1.38%  0.01 sec  0.02 sec 
[05/17 17:14:44    358s] (I)        2  Report wirelength                1.14%  0.01 sec  0.00 sec 
[05/17 17:14:44    358s] (I)        2  Create place DB                  0.66%  0.01 sec  0.01 sec 
[05/17 17:14:44    358s] (I)        2  Update net boxes                 0.49%  0.00 sec  0.01 sec 
[05/17 17:14:44    358s] (I)        2  Others data preparation          0.40%  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)        2  Initialization                   0.28%  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)        2  Export DB wires                  0.10%  0.00 sec  0.01 sec 
[05/17 17:14:44    358s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)        3  Import route data (1T)          31.70%  0.32 sec  0.31 sec 
[05/17 17:14:44    358s] (I)        3  Phase 1l                         5.25%  0.05 sec  0.05 sec 
[05/17 17:14:44    358s] (I)        3  Phase 1b                         1.00%  0.01 sec  0.00 sec 
[05/17 17:14:44    358s] (I)        3  Phase 1a                         0.88%  0.01 sec  0.00 sec 
[05/17 17:14:44    358s] (I)        3  Import place data                0.64%  0.01 sec  0.01 sec 
[05/17 17:14:44    358s] (I)        3  Phase 1e                         0.63%  0.01 sec  0.00 sec 
[05/17 17:14:44    358s] (I)        3  Phase 1c                         0.27%  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)        3  Export all nets                  0.05%  0.00 sec  0.01 sec 
[05/17 17:14:44    358s] (I)        3  Generate topology                0.03%  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)        3  Set wire vias                    0.01%  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)        4  Model blockage capacity         25.63%  0.26 sec  0.26 sec 
[05/17 17:14:44    358s] (I)        4  Read prerouted                   2.89%  0.03 sec  0.03 sec 
[05/17 17:14:44    358s] (I)        4  Initialize 3D grid graph         1.98%  0.02 sec  0.02 sec 
[05/17 17:14:44    358s] (I)        4  Layer assignment (1T)            1.17%  0.01 sec  0.01 sec 
[05/17 17:14:44    358s] (I)        4  Read blockages ( Layer 2-11 )    0.82%  0.01 sec  0.00 sec 
[05/17 17:14:44    358s] (I)        4  Pattern routing (1T)             0.56%  0.01 sec  0.00 sec 
[05/17 17:14:44    358s] (I)        4  Read nets                        0.43%  0.00 sec  0.01 sec 
[05/17 17:14:44    358s] (I)        4  Add via demand to 2D             0.25%  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)        4  Read instances and placement     0.19%  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)        4  Route legalization               0.02%  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)        4  Read unlegalized nets            0.01%  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)        5  Initialize 3D capacity          24.39%  0.25 sec  0.25 sec 
[05/17 17:14:44    358s] (I)        5  Read PG blockages                0.36%  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)        5  Read instance blockages          0.06%  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)        5  Read clock blockages             0.00%  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)        5  Read other blockages             0.00%  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)        5  Legalize Blockage Violations     0.00%  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/17 17:14:44    358s] Extraction called for design 'mcs4_pad_frame' of instances=1937 and nets=1961 using extraction engine 'preRoute' .
[05/17 17:14:44    358s] PreRoute RC Extraction called for design mcs4_pad_frame.
[05/17 17:14:44    358s] RC Extraction called in multi-corner(2) mode.
[05/17 17:14:44    358s] RCMode: PreRoute
[05/17 17:14:44    358s]       RC Corner Indexes            0       1   
[05/17 17:14:44    358s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/17 17:14:44    358s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/17 17:14:44    358s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/17 17:14:44    358s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/17 17:14:44    358s] Shrink Factor                : 1.00000
[05/17 17:14:44    358s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/17 17:14:44    358s] Using Quantus QRC technology file ...
[05/17 17:14:44    358s] 
[05/17 17:14:44    358s] Trim Metal Layers:
[05/17 17:14:44    358s] LayerId::1 widthSet size::1
[05/17 17:14:44    358s] LayerId::2 widthSet size::1
[05/17 17:14:44    358s] LayerId::3 widthSet size::1
[05/17 17:14:44    358s] LayerId::4 widthSet size::1
[05/17 17:14:44    358s] LayerId::5 widthSet size::1
[05/17 17:14:44    358s] LayerId::6 widthSet size::1
[05/17 17:14:44    358s] LayerId::7 widthSet size::1
[05/17 17:14:44    358s] LayerId::8 widthSet size::1
[05/17 17:14:44    358s] LayerId::9 widthSet size::1
[05/17 17:14:44    358s] LayerId::10 widthSet size::1
[05/17 17:14:44    358s] LayerId::11 widthSet size::1
[05/17 17:14:44    358s] Updating RC grid for preRoute extraction ...
[05/17 17:14:44    358s] eee: pegSigSF::1.070000
[05/17 17:14:44    358s] Initializing multi-corner resistance tables ...
[05/17 17:14:44    358s] eee: l::1 avDens::0.095806 usedTrk::4587.174559 availTrk::47880.000000 sigTrk::4587.174559
[05/17 17:14:44    358s] eee: l::2 avDens::0.038812 usedTrk::1732.229821 availTrk::44631.000000 sigTrk::1732.229821
[05/17 17:14:44    358s] eee: l::3 avDens::0.039345 usedTrk::1689.062284 availTrk::42930.000000 sigTrk::1689.062284
[05/17 17:14:44    358s] eee: l::4 avDens::0.014503 usedTrk::613.804970 availTrk::42322.500000 sigTrk::613.804970
[05/17 17:14:44    358s] eee: l::5 avDens::0.011028 usedTrk::174.678655 availTrk::15840.000000 sigTrk::174.678655
[05/17 17:14:44    358s] eee: l::6 avDens::0.022373 usedTrk::80.342690 availTrk::3591.000000 sigTrk::80.342690
[05/17 17:14:44    358s] eee: l::7 avDens::0.003011 usedTrk::0.812865 availTrk::270.000000 sigTrk::0.812865
[05/17 17:14:44    358s] eee: l::8 avDens::0.008025 usedTrk::2.744444 availTrk::342.000000 sigTrk::2.744444
[05/17 17:14:44    358s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:14:44    358s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:14:44    358s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:14:44    358s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/17 17:14:44    358s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.033654 ; aWlH: 0.000000 ; Pmax: 0.805300 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/17 17:14:44    358s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1626.637M)
[05/17 17:14:44    358s] Effort level <high> specified for reg2reg path_group
[05/17 17:14:44    359s] All LLGs are deleted
[05/17 17:14:44    359s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1638.9M, EPOCH TIME: 1747516484.545063
[05/17 17:14:44    359s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1638.9M, EPOCH TIME: 1747516484.548530
[05/17 17:14:44    359s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1638.9M, EPOCH TIME: 1747516484.549177
[05/17 17:14:44    359s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1638.9M, EPOCH TIME: 1747516484.553034
[05/17 17:14:44    359s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1638.9M, EPOCH TIME: 1747516484.578860
[05/17 17:14:44    359s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1638.9M, EPOCH TIME: 1747516484.579689
[05/17 17:14:44    359s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1638.9M, EPOCH TIME: 1747516484.588916
[05/17 17:14:44    359s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.003, MEM:1638.9M, EPOCH TIME: 1747516484.592080
[05/17 17:14:44    359s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.041, MEM:1638.9M, EPOCH TIME: 1747516484.594365
[05/17 17:14:44    359s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.048, MEM:1638.9M, EPOCH TIME: 1747516484.597300
[05/17 17:14:44    359s] All LLGs are deleted
[05/17 17:14:44    359s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1638.9M, EPOCH TIME: 1747516484.603978
[05/17 17:14:44    359s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1638.9M, EPOCH TIME: 1747516484.604416
[05/17 17:14:44    359s] Starting delay calculation for Setup views
[05/17 17:14:44    359s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/17 17:14:44    359s] #################################################################################
[05/17 17:14:44    359s] # Design Stage: PreRoute
[05/17 17:14:44    359s] # Design Name: mcs4_pad_frame
[05/17 17:14:44    359s] # Design Mode: 45nm
[05/17 17:14:44    359s] # Analysis Mode: MMMC OCV 
[05/17 17:14:44    359s] # Parasitics Mode: No SPEF/RCDB 
[05/17 17:14:44    359s] # Signoff Settings: SI Off 
[05/17 17:14:44    359s] #################################################################################
[05/17 17:14:44    359s] Calculate early delays in OCV mode...
[05/17 17:14:44    359s] Calculate late delays in OCV mode...
[05/17 17:14:44    359s] Topological Sorting (REAL = 0:00:00.0, MEM = 1636.9M, InitMEM = 1636.9M)
[05/17 17:14:44    359s] Start delay calculation (fullDC) (1 T). (MEM=1636.93)
[05/17 17:14:44    359s] End AAE Lib Interpolated Model. (MEM=1656.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:14:44    359s] Total number of fetched objects 1945
[05/17 17:14:45    359s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:01.0)
[05/17 17:14:45    359s] End delay calculation. (MEM=1693.89 CPU=0:00:00.3 REAL=0:00:01.0)
[05/17 17:14:45    359s] End delay calculation (fullDC). (MEM=1693.89 CPU=0:00:00.4 REAL=0:00:01.0)
[05/17 17:14:45    359s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 1693.9M) ***
[05/17 17:14:45    359s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:06:00 mem=1693.9M)
[05/17 17:14:46    360s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 41.079  | 46.297  | 41.079  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      3 (9)       |
|   max_fanout   |     27 (27)      |    -50     |     35 (35)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/17 17:14:46    360s] Density: 5.950%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/17 17:14:46    360s] Total CPU time: 2.23 sec
[05/17 17:14:46    360s] Total Real time: 3.0 sec
[05/17 17:14:46    360s] Total Memory Usage: 1660.308594 Mbytes
[05/17 17:14:46    360s] Info: pop threads available for lower-level modules during optimization.
[05/17 17:14:46    360s] *** timeDesign #3 [finish] : cpu/real = 0:00:02.2/0:00:03.8 (0.6), totSession cpu/real = 0:06:00.1/0:41:44.2 (0.1), mem = 1660.3M
[05/17 17:14:46    360s] 
[05/17 17:14:46    360s] =============================================================================================
[05/17 17:14:46    360s]  Final TAT Report for timeDesign #3                                             21.12-s106_1
[05/17 17:14:46    360s] =============================================================================================
[05/17 17:14:46    360s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:14:46    360s] ---------------------------------------------------------------------------------------------
[05/17 17:14:46    360s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:14:46    360s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.1 % )     0:00:02.3 /  0:00:01.0    0.4
[05/17 17:14:46    360s] [ DrvReport              ]      1   0:00:01.4  (  36.5 % )     0:00:01.4 /  0:00:00.1    0.1
[05/17 17:14:46    360s] [ EarlyGlobalRoute       ]      1   0:00:01.1  (  28.2 % )     0:00:01.1 /  0:00:00.9    0.9
[05/17 17:14:46    360s] [ ExtractRC              ]      1   0:00:00.2  (   4.0 % )     0:00:00.2 /  0:00:00.1    0.9
[05/17 17:14:46    360s] [ TimingUpdate           ]      1   0:00:00.1  (   2.2 % )     0:00:00.5 /  0:00:00.5    1.0
[05/17 17:14:46    360s] [ FullDelayCalc          ]      1   0:00:00.4  (  11.7 % )     0:00:00.4 /  0:00:00.4    1.0
[05/17 17:14:46    360s] [ TimingReport           ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    0.9
[05/17 17:14:46    360s] [ GenerateReports        ]      1   0:00:00.3  (   7.2 % )     0:00:00.3 /  0:00:00.3    0.9
[05/17 17:14:46    360s] [ MISC                   ]          0:00:00.2  (   5.7 % )     0:00:00.2 /  0:00:00.2    0.8
[05/17 17:14:46    360s] ---------------------------------------------------------------------------------------------
[05/17 17:14:46    360s]  timeDesign #3 TOTAL                0:00:03.8  ( 100.0 % )     0:00:03.8 /  0:00:02.2    0.6
[05/17 17:14:46    360s] ---------------------------------------------------------------------------------------------
[05/17 17:14:46    360s] 
[05/17 17:14:46    360s] # timeDesign -postCTS -prefix postCTS_hold -hold
<CMD> timeDesign -postCTS -prefix postCTS_hold -hold
[05/17 17:14:46    360s] *** timeDesign #4 [begin] : totSession cpu/real = 0:06:00.1/0:41:44.2 (0.1), mem = 1660.3M
[05/17 17:14:46    360s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1626.3M, EPOCH TIME: 1747516486.977614
[05/17 17:14:46    360s] All LLGs are deleted
[05/17 17:14:46    360s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1626.3M, EPOCH TIME: 1747516486.977733
[05/17 17:14:46    360s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1626.3M, EPOCH TIME: 1747516486.977803
[05/17 17:14:46    360s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.015, MEM:1626.3M, EPOCH TIME: 1747516486.992414
[05/17 17:14:46    360s] Start to check current routing status for nets...
[05/17 17:14:47    360s] All nets are already routed correctly.
[05/17 17:14:47    360s] End to check current routing status for nets (mem=1626.3M)
[05/17 17:14:47    360s] Effort level <high> specified for reg2reg path_group
[05/17 17:14:47    360s] *** Enable all active views. ***
[05/17 17:14:47    360s] All LLGs are deleted
[05/17 17:14:47    360s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1638.6M, EPOCH TIME: 1747516487.127015
[05/17 17:14:47    360s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1638.6M, EPOCH TIME: 1747516487.130394
[05/17 17:14:47    360s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1638.6M, EPOCH TIME: 1747516487.131120
[05/17 17:14:47    360s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1638.6M, EPOCH TIME: 1747516487.134927
[05/17 17:14:47    360s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1638.6M, EPOCH TIME: 1747516487.161279
[05/17 17:14:47    360s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1638.6M, EPOCH TIME: 1747516487.162074
[05/17 17:14:47    360s] Fast DP-INIT is on for default
[05/17 17:14:47    360s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.037, MEM:1638.6M, EPOCH TIME: 1747516487.171982
[05/17 17:14:47    360s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.043, MEM:1638.6M, EPOCH TIME: 1747516487.173898
[05/17 17:14:47    360s] All LLGs are deleted
[05/17 17:14:47    360s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1638.6M, EPOCH TIME: 1747516487.194195
[05/17 17:14:47    360s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1638.6M, EPOCH TIME: 1747516487.194681
[05/17 17:14:47    360s] Starting delay calculation for Hold views
[05/17 17:14:47    360s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/17 17:14:47    360s] #################################################################################
[05/17 17:14:47    360s] # Design Stage: PreRoute
[05/17 17:14:47    360s] # Design Name: mcs4_pad_frame
[05/17 17:14:47    360s] # Design Mode: 45nm
[05/17 17:14:47    360s] # Analysis Mode: MMMC OCV 
[05/17 17:14:47    360s] # Parasitics Mode: No SPEF/RCDB 
[05/17 17:14:47    360s] # Signoff Settings: SI Off 
[05/17 17:14:47    360s] #################################################################################
[05/17 17:14:47    360s] Calculate late delays in OCV mode...
[05/17 17:14:47    360s] Calculate early delays in OCV mode...
[05/17 17:14:47    360s] Calculate late delays in OCV mode...
[05/17 17:14:47    360s] Calculate early delays in OCV mode...
[05/17 17:14:47    360s] Topological Sorting (REAL = 0:00:00.0, MEM = 1636.6M, InitMEM = 1636.6M)
[05/17 17:14:47    360s] Start delay calculation (fullDC) (1 T). (MEM=1636.6)
[05/17 17:14:47    360s] End AAE Lib Interpolated Model. (MEM=1656.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:14:47    360s] Total number of fetched objects 1945
[05/17 17:14:47    361s] Total number of fetched objects 1945
[05/17 17:14:47    361s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:14:48    361s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[05/17 17:14:48    361s] End delay calculation. (MEM=1693.56 CPU=0:00:00.6 REAL=0:00:01.0)
[05/17 17:14:48    361s] End delay calculation (fullDC). (MEM=1693.56 CPU=0:00:00.8 REAL=0:00:01.0)
[05/17 17:14:48    361s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1693.6M) ***
[05/17 17:14:48    361s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:06:01 mem=1693.6M)
[05/17 17:14:48    361s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.262  | -0.262  |  1.186  |
|           TNS (ns):|-356.423 |-356.423 |  0.000  |
|    Violating Paths:|  1785   |  1785   |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/17 17:14:48    361s] Density: 5.950%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/17 17:14:48    361s] Total CPU time: 1.46 sec
[05/17 17:14:48    361s] Total Real time: 2.0 sec
[05/17 17:14:48    361s] Total Memory Usage: 1612.542969 Mbytes
[05/17 17:14:48    361s] *** timeDesign #4 [finish] : cpu/real = 0:00:01.5/0:00:01.6 (0.9), totSession cpu/real = 0:06:01.6/0:41:45.8 (0.1), mem = 1612.5M
[05/17 17:14:48    361s] 
[05/17 17:14:48    361s] =============================================================================================
[05/17 17:14:48    361s]  Final TAT Report for timeDesign #4                                             21.12-s106_1
[05/17 17:14:48    361s] =============================================================================================
[05/17 17:14:48    361s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:14:48    361s] ---------------------------------------------------------------------------------------------
[05/17 17:14:48    361s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:14:48    361s] [ OptSummaryReport       ]      1   0:00:00.1  (   5.4 % )     0:00:01.3 /  0:00:01.2    0.9
[05/17 17:14:48    361s] [ TimingUpdate           ]      1   0:00:00.1  (   5.0 % )     0:00:00.9 /  0:00:00.9    1.0
[05/17 17:14:48    361s] [ FullDelayCalc          ]      1   0:00:00.8  (  51.5 % )     0:00:00.8 /  0:00:00.8    1.0
[05/17 17:14:48    361s] [ TimingReport           ]      1   0:00:00.1  (   5.5 % )     0:00:00.1 /  0:00:00.1    1.0
[05/17 17:14:48    361s] [ GenerateReports        ]      1   0:00:00.2  (  15.3 % )     0:00:00.2 /  0:00:00.2    0.9
[05/17 17:14:48    361s] [ MISC                   ]          0:00:00.3  (  17.3 % )     0:00:00.3 /  0:00:00.2    0.8
[05/17 17:14:48    361s] ---------------------------------------------------------------------------------------------
[05/17 17:14:48    361s]  timeDesign #4 TOTAL                0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.5    0.9
[05/17 17:14:48    361s] ---------------------------------------------------------------------------------------------
[05/17 17:14:48    361s] 
[05/17 17:14:48    361s] # suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/17 17:14:52    361s] # report_ccopt_clock_trees -file ${OUTPUT_DIR}/reports/clock_trees.rpt
<CMD> report_ccopt_clock_trees -file outputs/reports/clock_trees.rpt
[05/17 17:14:52    361s] Ignoring AAE DB Resetting ...
[05/17 17:14:52    361s] Updating timing graph...
[05/17 17:14:52    361s]   
[05/17 17:14:52    361s]   Leaving CCOpt scope - BuildTimeGraph...
[05/17 17:14:52    361s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/17 17:14:52    361s] #################################################################################
[05/17 17:14:52    361s] # Design Stage: PreRoute
[05/17 17:14:52    361s] # Design Name: mcs4_pad_frame
[05/17 17:14:52    361s] # Design Mode: 45nm
[05/17 17:14:52    361s] # Analysis Mode: MMMC OCV 
[05/17 17:14:52    361s] # Parasitics Mode: No SPEF/RCDB 
[05/17 17:14:52    361s] # Signoff Settings: SI Off 
[05/17 17:14:52    361s] #################################################################################
[05/17 17:14:52    362s] Calculate early delays in OCV mode...
[05/17 17:14:52    362s] Calculate late delays in OCV mode...
[05/17 17:14:52    362s] Calculate early delays in OCV mode...
[05/17 17:14:52    362s] Calculate late delays in OCV mode...
[05/17 17:14:52    362s] Topological Sorting (REAL = 0:00:00.0, MEM = 1618.6M, InitMEM = 1618.6M)
[05/17 17:14:52    362s] Start delay calculation (fullDC) (1 T). (MEM=1618.57)
[05/17 17:14:52    362s] End AAE Lib Interpolated Model. (MEM=1638.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:14:52    362s] Total number of fetched objects 1945
[05/17 17:14:53    362s] Total number of fetched objects 1945
[05/17 17:14:53    362s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:14:53    362s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:14:53    362s] End delay calculation. (MEM=1695.32 CPU=0:00:00.7 REAL=0:00:01.0)
[05/17 17:14:53    362s] End delay calculation (fullDC). (MEM=1695.32 CPU=0:00:00.8 REAL=0:00:01.0)
[05/17 17:14:53    362s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1695.3M) ***
[05/17 17:14:53    362s]   Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:00.9 real=0:00:01.0)
[05/17 17:14:53    362s] Updating timing graph done.
[05/17 17:14:53    362s] Updating latch analysis...
[05/17 17:14:53    362s]   Leaving CCOpt scope - Updating latch analysis...
[05/17 17:14:53    362s]   Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/17 17:14:53    362s] Updating latch analysis done.
[05/17 17:14:53    362s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.early...
[05/17 17:14:53    362s] End AAE Lib Interpolated Model. (MEM=1695.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:14:53    362s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'sysclk' in RC corner RC_Extraction_WC.
[05/17 17:14:53    363s] (I)      Initializing Steiner engine. 
[05/17 17:14:53    363s] (I)      ==================== Layers =====================
[05/17 17:14:53    363s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:14:53    363s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/17 17:14:53    363s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:14:53    363s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/17 17:14:53    363s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/17 17:14:53    363s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/17 17:14:53    363s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/17 17:14:53    363s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/17 17:14:53    363s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/17 17:14:53    363s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/17 17:14:53    363s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/17 17:14:53    363s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/17 17:14:53    363s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/17 17:14:53    363s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/17 17:14:53    363s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/17 17:14:53    363s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/17 17:14:53    363s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/17 17:14:53    363s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/17 17:14:53    363s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/17 17:14:53    363s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/17 17:14:53    363s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/17 17:14:53    363s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/17 17:14:53    363s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/17 17:14:53    363s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/17 17:14:53    363s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/17 17:14:53    363s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:14:53    363s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/17 17:14:53    363s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/17 17:14:53    363s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/17 17:14:53    363s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/17 17:14:53    363s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/17 17:14:53    363s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/17 17:14:53    363s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/17 17:14:53    363s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/17 17:14:53    363s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/17 17:14:53    363s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/17 17:14:53    363s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/17 17:14:53    363s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/17 17:14:53    363s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/17 17:14:53    363s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/17 17:14:53    363s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:14:53    363s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'sysclk'. Using estimated values, based on estimated route, as a fallback.
[05/17 17:14:53    363s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'sysclk' in RC corner RC_Extraction_BC.
[05/17 17:14:53    363s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'sysclk'. Using estimated values, based on estimated route, as a fallback.
[05/17 17:14:54    363s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.early done. (took cpu=0:00:00.6 real=0:00:00.6)
[05/17 17:14:54    363s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/17 17:14:54    363s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:14:54    363s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.early...
[05/17 17:14:54    363s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:14:54    363s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.late...
[05/17 17:14:54    363s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:14:54    363s] Clock DAG hash : 438161314312635844 17197356854439313511
[05/17 17:14:54    363s] # report_ccopt_skew_groups -file ${OUTPUT_DIR}/reports/skew_groups.rpt
<CMD> report_ccopt_skew_groups -file outputs/reports/skew_groups.rpt
[05/17 17:14:54    363s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.early...
[05/17 17:14:54    363s] End AAE Lib Interpolated Model. (MEM=1747.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:14:54    363s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'sysclk' in RC corner RC_Extraction_WC.
[05/17 17:14:54    364s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'sysclk'. Using estimated values, based on estimated route, as a fallback.
[05/17 17:14:54    364s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'sysclk' in RC corner RC_Extraction_BC.
[05/17 17:14:54    364s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'sysclk'. Using estimated values, based on estimated route, as a fallback.
[05/17 17:14:54    364s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.early done. (took cpu=0:00:00.5 real=0:00:00.6)
[05/17 17:14:54    364s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/17 17:14:54    364s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:14:54    364s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.early...
[05/17 17:14:54    364s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:14:54    364s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.late...
[05/17 17:14:54    364s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/17 17:14:54    364s] # puts "\n--- Timing Optimization ---"
# puts "\n  --  Driver Optimization  --"
# setOptMode -fixFanoutLoad true
<CMD> setOptMode -fixFanoutLoad true
[05/17 17:14:54    364s] # setOptMode -addInstancePrefix postCTSdrv
<CMD> setOptMode -addInstancePrefix postCTSdrv
[05/17 17:14:54    364s] # optDesign -postCTS -drv
<CMD> optDesign -postCTS -drv
[05/17 17:14:54    364s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1425.3M, totSessionCpu=0:06:04 **
[05/17 17:14:54    364s] Info: 1 threads available for lower-level modules during optimization.
[05/17 17:14:54    364s] GigaOpt running with 1 threads.
[05/17 17:14:54    364s] **INFO: User settings:
[05/17 17:14:54    364s] setDesignMode -process                              45
[05/17 17:14:54    364s] setExtractRCMode -coupling_c_th                     0.1
[05/17 17:14:54    364s] setExtractRCMode -engine                            preRoute
[05/17 17:14:54    364s] setExtractRCMode -relative_c_th                     1
[05/17 17:14:54    364s] setExtractRCMode -total_c_th                        0
[05/17 17:14:54    364s] setUsefulSkewMode -ecoRoute                         false
[05/17 17:14:54    364s] setDelayCalMode -enable_high_fanout                 true
[05/17 17:14:54    364s] setDelayCalMode -engine                             aae
[05/17 17:14:54    364s] setDelayCalMode -ignoreNetLoad                      false
[05/17 17:14:54    364s] setDelayCalMode -socv_accuracy_mode                 low
[05/17 17:14:54    364s] setOptMode -activeHoldViews                         { AnalysisView_WC AnalysisView_BC }
[05/17 17:14:54    364s] setOptMode -activeSetupViews                        { AnalysisView_WC AnalysisView_BC }
[05/17 17:14:54    364s] setOptMode -addInstancePrefix                       postCTSdrv
[05/17 17:14:54    364s] setOptMode -autoSetupViews                          { AnalysisView_WC}
[05/17 17:14:54    364s] setOptMode -autoTDGRSetupViews                      { AnalysisView_WC}
[05/17 17:14:54    364s] setOptMode -drcMargin                               0
[05/17 17:14:54    364s] setOptMode -fixDrc                                  true
[05/17 17:14:54    364s] setOptMode -fixFanoutLoad                           true
[05/17 17:14:54    364s] setOptMode -preserveAllSequential                   false
[05/17 17:14:54    364s] setOptMode -setupTargetSlack                        0
[05/17 17:14:54    364s] setPlaceMode -honorSoftBlockage                     true
[05/17 17:14:54    364s] setPlaceMode -place_design_floorplan_mode           false
[05/17 17:14:54    364s] setPlaceMode -place_detail_check_route              true
[05/17 17:14:54    364s] setPlaceMode -place_detail_preserve_routing         true
[05/17 17:14:54    364s] setPlaceMode -place_detail_remove_affected_routing  true
[05/17 17:14:54    364s] setPlaceMode -place_detail_swap_eeq_cells           false
[05/17 17:14:54    364s] setPlaceMode -place_global_clock_gate_aware         true
[05/17 17:14:54    364s] setPlaceMode -place_global_cong_effort              high
[05/17 17:14:54    364s] setPlaceMode -place_global_ignore_scan              true
[05/17 17:14:54    364s] setPlaceMode -place_global_ignore_spare             false
[05/17 17:14:54    364s] setPlaceMode -place_global_module_aware_spare       false
[05/17 17:14:54    364s] setPlaceMode -place_global_place_io_pins            true
[05/17 17:14:54    364s] setPlaceMode -place_global_reorder_scan             true
[05/17 17:14:54    364s] setPlaceMode -place_global_uniform_density          true
[05/17 17:14:54    364s] setPlaceMode -powerDriven                           false
[05/17 17:14:54    364s] setPlaceMode -timingDriven                          true
[05/17 17:14:54    364s] setAnalysisMode -analysisType                       onChipVariation
[05/17 17:14:54    364s] setAnalysisMode -checkType                          setup
[05/17 17:14:54    364s] setAnalysisMode -clkSrcPath                         true
[05/17 17:14:54    364s] setAnalysisMode -clockPropagation                   sdcControl
[05/17 17:14:54    364s] setAnalysisMode -skew                               true
[05/17 17:14:54    364s] setAnalysisMode -virtualIPO                         false
[05/17 17:14:54    364s] 
[05/17 17:14:54    364s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/17 17:14:54    364s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[05/17 17:14:54    364s] 
[05/17 17:14:54    364s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/17 17:14:54    364s] Summary for sequential cells identification: 
[05/17 17:14:54    364s]   Identified SBFF number: 104
[05/17 17:14:54    364s]   Identified MBFF number: 16
[05/17 17:14:54    364s]   Identified SB Latch number: 0
[05/17 17:14:54    364s]   Identified MB Latch number: 0
[05/17 17:14:54    364s]   Not identified SBFF number: 16
[05/17 17:14:54    364s]   Not identified MBFF number: 0
[05/17 17:14:54    364s]   Not identified SB Latch number: 0
[05/17 17:14:54    364s]   Not identified MB Latch number: 0
[05/17 17:14:54    364s]   Number of sequential cells which are not FFs: 32
[05/17 17:14:54    364s]  Visiting view : AnalysisView_WC
[05/17 17:14:54    364s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:14:54    364s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:14:54    364s]  Visiting view : AnalysisView_BC
[05/17 17:14:54    364s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/17 17:14:54    364s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/17 17:14:54    364s]  Visiting view : AnalysisView_WC
[05/17 17:14:54    364s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:14:54    364s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:14:54    364s]  Visiting view : AnalysisView_BC
[05/17 17:14:54    364s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/17 17:14:54    364s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/17 17:14:54    364s] TLC MultiMap info (StdDelay):
[05/17 17:14:54    364s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/17 17:14:54    364s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/17 17:14:54    364s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/17 17:14:54    364s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/17 17:14:54    364s]  Setting StdDelay to: 38ps
[05/17 17:14:54    364s] 
[05/17 17:14:54    364s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/17 17:14:54    364s] Need call spDPlaceInit before registerPrioInstLoc.
[05/17 17:14:54    364s] *** optDesign #1 [begin] : totSession cpu/real = 0:06:04.4/0:41:52.2 (0.1), mem = 1656.7M
[05/17 17:14:54    364s] *** InitOpt #2 [begin] : totSession cpu/real = 0:06:04.4/0:41:52.2 (0.1), mem = 1656.7M
[05/17 17:14:54    364s] OPERPROF: Starting DPlace-Init at level 1, MEM:1656.7M, EPOCH TIME: 1747516494.974497
[05/17 17:14:54    364s] z: 2, totalTracks: 1
[05/17 17:14:54    364s] z: 4, totalTracks: 1
[05/17 17:14:54    364s] z: 6, totalTracks: 1
[05/17 17:14:54    364s] z: 8, totalTracks: 1
[05/17 17:14:54    364s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/17 17:14:54    364s] All LLGs are deleted
[05/17 17:14:54    364s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1656.7M, EPOCH TIME: 1747516494.989204
[05/17 17:14:54    364s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1656.7M, EPOCH TIME: 1747516494.989820
[05/17 17:14:54    364s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1656.7M, EPOCH TIME: 1747516494.990427
[05/17 17:14:54    364s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1656.7M, EPOCH TIME: 1747516494.991844
[05/17 17:14:54    364s] Core basic site is CoreSite
[05/17 17:14:55    364s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1656.7M, EPOCH TIME: 1747516495.016122
[05/17 17:14:55    364s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.019, MEM:1656.7M, EPOCH TIME: 1747516495.034977
[05/17 17:14:55    364s] SiteArray: non-trimmed site array dimensions = 189 x 1909
[05/17 17:14:55    364s] SiteArray: use 1,548,288 bytes
[05/17 17:14:55    364s] SiteArray: current memory after site array memory allocation 1656.7M
[05/17 17:14:55    364s] SiteArray: FP blocked sites are writable
[05/17 17:14:55    364s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/17 17:14:55    364s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1656.7M, EPOCH TIME: 1747516495.043729
[05/17 17:14:55    364s] Process 44317 wires and vias for routing blockage and capacity analysis
[05/17 17:14:55    364s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.017, MEM:1656.7M, EPOCH TIME: 1747516495.060329
[05/17 17:14:55    364s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.074, MEM:1656.7M, EPOCH TIME: 1747516495.065766
[05/17 17:14:55    364s] 
[05/17 17:14:55    364s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:14:55    364s] OPERPROF:     Starting CMU at level 3, MEM:1656.7M, EPOCH TIME: 1747516495.071070
[05/17 17:14:55    364s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1656.7M, EPOCH TIME: 1747516495.072310
[05/17 17:14:55    364s] 
[05/17 17:14:55    364s] Bad Lib Cell Checking (CMU) is done! (0)
[05/17 17:14:55    364s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.085, MEM:1656.7M, EPOCH TIME: 1747516495.075219
[05/17 17:14:55    364s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1656.7M, EPOCH TIME: 1747516495.075313
[05/17 17:14:55    364s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1656.7M, EPOCH TIME: 1747516495.075378
[05/17 17:14:55    364s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1656.7MB).
[05/17 17:14:55    364s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.107, MEM:1656.7M, EPOCH TIME: 1747516495.081952
[05/17 17:14:55    364s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1656.7M, EPOCH TIME: 1747516495.082208
[05/17 17:14:55    364s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:1652.7M, EPOCH TIME: 1747516495.091491
[05/17 17:14:55    364s] 
[05/17 17:14:55    364s] Creating Lib Analyzer ...
[05/17 17:14:55    364s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/17 17:14:55    364s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/17 17:14:55    364s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/17 17:14:55    364s] 
[05/17 17:14:55    364s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/17 17:14:56    365s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:05 mem=1676.7M
[05/17 17:14:56    365s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:05 mem=1676.7M
[05/17 17:14:56    365s] Creating Lib Analyzer, finished. 
[05/17 17:14:56    365s] Effort level <high> specified for reg2reg path_group
[05/17 17:14:56    365s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1433.1M, totSessionCpu=0:06:06 **
[05/17 17:14:56    365s] *** optDesign -postCTS ***
[05/17 17:14:56    365s] DRC Margin: user margin 0.0; extra margin 0.2
[05/17 17:14:56    365s] Hold Target Slack: user slack 0
[05/17 17:14:56    365s] Setup Target Slack: user slack 0; extra slack 0.0
[05/17 17:14:56    365s] setUsefulSkewMode -ecoRoute false
[05/17 17:14:56    365s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1678.7M, EPOCH TIME: 1747516496.234646
[05/17 17:14:56    365s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.049, MEM:1678.7M, EPOCH TIME: 1747516496.283880
[05/17 17:14:56    365s] Multi-VT timing optimization disabled based on library information.
[05/17 17:14:56    365s] 
[05/17 17:14:56    365s] TimeStamp Deleting Cell Server Begin ...
[05/17 17:14:56    365s] Deleting Lib Analyzer.
[05/17 17:14:56    365s] 
[05/17 17:14:56    365s] TimeStamp Deleting Cell Server End ...
[05/17 17:14:56    365s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/17 17:14:56    365s] 
[05/17 17:14:56    365s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/17 17:14:56    365s] Summary for sequential cells identification: 
[05/17 17:14:56    365s]   Identified SBFF number: 104
[05/17 17:14:56    365s]   Identified MBFF number: 16
[05/17 17:14:56    365s]   Identified SB Latch number: 0
[05/17 17:14:56    365s]   Identified MB Latch number: 0
[05/17 17:14:56    365s]   Not identified SBFF number: 16
[05/17 17:14:56    365s]   Not identified MBFF number: 0
[05/17 17:14:56    365s]   Not identified SB Latch number: 0
[05/17 17:14:56    365s]   Not identified MB Latch number: 0
[05/17 17:14:56    365s]   Number of sequential cells which are not FFs: 32
[05/17 17:14:56    365s]  Visiting view : AnalysisView_WC
[05/17 17:14:56    365s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:14:56    365s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:14:56    365s]  Visiting view : AnalysisView_BC
[05/17 17:14:56    365s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/17 17:14:56    365s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/17 17:14:56    365s]  Visiting view : AnalysisView_WC
[05/17 17:14:56    365s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:14:56    365s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:14:56    365s]  Visiting view : AnalysisView_BC
[05/17 17:14:56    365s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/17 17:14:56    365s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/17 17:14:56    365s] TLC MultiMap info (StdDelay):
[05/17 17:14:56    365s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/17 17:14:56    365s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/17 17:14:56    365s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/17 17:14:56    365s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/17 17:14:56    365s]  Setting StdDelay to: 38ps
[05/17 17:14:56    365s] 
[05/17 17:14:56    365s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/17 17:14:56    365s] 
[05/17 17:14:56    365s] TimeStamp Deleting Cell Server Begin ...
[05/17 17:14:56    365s] 
[05/17 17:14:56    365s] TimeStamp Deleting Cell Server End ...
[05/17 17:14:56    365s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1678.7M, EPOCH TIME: 1747516496.401042
[05/17 17:14:56    365s] All LLGs are deleted
[05/17 17:14:56    365s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1678.7M, EPOCH TIME: 1747516496.401188
[05/17 17:14:56    365s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1678.7M, EPOCH TIME: 1747516496.401274
[05/17 17:14:56    365s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.004, MEM:1670.7M, EPOCH TIME: 1747516496.405218
[05/17 17:14:56    365s] Start to check current routing status for nets...
[05/17 17:14:56    365s] All nets are already routed correctly.
[05/17 17:14:56    365s] End to check current routing status for nets (mem=1670.7M)
[05/17 17:14:56    365s] All LLGs are deleted
[05/17 17:14:56    365s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1652.7M, EPOCH TIME: 1747516496.476001
[05/17 17:14:56    365s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1652.7M, EPOCH TIME: 1747516496.476649
[05/17 17:14:56    365s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1652.7M, EPOCH TIME: 1747516496.477250
[05/17 17:14:56    365s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1652.7M, EPOCH TIME: 1747516496.478686
[05/17 17:14:56    365s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1652.7M, EPOCH TIME: 1747516496.508414
[05/17 17:14:56    365s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1652.7M, EPOCH TIME: 1747516496.509210
[05/17 17:14:56    365s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1652.7M, EPOCH TIME: 1747516496.518741
[05/17 17:14:56    365s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.003, MEM:1652.7M, EPOCH TIME: 1747516496.521955
[05/17 17:14:56    365s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.046, MEM:1652.7M, EPOCH TIME: 1747516496.524323
[05/17 17:14:56    365s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.050, MEM:1652.7M, EPOCH TIME: 1747516496.527173
[05/17 17:14:56    365s] Starting delay calculation for Setup views
[05/17 17:14:56    365s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/17 17:14:56    365s] #################################################################################
[05/17 17:14:56    365s] # Design Stage: PreRoute
[05/17 17:14:56    365s] # Design Name: mcs4_pad_frame
[05/17 17:14:56    365s] # Design Mode: 45nm
[05/17 17:14:56    365s] # Analysis Mode: MMMC OCV 
[05/17 17:14:56    365s] # Parasitics Mode: No SPEF/RCDB 
[05/17 17:14:56    365s] # Signoff Settings: SI Off 
[05/17 17:14:56    365s] #################################################################################
[05/17 17:14:56    366s] Calculate early delays in OCV mode...
[05/17 17:14:56    366s] Calculate late delays in OCV mode...
[05/17 17:14:56    366s] Calculate early delays in OCV mode...
[05/17 17:14:56    366s] Calculate late delays in OCV mode...
[05/17 17:14:56    366s] Topological Sorting (REAL = 0:00:00.0, MEM = 1650.7M, InitMEM = 1650.7M)
[05/17 17:14:56    366s] Start delay calculation (fullDC) (1 T). (MEM=1650.72)
[05/17 17:14:56    366s] End AAE Lib Interpolated Model. (MEM=1670.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:14:57    366s] Total number of fetched objects 1945
[05/17 17:14:57    366s] Total number of fetched objects 1945
[05/17 17:14:57    366s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:14:57    366s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:14:57    366s] End delay calculation. (MEM=1702.42 CPU=0:00:00.6 REAL=0:00:01.0)
[05/17 17:14:57    366s] End delay calculation (fullDC). (MEM=1702.42 CPU=0:00:00.7 REAL=0:00:01.0)
[05/17 17:14:57    366s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1702.4M) ***
[05/17 17:14:57    366s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:06:07 mem=1702.4M)
[05/17 17:14:57    367s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 41.079  | 46.297  | 41.079  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      3 (9)       |
|   max_fanout   |     27 (27)      |     0      |     35 (35)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.950%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1431.2M, totSessionCpu=0:06:07 **
[05/17 17:14:57    367s] *** InitOpt #2 [finish] : cpu/real = 0:00:02.6/0:00:02.7 (1.0), totSession cpu/real = 0:06:07.0/0:41:55.0 (0.1), mem = 1671.7M
[05/17 17:14:57    367s] 
[05/17 17:14:57    367s] =============================================================================================
[05/17 17:14:57    367s]  Step TAT Report for InitOpt #2                                                 21.12-s106_1
[05/17 17:14:57    367s] =============================================================================================
[05/17 17:14:57    367s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:14:57    367s] ---------------------------------------------------------------------------------------------
[05/17 17:14:57    367s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:14:57    367s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.9 % )     0:00:01.2 /  0:00:01.2    1.0
[05/17 17:14:57    367s] [ DrvReport              ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.1
[05/17 17:14:57    367s] [ CellServerInit         ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.5
[05/17 17:14:57    367s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  33.5 % )     0:00:00.9 /  0:00:00.9    1.0
[05/17 17:14:57    367s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:14:57    367s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:14:57    367s] [ TimingUpdate           ]      1   0:00:00.1  (   2.7 % )     0:00:01.0 /  0:00:01.0    1.0
[05/17 17:14:57    367s] [ FullDelayCalc          ]      1   0:00:00.9  (  34.0 % )     0:00:00.9 /  0:00:00.9    1.0
[05/17 17:14:57    367s] [ TimingReport           ]      1   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    0.9
[05/17 17:14:57    367s] [ MISC                   ]          0:00:00.5  (  19.8 % )     0:00:00.5 /  0:00:00.5    0.9
[05/17 17:14:57    367s] ---------------------------------------------------------------------------------------------
[05/17 17:14:57    367s]  InitOpt #2 TOTAL                   0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:02.6    1.0
[05/17 17:14:57    367s] ---------------------------------------------------------------------------------------------
[05/17 17:14:57    367s] 
[05/17 17:14:57    367s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/17 17:14:57    367s] ### Creating PhyDesignMc. totSessionCpu=0:06:07 mem=1671.7M
[05/17 17:14:57    367s] OPERPROF: Starting DPlace-Init at level 1, MEM:1671.7M, EPOCH TIME: 1747516497.711945
[05/17 17:14:57    367s] z: 2, totalTracks: 1
[05/17 17:14:57    367s] z: 4, totalTracks: 1
[05/17 17:14:57    367s] z: 6, totalTracks: 1
[05/17 17:14:57    367s] z: 8, totalTracks: 1
[05/17 17:14:57    367s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/17 17:14:57    367s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1671.7M, EPOCH TIME: 1747516497.717346
[05/17 17:14:57    367s] 
[05/17 17:14:57    367s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:14:57    367s] 
[05/17 17:14:57    367s]  Skipping Bad Lib Cell Checking (CMU) !
[05/17 17:14:57    367s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.048, MEM:1671.7M, EPOCH TIME: 1747516497.765158
[05/17 17:14:57    367s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1671.7M, EPOCH TIME: 1747516497.765303
[05/17 17:14:57    367s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1671.7M, EPOCH TIME: 1747516497.765377
[05/17 17:14:57    367s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1671.7MB).
[05/17 17:14:57    367s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.058, MEM:1671.7M, EPOCH TIME: 1747516497.769678
[05/17 17:14:57    367s] TotalInstCnt at PhyDesignMc Initialization: 1,907
[05/17 17:14:57    367s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:07 mem=1671.7M
[05/17 17:14:57    367s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1671.7M, EPOCH TIME: 1747516497.777553
[05/17 17:14:57    367s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.011, MEM:1671.7M, EPOCH TIME: 1747516497.788674
[05/17 17:14:57    367s] TotalInstCnt at PhyDesignMc Destruction: 1,907
[05/17 17:14:57    367s] OPTC: m1 20.0 20.0
[05/17 17:14:57    367s] *** Starting optimizing excluded clock nets MEM= 1671.7M) ***
[05/17 17:14:57    367s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1671.7M) ***
[05/17 17:14:57    367s] *** Starting optimizing excluded clock nets MEM= 1671.7M) ***
[05/17 17:14:57    367s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1671.7M) ***
[05/17 17:14:57    367s] Info: Done creating the CCOpt slew target map.
[05/17 17:14:57    367s] Begin: GigaOpt high fanout net optimization
[05/17 17:14:57    367s] GigaOpt HFN: use maxLocalDensity 1.2
[05/17 17:14:57    367s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/17 17:14:57    367s] *** DrvOpt #4 [begin] : totSession cpu/real = 0:06:07.3/0:41:55.2 (0.1), mem = 1671.7M
[05/17 17:14:57    367s] Info: 21 io nets excluded
[05/17 17:14:57    367s] Info: 15 nets with fixed/cover wires excluded.
[05/17 17:14:57    367s] Info: 22 clock nets excluded from IPO operation.
[05/17 17:14:57    367s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.10379.9
[05/17 17:14:57    367s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/17 17:14:57    367s] ### Creating PhyDesignMc. totSessionCpu=0:06:07 mem=1671.7M
[05/17 17:14:57    367s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/17 17:14:57    367s] OPERPROF: Starting DPlace-Init at level 1, MEM:1671.7M, EPOCH TIME: 1747516497.994181
[05/17 17:14:57    367s] z: 2, totalTracks: 1
[05/17 17:14:57    367s] z: 4, totalTracks: 1
[05/17 17:14:57    367s] z: 6, totalTracks: 1
[05/17 17:14:57    367s] z: 8, totalTracks: 1
[05/17 17:14:57    367s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/17 17:14:57    367s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1671.7M, EPOCH TIME: 1747516497.999330
[05/17 17:14:58    367s] 
[05/17 17:14:58    367s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:14:58    367s] 
[05/17 17:14:58    367s]  Skipping Bad Lib Cell Checking (CMU) !
[05/17 17:14:58    367s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.037, MEM:1671.7M, EPOCH TIME: 1747516498.036536
[05/17 17:14:58    367s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1671.7M, EPOCH TIME: 1747516498.036668
[05/17 17:14:58    367s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1671.7M, EPOCH TIME: 1747516498.036739
[05/17 17:14:58    367s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1671.7MB).
[05/17 17:14:58    367s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.043, MEM:1671.7M, EPOCH TIME: 1747516498.037251
[05/17 17:14:58    367s] TotalInstCnt at PhyDesignMc Initialization: 1,907
[05/17 17:14:58    367s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:07 mem=1671.7M
[05/17 17:14:58    367s] #optDebug: Start CG creation (mem=1671.7M)
[05/17 17:14:58    367s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 11.970000 
[05/17 17:14:58    367s] (cpu=0:00:00.2, mem=1868.6M)
[05/17 17:14:58    367s]  ...processing cgPrt (cpu=0:00:00.2, mem=1868.6M)
[05/17 17:14:58    367s]  ...processing cgEgp (cpu=0:00:00.2, mem=1868.6M)
[05/17 17:14:58    367s]  ...processing cgPbk (cpu=0:00:00.2, mem=1868.6M)
[05/17 17:14:58    367s]  ...processing cgNrb(cpu=0:00:00.2, mem=1868.6M)
[05/17 17:14:58    367s]  ...processing cgObs (cpu=0:00:00.2, mem=1868.6M)
[05/17 17:14:58    367s]  ...processing cgCon (cpu=0:00:00.2, mem=1868.6M)
[05/17 17:14:58    367s]  ...processing cgPdm (cpu=0:00:00.2, mem=1868.6M)
[05/17 17:14:58    367s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=1868.6M)
[05/17 17:14:58    367s] ### Creating RouteCongInterface, started
[05/17 17:14:58    367s] 
[05/17 17:14:58    367s] Creating Lib Analyzer ...
[05/17 17:14:58    367s] 
[05/17 17:14:58    367s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/17 17:14:58    367s] Summary for sequential cells identification: 
[05/17 17:14:58    367s]   Identified SBFF number: 104
[05/17 17:14:58    367s]   Identified MBFF number: 16
[05/17 17:14:58    367s]   Identified SB Latch number: 0
[05/17 17:14:58    367s]   Identified MB Latch number: 0
[05/17 17:14:58    367s]   Not identified SBFF number: 16
[05/17 17:14:58    367s]   Not identified MBFF number: 0
[05/17 17:14:58    367s]   Not identified SB Latch number: 0
[05/17 17:14:58    367s]   Not identified MB Latch number: 0
[05/17 17:14:58    367s]   Number of sequential cells which are not FFs: 32
[05/17 17:14:58    367s]  Visiting view : AnalysisView_WC
[05/17 17:14:58    367s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/17 17:14:58    367s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:14:58    367s]  Visiting view : AnalysisView_BC
[05/17 17:14:58    367s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[05/17 17:14:58    367s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/17 17:14:58    367s]  Visiting view : AnalysisView_WC
[05/17 17:14:58    367s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/17 17:14:58    367s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:14:58    367s]  Visiting view : AnalysisView_BC
[05/17 17:14:58    367s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[05/17 17:14:58    367s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/17 17:14:58    367s] TLC MultiMap info (StdDelay):
[05/17 17:14:58    367s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/17 17:14:58    367s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/17 17:14:58    367s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 10ps
[05/17 17:14:58    367s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 41.7ps
[05/17 17:14:58    367s]  Setting StdDelay to: 41.7ps
[05/17 17:14:58    367s] 
[05/17 17:14:58    367s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/17 17:14:58    367s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/17 17:14:58    367s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/17 17:14:58    367s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/17 17:14:58    367s] 
[05/17 17:14:58    367s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/17 17:14:59    368s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:08 mem=1884.6M
[05/17 17:14:59    368s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:08 mem=1884.6M
[05/17 17:14:59    368s] Creating Lib Analyzer, finished. 
[05/17 17:14:59    368s] ### Creating LA Mngr. totSessionCpu=0:06:08 mem=1884.6M
[05/17 17:14:59    368s] ### Creating LA Mngr, finished. totSessionCpu=0:06:08 mem=1884.6M
[05/17 17:14:59    368s] 
[05/17 17:14:59    368s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/17 17:14:59    368s] 
[05/17 17:14:59    368s] #optDebug: {0, 1.000}
[05/17 17:14:59    368s] ### Creating RouteCongInterface, finished
[05/17 17:14:59    368s] {MG  {8 0 1 0.0251806}  {10 0 5.8 0.140527} }
[05/17 17:14:59    368s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/17 17:14:59    368s] Total-nets :: 1929, Stn-nets :: 24, ratio :: 1.24417 %, Total-len 50408.1, Stn-len 341.93
[05/17 17:14:59    368s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1884.6M, EPOCH TIME: 1747516499.372552
[05/17 17:14:59    368s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.012, MEM:1798.6M, EPOCH TIME: 1747516499.384245
[05/17 17:14:59    368s] TotalInstCnt at PhyDesignMc Destruction: 1,907
[05/17 17:14:59    368s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.10379.9
[05/17 17:14:59    368s] *** DrvOpt #4 [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:06:08.6/0:41:56.6 (0.1), mem = 1798.6M
[05/17 17:14:59    368s] 
[05/17 17:14:59    368s] =============================================================================================
[05/17 17:14:59    368s]  Step TAT Report for DrvOpt #4                                                  21.12-s106_1
[05/17 17:14:59    368s] =============================================================================================
[05/17 17:14:59    368s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:14:59    368s] ---------------------------------------------------------------------------------------------
[05/17 17:14:59    368s] [ CellServerInit         ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.5
[05/17 17:14:59    368s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  55.6 % )     0:00:00.8 /  0:00:00.8    1.0
[05/17 17:14:59    368s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:14:59    368s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.1    0.9
[05/17 17:14:59    368s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   6.1 % )     0:00:00.9 /  0:00:00.9    1.0
[05/17 17:14:59    368s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (  11.3 % )     0:00:00.2 /  0:00:00.2    0.9
[05/17 17:14:59    368s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:14:59    368s] [ MISC                   ]          0:00:00.3  (  20.6 % )     0:00:00.3 /  0:00:00.3    0.9
[05/17 17:14:59    368s] ---------------------------------------------------------------------------------------------
[05/17 17:14:59    368s]  DrvOpt #4 TOTAL                    0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[05/17 17:14:59    368s] ---------------------------------------------------------------------------------------------
[05/17 17:14:59    368s] 
[05/17 17:14:59    368s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/17 17:14:59    368s] End: GigaOpt high fanout net optimization
[05/17 17:14:59    368s] Begin: GigaOpt DRV Optimization
[05/17 17:14:59    368s] Begin: Processing multi-driver nets
[05/17 17:14:59    368s] *** DrvOpt #5 [begin] : totSession cpu/real = 0:06:08.6/0:41:56.6 (0.1), mem = 1798.6M
[05/17 17:14:59    368s] Info: 21 io nets excluded
[05/17 17:14:59    368s] Info: 15 nets with fixed/cover wires excluded.
[05/17 17:14:59    368s] Info: 22 clock nets excluded from IPO operation.
[05/17 17:14:59    368s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.10379.10
[05/17 17:14:59    368s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/17 17:14:59    368s] ### Creating PhyDesignMc. totSessionCpu=0:06:09 mem=1798.6M
[05/17 17:14:59    368s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/17 17:14:59    368s] OPERPROF: Starting DPlace-Init at level 1, MEM:1798.6M, EPOCH TIME: 1747516499.402493
[05/17 17:14:59    368s] z: 2, totalTracks: 1
[05/17 17:14:59    368s] z: 4, totalTracks: 1
[05/17 17:14:59    368s] z: 6, totalTracks: 1
[05/17 17:14:59    368s] z: 8, totalTracks: 1
[05/17 17:14:59    368s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/17 17:14:59    368s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1798.6M, EPOCH TIME: 1747516499.411437
[05/17 17:14:59    368s] 
[05/17 17:14:59    368s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:14:59    368s] 
[05/17 17:14:59    368s]  Skipping Bad Lib Cell Checking (CMU) !
[05/17 17:14:59    368s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.055, MEM:1798.6M, EPOCH TIME: 1747516499.466323
[05/17 17:14:59    368s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1798.6M, EPOCH TIME: 1747516499.466473
[05/17 17:14:59    368s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.003, MEM:1798.6M, EPOCH TIME: 1747516499.469391
[05/17 17:14:59    368s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1798.6MB).
[05/17 17:14:59    368s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.070, MEM:1798.6M, EPOCH TIME: 1747516499.472983
[05/17 17:14:59    368s] TotalInstCnt at PhyDesignMc Initialization: 1,907
[05/17 17:14:59    368s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:09 mem=1798.6M
[05/17 17:14:59    368s] ### Creating RouteCongInterface, started
[05/17 17:14:59    368s] 
[05/17 17:14:59    368s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/17 17:14:59    368s] 
[05/17 17:14:59    368s] #optDebug: {0, 1.000}
[05/17 17:14:59    368s] ### Creating RouteCongInterface, finished
[05/17 17:14:59    368s] {MG  {8 0 1 0.0251806}  {10 0 5.8 0.140527} }
[05/17 17:14:59    369s] *** Starting multi-driver net buffering ***
[05/17 17:14:59    369s] z: 2, totalTracks: 1
[05/17 17:14:59    369s] z: 4, totalTracks: 1
[05/17 17:14:59    369s] z: 6, totalTracks: 1
[05/17 17:14:59    369s] z: 8, totalTracks: 1
[05/17 17:14:59    369s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/17 17:14:59    369s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1855.8M, EPOCH TIME: 1747516499.887967
[05/17 17:14:59    369s] 
[05/17 17:14:59    369s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:14:59    369s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.048, MEM:1855.8M, EPOCH TIME: 1747516499.935755
[05/17 17:14:59    369s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1855.8M, EPOCH TIME: 1747516499.951259
[05/17 17:14:59    369s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.000, MEM:1855.8M, EPOCH TIME: 1747516499.951532
[05/17 17:14:59    369s] OPERPROF: Starting DPlace-Init at level 1, MEM:1855.8M, EPOCH TIME: 1747516499.954512
[05/17 17:14:59    369s] z: 2, totalTracks: 1
[05/17 17:14:59    369s] z: 4, totalTracks: 1
[05/17 17:14:59    369s] z: 6, totalTracks: 1
[05/17 17:14:59    369s] z: 8, totalTracks: 1
[05/17 17:14:59    369s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/17 17:14:59    369s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1855.8M, EPOCH TIME: 1747516499.959579
[05/17 17:14:59    369s] 
[05/17 17:14:59    369s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:14:59    369s] 
[05/17 17:14:59    369s]  Skipping Bad Lib Cell Checking (CMU) !
[05/17 17:14:59    369s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:1855.8M, EPOCH TIME: 1747516499.993883
[05/17 17:14:59    369s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1855.8M, EPOCH TIME: 1747516499.994010
[05/17 17:14:59    369s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1855.8M, EPOCH TIME: 1747516499.994079
[05/17 17:14:59    369s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1855.8MB).
[05/17 17:14:59    369s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.043, MEM:1855.8M, EPOCH TIME: 1747516499.997270
[05/17 17:14:59    369s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1855.8M, EPOCH TIME: 1747516499.997960
[05/17 17:15:00    369s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.036, MEM:1855.8M, EPOCH TIME: 1747516500.033770
[05/17 17:15:00    369s] *summary: 6 non-ignored multi-driver nets.
[05/17 17:15:00    369s] *       : 6 unbuffered.
[05/17 17:15:00    369s] *       : 6 bufferable.
[05/17 17:15:00    369s] *       : 0 targeted for timing fix; 0 buffered.
[05/17 17:15:00    369s] *       : 1 targeted for DRV fix; 1 buffered.
[05/17 17:15:00    369s] *       : buffered 1 multi-driver nets total:
[05/17 17:15:00    369s] *       : used 1 buffers of type 'CLKBUFX2'.
[05/17 17:15:00    369s] *** Finished buffering multi-driver nets (CPU=0:00:00.1, MEM=1855.8M) ***
[05/17 17:15:00    369s] 
[05/17 17:15:00    369s] *** Finish Multi Driver Net Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=1931.1M) ***
[05/17 17:15:00    369s] 
[05/17 17:15:00    369s] Total-nets :: 1930, Stn-nets :: 26, ratio :: 1.34715 %, Total-len 50415.9, Stn-len 401.4
[05/17 17:15:00    369s] TotalInstCnt at PhyDesignMc Destruction: 1,907
[05/17 17:15:00    369s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.10379.10
[05/17 17:15:00    369s] *** DrvOpt #5 [finish] : cpu/real = 0:00:00.6/0:00:00.7 (0.9), totSession cpu/real = 0:06:09.3/0:41:57.3 (0.1), mem = 1886.5M
[05/17 17:15:00    369s] 
[05/17 17:15:00    369s] =============================================================================================
[05/17 17:15:00    369s]  Step TAT Report for DrvOpt #5                                                  21.12-s106_1
[05/17 17:15:00    369s] =============================================================================================
[05/17 17:15:00    369s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:15:00    369s] ---------------------------------------------------------------------------------------------
[05/17 17:15:00    369s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    1.1
[05/17 17:15:00    369s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:15:00    369s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  14.1 % )     0:00:00.1 /  0:00:00.1    0.8
[05/17 17:15:00    369s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  10.6 % )     0:00:00.1 /  0:00:00.1    1.1
[05/17 17:15:00    369s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:15:00    369s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[05/17 17:15:00    369s] [ IncrDelayCalc          ]      3   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.9
[05/17 17:15:00    369s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:15:00    369s] [ MISC                   ]          0:00:00.5  (  70.2 % )     0:00:00.5 /  0:00:00.4    0.9
[05/17 17:15:00    369s] ---------------------------------------------------------------------------------------------
[05/17 17:15:00    369s]  DrvOpt #5 TOTAL                    0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.6    0.9
[05/17 17:15:00    369s] ---------------------------------------------------------------------------------------------
[05/17 17:15:00    369s] 
[05/17 17:15:00    369s] End: Processing multi-driver nets
[05/17 17:15:00    369s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -largeScaleFixing -maxIter 2 -max_fanout -postCTS
[05/17 17:15:00    369s] *** DrvOpt #6 [begin] : totSession cpu/real = 0:06:09.3/0:41:57.3 (0.1), mem = 1886.5M
[05/17 17:15:00    369s] Info: 21 io nets excluded
[05/17 17:15:00    369s] Info: 15 nets with fixed/cover wires excluded.
[05/17 17:15:00    369s] Info: 22 clock nets excluded from IPO operation.
[05/17 17:15:00    369s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.10379.11
[05/17 17:15:00    369s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/17 17:15:00    369s] ### Creating PhyDesignMc. totSessionCpu=0:06:09 mem=1886.5M
[05/17 17:15:00    369s] OPERPROF: Starting DPlace-Init at level 1, MEM:1886.5M, EPOCH TIME: 1747516500.096388
[05/17 17:15:00    369s] z: 2, totalTracks: 1
[05/17 17:15:00    369s] z: 4, totalTracks: 1
[05/17 17:15:00    369s] z: 6, totalTracks: 1
[05/17 17:15:00    369s] z: 8, totalTracks: 1
[05/17 17:15:00    369s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/17 17:15:00    369s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1886.5M, EPOCH TIME: 1747516500.104063
[05/17 17:15:00    369s] 
[05/17 17:15:00    369s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:15:00    369s] 
[05/17 17:15:00    369s]  Skipping Bad Lib Cell Checking (CMU) !
[05/17 17:15:00    369s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.056, MEM:1886.5M, EPOCH TIME: 1747516500.159592
[05/17 17:15:00    369s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1886.5M, EPOCH TIME: 1747516500.159790
[05/17 17:15:00    369s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1886.5M, EPOCH TIME: 1747516500.159925
[05/17 17:15:00    369s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1886.5MB).
[05/17 17:15:00    369s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.065, MEM:1886.5M, EPOCH TIME: 1747516500.160993
[05/17 17:15:00    369s] InstCnt mismatch: prevInstCnt = 1907, ttlInstCnt = 1908
[05/17 17:15:00    369s] TotalInstCnt at PhyDesignMc Initialization: 1,908
[05/17 17:15:00    369s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:09 mem=1886.5M
[05/17 17:15:00    369s] ### Creating RouteCongInterface, started
[05/17 17:15:00    369s] 
[05/17 17:15:00    369s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/17 17:15:00    369s] 
[05/17 17:15:00    369s] #optDebug: {0, 1.000}
[05/17 17:15:00    369s] ### Creating RouteCongInterface, finished
[05/17 17:15:00    369s] {MG  {8 0 1 0.0251806}  {10 0 5.8 0.140527} }
[05/17 17:15:00    369s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1905.5M, EPOCH TIME: 1747516500.578356
[05/17 17:15:00    369s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1905.5M, EPOCH TIME: 1747516500.578650
[05/17 17:15:00    369s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/17 17:15:00    369s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/17 17:15:00    369s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/17 17:15:00    369s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/17 17:15:00    369s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/17 17:15:00    369s] Info: violation cost 65.080544 (cap = 0.000000, tran = 30.413839, len = 0.000000, fanout load = 34.666664, fanout count = 0.000000, glitch 0.000000)
[05/17 17:15:00    369s] |     4|    22|    -4.07|     2|     4|    -2.19|    27|    54|     0|     0|    41.08|     0.00|       0|       0|       0|  5.95%|          |         |
[05/17 17:15:01    370s] Info: violation cost 35.031849 (cap = 0.000000, tran = 33.965179, len = 0.000000, fanout load = 1.066667, fanout count = 0.000000, glitch 0.000000)
[05/17 17:15:01    370s] |     4|    23|    -4.07|     2|     4|    -2.19|     2|     4|     0|     0|    40.47|     0.00|      33|      16|      25|  5.99%| 0:00:01.0|  1905.5M|
[05/17 17:15:01    370s] Info: violation cost 30.121429 (cap = 0.000000, tran = 30.121429, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/17 17:15:01    370s] |     3|     8|    -4.07|     2|     4|    -2.19|     0|     0|     0|     0|    40.60|     0.00|       2|       0|       3|  5.99%| 0:00:00.0|  1905.5M|
[05/17 17:15:01    370s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/17 17:15:01    370s] 
[05/17 17:15:01    370s] ###############################################################################
[05/17 17:15:01    370s] #
[05/17 17:15:01    370s] #  Large fanout net report:  
[05/17 17:15:01    370s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/17 17:15:01    370s] #     - current density: 5.99
[05/17 17:15:01    370s] #
[05/17 17:15:01    370s] #  List of high fanout nets:
[05/17 17:15:01    370s] #
[05/17 17:15:01    370s] ###############################################################################
[05/17 17:15:01    370s] Bottom Preferred Layer:
[05/17 17:15:01    370s] +---------------+------------+----------+
[05/17 17:15:01    370s] |     Layer     |    CLK     |   Rule   |
[05/17 17:15:01    370s] +---------------+------------+----------+
[05/17 17:15:01    370s] | Metal3 (z=3)  |         22 | default  |
[05/17 17:15:01    370s] +---------------+------------+----------+
[05/17 17:15:01    370s] 
[05/17 17:15:01    370s] 
[05/17 17:15:01    370s] =======================================================================
[05/17 17:15:01    370s]                 Reasons for remaining drv violations
[05/17 17:15:01    370s] =======================================================================
[05/17 17:15:01    370s] *info: Total 3 net(s) have violations which can't be fixed by DRV optimization.
[05/17 17:15:01    370s] 
[05/17 17:15:01    370s] MultiBuffering failure reasons
[05/17 17:15:01    370s] ------------------------------------------------
[05/17 17:15:01    370s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[05/17 17:15:01    370s] *info:     2 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[05/17 17:15:01    370s] 
[05/17 17:15:01    370s] 
[05/17 17:15:01    370s] *** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1905.5M) ***
[05/17 17:15:01    370s] 
[05/17 17:15:01    370s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1905.5M, EPOCH TIME: 1747516501.301269
[05/17 17:15:01    370s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.011, MEM:1894.5M, EPOCH TIME: 1747516501.312105
[05/17 17:15:01    370s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1894.5M, EPOCH TIME: 1747516501.314332
[05/17 17:15:01    370s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1894.5M, EPOCH TIME: 1747516501.314525
[05/17 17:15:01    370s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1894.5M, EPOCH TIME: 1747516501.319413
[05/17 17:15:01    370s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.042, MEM:1894.5M, EPOCH TIME: 1747516501.361464
[05/17 17:15:01    370s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1894.5M, EPOCH TIME: 1747516501.361615
[05/17 17:15:01    370s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1894.5M, EPOCH TIME: 1747516501.361687
[05/17 17:15:01    370s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1894.5M, EPOCH TIME: 1747516501.362199
[05/17 17:15:01    370s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.003, MEM:1894.5M, EPOCH TIME: 1747516501.364890
[05/17 17:15:01    370s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.051, MEM:1894.5M, EPOCH TIME: 1747516501.365074
[05/17 17:15:01    370s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.051, MEM:1894.5M, EPOCH TIME: 1747516501.365145
[05/17 17:15:01    370s] TDRefine: refinePlace mode is spiral
[05/17 17:15:01    370s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.10379.10
[05/17 17:15:01    370s] OPERPROF: Starting RefinePlace at level 1, MEM:1894.5M, EPOCH TIME: 1747516501.365224
[05/17 17:15:01    370s] *** Starting refinePlace (0:06:10 mem=1894.5M) ***
[05/17 17:15:01    370s] Total net bbox length = 4.263e+04 (2.175e+04 2.088e+04) (ext = 2.332e+03)
[05/17 17:15:01    370s] 
[05/17 17:15:01    370s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:15:01    370s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1894.5M, EPOCH TIME: 1747516501.369666
[05/17 17:15:01    370s]   Signal wire search tree: 1175 elements. (cpu=0:00:00.0, mem=0.0M)
[05/17 17:15:01    370s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.002, MEM:1894.5M, EPOCH TIME: 1747516501.371442
[05/17 17:15:01    370s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/17 17:15:01    370s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:15:01    370s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:15:01    370s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1894.5M, EPOCH TIME: 1747516501.378130
[05/17 17:15:01    370s] Starting refinePlace ...
[05/17 17:15:01    370s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:15:01    370s] One DDP V2 for no tweak run.
[05/17 17:15:01    370s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:15:01    370s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/17 17:15:01    370s] ** Cut row section cpu time 0:00:00.0.
[05/17 17:15:01    370s]    Spread Effort: high, pre-route mode, useDDP on.
[05/17 17:15:01    370s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1894.5MB) @(0:06:10 - 0:06:11).
[05/17 17:15:01    370s] Move report: preRPlace moves 17 insts, mean move: 0.49 um, max move: 1.71 um 
[05/17 17:15:01    370s] 	Max move on inst (postCTSdrvFE_OFC87_mcs4_core_n_22248): (387.40, 448.43) --> (387.40, 446.72)
[05/17 17:15:01    370s] 	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: BUFX4
[05/17 17:15:01    370s] wireLenOptFixPriorityInst 661 inst fixed
[05/17 17:15:01    370s] 
[05/17 17:15:01    370s] Running Spiral with 1 thread in Normal Mode  fetchWidth=99 
[05/17 17:15:01    370s] Move report: legalization moves 24 insts, mean move: 0.99 um, max move: 2.40 um spiral
[05/17 17:15:01    370s] 	Max move on inst (postCTSdrvFE_OFC93_mcs4_core_n_22309): (372.80, 422.78) --> (370.40, 422.78)
[05/17 17:15:01    370s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/17 17:15:01    370s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/17 17:15:01    370s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1899.6MB) @(0:06:11 - 0:06:11).
[05/17 17:15:01    370s] Move report: Detail placement moves 40 insts, mean move: 0.80 um, max move: 2.40 um 
[05/17 17:15:01    370s] 	Max move on inst (postCTSdrvFE_OFC93_mcs4_core_n_22309): (372.80, 422.78) --> (370.40, 422.78)
[05/17 17:15:01    370s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1899.6MB
[05/17 17:15:01    370s] Statistics of distance of Instance movement in refine placement:
[05/17 17:15:01    370s]   maximum (X+Y) =         2.40 um
[05/17 17:15:01    370s]   inst (postCTSdrvFE_OFC93_mcs4_core_n_22309) with max move: (372.8, 422.78) -> (370.4, 422.78)
[05/17 17:15:01    370s]   mean    (X+Y) =         0.80 um
[05/17 17:15:01    370s] Summary Report:
[05/17 17:15:01    370s] Instances move: 40 (out of 1939 movable)
[05/17 17:15:01    370s] Instances flipped: 0
[05/17 17:15:01    370s] Mean displacement: 0.80 um
[05/17 17:15:01    370s] Max displacement: 2.40 um (Instance: postCTSdrvFE_OFC93_mcs4_core_n_22309) (372.8, 422.78) -> (370.4, 422.78)
[05/17 17:15:01    370s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[05/17 17:15:01    370s] Total instances moved : 40
[05/17 17:15:01    370s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.140, REAL:0.175, MEM:1899.6M, EPOCH TIME: 1747516501.552816
[05/17 17:15:01    370s] Total net bbox length = 4.263e+04 (2.175e+04 2.088e+04) (ext = 2.332e+03)
[05/17 17:15:01    370s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1899.6MB
[05/17 17:15:01    370s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1899.6MB) @(0:06:10 - 0:06:11).
[05/17 17:15:01    370s] *** Finished refinePlace (0:06:11 mem=1899.6M) ***
[05/17 17:15:01    370s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.10379.10
[05/17 17:15:01    370s] OPERPROF: Finished RefinePlace at level 1, CPU:0.150, REAL:0.191, MEM:1899.6M, EPOCH TIME: 1747516501.556409
[05/17 17:15:01    370s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1899.6M, EPOCH TIME: 1747516501.566265
[05/17 17:15:01    370s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:1896.6M, EPOCH TIME: 1747516501.575163
[05/17 17:15:01    370s] *** maximum move = 2.40 um ***
[05/17 17:15:01    370s] *** Finished re-routing un-routed nets (1896.6M) ***
[05/17 17:15:01    370s] OPERPROF: Starting DPlace-Init at level 1, MEM:1896.6M, EPOCH TIME: 1747516501.587137
[05/17 17:15:01    370s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1896.6M, EPOCH TIME: 1747516501.592968
[05/17 17:15:01    370s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.047, MEM:1896.6M, EPOCH TIME: 1747516501.640466
[05/17 17:15:01    370s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1896.6M, EPOCH TIME: 1747516501.640611
[05/17 17:15:01    370s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1896.6M, EPOCH TIME: 1747516501.640701
[05/17 17:15:01    370s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1896.6M, EPOCH TIME: 1747516501.644325
[05/17 17:15:01    370s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1896.6M, EPOCH TIME: 1747516501.644530
[05/17 17:15:01    370s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.058, MEM:1896.6M, EPOCH TIME: 1747516501.644654
[05/17 17:15:01    370s] 
[05/17 17:15:01    370s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1896.6M) ***
[05/17 17:15:01    370s] Total-nets :: 1981, Stn-nets :: 105, ratio :: 5.30035 %, Total-len 50519.1, Stn-len 7571.61
[05/17 17:15:01    370s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1877.5M, EPOCH TIME: 1747516501.690772
[05/17 17:15:01    370s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.030, MEM:1811.5M, EPOCH TIME: 1747516501.720969
[05/17 17:15:01    370s] TotalInstCnt at PhyDesignMc Destruction: 1,959
[05/17 17:15:01    370s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.10379.11
[05/17 17:15:01    370s] *** DrvOpt #6 [finish] : cpu/real = 0:00:01.5/0:00:01.7 (0.9), totSession cpu/real = 0:06:10.8/0:41:59.0 (0.1), mem = 1811.5M
[05/17 17:15:01    370s] 
[05/17 17:15:01    370s] =============================================================================================
[05/17 17:15:01    370s]  Step TAT Report for DrvOpt #6                                                  21.12-s106_1
[05/17 17:15:01    370s] =============================================================================================
[05/17 17:15:01    370s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:15:01    370s] ---------------------------------------------------------------------------------------------
[05/17 17:15:01    370s] [ SlackTraversorInit     ]      2   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.7
[05/17 17:15:01    370s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:15:01    370s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   6.0 % )     0:00:00.1 /  0:00:00.1    0.9
[05/17 17:15:01    370s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   4.8 % )     0:00:00.1 /  0:00:00.1    1.0
[05/17 17:15:01    370s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:15:01    370s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.2 % )     0:00:00.6 /  0:00:00.6    1.0
[05/17 17:15:01    370s] [ OptGetWeight           ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:15:01    370s] [ OptEval                ]      6   0:00:00.2  (  14.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/17 17:15:01    370s] [ OptCommit              ]      6   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.8
[05/17 17:15:01    370s] [ PostCommitDelayUpdate  ]      6   0:00:00.0  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/17 17:15:01    370s] [ IncrDelayCalc          ]     33   0:00:00.2  (  12.6 % )     0:00:00.2 /  0:00:00.2    1.1
[05/17 17:15:01    370s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.0
[05/17 17:15:01    370s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.4
[05/17 17:15:01    370s] [ RefinePlace            ]      1   0:00:00.4  (  22.6 % )     0:00:00.4 /  0:00:00.3    0.9
[05/17 17:15:01    370s] [ IncrTimingUpdate       ]      6   0:00:00.1  (   7.4 % )     0:00:00.1 /  0:00:00.1    0.9
[05/17 17:15:01    370s] [ MISC                   ]          0:00:00.4  (  23.4 % )     0:00:00.4 /  0:00:00.3    0.9
[05/17 17:15:01    370s] ---------------------------------------------------------------------------------------------
[05/17 17:15:01    370s]  DrvOpt #6 TOTAL                    0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.5    0.9
[05/17 17:15:01    370s] ---------------------------------------------------------------------------------------------
[05/17 17:15:01    370s] 
[05/17 17:15:01    370s] End: GigaOpt DRV Optimization
[05/17 17:15:01    370s] GigaOpt: Cleaning up trial route
[05/17 17:15:01    370s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1811.5M, EPOCH TIME: 1747516501.733683
[05/17 17:15:01    370s] All LLGs are deleted
[05/17 17:15:01    370s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1811.5M, EPOCH TIME: 1747516501.733822
[05/17 17:15:01    370s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1811.5M, EPOCH TIME: 1747516501.734081
[05/17 17:15:01    370s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.005, MEM:1811.5M, EPOCH TIME: 1747516501.738981
[05/17 17:15:01    370s] ### Creating LA Mngr. totSessionCpu=0:06:11 mem=1811.5M
[05/17 17:15:01    370s] ### Creating LA Mngr, finished. totSessionCpu=0:06:11 mem=1811.5M
[05/17 17:15:01    370s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1811.52 MB )
[05/17 17:15:01    370s] (I)      ==================== Layers =====================
[05/17 17:15:01    370s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:15:01    370s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/17 17:15:01    370s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:15:01    370s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/17 17:15:01    370s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/17 17:15:01    370s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/17 17:15:01    370s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/17 17:15:01    370s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/17 17:15:01    370s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/17 17:15:01    370s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/17 17:15:01    370s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/17 17:15:01    370s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/17 17:15:01    370s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/17 17:15:01    370s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/17 17:15:01    370s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/17 17:15:01    370s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/17 17:15:01    370s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/17 17:15:01    370s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/17 17:15:01    370s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/17 17:15:01    370s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/17 17:15:01    370s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/17 17:15:01    370s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/17 17:15:01    370s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/17 17:15:01    370s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/17 17:15:01    370s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/17 17:15:01    370s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:15:01    370s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/17 17:15:01    370s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/17 17:15:01    370s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/17 17:15:01    370s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/17 17:15:01    370s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/17 17:15:01    370s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/17 17:15:01    370s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/17 17:15:01    370s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/17 17:15:01    370s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/17 17:15:01    370s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/17 17:15:01    370s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/17 17:15:01    370s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/17 17:15:01    370s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/17 17:15:01    370s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/17 17:15:01    370s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:15:01    370s] (I)      Started Import and model ( Curr Mem: 1811.52 MB )
[05/17 17:15:01    370s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:15:01    370s] (I)      == Non-default Options ==
[05/17 17:15:01    370s] (I)      Maximum routing layer                              : 11
[05/17 17:15:01    370s] (I)      Number of threads                                  : 1
[05/17 17:15:01    370s] (I)      Method to set GCell size                           : row
[05/17 17:15:01    370s] (I)      Counted 3515 PG shapes. We will not process PG shapes layer by layer.
[05/17 17:15:01    370s] (I)      Use row-based GCell size
[05/17 17:15:01    370s] (I)      Use row-based GCell align
[05/17 17:15:01    370s] (I)      layer 0 area = 80000
[05/17 17:15:01    370s] (I)      layer 1 area = 80000
[05/17 17:15:01    370s] (I)      layer 2 area = 80000
[05/17 17:15:01    370s] (I)      layer 3 area = 80000
[05/17 17:15:01    370s] (I)      layer 4 area = 80000
[05/17 17:15:01    370s] (I)      layer 5 area = 80000
[05/17 17:15:01    370s] (I)      layer 6 area = 80000
[05/17 17:15:01    370s] (I)      layer 7 area = 80000
[05/17 17:15:01    370s] (I)      layer 8 area = 80000
[05/17 17:15:01    370s] (I)      layer 9 area = 400000
[05/17 17:15:01    370s] (I)      layer 10 area = 400000
[05/17 17:15:01    370s] (I)      GCell unit size   : 3420
[05/17 17:15:01    370s] (I)      GCell multiplier  : 1
[05/17 17:15:01    370s] (I)      GCell row height  : 3420
[05/17 17:15:01    370s] (I)      Actual row height : 3420
[05/17 17:15:01    370s] (I)      GCell align ref   : 616000 616420
[05/17 17:15:01    370s] [NR-eGR] Track table information for default rule: 
[05/17 17:15:01    370s] [NR-eGR] Metal1 has single uniform track structure
[05/17 17:15:01    370s] [NR-eGR] Metal2 has single uniform track structure
[05/17 17:15:01    370s] [NR-eGR] Metal3 has single uniform track structure
[05/17 17:15:01    370s] [NR-eGR] Metal4 has single uniform track structure
[05/17 17:15:01    370s] [NR-eGR] Metal5 has single uniform track structure
[05/17 17:15:01    370s] [NR-eGR] Metal6 has single uniform track structure
[05/17 17:15:01    370s] [NR-eGR] Metal7 has single uniform track structure
[05/17 17:15:01    370s] [NR-eGR] Metal8 has single uniform track structure
[05/17 17:15:01    370s] [NR-eGR] Metal9 has single uniform track structure
[05/17 17:15:01    370s] [NR-eGR] Metal10 has single uniform track structure
[05/17 17:15:01    370s] [NR-eGR] Metal11 has single uniform track structure
[05/17 17:15:01    370s] (I)      ================== Default via ===================
[05/17 17:15:01    370s] (I)      +----+------------------+------------------------+
[05/17 17:15:01    370s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[05/17 17:15:01    370s] (I)      +----+------------------+------------------------+
[05/17 17:15:01    370s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[05/17 17:15:01    370s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[05/17 17:15:01    370s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[05/17 17:15:01    370s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[05/17 17:15:01    370s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[05/17 17:15:01    370s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[05/17 17:15:01    370s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[05/17 17:15:01    370s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[05/17 17:15:01    370s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[05/17 17:15:01    370s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[05/17 17:15:01    370s] (I)      +----+------------------+------------------------+
[05/17 17:15:01    370s] [NR-eGR] Read 4672 PG shapes
[05/17 17:15:01    370s] [NR-eGR] Read 0 clock shapes
[05/17 17:15:01    370s] [NR-eGR] Read 0 other shapes
[05/17 17:15:01    370s] [NR-eGR] #Routing Blockages  : 0
[05/17 17:15:01    370s] [NR-eGR] #Instance Blockages : 640
[05/17 17:15:01    370s] [NR-eGR] #PG Blockages       : 4672
[05/17 17:15:01    370s] [NR-eGR] #Halo Blockages     : 0
[05/17 17:15:01    370s] [NR-eGR] #Boundary Blockages : 0
[05/17 17:15:01    370s] [NR-eGR] #Clock Blockages    : 0
[05/17 17:15:01    370s] [NR-eGR] #Other Blockages    : 0
[05/17 17:15:01    370s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/17 17:15:01    370s] [NR-eGR] Num Prerouted Nets = 15  Num Prerouted Wires = 643
[05/17 17:15:01    370s] [NR-eGR] Read 1981 nets ( ignored 15 )
[05/17 17:15:01    370s] (I)      early_global_route_priority property id does not exist.
[05/17 17:15:01    370s] (I)      Read Num Blocks=5312  Num Prerouted Wires=643  Num CS=0
[05/17 17:15:01    370s] (I)      Layer 1 (V) : #blockages 1409 : #preroutes 233
[05/17 17:15:01    370s] (I)      Layer 2 (H) : #blockages 1124 : #preroutes 325
[05/17 17:15:01    370s] (I)      Layer 3 (V) : #blockages 1537 : #preroutes 61
[05/17 17:15:01    370s] (I)      Layer 4 (H) : #blockages 823 : #preroutes 10
[05/17 17:15:01    370s] (I)      Layer 5 (V) : #blockages 395 : #preroutes 6
[05/17 17:15:01    370s] (I)      Layer 6 (H) : #blockages 3 : #preroutes 7
[05/17 17:15:02    371s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 1
[05/17 17:15:02    371s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/17 17:15:02    371s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/17 17:15:02    371s] (I)      Layer 10 (H) : #blockages 21 : #preroutes 0
[05/17 17:15:02    371s] (I)      Number of ignored nets                =     15
[05/17 17:15:02    371s] (I)      Number of connected nets              =      0
[05/17 17:15:02    371s] (I)      Number of fixed nets                  =     15.  Ignored: Yes
[05/17 17:15:02    371s] (I)      Number of clock nets                  =     22.  Ignored: No
[05/17 17:15:02    371s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/17 17:15:02    371s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/17 17:15:02    371s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/17 17:15:02    371s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/17 17:15:02    371s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/17 17:15:02    371s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/17 17:15:02    371s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/17 17:15:02    371s] [NR-eGR] There are 6 clock nets ( 6 with NDR ).
[05/17 17:15:02    371s] (I)      Ndr track 0 does not exist
[05/17 17:15:02    371s] (I)      Ndr track 0 does not exist
[05/17 17:15:02    371s] (I)      ---------------------Grid Graph Info--------------------
[05/17 17:15:02    371s] (I)      Routing area        : (0, 0) - (2000000, 1880000)
[05/17 17:15:02    371s] (I)      Core area           : (616000, 616420) - (1379600, 1262800)
[05/17 17:15:02    371s] (I)      Site width          :   400  (dbu)
[05/17 17:15:02    371s] (I)      Row height          :  3420  (dbu)
[05/17 17:15:02    371s] (I)      GCell row height    :  3420  (dbu)
[05/17 17:15:02    371s] (I)      GCell width         :  3420  (dbu)
[05/17 17:15:02    371s] (I)      GCell height        :  3420  (dbu)
[05/17 17:15:02    371s] (I)      Grid                :   585   550    11
[05/17 17:15:02    371s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/17 17:15:02    371s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/17 17:15:02    371s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/17 17:15:02    371s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/17 17:15:02    371s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/17 17:15:02    371s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/17 17:15:02    371s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/17 17:15:02    371s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[05/17 17:15:02    371s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/17 17:15:02    371s] (I)      Total num of tracks :  4947  5000  4947  5000  4947  5000  4947  5000  4947  1999  1978
[05/17 17:15:02    371s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/17 17:15:02    371s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/17 17:15:02    371s] (I)      --------------------------------------------------------
[05/17 17:15:02    371s] 
[05/17 17:15:02    371s] [NR-eGR] ============ Routing rule table ============
[05/17 17:15:02    371s] [NR-eGR] Rule id: 0  Nets: 1939
[05/17 17:15:02    371s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/17 17:15:02    371s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/17 17:15:02    371s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/17 17:15:02    371s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/17 17:15:02    371s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/17 17:15:02    371s] [NR-eGR] Rule id: 1  Nets: 6
[05/17 17:15:02    371s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/17 17:15:02    371s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/17 17:15:02    371s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/17 17:15:02    371s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/17 17:15:02    371s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/17 17:15:02    371s] [NR-eGR] ========================================
[05/17 17:15:02    371s] [NR-eGR] 
[05/17 17:15:02    371s] (I)      =============== Blocked Tracks ===============
[05/17 17:15:02    371s] (I)      +-------+---------+----------+---------------+
[05/17 17:15:02    371s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/17 17:15:02    371s] (I)      +-------+---------+----------+---------------+
[05/17 17:15:02    371s] (I)      |     1 |       0 |        0 |         0.00% |
[05/17 17:15:02    371s] (I)      |     2 | 2750000 |   135190 |         4.92% |
[05/17 17:15:02    371s] (I)      |     3 | 2893995 |    61350 |         2.12% |
[05/17 17:15:02    371s] (I)      |     4 | 2750000 |   173513 |         6.31% |
[05/17 17:15:02    371s] (I)      |     5 | 2893995 |    49669 |         1.72% |
[05/17 17:15:02    371s] (I)      |     6 | 2750000 |    11408 |         0.41% |
[05/17 17:15:02    371s] (I)      |     7 | 2893995 |       96 |         0.00% |
[05/17 17:15:02    371s] (I)      |     8 | 2750000 |        0 |         0.00% |
[05/17 17:15:02    371s] (I)      |     9 | 2893995 |        0 |         0.00% |
[05/17 17:15:02    371s] (I)      |    10 | 1099450 |        0 |         0.00% |
[05/17 17:15:02    371s] (I)      |    11 | 1157130 |      705 |         0.06% |
[05/17 17:15:02    371s] (I)      +-------+---------+----------+---------------+
[05/17 17:15:02    371s] (I)      Finished Import and model ( CPU: 0.33 sec, Real: 0.36 sec, Curr Mem: 1855.17 MB )
[05/17 17:15:02    371s] (I)      Reset routing kernel
[05/17 17:15:02    371s] (I)      Started Global Routing ( Curr Mem: 1855.17 MB )
[05/17 17:15:02    371s] (I)      totalPins=7468  totalGlobalPin=7439 (99.61%)
[05/17 17:15:02    371s] (I)      total 2D Cap : 5426777 = (2834629 H, 2592148 V)
[05/17 17:15:02    371s] [NR-eGR] Layer group 1: route 6 net(s) in layer range [3, 4]
[05/17 17:15:02    371s] (I)      
[05/17 17:15:02    371s] (I)      ============  Phase 1a Route ============
[05/17 17:15:02    371s] (I)      Usage: 1605 = (694 H, 911 V) = (0.02% H, 0.04% V) = (1.187e+03um H, 1.558e+03um V)
[05/17 17:15:02    371s] (I)      
[05/17 17:15:02    371s] (I)      ============  Phase 1b Route ============
[05/17 17:15:02    371s] (I)      Usage: 1605 = (694 H, 911 V) = (0.02% H, 0.04% V) = (1.187e+03um H, 1.558e+03um V)
[05/17 17:15:02    371s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.744550e+03um
[05/17 17:15:02    371s] (I)      
[05/17 17:15:02    371s] (I)      ============  Phase 1c Route ============
[05/17 17:15:02    371s] (I)      Usage: 1605 = (694 H, 911 V) = (0.02% H, 0.04% V) = (1.187e+03um H, 1.558e+03um V)
[05/17 17:15:02    371s] (I)      
[05/17 17:15:02    371s] (I)      ============  Phase 1d Route ============
[05/17 17:15:02    371s] (I)      Usage: 1605 = (694 H, 911 V) = (0.02% H, 0.04% V) = (1.187e+03um H, 1.558e+03um V)
[05/17 17:15:02    371s] (I)      
[05/17 17:15:02    371s] (I)      ============  Phase 1e Route ============
[05/17 17:15:02    371s] (I)      Usage: 1605 = (694 H, 911 V) = (0.02% H, 0.04% V) = (1.187e+03um H, 1.558e+03um V)
[05/17 17:15:02    371s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.744550e+03um
[05/17 17:15:02    371s] (I)      
[05/17 17:15:02    371s] (I)      ============  Phase 1l Route ============
[05/17 17:15:02    371s] (I)      total 2D Cap : 24428088 = (12624612 H, 11803476 V)
[05/17 17:15:02    371s] [NR-eGR] Layer group 2: route 1939 net(s) in layer range [2, 11]
[05/17 17:15:02    371s] (I)      
[05/17 17:15:02    371s] (I)      ============  Phase 1a Route ============
[05/17 17:15:02    371s] (I)      Usage: 27304 = (14094 H, 13210 V) = (0.11% H, 0.11% V) = (2.410e+04um H, 2.259e+04um V)
[05/17 17:15:02    371s] (I)      
[05/17 17:15:02    371s] (I)      ============  Phase 1b Route ============
[05/17 17:15:02    371s] (I)      Usage: 27304 = (14094 H, 13210 V) = (0.11% H, 0.11% V) = (2.410e+04um H, 2.259e+04um V)
[05/17 17:15:02    371s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.668984e+04um
[05/17 17:15:02    371s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/17 17:15:02    371s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/17 17:15:02    371s] (I)      
[05/17 17:15:02    371s] (I)      ============  Phase 1c Route ============
[05/17 17:15:02    371s] (I)      Usage: 27304 = (14094 H, 13210 V) = (0.11% H, 0.11% V) = (2.410e+04um H, 2.259e+04um V)
[05/17 17:15:02    371s] (I)      
[05/17 17:15:02    371s] (I)      ============  Phase 1d Route ============
[05/17 17:15:02    371s] (I)      Usage: 27304 = (14094 H, 13210 V) = (0.11% H, 0.11% V) = (2.410e+04um H, 2.259e+04um V)
[05/17 17:15:02    371s] (I)      
[05/17 17:15:02    371s] (I)      ============  Phase 1e Route ============
[05/17 17:15:02    371s] (I)      Usage: 27304 = (14094 H, 13210 V) = (0.11% H, 0.11% V) = (2.410e+04um H, 2.259e+04um V)
[05/17 17:15:02    371s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.668984e+04um
[05/17 17:15:02    371s] (I)      
[05/17 17:15:02    371s] (I)      ============  Phase 1l Route ============
[05/17 17:15:02    371s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/17 17:15:02    371s] (I)      Layer  2:    2618196     14318         0      105174     2640787    ( 3.83%) 
[05/17 17:15:02    371s] (I)      Layer  3:    2830387     16018         0       44154     2846646    ( 1.53%) 
[05/17 17:15:02    371s] (I)      Layer  4:    2589929      5198         0      116656     2629305    ( 4.25%) 
[05/17 17:15:02    371s] (I)      Layer  5:    2840533       128         0       38781     2852019    ( 1.34%) 
[05/17 17:15:02    371s] (I)      Layer  6:    2733666         2         0        6857     2739104    ( 0.25%) 
[05/17 17:15:02    371s] (I)      Layer  7:    2888961        12         0          36     2890764    ( 0.00%) 
[05/17 17:15:02    371s] (I)      Layer  8:    2745000        82         0           0     2745961    ( 0.00%) 
[05/17 17:15:02    371s] (I)      Layer  9:    2889048         0         0           0     2890800    ( 0.00%) 
[05/17 17:15:02    371s] (I)      Layer 10:    1097451         0         0           0     1098384    ( 0.00%) 
[05/17 17:15:02    371s] (I)      Layer 11:    1154611         0         0         270     1156050    ( 0.02%) 
[05/17 17:15:02    371s] (I)      Total:      24387782     35758         0      311927    24489817    ( 1.26%) 
[05/17 17:15:02    371s] (I)      
[05/17 17:15:02    371s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/17 17:15:02    371s] [NR-eGR]                        OverCon            
[05/17 17:15:02    371s] [NR-eGR]                         #Gcell     %Gcell
[05/17 17:15:02    371s] [NR-eGR]        Layer               (1)    OverCon
[05/17 17:15:02    371s] [NR-eGR] ----------------------------------------------
[05/17 17:15:02    371s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/17 17:15:02    371s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/17 17:15:02    371s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/17 17:15:02    371s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/17 17:15:02    371s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/17 17:15:02    371s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/17 17:15:02    371s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/17 17:15:02    371s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/17 17:15:02    371s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/17 17:15:02    371s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/17 17:15:02    371s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/17 17:15:02    371s] [NR-eGR] ----------------------------------------------
[05/17 17:15:02    371s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/17 17:15:02    371s] [NR-eGR] 
[05/17 17:15:02    371s] (I)      Finished Global Routing ( CPU: 0.30 sec, Real: 0.33 sec, Curr Mem: 1855.17 MB )
[05/17 17:15:02    371s] (I)      total 2D Cap : 24431334 = (12625282 H, 11806052 V)
[05/17 17:15:02    371s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/17 17:15:02    371s] (I)      ============= Track Assignment ============
[05/17 17:15:02    371s] (I)      Started Track Assignment (1T) ( Curr Mem: 1855.17 MB )
[05/17 17:15:02    371s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/17 17:15:02    371s] (I)      Run Multi-thread track assignment
[05/17 17:15:02    371s] (I)      Finished Track Assignment (1T) ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 1881.34 MB )
[05/17 17:15:02    371s] (I)      Started Export ( Curr Mem: 1881.34 MB )
[05/17 17:15:02    371s] [NR-eGR]                  Length (um)   Vias 
[05/17 17:15:02    371s] [NR-eGR] ------------------------------------
[05/17 17:15:02    371s] [NR-eGR]  Metal1   (1H)             1   7654 
[05/17 17:15:02    371s] [NR-eGR]  Metal2   (2V)         21014  11133 
[05/17 17:15:02    371s] [NR-eGR]  Metal3   (3H)         25020   1128 
[05/17 17:15:02    371s] [NR-eGR]  Metal4   (4V)          4480     22 
[05/17 17:15:02    371s] [NR-eGR]  Metal5   (5H)           154      5 
[05/17 17:15:02    371s] [NR-eGR]  Metal6   (6V)             2      4 
[05/17 17:15:02    371s] [NR-eGR]  Metal7   (7H)             6      4 
[05/17 17:15:02    371s] [NR-eGR]  Metal8   (8V)            47      0 
[05/17 17:15:02    371s] [NR-eGR]  Metal9   (9H)             0      0 
[05/17 17:15:02    371s] [NR-eGR]  Metal10  (10V)            0      0 
[05/17 17:15:02    371s] [NR-eGR]  Metal11  (11H)            0      0 
[05/17 17:15:02    371s] [NR-eGR] ------------------------------------
[05/17 17:15:02    371s] [NR-eGR]           Total        50725  19950 
[05/17 17:15:02    371s] [NR-eGR] --------------------------------------------------------------------------
[05/17 17:15:02    371s] [NR-eGR] Total half perimeter of net bounding box: 42632um
[05/17 17:15:02    371s] [NR-eGR] Total length: 50725um, number of vias: 19950
[05/17 17:15:02    371s] [NR-eGR] --------------------------------------------------------------------------
[05/17 17:15:02    371s] [NR-eGR] Total eGR-routed clock nets wire length: 2835um, number of vias: 1757
[05/17 17:15:02    371s] [NR-eGR] --------------------------------------------------------------------------
[05/17 17:15:02    371s] (I)      Finished Export ( CPU: 0.07 sec, Real: 0.10 sec, Curr Mem: 1863.33 MB )
[05/17 17:15:02    371s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.03 sec, Real: 1.14 sec, Curr Mem: 1793.33 MB )
[05/17 17:15:02    371s] (I)      ======================================= Runtime Summary =======================================
[05/17 17:15:02    371s] (I)       Step                                          %        Start       Finish      Real       CPU 
[05/17 17:15:02    371s] (I)      -----------------------------------------------------------------------------------------------
[05/17 17:15:02    371s] (I)       Early Global Route kernel               100.00%  2244.40 sec  2245.54 sec  1.14 sec  1.03 sec 
[05/17 17:15:02    371s] (I)       +-Import and model                       31.44%  2244.42 sec  2244.78 sec  0.36 sec  0.33 sec 
[05/17 17:15:02    371s] (I)       | +-Create place DB                       0.69%  2244.42 sec  2244.43 sec  0.01 sec  0.01 sec 
[05/17 17:15:02    371s] (I)       | | +-Import place data                   0.67%  2244.42 sec  2244.43 sec  0.01 sec  0.01 sec 
[05/17 17:15:02    371s] (I)       | | | +-Read instances and placement      0.19%  2244.42 sec  2244.43 sec  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)       | | | +-Read nets                         0.44%  2244.43 sec  2244.43 sec  0.01 sec  0.01 sec 
[05/17 17:15:02    371s] (I)       | +-Create route DB                      23.90%  2244.43 sec  2244.70 sec  0.27 sec  0.26 sec 
[05/17 17:15:02    371s] (I)       | | +-Import route data (1T)             23.87%  2244.43 sec  2244.70 sec  0.27 sec  0.26 sec 
[05/17 17:15:02    371s] (I)       | | | +-Read blockages ( Layer 2-11 )     0.55%  2244.44 sec  2244.45 sec  0.01 sec  0.00 sec 
[05/17 17:15:02    371s] (I)       | | | | +-Read routing blockages          0.00%  2244.44 sec  2244.44 sec  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)       | | | | +-Read instance blockages         0.06%  2244.44 sec  2244.44 sec  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)       | | | | +-Read PG blockages               0.15%  2244.44 sec  2244.44 sec  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)       | | | | +-Read clock blockages            0.00%  2244.44 sec  2244.44 sec  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)       | | | | +-Read other blockages            0.00%  2244.44 sec  2244.44 sec  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)       | | | | +-Read halo blockages             0.00%  2244.44 sec  2244.44 sec  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)       | | | | +-Read boundary cut boxes         0.00%  2244.44 sec  2244.44 sec  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)       | | | +-Read blackboxes                   0.00%  2244.45 sec  2244.45 sec  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)       | | | +-Read prerouted                    0.03%  2244.45 sec  2244.45 sec  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)       | | | +-Read unlegalized nets             0.03%  2244.45 sec  2244.45 sec  0.00 sec  0.01 sec 
[05/17 17:15:02    371s] (I)       | | | +-Read nets                         0.19%  2244.45 sec  2244.45 sec  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)       | | | +-Set up via pillars                0.00%  2244.45 sec  2244.45 sec  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)       | | | +-Initialize 3D grid graph          1.31%  2244.45 sec  2244.46 sec  0.01 sec  0.01 sec 
[05/17 17:15:02    371s] (I)       | | | +-Model blockage capacity          20.93%  2244.47 sec  2244.70 sec  0.24 sec  0.24 sec 
[05/17 17:15:02    371s] (I)       | | | | +-Initialize 3D capacity         19.81%  2244.47 sec  2244.69 sec  0.23 sec  0.23 sec 
[05/17 17:15:02    371s] (I)       | +-Read aux data                         0.00%  2244.70 sec  2244.70 sec  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)       | +-Others data preparation               0.40%  2244.70 sec  2244.71 sec  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)       | +-Create route kernel                   6.32%  2244.71 sec  2244.78 sec  0.07 sec  0.06 sec 
[05/17 17:15:02    371s] (I)       +-Global Routing                         29.10%  2244.78 sec  2245.11 sec  0.33 sec  0.30 sec 
[05/17 17:15:02    371s] (I)       | +-Initialization                        0.39%  2244.78 sec  2244.79 sec  0.00 sec  0.01 sec 
[05/17 17:15:02    371s] (I)       | +-Net group 1                           3.08%  2244.79 sec  2244.82 sec  0.04 sec  0.02 sec 
[05/17 17:15:02    371s] (I)       | | +-Generate topology                   0.05%  2244.79 sec  2244.79 sec  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)       | | +-Phase 1a                            0.32%  2244.81 sec  2244.81 sec  0.00 sec  0.01 sec 
[05/17 17:15:02    371s] (I)       | | | +-Pattern routing (1T)              0.30%  2244.81 sec  2244.81 sec  0.00 sec  0.01 sec 
[05/17 17:15:02    371s] (I)       | | +-Phase 1b                            0.31%  2244.81 sec  2244.81 sec  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)       | | +-Phase 1c                            0.00%  2244.81 sec  2244.81 sec  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)       | | +-Phase 1d                            0.00%  2244.81 sec  2244.81 sec  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)       | | +-Phase 1e                            0.65%  2244.81 sec  2244.82 sec  0.01 sec  0.00 sec 
[05/17 17:15:02    371s] (I)       | | | +-Route legalization                0.02%  2244.81 sec  2244.81 sec  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)       | | | | +-Legalize Blockage Violations    0.01%  2244.81 sec  2244.81 sec  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)       | | +-Phase 1l                            0.12%  2244.82 sec  2244.82 sec  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)       | | | +-Layer assignment (1T)             0.10%  2244.82 sec  2244.82 sec  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)       | +-Net group 2                          17.83%  2244.82 sec  2245.03 sec  0.20 sec  0.19 sec 
[05/17 17:15:02    371s] (I)       | | +-Generate topology                   0.23%  2244.82 sec  2244.83 sec  0.00 sec  0.01 sec 
[05/17 17:15:02    371s] (I)       | | +-Phase 1a                            1.28%  2244.91 sec  2244.92 sec  0.01 sec  0.02 sec 
[05/17 17:15:02    371s] (I)       | | | +-Pattern routing (1T)              0.95%  2244.91 sec  2244.92 sec  0.01 sec  0.01 sec 
[05/17 17:15:02    371s] (I)       | | | +-Add via demand to 2D              0.28%  2244.92 sec  2244.92 sec  0.00 sec  0.01 sec 
[05/17 17:15:02    371s] (I)       | | +-Phase 1b                            1.15%  2244.93 sec  2244.94 sec  0.01 sec  0.00 sec 
[05/17 17:15:02    371s] (I)       | | +-Phase 1c                            0.00%  2244.94 sec  2244.94 sec  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)       | | +-Phase 1d                            0.00%  2244.94 sec  2244.94 sec  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)       | | +-Phase 1e                            0.22%  2244.94 sec  2244.94 sec  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)       | | | +-Route legalization                0.00%  2244.94 sec  2244.94 sec  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)       | | +-Phase 1l                            7.39%  2244.94 sec  2245.03 sec  0.08 sec  0.09 sec 
[05/17 17:15:02    371s] (I)       | | | +-Layer assignment (1T)             2.99%  2244.99 sec  2245.03 sec  0.03 sec  0.04 sec 
[05/17 17:15:02    371s] (I)       | +-Clean cong LA                         0.00%  2245.03 sec  2245.03 sec  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)       +-Export 3D cong map                     11.40%  2245.11 sec  2245.24 sec  0.13 sec  0.13 sec 
[05/17 17:15:02    371s] (I)       | +-Export 2D cong map                    1.19%  2245.23 sec  2245.24 sec  0.01 sec  0.01 sec 
[05/17 17:15:02    371s] (I)       +-Extract Global 3D Wires                 0.06%  2245.24 sec  2245.25 sec  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)       +-Track Assignment (1T)                  16.04%  2245.25 sec  2245.43 sec  0.18 sec  0.17 sec 
[05/17 17:15:02    371s] (I)       | +-Initialization                        0.01%  2245.25 sec  2245.25 sec  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)       | +-Track Assignment Kernel              15.90%  2245.25 sec  2245.43 sec  0.18 sec  0.17 sec 
[05/17 17:15:02    371s] (I)       | +-Free Memory                           0.00%  2245.43 sec  2245.43 sec  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)       +-Export                                  8.97%  2245.43 sec  2245.53 sec  0.10 sec  0.07 sec 
[05/17 17:15:02    371s] (I)       | +-Export DB wires                       1.30%  2245.43 sec  2245.44 sec  0.01 sec  0.02 sec 
[05/17 17:15:02    371s] (I)       | | +-Export all nets                     0.96%  2245.43 sec  2245.44 sec  0.01 sec  0.01 sec 
[05/17 17:15:02    371s] (I)       | | +-Set wire vias                       0.25%  2245.44 sec  2245.44 sec  0.00 sec  0.01 sec 
[05/17 17:15:02    371s] (I)       | +-Report wirelength                     1.39%  2245.44 sec  2245.46 sec  0.02 sec  0.00 sec 
[05/17 17:15:02    371s] (I)       | +-Update net boxes                      0.49%  2245.46 sec  2245.46 sec  0.01 sec  0.01 sec 
[05/17 17:15:02    371s] (I)       | +-Update timing                         5.72%  2245.47 sec  2245.53 sec  0.07 sec  0.04 sec 
[05/17 17:15:02    371s] (I)       +-Postprocess design                      0.86%  2245.53 sec  2245.54 sec  0.01 sec  0.01 sec 
[05/17 17:15:02    371s] (I)      ===================== Summary by functions =====================
[05/17 17:15:02    371s] (I)       Lv  Step                                 %      Real       CPU 
[05/17 17:15:02    371s] (I)      ----------------------------------------------------------------
[05/17 17:15:02    371s] (I)        0  Early Global Route kernel      100.00%  1.14 sec  1.03 sec 
[05/17 17:15:02    371s] (I)        1  Import and model                31.44%  0.36 sec  0.33 sec 
[05/17 17:15:02    371s] (I)        1  Global Routing                  29.10%  0.33 sec  0.30 sec 
[05/17 17:15:02    371s] (I)        1  Track Assignment (1T)           16.04%  0.18 sec  0.17 sec 
[05/17 17:15:02    371s] (I)        1  Export 3D cong map              11.40%  0.13 sec  0.13 sec 
[05/17 17:15:02    371s] (I)        1  Export                           8.97%  0.10 sec  0.07 sec 
[05/17 17:15:02    371s] (I)        1  Postprocess design               0.86%  0.01 sec  0.01 sec 
[05/17 17:15:02    371s] (I)        1  Extract Global 3D Wires          0.06%  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)        2  Create route DB                 23.90%  0.27 sec  0.26 sec 
[05/17 17:15:02    371s] (I)        2  Net group 2                     17.83%  0.20 sec  0.19 sec 
[05/17 17:15:02    371s] (I)        2  Track Assignment Kernel         15.90%  0.18 sec  0.17 sec 
[05/17 17:15:02    371s] (I)        2  Create route kernel              6.32%  0.07 sec  0.06 sec 
[05/17 17:15:02    371s] (I)        2  Update timing                    5.72%  0.07 sec  0.04 sec 
[05/17 17:15:02    371s] (I)        2  Net group 1                      3.08%  0.04 sec  0.02 sec 
[05/17 17:15:02    371s] (I)        2  Report wirelength                1.39%  0.02 sec  0.00 sec 
[05/17 17:15:02    371s] (I)        2  Export DB wires                  1.30%  0.01 sec  0.02 sec 
[05/17 17:15:02    371s] (I)        2  Export 2D cong map               1.19%  0.01 sec  0.01 sec 
[05/17 17:15:02    371s] (I)        2  Create place DB                  0.69%  0.01 sec  0.01 sec 
[05/17 17:15:02    371s] (I)        2  Update net boxes                 0.49%  0.01 sec  0.01 sec 
[05/17 17:15:02    371s] (I)        2  Others data preparation          0.40%  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)        2  Initialization                   0.40%  0.00 sec  0.01 sec 
[05/17 17:15:02    371s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)        3  Import route data (1T)          23.87%  0.27 sec  0.26 sec 
[05/17 17:15:02    371s] (I)        3  Phase 1l                         7.50%  0.09 sec  0.09 sec 
[05/17 17:15:02    371s] (I)        3  Phase 1a                         1.60%  0.02 sec  0.03 sec 
[05/17 17:15:02    371s] (I)        3  Phase 1b                         1.46%  0.02 sec  0.00 sec 
[05/17 17:15:02    371s] (I)        3  Export all nets                  0.96%  0.01 sec  0.01 sec 
[05/17 17:15:02    371s] (I)        3  Phase 1e                         0.87%  0.01 sec  0.00 sec 
[05/17 17:15:02    371s] (I)        3  Import place data                0.67%  0.01 sec  0.01 sec 
[05/17 17:15:02    371s] (I)        3  Generate topology                0.28%  0.00 sec  0.01 sec 
[05/17 17:15:02    371s] (I)        3  Set wire vias                    0.25%  0.00 sec  0.01 sec 
[05/17 17:15:02    371s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)        4  Model blockage capacity         20.93%  0.24 sec  0.24 sec 
[05/17 17:15:02    371s] (I)        4  Layer assignment (1T)            3.09%  0.04 sec  0.04 sec 
[05/17 17:15:02    371s] (I)        4  Initialize 3D grid graph         1.31%  0.01 sec  0.01 sec 
[05/17 17:15:02    371s] (I)        4  Pattern routing (1T)             1.24%  0.01 sec  0.02 sec 
[05/17 17:15:02    371s] (I)        4  Read nets                        0.63%  0.01 sec  0.01 sec 
[05/17 17:15:02    371s] (I)        4  Read blockages ( Layer 2-11 )    0.55%  0.01 sec  0.00 sec 
[05/17 17:15:02    371s] (I)        4  Add via demand to 2D             0.28%  0.00 sec  0.01 sec 
[05/17 17:15:02    371s] (I)        4  Read instances and placement     0.19%  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)        4  Read prerouted                   0.03%  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)        4  Read unlegalized nets            0.03%  0.00 sec  0.01 sec 
[05/17 17:15:02    371s] (I)        4  Route legalization               0.02%  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)        5  Initialize 3D capacity          19.81%  0.23 sec  0.23 sec 
[05/17 17:15:02    371s] (I)        5  Read PG blockages                0.15%  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)        5  Read instance blockages          0.06%  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)        5  Legalize Blockage Violations     0.01%  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)        5  Read halo blockages              0.00%  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)        5  Read clock blockages             0.00%  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)        5  Read other blockages             0.00%  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/17 17:15:02    371s] GigaOpt: Cleaning up extraction
[05/17 17:15:02    371s] Extraction called for design 'mcs4_pad_frame' of instances=1989 and nets=2013 using extraction engine 'preRoute' .
[05/17 17:15:02    371s] PreRoute RC Extraction called for design mcs4_pad_frame.
[05/17 17:15:02    371s] RC Extraction called in multi-corner(2) mode.
[05/17 17:15:02    371s] RCMode: PreRoute
[05/17 17:15:02    371s]       RC Corner Indexes            0       1   
[05/17 17:15:02    371s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/17 17:15:02    371s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/17 17:15:02    371s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/17 17:15:02    371s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/17 17:15:02    371s] Shrink Factor                : 1.00000
[05/17 17:15:02    371s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/17 17:15:02    371s] Using Quantus QRC technology file ...
[05/17 17:15:02    371s] 
[05/17 17:15:02    371s] Trim Metal Layers:
[05/17 17:15:02    371s] LayerId::1 widthSet size::1
[05/17 17:15:02    371s] LayerId::2 widthSet size::1
[05/17 17:15:02    371s] LayerId::3 widthSet size::1
[05/17 17:15:02    371s] LayerId::4 widthSet size::1
[05/17 17:15:02    371s] LayerId::5 widthSet size::1
[05/17 17:15:02    371s] LayerId::6 widthSet size::1
[05/17 17:15:02    371s] LayerId::7 widthSet size::1
[05/17 17:15:02    371s] LayerId::8 widthSet size::1
[05/17 17:15:02    371s] LayerId::9 widthSet size::1
[05/17 17:15:02    371s] LayerId::10 widthSet size::1
[05/17 17:15:02    371s] LayerId::11 widthSet size::1
[05/17 17:15:02    371s] Updating RC grid for preRoute extraction ...
[05/17 17:15:02    371s] eee: pegSigSF::1.070000
[05/17 17:15:02    371s] Initializing multi-corner resistance tables ...
[05/17 17:15:03    371s] eee: l::1 avDens::0.095806 usedTrk::4587.174559 availTrk::47880.000000 sigTrk::4587.174559
[05/17 17:15:03    371s] eee: l::2 avDens::0.039158 usedTrk::1754.369002 availTrk::44802.000000 sigTrk::1754.369002
[05/17 17:15:03    371s] eee: l::3 avDens::0.039605 usedTrk::1700.231870 availTrk::42930.000000 sigTrk::1700.231870
[05/17 17:15:03    371s] eee: l::4 avDens::0.014196 usedTrk::600.792981 availTrk::42322.500000 sigTrk::600.792981
[05/17 17:15:03    371s] eee: l::5 avDens::0.011107 usedTrk::172.935965 availTrk::15570.000000 sigTrk::172.935965
[05/17 17:15:03    371s] eee: l::6 avDens::0.022373 usedTrk::80.342690 availTrk::3591.000000 sigTrk::80.342690
[05/17 17:15:03    371s] eee: l::7 avDens::0.003011 usedTrk::0.812865 availTrk::270.000000 sigTrk::0.812865
[05/17 17:15:03    371s] eee: l::8 avDens::0.008025 usedTrk::2.744444 availTrk::342.000000 sigTrk::2.744444
[05/17 17:15:03    371s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:15:03    371s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:15:03    371s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:15:03    371s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/17 17:15:03    371s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.027866 ; aWlH: 0.000000 ; Pmax: 0.805100 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/17 17:15:03    371s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1786.328M)
[05/17 17:15:03    371s] GigaOpt: Cleaning up delay & timing
[05/17 17:15:03    372s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/17 17:15:03    372s] #################################################################################
[05/17 17:15:03    372s] # Design Stage: PreRoute
[05/17 17:15:03    372s] # Design Name: mcs4_pad_frame
[05/17 17:15:03    372s] # Design Mode: 45nm
[05/17 17:15:03    372s] # Analysis Mode: MMMC OCV 
[05/17 17:15:03    372s] # Parasitics Mode: No SPEF/RCDB 
[05/17 17:15:03    372s] # Signoff Settings: SI Off 
[05/17 17:15:03    372s] #################################################################################
[05/17 17:15:03    372s] Calculate early delays in OCV mode...
[05/17 17:15:03    372s] Calculate late delays in OCV mode...
[05/17 17:15:03    372s] Calculate early delays in OCV mode...
[05/17 17:15:03    372s] Calculate late delays in OCV mode...
[05/17 17:15:03    372s] Topological Sorting (REAL = 0:00:00.0, MEM = 1794.6M, InitMEM = 1794.6M)
[05/17 17:15:03    372s] Start delay calculation (fullDC) (1 T). (MEM=1794.62)
[05/17 17:15:03    372s] End AAE Lib Interpolated Model. (MEM=1814.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:15:03    372s] Total number of fetched objects 1997
[05/17 17:15:04    372s] Total number of fetched objects 1997
[05/17 17:15:04    373s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:15:04    373s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:15:04    373s] End delay calculation. (MEM=1835.57 CPU=0:00:00.7 REAL=0:00:01.0)
[05/17 17:15:04    373s] End delay calculation (fullDC). (MEM=1835.57 CPU=0:00:00.9 REAL=0:00:01.0)
[05/17 17:15:04    373s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1835.6M) ***
[05/17 17:15:04    373s] Begin: GigaOpt DRV Optimization (small scale fixing)
[05/17 17:15:04    373s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -numThreads 1 -max_fanout -postCTS -maxLocalDensity 0.98 -smallScaleFixing  -maxIter 3 -setupTNSCostFactor 3.0
[05/17 17:15:04    373s] *** DrvOpt #7 [begin] : totSession cpu/real = 0:06:13.1/0:42:01.6 (0.1), mem = 1835.6M
[05/17 17:15:04    373s] Info: 21 io nets excluded
[05/17 17:15:04    373s] Info: 15 nets with fixed/cover wires excluded.
[05/17 17:15:04    373s] Info: 22 clock nets excluded from IPO operation.
[05/17 17:15:04    373s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.10379.12
[05/17 17:15:04    373s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/17 17:15:04    373s] ### Creating PhyDesignMc. totSessionCpu=0:06:13 mem=1835.6M
[05/17 17:15:04    373s] OPERPROF: Starting DPlace-Init at level 1, MEM:1835.6M, EPOCH TIME: 1747516504.318995
[05/17 17:15:04    373s] z: 2, totalTracks: 1
[05/17 17:15:04    373s] z: 4, totalTracks: 1
[05/17 17:15:04    373s] z: 6, totalTracks: 1
[05/17 17:15:04    373s] z: 8, totalTracks: 1
[05/17 17:15:04    373s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/17 17:15:04    373s] All LLGs are deleted
[05/17 17:15:04    373s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1835.6M, EPOCH TIME: 1747516504.325400
[05/17 17:15:04    373s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1835.6M, EPOCH TIME: 1747516504.325953
[05/17 17:15:04    373s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1835.6M, EPOCH TIME: 1747516504.326550
[05/17 17:15:04    373s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1835.6M, EPOCH TIME: 1747516504.328015
[05/17 17:15:04    373s] Core basic site is CoreSite
[05/17 17:15:04    373s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1835.6M, EPOCH TIME: 1747516504.351839
[05/17 17:15:04    373s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.011, MEM:1835.6M, EPOCH TIME: 1747516504.363053
[05/17 17:15:04    373s] SiteArray: non-trimmed site array dimensions = 189 x 1909
[05/17 17:15:04    373s] SiteArray: use 1,548,288 bytes
[05/17 17:15:04    373s] SiteArray: current memory after site array memory allocation 1835.6M
[05/17 17:15:04    373s] SiteArray: FP blocked sites are writable
[05/17 17:15:04    373s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/17 17:15:04    373s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1835.6M, EPOCH TIME: 1747516504.386748
[05/17 17:15:04    373s] Process 44792 wires and vias for routing blockage and capacity analysis
[05/17 17:15:04    373s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.017, MEM:1835.6M, EPOCH TIME: 1747516504.403757
[05/17 17:15:04    373s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.078, MEM:1835.6M, EPOCH TIME: 1747516504.406064
[05/17 17:15:04    373s] 
[05/17 17:15:04    373s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:15:04    373s] 
[05/17 17:15:04    373s]  Skipping Bad Lib Cell Checking (CMU) !
[05/17 17:15:04    373s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.085, MEM:1835.6M, EPOCH TIME: 1747516504.411748
[05/17 17:15:04    373s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1835.6M, EPOCH TIME: 1747516504.414343
[05/17 17:15:04    373s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1835.6M, EPOCH TIME: 1747516504.414465
[05/17 17:15:04    373s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1835.6MB).
[05/17 17:15:04    373s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.096, MEM:1835.6M, EPOCH TIME: 1747516504.414981
[05/17 17:15:04    373s] TotalInstCnt at PhyDesignMc Initialization: 1,959
[05/17 17:15:04    373s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:13 mem=1835.6M
[05/17 17:15:04    373s] ### Creating RouteCongInterface, started
[05/17 17:15:04    373s] 
[05/17 17:15:04    373s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/17 17:15:04    373s] 
[05/17 17:15:04    373s] #optDebug: {0, 1.000}
[05/17 17:15:04    373s] ### Creating RouteCongInterface, finished
[05/17 17:15:04    373s] {MG  {8 0 1 0.0251806}  {10 0 5.8 0.140527} }
[05/17 17:15:04    373s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1869.9M, EPOCH TIME: 1747516504.779247
[05/17 17:15:04    373s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1869.9M, EPOCH TIME: 1747516504.779549
[05/17 17:15:04    373s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/17 17:15:04    373s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/17 17:15:04    373s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/17 17:15:04    373s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/17 17:15:04    373s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/17 17:15:04    373s] Info: violation cost 30.141071 (cap = 0.000000, tran = 30.141071, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/17 17:15:04    373s] |     3|     8|    -4.07|     2|     4|    -2.19|     0|     0|     0|     0|    40.57|     0.00|       0|       0|       0|  5.99%|          |         |
[05/17 17:15:04    373s] Info: violation cost 30.141071 (cap = 0.000000, tran = 30.141071, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/17 17:15:04    373s] |     3|     8|    -4.07|     2|     4|    -2.19|     0|     0|     0|     0|    40.57|     0.00|       0|       0|       0|  5.99%| 0:00:00.0|  1905.0M|
[05/17 17:15:04    373s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/17 17:15:04    373s] 
[05/17 17:15:04    373s] ###############################################################################
[05/17 17:15:04    373s] #
[05/17 17:15:04    373s] #  Large fanout net report:  
[05/17 17:15:04    373s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/17 17:15:04    373s] #     - current density: 5.99
[05/17 17:15:04    373s] #
[05/17 17:15:04    373s] #  List of high fanout nets:
[05/17 17:15:04    373s] #
[05/17 17:15:04    373s] ###############################################################################
[05/17 17:15:04    373s] Bottom Preferred Layer:
[05/17 17:15:04    373s] +---------------+------------+----------+
[05/17 17:15:04    373s] |     Layer     |    CLK     |   Rule   |
[05/17 17:15:04    373s] +---------------+------------+----------+
[05/17 17:15:04    373s] | Metal3 (z=3)  |         22 | default  |
[05/17 17:15:04    373s] +---------------+------------+----------+
[05/17 17:15:04    373s] 
[05/17 17:15:04    373s] 
[05/17 17:15:04    373s] =======================================================================
[05/17 17:15:04    373s]                 Reasons for remaining drv violations
[05/17 17:15:04    373s] =======================================================================
[05/17 17:15:04    373s] *info: Total 3 net(s) have violations which can't be fixed by DRV optimization.
[05/17 17:15:04    373s] 
[05/17 17:15:04    373s] MultiBuffering failure reasons
[05/17 17:15:04    373s] ------------------------------------------------
[05/17 17:15:04    373s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[05/17 17:15:04    373s] *info:     2 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[05/17 17:15:04    373s] 
[05/17 17:15:04    373s] 
[05/17 17:15:04    373s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1905.0M) ***
[05/17 17:15:04    373s] 
[05/17 17:15:04    373s] Total-nets :: 1981, Stn-nets :: 24, ratio :: 1.21151 %, Total-len 50725.3, Stn-len 341.93
[05/17 17:15:04    373s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1885.9M, EPOCH TIME: 1747516504.921733
[05/17 17:15:04    373s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:1818.9M, EPOCH TIME: 1747516504.931011
[05/17 17:15:04    373s] TotalInstCnt at PhyDesignMc Destruction: 1,959
[05/17 17:15:04    373s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.10379.12
[05/17 17:15:04    373s] *** DrvOpt #7 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (0.9), totSession cpu/real = 0:06:13.7/0:42:02.2 (0.1), mem = 1818.9M
[05/17 17:15:04    373s] 
[05/17 17:15:04    373s] =============================================================================================
[05/17 17:15:04    373s]  Step TAT Report for DrvOpt #7                                                  21.12-s106_1
[05/17 17:15:04    373s] =============================================================================================
[05/17 17:15:04    373s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:15:04    373s] ---------------------------------------------------------------------------------------------
[05/17 17:15:04    373s] [ SlackTraversorInit     ]      1   0:00:00.1  (   9.5 % )     0:00:00.1 /  0:00:00.1    1.0
[05/17 17:15:04    373s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:15:04    373s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  19.8 % )     0:00:00.1 /  0:00:00.1    0.7
[05/17 17:15:04    373s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  11.9 % )     0:00:00.1 /  0:00:00.1    1.1
[05/17 17:15:04    373s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:15:04    373s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[05/17 17:15:04    373s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:15:04    373s] [ OptEval                ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.9
[05/17 17:15:04    373s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:15:04    373s] [ DrvFindVioNets         ]      2   0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.0    1.2
[05/17 17:15:04    373s] [ DrvComputeSummary      ]      2   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:15:04    373s] [ MISC                   ]          0:00:00.3  (  50.4 % )     0:00:00.3 /  0:00:00.3    0.9
[05/17 17:15:04    373s] ---------------------------------------------------------------------------------------------
[05/17 17:15:04    373s]  DrvOpt #7 TOTAL                    0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    0.9
[05/17 17:15:04    373s] ---------------------------------------------------------------------------------------------
[05/17 17:15:04    373s] 
[05/17 17:15:04    373s] End: GigaOpt DRV Optimization (small scale fixing)
[05/17 17:15:04    373s] GigaOpt: Cleaning up delay & timing
[05/17 17:15:04    373s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/17 17:15:04    373s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1818.9M, EPOCH TIME: 1747516504.939277
[05/17 17:15:04    373s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.033, MEM:1818.9M, EPOCH TIME: 1747516504.971904
[05/17 17:15:05    373s] 
------------------------------------------------------------------
     Summary (cpu=0.11min real=0.12min mem=1818.9M)
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.571  | 45.828  | 40.571  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      3 (8)       |
|   max_fanout   |      0 (0)       |     0      |      8 (8)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/17 17:15:05    373s] Density: 5.987%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 1555.8M, totSessionCpu=0:06:14 **
[05/17 17:15:05    373s] Reported timing to dir ./timingReports
[05/17 17:15:05    373s] **optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 1555.8M, totSessionCpu=0:06:14 **
[05/17 17:15:05    373s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1819.1M, EPOCH TIME: 1747516505.152797
[05/17 17:15:05    373s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.054, MEM:1819.1M, EPOCH TIME: 1747516505.206356
[05/17 17:15:07    374s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.571  | 45.828  | 40.571  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      3 (8)       |
|   max_fanout   |      0 (0)       |     0      |      8 (8)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.987%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:13, mem = 1556.1M, totSessionCpu=0:06:15 **
[05/17 17:15:07    374s] 
[05/17 17:15:07    374s] TimeStamp Deleting Cell Server Begin ...
[05/17 17:15:07    374s] Deleting Lib Analyzer.
[05/17 17:15:07    374s] 
[05/17 17:15:07    374s] TimeStamp Deleting Cell Server End ...
[05/17 17:15:07    374s] *** Finished optDesign ***
[05/17 17:15:07    374s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/17 17:15:07    374s] Info: Destroy the CCOpt slew target map.
[05/17 17:15:07    374s] clean pInstBBox. size 0
[05/17 17:15:07    374s] All LLGs are deleted
[05/17 17:15:07    374s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1819.2M, EPOCH TIME: 1747516507.206127
[05/17 17:15:07    374s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1819.2M, EPOCH TIME: 1747516507.206276
[05/17 17:15:07    374s] Info: pop threads available for lower-level modules during optimization.
[05/17 17:15:07    374s] *** optDesign #1 [finish] : cpu/real = 0:00:10.2/0:00:12.2 (0.8), totSession cpu/real = 0:06:14.6/0:42:04.5 (0.1), mem = 1819.2M
[05/17 17:15:07    374s] 
[05/17 17:15:07    374s] =============================================================================================
[05/17 17:15:07    374s]  Final TAT Report for optDesign #1                                              21.12-s106_1
[05/17 17:15:07    374s] =============================================================================================
[05/17 17:15:07    374s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:15:07    374s] ---------------------------------------------------------------------------------------------
[05/17 17:15:07    374s] [ InitOpt                ]      1   0:00:01.5  (  12.2 % )     0:00:02.7 /  0:00:02.6    1.0
[05/17 17:15:07    374s] [ DrvOpt                 ]      4   0:00:04.0  (  32.7 % )     0:00:04.4 /  0:00:04.1    0.9
[05/17 17:15:07    374s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:15:07    374s] [ OptSummaryReport       ]      3   0:00:00.2  (   1.8 % )     0:00:03.4 /  0:00:02.0    0.6
[05/17 17:15:07    374s] [ DrvReport              ]      3   0:00:01.5  (  12.3 % )     0:00:01.5 /  0:00:00.2    0.1
[05/17 17:15:07    374s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[05/17 17:15:07    374s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:15:07    374s] [ RefinePlace            ]      1   0:00:00.4  (   3.0 % )     0:00:00.4 /  0:00:00.3    0.9
[05/17 17:15:07    374s] [ EarlyGlobalRoute       ]      1   0:00:01.2  (   9.6 % )     0:00:01.2 /  0:00:01.0    0.9
[05/17 17:15:07    374s] [ ExtractRC              ]      1   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    0.9
[05/17 17:15:07    374s] [ TimingUpdate           ]      5   0:00:00.3  (   2.1 % )     0:00:01.2 /  0:00:01.2    1.0
[05/17 17:15:07    374s] [ FullDelayCalc          ]      2   0:00:01.8  (  14.8 % )     0:00:01.8 /  0:00:01.8    1.0
[05/17 17:15:07    374s] [ TimingReport           ]      3   0:00:00.3  (   2.2 % )     0:00:00.3 /  0:00:00.3    1.0
[05/17 17:15:07    374s] [ GenerateReports        ]      1   0:00:00.3  (   2.4 % )     0:00:00.3 /  0:00:00.3    0.9
[05/17 17:15:07    374s] [ MISC                   ]          0:00:00.6  (   4.8 % )     0:00:00.6 /  0:00:00.4    0.7
[05/17 17:15:07    374s] ---------------------------------------------------------------------------------------------
[05/17 17:15:07    374s]  optDesign #1 TOTAL                 0:00:12.2  ( 100.0 % )     0:00:12.2 /  0:00:10.2    0.8
[05/17 17:15:07    374s] ---------------------------------------------------------------------------------------------
[05/17 17:15:07    374s] 
[05/17 17:15:07    374s] # timeDesign -postCTS -prefix postCTS_setup_DRVfix
<CMD> timeDesign -postCTS -prefix postCTS_setup_DRVfix
[05/17 17:15:07    374s] *** timeDesign #5 [begin] : totSession cpu/real = 0:06:14.6/0:42:04.5 (0.1), mem = 1819.2M
[05/17 17:15:07    374s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1721.2M, EPOCH TIME: 1747516507.233969
[05/17 17:15:07    374s] All LLGs are deleted
[05/17 17:15:07    374s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1721.2M, EPOCH TIME: 1747516507.234070
[05/17 17:15:07    374s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1721.2M, EPOCH TIME: 1747516507.234137
[05/17 17:15:07    374s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1721.2M, EPOCH TIME: 1747516507.234235
[05/17 17:15:07    374s] Start to check current routing status for nets...
[05/17 17:15:07    374s] All nets are already routed correctly.
[05/17 17:15:07    374s] End to check current routing status for nets (mem=1721.2M)
[05/17 17:15:07    374s] Effort level <high> specified for reg2reg path_group
[05/17 17:15:07    374s] All LLGs are deleted
[05/17 17:15:07    374s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1723.3M, EPOCH TIME: 1747516507.308398
[05/17 17:15:07    374s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.004, MEM:1723.3M, EPOCH TIME: 1747516507.312792
[05/17 17:15:07    374s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1723.3M, EPOCH TIME: 1747516507.313514
[05/17 17:15:07    374s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1723.3M, EPOCH TIME: 1747516507.317147
[05/17 17:15:07    374s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1723.3M, EPOCH TIME: 1747516507.343742
[05/17 17:15:07    374s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1723.3M, EPOCH TIME: 1747516507.344589
[05/17 17:15:07    374s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1723.3M, EPOCH TIME: 1747516507.353867
[05/17 17:15:07    374s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.003, MEM:1723.3M, EPOCH TIME: 1747516507.356997
[05/17 17:15:07    374s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.042, MEM:1723.3M, EPOCH TIME: 1747516507.359256
[05/17 17:15:07    374s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.049, MEM:1723.3M, EPOCH TIME: 1747516507.362592
[05/17 17:15:07    374s] All LLGs are deleted
[05/17 17:15:07    374s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1723.3M, EPOCH TIME: 1747516507.369494
[05/17 17:15:07    374s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1723.3M, EPOCH TIME: 1747516507.372939
[05/17 17:15:09    375s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.571  | 45.828  | 40.571  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      3 (8)       |
|   max_fanout   |      0 (0)       |     0      |      8 (8)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/17 17:15:09    375s] Density: 5.987%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/17 17:15:09    375s] Total CPU time: 0.69 sec
[05/17 17:15:09    375s] Total Real time: 2.0 sec
[05/17 17:15:09    375s] Total Memory Usage: 1721.414062 Mbytes
[05/17 17:15:09    375s] Info: pop threads available for lower-level modules during optimization.
[05/17 17:15:09    375s] *** timeDesign #5 [finish] : cpu/real = 0:00:00.7/0:00:02.1 (0.3), totSession cpu/real = 0:06:15.3/0:42:06.6 (0.1), mem = 1721.4M
[05/17 17:15:09    375s] 
[05/17 17:15:09    375s] =============================================================================================
[05/17 17:15:09    375s]  Final TAT Report for timeDesign #5                                             21.12-s106_1
[05/17 17:15:09    375s] =============================================================================================
[05/17 17:15:09    375s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:15:09    375s] ---------------------------------------------------------------------------------------------
[05/17 17:15:09    375s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:15:09    375s] [ OptSummaryReport       ]      1   0:00:00.1  (   4.0 % )     0:00:01.9 /  0:00:00.6    0.3
[05/17 17:15:09    375s] [ DrvReport              ]      1   0:00:01.4  (  67.5 % )     0:00:01.4 /  0:00:00.1    0.1
[05/17 17:15:09    375s] [ TimingUpdate           ]      1   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/17 17:15:09    375s] [ TimingReport           ]      1   0:00:00.1  (   4.1 % )     0:00:00.1 /  0:00:00.1    0.9
[05/17 17:15:09    375s] [ GenerateReports        ]      1   0:00:00.3  (  13.8 % )     0:00:00.3 /  0:00:00.3    0.9
[05/17 17:15:09    375s] [ MISC                   ]          0:00:00.2  (   7.3 % )     0:00:00.2 /  0:00:00.1    0.7
[05/17 17:15:09    375s] ---------------------------------------------------------------------------------------------
[05/17 17:15:09    375s]  timeDesign #5 TOTAL                0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:00.7    0.3
[05/17 17:15:09    375s] ---------------------------------------------------------------------------------------------
[05/17 17:15:09    375s] 
[05/17 17:15:09    375s] # timeDesign -postCTS -prefix postCTS_hold_DRVfix -hold
<CMD> timeDesign -postCTS -prefix postCTS_hold_DRVfix -hold
[05/17 17:15:09    375s] *** timeDesign #6 [begin] : totSession cpu/real = 0:06:15.3/0:42:06.6 (0.1), mem = 1721.4M
[05/17 17:15:09    375s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1684.4M, EPOCH TIME: 1747516509.381157
[05/17 17:15:09    375s] All LLGs are deleted
[05/17 17:15:09    375s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1684.4M, EPOCH TIME: 1747516509.381319
[05/17 17:15:09    375s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1684.4M, EPOCH TIME: 1747516509.381411
[05/17 17:15:09    375s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1684.4M, EPOCH TIME: 1747516509.381645
[05/17 17:15:09    375s] Start to check current routing status for nets...
[05/17 17:15:09    375s] All nets are already routed correctly.
[05/17 17:15:09    375s] End to check current routing status for nets (mem=1684.4M)
[05/17 17:15:09    375s] Effort level <high> specified for reg2reg path_group
[05/17 17:15:09    375s] All LLGs are deleted
[05/17 17:15:09    375s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1696.7M, EPOCH TIME: 1747516509.546806
[05/17 17:15:09    375s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1696.7M, EPOCH TIME: 1747516509.547303
[05/17 17:15:09    375s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1696.7M, EPOCH TIME: 1747516509.550559
[05/17 17:15:09    375s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1696.7M, EPOCH TIME: 1747516509.551998
[05/17 17:15:09    375s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1696.7M, EPOCH TIME: 1747516509.578301
[05/17 17:15:09    375s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1696.7M, EPOCH TIME: 1747516509.579095
[05/17 17:15:09    375s] Fast DP-INIT is on for default
[05/17 17:15:09    375s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.037, MEM:1696.7M, EPOCH TIME: 1747516509.589381
[05/17 17:15:09    375s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.041, MEM:1696.7M, EPOCH TIME: 1747516509.591302
[05/17 17:15:09    375s] All LLGs are deleted
[05/17 17:15:09    375s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1696.7M, EPOCH TIME: 1747516509.597694
[05/17 17:15:09    375s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1696.7M, EPOCH TIME: 1747516509.601073
[05/17 17:15:09    375s] Starting delay calculation for Hold views
[05/17 17:15:09    375s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/17 17:15:09    375s] #################################################################################
[05/17 17:15:09    375s] # Design Stage: PreRoute
[05/17 17:15:09    375s] # Design Name: mcs4_pad_frame
[05/17 17:15:09    375s] # Design Mode: 45nm
[05/17 17:15:09    375s] # Analysis Mode: MMMC OCV 
[05/17 17:15:09    375s] # Parasitics Mode: No SPEF/RCDB 
[05/17 17:15:09    375s] # Signoff Settings: SI Off 
[05/17 17:15:09    375s] #################################################################################
[05/17 17:15:09    375s] Calculate late delays in OCV mode...
[05/17 17:15:09    375s] Calculate early delays in OCV mode...
[05/17 17:15:09    375s] Calculate late delays in OCV mode...
[05/17 17:15:09    375s] Calculate early delays in OCV mode...
[05/17 17:15:09    375s] Topological Sorting (REAL = 0:00:00.0, MEM = 1694.7M, InitMEM = 1694.7M)
[05/17 17:15:09    375s] Start delay calculation (fullDC) (1 T). (MEM=1694.7)
[05/17 17:15:09    375s] End AAE Lib Interpolated Model. (MEM=1714.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:15:10    376s] Total number of fetched objects 1997
[05/17 17:15:10    376s] Total number of fetched objects 1997
[05/17 17:15:10    376s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:15:10    376s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:15:10    376s] End delay calculation. (MEM=1735.66 CPU=0:00:00.6 REAL=0:00:01.0)
[05/17 17:15:10    376s] End delay calculation (fullDC). (MEM=1735.66 CPU=0:00:00.8 REAL=0:00:01.0)
[05/17 17:15:10    376s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1735.7M) ***
[05/17 17:15:10    376s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:06:16 mem=1735.7M)
[05/17 17:15:10    376s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.262  | -0.262  |  1.186  |
|           TNS (ns):|-340.437 |-340.437 |  0.000  |
|    Violating Paths:|  1756   |  1756   |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/17 17:15:10    376s] Density: 5.987%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/17 17:15:11    376s] Total CPU time: 1.54 sec
[05/17 17:15:11    376s] Total Real time: 2.0 sec
[05/17 17:15:11    376s] Total Memory Usage: 1654.644531 Mbytes
[05/17 17:15:11    376s] *** timeDesign #6 [finish] : cpu/real = 0:00:01.5/0:00:01.7 (0.9), totSession cpu/real = 0:06:16.8/0:42:08.3 (0.1), mem = 1654.6M
[05/17 17:15:11    376s] 
[05/17 17:15:11    376s] =============================================================================================
[05/17 17:15:11    376s]  Final TAT Report for timeDesign #6                                             21.12-s106_1
[05/17 17:15:11    376s] =============================================================================================
[05/17 17:15:11    376s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:15:11    376s] ---------------------------------------------------------------------------------------------
[05/17 17:15:11    376s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:15:11    376s] [ OptSummaryReport       ]      1   0:00:00.1  (   4.1 % )     0:00:01.4 /  0:00:01.3    0.9
[05/17 17:15:11    376s] [ TimingUpdate           ]      1   0:00:00.1  (   5.3 % )     0:00:01.0 /  0:00:00.9    0.9
[05/17 17:15:11    376s] [ FullDelayCalc          ]      1   0:00:00.9  (  53.4 % )     0:00:00.9 /  0:00:00.9    0.9
[05/17 17:15:11    376s] [ TimingReport           ]      1   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    0.9
[05/17 17:15:11    376s] [ GenerateReports        ]      1   0:00:00.2  (  14.0 % )     0:00:00.2 /  0:00:00.2    0.9
[05/17 17:15:11    376s] [ MISC                   ]          0:00:00.3  (  18.2 % )     0:00:00.3 /  0:00:00.3    0.8
[05/17 17:15:11    376s] ---------------------------------------------------------------------------------------------
[05/17 17:15:11    376s]  timeDesign #6 TOTAL                0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.5    0.9
[05/17 17:15:11    376s] ---------------------------------------------------------------------------------------------
[05/17 17:15:11    376s] 
[05/17 17:15:11    376s] # suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/17 17:15:20    377s] # puts "\n  --  Setup Optimization  --"
# setOptMode -addInstancePrefix postCTSsetup
<CMD> setOptMode -addInstancePrefix postCTSsetup
[05/17 17:15:20    377s] # optDesign -postCTS
<CMD> optDesign -postCTS
[05/17 17:15:20    377s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1393.1M, totSessionCpu=0:06:18 **
[05/17 17:15:20    377s] Info: 1 threads available for lower-level modules during optimization.
[05/17 17:15:20    377s] GigaOpt running with 1 threads.
[05/17 17:15:20    377s] **INFO: User settings:
[05/17 17:15:20    377s] setDesignMode -process                              45
[05/17 17:15:20    377s] setExtractRCMode -coupling_c_th                     0.1
[05/17 17:15:20    377s] setExtractRCMode -engine                            preRoute
[05/17 17:15:20    377s] setExtractRCMode -relative_c_th                     1
[05/17 17:15:20    377s] setExtractRCMode -total_c_th                        0
[05/17 17:15:20    377s] setUsefulSkewMode -ecoRoute                         false
[05/17 17:15:20    377s] setDelayCalMode -enable_high_fanout                 true
[05/17 17:15:20    377s] setDelayCalMode -engine                             aae
[05/17 17:15:20    377s] setDelayCalMode -ignoreNetLoad                      false
[05/17 17:15:20    377s] setDelayCalMode -socv_accuracy_mode                 low
[05/17 17:15:20    377s] setOptMode -addInstancePrefix                       postCTSsetup
[05/17 17:15:20    377s] setOptMode -drcMargin                               0
[05/17 17:15:20    377s] setOptMode -fixDrc                                  true
[05/17 17:15:20    377s] setOptMode -fixFanoutLoad                           true
[05/17 17:15:20    377s] setOptMode -preserveAllSequential                   false
[05/17 17:15:20    377s] setOptMode -setupTargetSlack                        0
[05/17 17:15:20    377s] setPlaceMode -honorSoftBlockage                     true
[05/17 17:15:20    377s] setPlaceMode -place_design_floorplan_mode           false
[05/17 17:15:20    377s] setPlaceMode -place_detail_check_route              true
[05/17 17:15:20    377s] setPlaceMode -place_detail_preserve_routing         true
[05/17 17:15:20    377s] setPlaceMode -place_detail_remove_affected_routing  true
[05/17 17:15:20    377s] setPlaceMode -place_detail_swap_eeq_cells           false
[05/17 17:15:20    377s] setPlaceMode -place_global_clock_gate_aware         true
[05/17 17:15:20    377s] setPlaceMode -place_global_cong_effort              high
[05/17 17:15:20    377s] setPlaceMode -place_global_ignore_scan              true
[05/17 17:15:20    377s] setPlaceMode -place_global_ignore_spare             false
[05/17 17:15:20    377s] setPlaceMode -place_global_module_aware_spare       false
[05/17 17:15:20    377s] setPlaceMode -place_global_place_io_pins            true
[05/17 17:15:20    377s] setPlaceMode -place_global_reorder_scan             true
[05/17 17:15:20    377s] setPlaceMode -place_global_uniform_density          true
[05/17 17:15:20    377s] setPlaceMode -powerDriven                           false
[05/17 17:15:20    377s] setPlaceMode -timingDriven                          true
[05/17 17:15:20    377s] setAnalysisMode -analysisType                       onChipVariation
[05/17 17:15:20    377s] setAnalysisMode -checkType                          setup
[05/17 17:15:20    377s] setAnalysisMode -clkSrcPath                         true
[05/17 17:15:20    377s] setAnalysisMode -clockPropagation                   sdcControl
[05/17 17:15:20    377s] setAnalysisMode -skew                               true
[05/17 17:15:20    377s] setAnalysisMode -virtualIPO                         false
[05/17 17:15:20    377s] 
[05/17 17:15:20    377s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/17 17:15:20    377s] 
[05/17 17:15:20    377s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/17 17:15:20    377s] Summary for sequential cells identification: 
[05/17 17:15:20    377s]   Identified SBFF number: 104
[05/17 17:15:20    377s]   Identified MBFF number: 16
[05/17 17:15:20    377s]   Identified SB Latch number: 0
[05/17 17:15:20    377s]   Identified MB Latch number: 0
[05/17 17:15:20    377s]   Not identified SBFF number: 16
[05/17 17:15:20    377s]   Not identified MBFF number: 0
[05/17 17:15:20    377s]   Not identified SB Latch number: 0
[05/17 17:15:20    377s]   Not identified MB Latch number: 0
[05/17 17:15:20    377s]   Number of sequential cells which are not FFs: 32
[05/17 17:15:20    377s]  Visiting view : AnalysisView_WC
[05/17 17:15:20    377s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:15:20    377s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:15:20    377s]  Visiting view : AnalysisView_BC
[05/17 17:15:20    377s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/17 17:15:20    377s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/17 17:15:20    377s]  Visiting view : AnalysisView_WC
[05/17 17:15:20    377s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:15:20    377s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:15:20    377s]  Visiting view : AnalysisView_BC
[05/17 17:15:20    377s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/17 17:15:20    377s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/17 17:15:20    377s] TLC MultiMap info (StdDelay):
[05/17 17:15:20    377s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/17 17:15:20    377s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/17 17:15:20    377s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/17 17:15:20    377s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/17 17:15:20    377s]  Setting StdDelay to: 38ps
[05/17 17:15:20    377s] 
[05/17 17:15:20    377s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/17 17:15:20    377s] Need call spDPlaceInit before registerPrioInstLoc.
[05/17 17:15:20    377s] *** optDesign #2 [begin] : totSession cpu/real = 0:06:17.9/0:42:17.6 (0.1), mem = 1669.0M
[05/17 17:15:20    377s] *** InitOpt #3 [begin] : totSession cpu/real = 0:06:17.9/0:42:17.6 (0.1), mem = 1669.0M
[05/17 17:15:20    377s] OPERPROF: Starting DPlace-Init at level 1, MEM:1669.0M, EPOCH TIME: 1747516520.320263
[05/17 17:15:20    377s] z: 2, totalTracks: 1
[05/17 17:15:20    377s] z: 4, totalTracks: 1
[05/17 17:15:20    377s] z: 6, totalTracks: 1
[05/17 17:15:20    377s] z: 8, totalTracks: 1
[05/17 17:15:20    377s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/17 17:15:20    377s] All LLGs are deleted
[05/17 17:15:20    377s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1669.0M, EPOCH TIME: 1747516520.325808
[05/17 17:15:20    377s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1669.0M, EPOCH TIME: 1747516520.326319
[05/17 17:15:20    377s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1669.0M, EPOCH TIME: 1747516520.327083
[05/17 17:15:20    377s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1669.0M, EPOCH TIME: 1747516520.330746
[05/17 17:15:20    377s] Core basic site is CoreSite
[05/17 17:15:20    377s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1669.0M, EPOCH TIME: 1747516520.357425
[05/17 17:15:20    377s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.016, MEM:1669.0M, EPOCH TIME: 1747516520.373917
[05/17 17:15:20    377s] SiteArray: non-trimmed site array dimensions = 189 x 1909
[05/17 17:15:20    377s] SiteArray: use 1,548,288 bytes
[05/17 17:15:20    377s] SiteArray: current memory after site array memory allocation 1669.0M
[05/17 17:15:20    377s] SiteArray: FP blocked sites are writable
[05/17 17:15:20    377s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/17 17:15:20    377s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1669.0M, EPOCH TIME: 1747516520.394437
[05/17 17:15:20    377s] Process 44792 wires and vias for routing blockage and capacity analysis
[05/17 17:15:20    377s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.018, MEM:1669.0M, EPOCH TIME: 1747516520.412627
[05/17 17:15:20    377s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.087, MEM:1669.0M, EPOCH TIME: 1747516520.417911
[05/17 17:15:20    377s] 
[05/17 17:15:20    377s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:15:20    377s] OPERPROF:     Starting CMU at level 3, MEM:1669.0M, EPOCH TIME: 1747516520.423057
[05/17 17:15:20    377s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1669.0M, EPOCH TIME: 1747516520.424341
[05/17 17:15:20    377s] 
[05/17 17:15:20    377s] Bad Lib Cell Checking (CMU) is done! (0)
[05/17 17:15:20    377s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.100, MEM:1669.0M, EPOCH TIME: 1747516520.426930
[05/17 17:15:20    377s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1669.0M, EPOCH TIME: 1747516520.427045
[05/17 17:15:20    377s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.003, MEM:1669.0M, EPOCH TIME: 1747516520.429792
[05/17 17:15:20    377s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1669.0MB).
[05/17 17:15:20    377s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.114, MEM:1669.0M, EPOCH TIME: 1747516520.433854
[05/17 17:15:20    377s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1669.0M, EPOCH TIME: 1747516520.434129
[05/17 17:15:20    378s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:1665.0M, EPOCH TIME: 1747516520.443691
[05/17 17:15:20    378s] 
[05/17 17:15:20    378s] Creating Lib Analyzer ...
[05/17 17:15:20    378s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/17 17:15:20    378s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/17 17:15:20    378s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/17 17:15:20    378s] 
[05/17 17:15:20    378s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/17 17:15:21    378s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:19 mem=1689.0M
[05/17 17:15:21    378s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:19 mem=1689.0M
[05/17 17:15:21    378s] Creating Lib Analyzer, finished. 
[05/17 17:15:21    378s] Effort level <high> specified for reg2reg path_group
[05/17 17:15:21    379s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1425.1M, totSessionCpu=0:06:19 **
[05/17 17:15:21    379s] *** optDesign -postCTS ***
[05/17 17:15:21    379s] DRC Margin: user margin 0.0; extra margin 0.2
[05/17 17:15:21    379s] Hold Target Slack: user slack 0
[05/17 17:15:21    379s] Setup Target Slack: user slack 0; extra slack 0.0
[05/17 17:15:21    379s] setUsefulSkewMode -ecoRoute false
[05/17 17:15:21    379s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1691.0M, EPOCH TIME: 1747516521.464025
[05/17 17:15:21    379s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.031, MEM:1691.0M, EPOCH TIME: 1747516521.495330
[05/17 17:15:21    379s] Multi-VT timing optimization disabled based on library information.
[05/17 17:15:21    379s] 
[05/17 17:15:21    379s] TimeStamp Deleting Cell Server Begin ...
[05/17 17:15:21    379s] Deleting Lib Analyzer.
[05/17 17:15:21    379s] 
[05/17 17:15:21    379s] TimeStamp Deleting Cell Server End ...
[05/17 17:15:21    379s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/17 17:15:21    379s] 
[05/17 17:15:21    379s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/17 17:15:21    379s] Summary for sequential cells identification: 
[05/17 17:15:21    379s]   Identified SBFF number: 104
[05/17 17:15:21    379s]   Identified MBFF number: 16
[05/17 17:15:21    379s]   Identified SB Latch number: 0
[05/17 17:15:21    379s]   Identified MB Latch number: 0
[05/17 17:15:21    379s]   Not identified SBFF number: 16
[05/17 17:15:21    379s]   Not identified MBFF number: 0
[05/17 17:15:21    379s]   Not identified SB Latch number: 0
[05/17 17:15:21    379s]   Not identified MB Latch number: 0
[05/17 17:15:21    379s]   Number of sequential cells which are not FFs: 32
[05/17 17:15:21    379s]  Visiting view : AnalysisView_WC
[05/17 17:15:21    379s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:15:21    379s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:15:21    379s]  Visiting view : AnalysisView_BC
[05/17 17:15:21    379s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/17 17:15:21    379s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/17 17:15:21    379s]  Visiting view : AnalysisView_WC
[05/17 17:15:21    379s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:15:21    379s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:15:21    379s]  Visiting view : AnalysisView_BC
[05/17 17:15:21    379s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/17 17:15:21    379s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/17 17:15:21    379s] TLC MultiMap info (StdDelay):
[05/17 17:15:21    379s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/17 17:15:21    379s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/17 17:15:21    379s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/17 17:15:21    379s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/17 17:15:21    379s]  Setting StdDelay to: 38ps
[05/17 17:15:21    379s] 
[05/17 17:15:21    379s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/17 17:15:21    379s] 
[05/17 17:15:21    379s] TimeStamp Deleting Cell Server Begin ...
[05/17 17:15:21    379s] 
[05/17 17:15:21    379s] TimeStamp Deleting Cell Server End ...
[05/17 17:15:21    379s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1689.0M, EPOCH TIME: 1747516521.582688
[05/17 17:15:21    379s] All LLGs are deleted
[05/17 17:15:21    379s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1689.0M, EPOCH TIME: 1747516521.582825
[05/17 17:15:21    379s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1689.0M, EPOCH TIME: 1747516521.582911
[05/17 17:15:21    379s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1682.0M, EPOCH TIME: 1747516521.583613
[05/17 17:15:21    379s] Start to check current routing status for nets...
[05/17 17:15:21    379s] All nets are already routed correctly.
[05/17 17:15:21    379s] End to check current routing status for nets (mem=1682.0M)
[05/17 17:15:21    379s] 
[05/17 17:15:21    379s] Creating Lib Analyzer ...
[05/17 17:15:21    379s] 
[05/17 17:15:21    379s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/17 17:15:21    379s] Summary for sequential cells identification: 
[05/17 17:15:21    379s]   Identified SBFF number: 104
[05/17 17:15:21    379s]   Identified MBFF number: 16
[05/17 17:15:21    379s]   Identified SB Latch number: 0
[05/17 17:15:21    379s]   Identified MB Latch number: 0
[05/17 17:15:21    379s]   Not identified SBFF number: 16
[05/17 17:15:21    379s]   Not identified MBFF number: 0
[05/17 17:15:21    379s]   Not identified SB Latch number: 0
[05/17 17:15:21    379s]   Not identified MB Latch number: 0
[05/17 17:15:21    379s]   Number of sequential cells which are not FFs: 32
[05/17 17:15:21    379s]  Visiting view : AnalysisView_WC
[05/17 17:15:21    379s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/17 17:15:21    379s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:15:21    379s]  Visiting view : AnalysisView_BC
[05/17 17:15:21    379s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[05/17 17:15:21    379s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/17 17:15:21    379s]  Visiting view : AnalysisView_WC
[05/17 17:15:21    379s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/17 17:15:21    379s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:15:21    379s]  Visiting view : AnalysisView_BC
[05/17 17:15:21    379s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[05/17 17:15:21    379s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/17 17:15:21    379s] TLC MultiMap info (StdDelay):
[05/17 17:15:21    379s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/17 17:15:21    379s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/17 17:15:21    379s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 10ps
[05/17 17:15:21    379s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 41.7ps
[05/17 17:15:21    379s]  Setting StdDelay to: 41.7ps
[05/17 17:15:21    379s] 
[05/17 17:15:21    379s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/17 17:15:21    379s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/17 17:15:21    379s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/17 17:15:21    379s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/17 17:15:21    379s] 
[05/17 17:15:21    379s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/17 17:15:22    379s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:20 mem=1692.0M
[05/17 17:15:22    379s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:20 mem=1692.0M
[05/17 17:15:22    379s] Creating Lib Analyzer, finished. 
[05/17 17:15:22    379s] #optDebug: Start CG creation (mem=1720.6M)
[05/17 17:15:22    379s]  ...initializing CG  maxDriveDist 1248.131000 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 124.813000 
[05/17 17:15:22    380s] (cpu=0:00:00.1, mem=1839.4M)
[05/17 17:15:22    380s]  ...processing cgPrt (cpu=0:00:00.1, mem=1839.4M)
[05/17 17:15:22    380s]  ...processing cgEgp (cpu=0:00:00.1, mem=1839.4M)
[05/17 17:15:22    380s]  ...processing cgPbk (cpu=0:00:00.1, mem=1839.4M)
[05/17 17:15:22    380s]  ...processing cgNrb(cpu=0:00:00.1, mem=1839.4M)
[05/17 17:15:22    380s]  ...processing cgObs (cpu=0:00:00.1, mem=1839.4M)
[05/17 17:15:22    380s]  ...processing cgCon (cpu=0:00:00.1, mem=1839.4M)
[05/17 17:15:22    380s]  ...processing cgPdm (cpu=0:00:00.1, mem=1839.4M)
[05/17 17:15:22    380s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=1839.4M)
[05/17 17:15:22    380s] Compute RC Scale Done ...
[05/17 17:15:22    380s] All LLGs are deleted
[05/17 17:15:22    380s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1829.9M, EPOCH TIME: 1747516522.635347
[05/17 17:15:22    380s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1829.9M, EPOCH TIME: 1747516522.635820
[05/17 17:15:22    380s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1829.9M, EPOCH TIME: 1747516522.638989
[05/17 17:15:22    380s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1829.9M, EPOCH TIME: 1747516522.640480
[05/17 17:15:22    380s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1829.9M, EPOCH TIME: 1747516522.673662
[05/17 17:15:22    380s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1829.9M, EPOCH TIME: 1747516522.674520
[05/17 17:15:22    380s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1829.9M, EPOCH TIME: 1747516522.690129
[05/17 17:15:22    380s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.010, MEM:1829.9M, EPOCH TIME: 1747516522.699957
[05/17 17:15:22    380s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.062, MEM:1829.9M, EPOCH TIME: 1747516522.702690
[05/17 17:15:22    380s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.067, MEM:1829.9M, EPOCH TIME: 1747516522.706305
[05/17 17:15:22    380s] Starting delay calculation for Setup views
[05/17 17:15:22    380s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/17 17:15:22    380s] #################################################################################
[05/17 17:15:22    380s] # Design Stage: PreRoute
[05/17 17:15:22    380s] # Design Name: mcs4_pad_frame
[05/17 17:15:22    380s] # Design Mode: 45nm
[05/17 17:15:22    380s] # Analysis Mode: MMMC OCV 
[05/17 17:15:22    380s] # Parasitics Mode: No SPEF/RCDB 
[05/17 17:15:22    380s] # Signoff Settings: SI Off 
[05/17 17:15:22    380s] #################################################################################
[05/17 17:15:22    380s] Calculate early delays in OCV mode...
[05/17 17:15:22    380s] Calculate late delays in OCV mode...
[05/17 17:15:22    380s] Calculate early delays in OCV mode...
[05/17 17:15:22    380s] Calculate late delays in OCV mode...
[05/17 17:15:22    380s] Topological Sorting (REAL = 0:00:00.0, MEM = 1827.9M, InitMEM = 1827.9M)
[05/17 17:15:22    380s] Start delay calculation (fullDC) (1 T). (MEM=1827.86)
[05/17 17:15:22    380s] End AAE Lib Interpolated Model. (MEM=1847.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:15:23    380s] Total number of fetched objects 1997
[05/17 17:15:23    381s] Total number of fetched objects 1997
[05/17 17:15:23    381s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:15:23    381s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/17 17:15:23    381s] End delay calculation. (MEM=1850.94 CPU=0:00:00.6 REAL=0:00:00.0)
[05/17 17:15:23    381s] End delay calculation (fullDC). (MEM=1850.94 CPU=0:00:00.8 REAL=0:00:01.0)
[05/17 17:15:23    381s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1850.9M) ***
[05/17 17:15:23    381s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:06:21 mem=1850.9M)
[05/17 17:15:23    381s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.571  | 45.828  | 40.571  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      3 (8)       |
|   max_fanout   |      0 (0)       |     0      |      8 (8)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.987%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 1562.0M, totSessionCpu=0:06:21 **
[05/17 17:15:23    381s] *** InitOpt #3 [finish] : cpu/real = 0:00:03.4/0:00:03.6 (1.0), totSession cpu/real = 0:06:21.3/0:42:21.2 (0.2), mem = 1820.2M
[05/17 17:15:23    381s] 
[05/17 17:15:23    381s] =============================================================================================
[05/17 17:15:23    381s]  Step TAT Report for InitOpt #3                                                 21.12-s106_1
[05/17 17:15:23    381s] =============================================================================================
[05/17 17:15:23    381s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:15:23    381s] ---------------------------------------------------------------------------------------------
[05/17 17:15:23    381s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:15:23    381s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.7 % )     0:00:01.3 /  0:00:01.2    0.9
[05/17 17:15:23    381s] [ DrvReport              ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.1
[05/17 17:15:23    381s] [ CellServerInit         ]      2   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.0    0.6
[05/17 17:15:23    381s] [ LibAnalyzerInit        ]      2   0:00:01.7  (  46.4 % )     0:00:01.7 /  0:00:01.7    1.0
[05/17 17:15:23    381s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:15:23    381s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   4.4 % )     0:00:00.2 /  0:00:00.1    1.0
[05/17 17:15:23    381s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:15:23    381s] [ TimingUpdate           ]      1   0:00:00.1  (   2.1 % )     0:00:01.0 /  0:00:01.0    1.0
[05/17 17:15:23    381s] [ FullDelayCalc          ]      1   0:00:01.0  (  26.6 % )     0:00:01.0 /  0:00:00.9    1.0
[05/17 17:15:23    381s] [ TimingReport           ]      1   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.0
[05/17 17:15:23    381s] [ MISC                   ]          0:00:00.4  (  12.3 % )     0:00:00.4 /  0:00:00.4    0.9
[05/17 17:15:23    381s] ---------------------------------------------------------------------------------------------
[05/17 17:15:23    381s]  InitOpt #3 TOTAL                   0:00:03.6  ( 100.0 % )     0:00:03.6 /  0:00:03.4    1.0
[05/17 17:15:23    381s] ---------------------------------------------------------------------------------------------
[05/17 17:15:23    381s] 
[05/17 17:15:23    381s] ** INFO : this run is activating low effort ccoptDesign flow
[05/17 17:15:23    381s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/17 17:15:23    381s] ### Creating PhyDesignMc. totSessionCpu=0:06:21 mem=1820.2M
[05/17 17:15:23    381s] OPERPROF: Starting DPlace-Init at level 1, MEM:1820.2M, EPOCH TIME: 1747516523.904204
[05/17 17:15:23    381s] z: 2, totalTracks: 1
[05/17 17:15:23    381s] z: 4, totalTracks: 1
[05/17 17:15:23    381s] z: 6, totalTracks: 1
[05/17 17:15:23    381s] z: 8, totalTracks: 1
[05/17 17:15:23    381s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/17 17:15:23    381s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1820.2M, EPOCH TIME: 1747516523.911846
[05/17 17:15:23    381s] 
[05/17 17:15:23    381s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:15:23    381s] 
[05/17 17:15:23    381s]  Skipping Bad Lib Cell Checking (CMU) !
[05/17 17:15:23    381s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.036, MEM:1820.2M, EPOCH TIME: 1747516523.947563
[05/17 17:15:23    381s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1820.2M, EPOCH TIME: 1747516523.947704
[05/17 17:15:23    381s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1820.2M, EPOCH TIME: 1747516523.947773
[05/17 17:15:23    381s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1820.2MB).
[05/17 17:15:23    381s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.047, MEM:1820.2M, EPOCH TIME: 1747516523.951498
[05/17 17:15:23    381s] TotalInstCnt at PhyDesignMc Initialization: 1,959
[05/17 17:15:23    381s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:21 mem=1820.2M
[05/17 17:15:23    381s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1820.2M, EPOCH TIME: 1747516523.956652
[05/17 17:15:23    381s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.009, MEM:1820.2M, EPOCH TIME: 1747516523.965846
[05/17 17:15:23    381s] TotalInstCnt at PhyDesignMc Destruction: 1,959
[05/17 17:15:23    381s] OPTC: m1 20.0 20.0
[05/17 17:15:24    381s] #optDebug: fT-E <X 2 0 0 1>
[05/17 17:15:24    381s] -congRepairInPostCTS false                 # bool, default=false, private
[05/17 17:15:24    381s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 83.4
[05/17 17:15:24    381s] Begin: GigaOpt Route Type Constraints Refinement
[05/17 17:15:24    381s] *** CongRefineRouteType #3 [begin] : totSession cpu/real = 0:06:21.5/0:42:21.4 (0.2), mem = 1820.2M
[05/17 17:15:24    381s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.10379.13
[05/17 17:15:24    381s] ### Creating RouteCongInterface, started
[05/17 17:15:24    381s] ### Creating LA Mngr. totSessionCpu=0:06:22 mem=1820.2M
[05/17 17:15:24    381s] ### Creating LA Mngr, finished. totSessionCpu=0:06:22 mem=1820.2M
[05/17 17:15:24    381s] 
[05/17 17:15:24    381s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/17 17:15:24    381s] 
[05/17 17:15:24    381s] #optDebug: {0, 1.000}
[05/17 17:15:24    381s] ### Creating RouteCongInterface, finished
[05/17 17:15:24    381s] Updated routing constraints on 0 nets.
[05/17 17:15:24    381s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.10379.13
[05/17 17:15:24    381s] Bottom Preferred Layer:
[05/17 17:15:24    381s] +---------------+------------+----------+
[05/17 17:15:24    381s] |     Layer     |    CLK     |   Rule   |
[05/17 17:15:24    381s] +---------------+------------+----------+
[05/17 17:15:24    381s] | Metal3 (z=3)  |         22 | default  |
[05/17 17:15:24    381s] +---------------+------------+----------+
[05/17 17:15:24    381s] *** CongRefineRouteType #3 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:06:21.6/0:42:21.5 (0.2), mem = 1820.2M
[05/17 17:15:24    381s] 
[05/17 17:15:24    381s] =============================================================================================
[05/17 17:15:24    381s]  Step TAT Report for CongRefineRouteType #3                                     21.12-s106_1
[05/17 17:15:24    381s] =============================================================================================
[05/17 17:15:24    381s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:15:24    381s] ---------------------------------------------------------------------------------------------
[05/17 17:15:24    381s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  68.5 % )     0:00:00.1 /  0:00:00.1    0.9
[05/17 17:15:24    381s] [ MISC                   ]          0:00:00.0  (  31.5 % )     0:00:00.0 /  0:00:00.0    0.9
[05/17 17:15:24    381s] ---------------------------------------------------------------------------------------------
[05/17 17:15:24    381s]  CongRefineRouteType #3 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[05/17 17:15:24    381s] ---------------------------------------------------------------------------------------------
[05/17 17:15:24    381s] 
[05/17 17:15:24    381s] End: GigaOpt Route Type Constraints Refinement
[05/17 17:15:24    381s] *** Starting optimizing excluded clock nets MEM= 1820.2M) ***
[05/17 17:15:24    381s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1820.2M) ***
[05/17 17:15:24    381s] *** Starting optimizing excluded clock nets MEM= 1820.2M) ***
[05/17 17:15:24    381s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1820.2M) ***
[05/17 17:15:24    381s] Info: Done creating the CCOpt slew target map.
[05/17 17:15:24    381s] Begin: GigaOpt high fanout net optimization
[05/17 17:15:24    381s] GigaOpt HFN: use maxLocalDensity 1.2
[05/17 17:15:24    381s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/17 17:15:24    381s] *** DrvOpt #8 [begin] : totSession cpu/real = 0:06:21.7/0:42:21.5 (0.2), mem = 1820.2M
[05/17 17:15:24    381s] Info: 21 io nets excluded
[05/17 17:15:24    381s] Info: 15 nets with fixed/cover wires excluded.
[05/17 17:15:24    381s] Info: 22 clock nets excluded from IPO operation.
[05/17 17:15:24    381s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.10379.14
[05/17 17:15:24    381s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/17 17:15:24    381s] ### Creating PhyDesignMc. totSessionCpu=0:06:22 mem=1820.2M
[05/17 17:15:24    381s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/17 17:15:24    381s] OPERPROF: Starting DPlace-Init at level 1, MEM:1820.2M, EPOCH TIME: 1747516524.301963
[05/17 17:15:24    381s] z: 2, totalTracks: 1
[05/17 17:15:24    381s] z: 4, totalTracks: 1
[05/17 17:15:24    381s] z: 6, totalTracks: 1
[05/17 17:15:24    381s] z: 8, totalTracks: 1
[05/17 17:15:24    381s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/17 17:15:24    381s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1820.2M, EPOCH TIME: 1747516524.309575
[05/17 17:15:24    381s] 
[05/17 17:15:24    381s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:15:24    381s] 
[05/17 17:15:24    381s]  Skipping Bad Lib Cell Checking (CMU) !
[05/17 17:15:24    381s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.055, MEM:1820.2M, EPOCH TIME: 1747516524.364648
[05/17 17:15:24    381s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1820.2M, EPOCH TIME: 1747516524.364780
[05/17 17:15:24    381s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1820.2M, EPOCH TIME: 1747516524.364850
[05/17 17:15:24    381s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1820.2MB).
[05/17 17:15:24    381s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.066, MEM:1820.2M, EPOCH TIME: 1747516524.367631
[05/17 17:15:24    381s] TotalInstCnt at PhyDesignMc Initialization: 1,959
[05/17 17:15:24    381s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:22 mem=1820.2M
[05/17 17:15:24    381s] ### Creating RouteCongInterface, started
[05/17 17:15:24    381s] 
[05/17 17:15:24    381s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/17 17:15:24    381s] 
[05/17 17:15:24    381s] #optDebug: {0, 1.000}
[05/17 17:15:24    381s] ### Creating RouteCongInterface, finished
[05/17 17:15:24    381s] {MG  {8 0 1 0.0251806}  {10 0 5.8 0.140527} }
[05/17 17:15:24    381s] ### Creating LA Mngr. totSessionCpu=0:06:22 mem=1820.2M
[05/17 17:15:24    381s] ### Creating LA Mngr, finished. totSessionCpu=0:06:22 mem=1820.2M
[05/17 17:15:24    382s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/17 17:15:24    382s] Total-nets :: 1981, Stn-nets :: 24, ratio :: 1.21151 %, Total-len 50725.3, Stn-len 341.93
[05/17 17:15:24    382s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1858.4M, EPOCH TIME: 1747516524.732689
[05/17 17:15:24    382s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.012, MEM:1820.4M, EPOCH TIME: 1747516524.744586
[05/17 17:15:24    382s] TotalInstCnt at PhyDesignMc Destruction: 1,959
[05/17 17:15:24    382s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.10379.14
[05/17 17:15:24    382s] *** DrvOpt #8 [finish] : cpu/real = 0:00:00.4/0:00:00.5 (0.9), totSession cpu/real = 0:06:22.1/0:42:22.0 (0.2), mem = 1820.4M
[05/17 17:15:24    382s] 
[05/17 17:15:24    382s] =============================================================================================
[05/17 17:15:24    382s]  Step TAT Report for DrvOpt #8                                                  21.12-s106_1
[05/17 17:15:24    382s] =============================================================================================
[05/17 17:15:24    382s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:15:24    382s] ---------------------------------------------------------------------------------------------
[05/17 17:15:24    382s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:15:24    382s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  19.7 % )     0:00:00.1 /  0:00:00.1    0.9
[05/17 17:15:24    382s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  15.7 % )     0:00:00.1 /  0:00:00.1    1.1
[05/17 17:15:24    382s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:15:24    382s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:15:24    382s] [ MISC                   ]          0:00:00.3  (  64.4 % )     0:00:00.3 /  0:00:00.3    0.9
[05/17 17:15:24    382s] ---------------------------------------------------------------------------------------------
[05/17 17:15:24    382s]  DrvOpt #8 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.4    0.9
[05/17 17:15:24    382s] ---------------------------------------------------------------------------------------------
[05/17 17:15:24    382s] 
[05/17 17:15:24    382s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/17 17:15:24    382s] End: GigaOpt high fanout net optimization
[05/17 17:15:24    382s] Deleting Lib Analyzer.
[05/17 17:15:24    382s] 
[05/17 17:15:24    382s] Optimization is working on the following views:
[05/17 17:15:24    382s]   Setup views: AnalysisView_WC 
[05/17 17:15:24    382s]   Hold  views: AnalysisView_WC 
[05/17 17:15:24    382s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/17 17:15:24    382s] Begin: GigaOpt Global Optimization
[05/17 17:15:24    382s] *info: use new DP (enabled)
[05/17 17:15:24    382s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/17 17:15:24    382s] Info: 21 io nets excluded
[05/17 17:15:24    382s] Info: 15 nets with fixed/cover wires excluded.
[05/17 17:15:24    382s] Info: 22 clock nets excluded from IPO operation.
[05/17 17:15:24    382s] *** GlobalOpt #2 [begin] : totSession cpu/real = 0:06:22.3/0:42:22.2 (0.2), mem = 1874.5M
[05/17 17:15:24    382s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.10379.15
[05/17 17:15:24    382s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/17 17:15:24    382s] ### Creating PhyDesignMc. totSessionCpu=0:06:22 mem=1874.5M
[05/17 17:15:24    382s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/17 17:15:24    382s] OPERPROF: Starting DPlace-Init at level 1, MEM:1874.5M, EPOCH TIME: 1747516524.955952
[05/17 17:15:24    382s] z: 2, totalTracks: 1
[05/17 17:15:24    382s] z: 4, totalTracks: 1
[05/17 17:15:24    382s] z: 6, totalTracks: 1
[05/17 17:15:24    382s] z: 8, totalTracks: 1
[05/17 17:15:24    382s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/17 17:15:24    382s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1874.5M, EPOCH TIME: 1747516524.961077
[05/17 17:15:24    382s] 
[05/17 17:15:24    382s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:15:24    382s] 
[05/17 17:15:24    382s]  Skipping Bad Lib Cell Checking (CMU) !
[05/17 17:15:24    382s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.035, MEM:1874.5M, EPOCH TIME: 1747516524.995673
[05/17 17:15:24    382s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1874.5M, EPOCH TIME: 1747516524.995796
[05/17 17:15:24    382s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1874.5M, EPOCH TIME: 1747516524.995865
[05/17 17:15:24    382s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1874.5MB).
[05/17 17:15:24    382s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:1874.5M, EPOCH TIME: 1747516524.996338
[05/17 17:15:25    382s] TotalInstCnt at PhyDesignMc Initialization: 1,959
[05/17 17:15:25    382s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:22 mem=1874.5M
[05/17 17:15:25    382s] ### Creating RouteCongInterface, started
[05/17 17:15:25    382s] 
[05/17 17:15:25    382s] Creating Lib Analyzer ...
[05/17 17:15:25    382s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/17 17:15:25    382s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/17 17:15:25    382s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/17 17:15:25    382s] 
[05/17 17:15:25    382s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/17 17:15:25    383s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:23 mem=1874.5M
[05/17 17:15:25    383s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:23 mem=1874.5M
[05/17 17:15:25    383s] Creating Lib Analyzer, finished. 
[05/17 17:15:25    383s] 
[05/17 17:15:25    383s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/17 17:15:25    383s] 
[05/17 17:15:25    383s] #optDebug: {0, 1.000}
[05/17 17:15:25    383s] ### Creating RouteCongInterface, finished
[05/17 17:15:25    383s] {MG  {8 0 1 0.0251806}  {10 0 5.8 0.140527} }
[05/17 17:15:25    383s] ### Creating LA Mngr. totSessionCpu=0:06:23 mem=1874.5M
[05/17 17:15:25    383s] ### Creating LA Mngr, finished. totSessionCpu=0:06:23 mem=1874.5M
[05/17 17:15:26    383s] *info: 21 io nets excluded
[05/17 17:15:26    383s] *info: 22 clock nets excluded
[05/17 17:15:26    383s] *info: 6 multi-driver nets excluded.
[05/17 17:15:26    383s] *info: 9 no-driver nets excluded.
[05/17 17:15:26    383s] *info: 15 nets with fixed/cover wires excluded.
[05/17 17:15:26    383s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1912.7M, EPOCH TIME: 1747516526.214921
[05/17 17:15:26    383s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.000, MEM:1912.7M, EPOCH TIME: 1747516526.215206
[05/17 17:15:26    383s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[05/17 17:15:26    383s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+
[05/17 17:15:26    383s] |  WNS   |  TNS   | Density |    Real    |  Mem   |  Worst View   |Pathgroup|                     End Point                      |
[05/17 17:15:26    383s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+
[05/17 17:15:26    383s] |   0.000|   0.000|    5.99%|   0:00:00.0| 1912.7M|AnalysisView_WC|       NA| NA                                                 |
[05/17 17:15:26    383s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+
[05/17 17:15:26    383s] 
[05/17 17:15:26    383s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1912.7M) ***
[05/17 17:15:26    383s] 
[05/17 17:15:26    383s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1912.7M) ***
[05/17 17:15:26    383s] Bottom Preferred Layer:
[05/17 17:15:26    383s] +---------------+------------+----------+
[05/17 17:15:26    383s] |     Layer     |    CLK     |   Rule   |
[05/17 17:15:26    383s] +---------------+------------+----------+
[05/17 17:15:26    383s] | Metal3 (z=3)  |         22 | default  |
[05/17 17:15:26    383s] +---------------+------------+----------+
[05/17 17:15:26    383s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[05/17 17:15:26    383s] Total-nets :: 1981, Stn-nets :: 24, ratio :: 1.21151 %, Total-len 50725.3, Stn-len 341.93
[05/17 17:15:26    383s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1893.6M, EPOCH TIME: 1747516526.390241
[05/17 17:15:26    383s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:1840.6M, EPOCH TIME: 1747516526.399964
[05/17 17:15:26    383s] TotalInstCnt at PhyDesignMc Destruction: 1,959
[05/17 17:15:26    383s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.10379.15
[05/17 17:15:26    383s] *** GlobalOpt #2 [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:06:23.7/0:42:23.7 (0.2), mem = 1840.6M
[05/17 17:15:26    383s] 
[05/17 17:15:26    383s] =============================================================================================
[05/17 17:15:26    383s]  Step TAT Report for GlobalOpt #2                                               21.12-s106_1
[05/17 17:15:26    383s] =============================================================================================
[05/17 17:15:26    383s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:15:26    383s] ---------------------------------------------------------------------------------------------
[05/17 17:15:26    383s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.9
[05/17 17:15:26    383s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  46.1 % )     0:00:00.7 /  0:00:00.7    1.0
[05/17 17:15:26    383s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:15:26    383s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.7 % )     0:00:00.1 /  0:00:00.1    1.0
[05/17 17:15:26    383s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.4 % )     0:00:00.7 /  0:00:00.7    1.0
[05/17 17:15:26    383s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:15:26    383s] [ TransformInit          ]      1   0:00:00.4  (  28.3 % )     0:00:00.4 /  0:00:00.4    1.0
[05/17 17:15:26    383s] [ MISC                   ]          0:00:00.2  (  14.0 % )     0:00:00.2 /  0:00:00.2    0.9
[05/17 17:15:26    383s] ---------------------------------------------------------------------------------------------
[05/17 17:15:26    383s]  GlobalOpt #2 TOTAL                 0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[05/17 17:15:26    383s] ---------------------------------------------------------------------------------------------
[05/17 17:15:26    383s] 
[05/17 17:15:26    383s] End: GigaOpt Global Optimization
[05/17 17:15:26    383s] *** Timing Is met
[05/17 17:15:26    383s] *** Check timing (0:00:00.0)
[05/17 17:15:26    383s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/17 17:15:26    383s] Deleting Lib Analyzer.
[05/17 17:15:26    383s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[05/17 17:15:26    383s] Info: 21 io nets excluded
[05/17 17:15:26    383s] Info: 15 nets with fixed/cover wires excluded.
[05/17 17:15:26    383s] Info: 22 clock nets excluded from IPO operation.
[05/17 17:15:26    383s] ### Creating LA Mngr. totSessionCpu=0:06:24 mem=1840.6M
[05/17 17:15:26    383s] ### Creating LA Mngr, finished. totSessionCpu=0:06:24 mem=1840.6M
[05/17 17:15:26    383s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/17 17:15:26    383s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1840.6M, EPOCH TIME: 1747516526.438428
[05/17 17:15:26    383s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.053, MEM:1840.6M, EPOCH TIME: 1747516526.491182
[05/17 17:15:26    383s] 
[05/17 17:15:26    383s] Active setup views:
[05/17 17:15:26    383s]  AnalysisView_WC
[05/17 17:15:26    383s]   Dominating endpoints: 0
[05/17 17:15:26    383s]   Dominating TNS: -0.000
[05/17 17:15:26    383s] 
[05/17 17:15:26    383s] **INFO: Flow update: Design timing is met.
[05/17 17:15:26    383s] **INFO: Flow update: Design timing is met.
[05/17 17:15:26    383s] Info: 21 io nets excluded
[05/17 17:15:26    383s] Info: 15 nets with fixed/cover wires excluded.
[05/17 17:15:26    383s] Info: 22 clock nets excluded from IPO operation.
[05/17 17:15:26    383s] ### Creating LA Mngr. totSessionCpu=0:06:24 mem=1836.8M
[05/17 17:15:26    383s] ### Creating LA Mngr, finished. totSessionCpu=0:06:24 mem=1836.8M
[05/17 17:15:26    383s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/17 17:15:26    383s] ### Creating PhyDesignMc. totSessionCpu=0:06:24 mem=1894.0M
[05/17 17:15:26    383s] OPERPROF: Starting DPlace-Init at level 1, MEM:1894.0M, EPOCH TIME: 1747516526.649487
[05/17 17:15:26    383s] z: 2, totalTracks: 1
[05/17 17:15:26    383s] z: 4, totalTracks: 1
[05/17 17:15:26    383s] z: 6, totalTracks: 1
[05/17 17:15:26    383s] z: 8, totalTracks: 1
[05/17 17:15:26    383s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/17 17:15:26    383s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1894.0M, EPOCH TIME: 1747516526.654479
[05/17 17:15:26    383s] 
[05/17 17:15:26    383s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:15:26    383s] 
[05/17 17:15:26    383s]  Skipping Bad Lib Cell Checking (CMU) !
[05/17 17:15:26    383s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.040, MEM:1894.0M, EPOCH TIME: 1747516526.694356
[05/17 17:15:26    383s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1894.0M, EPOCH TIME: 1747516526.694546
[05/17 17:15:26    383s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.003, MEM:1894.0M, EPOCH TIME: 1747516526.697530
[05/17 17:15:26    383s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1894.0MB).
[05/17 17:15:26    383s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.049, MEM:1894.0M, EPOCH TIME: 1747516526.698105
[05/17 17:15:26    384s] TotalInstCnt at PhyDesignMc Initialization: 1,959
[05/17 17:15:26    384s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:24 mem=1894.0M
[05/17 17:15:26    384s] Begin: Area Reclaim Optimization
[05/17 17:15:26    384s] *** AreaOpt #3 [begin] : totSession cpu/real = 0:06:24.0/0:42:24.0 (0.2), mem = 1894.0M
[05/17 17:15:26    384s] 
[05/17 17:15:26    384s] Creating Lib Analyzer ...
[05/17 17:15:26    384s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/17 17:15:26    384s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/17 17:15:26    384s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/17 17:15:26    384s] 
[05/17 17:15:26    384s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/17 17:15:27    384s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:25 mem=1900.0M
[05/17 17:15:27    384s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:25 mem=1900.0M
[05/17 17:15:27    384s] Creating Lib Analyzer, finished. 
[05/17 17:15:27    384s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.10379.16
[05/17 17:15:27    384s] ### Creating RouteCongInterface, started
[05/17 17:15:27    384s] 
[05/17 17:15:27    384s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[05/17 17:15:27    384s] 
[05/17 17:15:27    384s] #optDebug: {0, 1.000}
[05/17 17:15:27    384s] ### Creating RouteCongInterface, finished
[05/17 17:15:27    384s] {MG  {8 0 1 0.0251806}  {10 0 5.8 0.140527} }
[05/17 17:15:27    384s] ### Creating LA Mngr. totSessionCpu=0:06:25 mem=1900.0M
[05/17 17:15:27    384s] ### Creating LA Mngr, finished. totSessionCpu=0:06:25 mem=1900.0M
[05/17 17:15:27    384s] Usable buffer cells for single buffer setup transform:
[05/17 17:15:27    384s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[05/17 17:15:27    384s] Number of usable buffer cells above: 10
[05/17 17:15:27    385s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1900.0M, EPOCH TIME: 1747516527.752954
[05/17 17:15:27    385s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1900.0M, EPOCH TIME: 1747516527.753212
[05/17 17:15:27    385s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 5.99
[05/17 17:15:27    385s] +---------+---------+--------+--------+------------+--------+
[05/17 17:15:27    385s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/17 17:15:27    385s] +---------+---------+--------+--------+------------+--------+
[05/17 17:15:27    385s] |    5.99%|        -|   0.000|   0.000|   0:00:00.0| 1900.0M|
[05/17 17:15:27    385s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/17 17:15:29    386s] |    5.98%|        9|   0.000|   0.000|   0:00:02.0| 1948.2M|
[05/17 17:15:29    386s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/17 17:15:29    386s] +---------+---------+--------+--------+------------+--------+
[05/17 17:15:29    386s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 5.98
[05/17 17:15:29    386s] 
[05/17 17:15:29    386s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[05/17 17:15:29    386s] --------------------------------------------------------------
[05/17 17:15:29    386s] |                                   | Total     | Sequential |
[05/17 17:15:29    386s] --------------------------------------------------------------
[05/17 17:15:29    386s] | Num insts resized                 |       0  |       0    |
[05/17 17:15:29    386s] | Num insts undone                  |       0  |       0    |
[05/17 17:15:29    386s] | Num insts Downsized               |       0  |       0    |
[05/17 17:15:29    386s] | Num insts Samesized               |       0  |       0    |
[05/17 17:15:29    386s] | Num insts Upsized                 |       0  |       0    |
[05/17 17:15:29    386s] | Num multiple commits+uncommits    |       0  |       -    |
[05/17 17:15:29    386s] --------------------------------------------------------------
[05/17 17:15:29    386s] Bottom Preferred Layer:
[05/17 17:15:29    386s] +---------------+------------+----------+
[05/17 17:15:29    386s] |     Layer     |    CLK     |   Rule   |
[05/17 17:15:29    386s] +---------------+------------+----------+
[05/17 17:15:29    386s] | Metal3 (z=3)  |         22 | default  |
[05/17 17:15:29    386s] +---------------+------------+----------+
[05/17 17:15:29    386s] End: Core Area Reclaim Optimization (cpu = 0:00:02.4) (real = 0:00:03.0) **
[05/17 17:15:29    386s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.10379.16
[05/17 17:15:29    386s] *** AreaOpt #3 [finish] : cpu/real = 0:00:02.4/0:00:02.4 (1.0), totSession cpu/real = 0:06:26.4/0:42:26.4 (0.2), mem = 1948.2M
[05/17 17:15:29    386s] 
[05/17 17:15:29    386s] =============================================================================================
[05/17 17:15:29    386s]  Step TAT Report for AreaOpt #3                                                 21.12-s106_1
[05/17 17:15:29    386s] =============================================================================================
[05/17 17:15:29    386s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:15:29    386s] ---------------------------------------------------------------------------------------------
[05/17 17:15:29    386s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.4
[05/17 17:15:29    386s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  27.6 % )     0:00:00.7 /  0:00:00.7    1.0
[05/17 17:15:29    386s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:15:29    386s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/17 17:15:29    386s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:15:29    386s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.4 % )     0:00:01.4 /  0:00:01.4    1.0
[05/17 17:15:29    386s] [ OptGetWeight           ]     21   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:15:29    386s] [ OptEval                ]     21   0:00:01.2  (  50.9 % )     0:00:01.2 /  0:00:01.2    1.0
[05/17 17:15:29    386s] [ OptCommit              ]     21   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.2
[05/17 17:15:29    386s] [ PostCommitDelayUpdate  ]     21   0:00:00.0  (   0.5 % )     0:00:00.1 /  0:00:00.0    0.7
[05/17 17:15:29    386s] [ IncrDelayCalc          ]     27   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.6
[05/17 17:15:29    386s] [ IncrTimingUpdate       ]      7   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.2
[05/17 17:15:29    386s] [ MISC                   ]          0:00:00.3  (  13.2 % )     0:00:00.3 /  0:00:00.3    0.9
[05/17 17:15:29    386s] ---------------------------------------------------------------------------------------------
[05/17 17:15:29    386s]  AreaOpt #3 TOTAL                   0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:02.4    1.0
[05/17 17:15:29    386s] ---------------------------------------------------------------------------------------------
[05/17 17:15:29    386s] 
[05/17 17:15:29    386s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1929.1M, EPOCH TIME: 1747516529.175653
[05/17 17:15:29    386s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.011, MEM:1858.1M, EPOCH TIME: 1747516529.186903
[05/17 17:15:29    386s] TotalInstCnt at PhyDesignMc Destruction: 1,954
[05/17 17:15:29    386s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:03, mem=1858.15M, totSessionCpu=0:06:26).
[05/17 17:15:29    386s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/17 17:15:29    386s] Info: 21 io nets excluded
[05/17 17:15:29    386s] Info: 15 nets with fixed/cover wires excluded.
[05/17 17:15:29    386s] Info: 22 clock nets excluded from IPO operation.
[05/17 17:15:29    386s] ### Creating LA Mngr. totSessionCpu=0:06:26 mem=1858.1M
[05/17 17:15:29    386s] ### Creating LA Mngr, finished. totSessionCpu=0:06:26 mem=1858.1M
[05/17 17:15:29    386s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/17 17:15:29    386s] ### Creating PhyDesignMc. totSessionCpu=0:06:26 mem=1915.4M
[05/17 17:15:29    386s] OPERPROF: Starting DPlace-Init at level 1, MEM:1915.4M, EPOCH TIME: 1747516529.225755
[05/17 17:15:29    386s] z: 2, totalTracks: 1
[05/17 17:15:29    386s] z: 4, totalTracks: 1
[05/17 17:15:29    386s] z: 6, totalTracks: 1
[05/17 17:15:29    386s] z: 8, totalTracks: 1
[05/17 17:15:29    386s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/17 17:15:29    386s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1915.4M, EPOCH TIME: 1747516529.230832
[05/17 17:15:29    386s] 
[05/17 17:15:29    386s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:15:29    386s] 
[05/17 17:15:29    386s]  Skipping Bad Lib Cell Checking (CMU) !
[05/17 17:15:29    386s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.032, MEM:1915.4M, EPOCH TIME: 1747516529.263284
[05/17 17:15:29    386s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1915.4M, EPOCH TIME: 1747516529.263501
[05/17 17:15:29    386s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1915.4M, EPOCH TIME: 1747516529.263621
[05/17 17:15:29    386s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1915.4MB).
[05/17 17:15:29    386s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.039, MEM:1915.4M, EPOCH TIME: 1747516529.264644
[05/17 17:15:29    386s] TotalInstCnt at PhyDesignMc Initialization: 1,954
[05/17 17:15:29    386s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:27 mem=1915.4M
[05/17 17:15:29    386s] Begin: Area Reclaim Optimization
[05/17 17:15:29    386s] *** AreaOpt #4 [begin] : totSession cpu/real = 0:06:26.5/0:42:26.6 (0.2), mem = 1915.4M
[05/17 17:15:29    386s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.10379.17
[05/17 17:15:29    386s] ### Creating RouteCongInterface, started
[05/17 17:15:29    386s] 
[05/17 17:15:29    386s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/17 17:15:29    386s] 
[05/17 17:15:29    386s] #optDebug: {0, 1.000}
[05/17 17:15:29    386s] ### Creating RouteCongInterface, finished
[05/17 17:15:29    386s] {MG  {8 0 1 0.0251806}  {10 0 5.8 0.140527} }
[05/17 17:15:29    386s] ### Creating LA Mngr. totSessionCpu=0:06:27 mem=1915.4M
[05/17 17:15:29    386s] ### Creating LA Mngr, finished. totSessionCpu=0:06:27 mem=1915.4M
[05/17 17:15:29    386s] Usable buffer cells for single buffer setup transform:
[05/17 17:15:29    386s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[05/17 17:15:29    386s] Number of usable buffer cells above: 10
[05/17 17:15:29    386s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1915.4M, EPOCH TIME: 1747516529.626358
[05/17 17:15:29    386s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1915.4M, EPOCH TIME: 1747516529.626638
[05/17 17:15:29    386s] Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 5.98
[05/17 17:15:29    386s] +---------+---------+--------+--------+------------+--------+
[05/17 17:15:29    386s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/17 17:15:29    386s] +---------+---------+--------+--------+------------+--------+
[05/17 17:15:29    386s] |    5.98%|        -|   0.083|   0.000|   0:00:00.0| 1915.4M|
[05/17 17:15:29    386s] |    5.98%|        0|   0.083|   0.000|   0:00:00.0| 1915.4M|
[05/17 17:15:29    386s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/17 17:15:29    386s] |    5.98%|        0|   0.083|   0.000|   0:00:00.0| 1915.4M|
[05/17 17:15:29    387s] |    5.98%|        0|   0.083|   0.000|   0:00:00.0| 1915.4M|
[05/17 17:15:29    387s] |    5.97%|        9|   0.083|   0.000|   0:00:00.0| 1939.0M|
[05/17 17:15:30    387s] |    5.97%|        1|   0.083|   0.000|   0:00:01.0| 1939.0M|
[05/17 17:15:30    387s] |    5.97%|        0|   0.083|   0.000|   0:00:00.0| 1939.0M|
[05/17 17:15:30    387s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/17 17:15:30    387s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[05/17 17:15:30    387s] |    5.97%|        0|   0.083|   0.000|   0:00:00.0| 1939.0M|
[05/17 17:15:30    387s] +---------+---------+--------+--------+------------+--------+
[05/17 17:15:30    387s] Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 5.97
[05/17 17:15:30    387s] 
[05/17 17:15:30    387s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 10 **
[05/17 17:15:30    387s] --------------------------------------------------------------
[05/17 17:15:30    387s] |                                   | Total     | Sequential |
[05/17 17:15:30    387s] --------------------------------------------------------------
[05/17 17:15:30    387s] | Num insts resized                 |      10  |       2    |
[05/17 17:15:30    387s] | Num insts undone                  |       0  |       0    |
[05/17 17:15:30    387s] | Num insts Downsized               |      10  |       2    |
[05/17 17:15:30    387s] | Num insts Samesized               |       0  |       0    |
[05/17 17:15:30    387s] | Num insts Upsized                 |       0  |       0    |
[05/17 17:15:30    387s] | Num multiple commits+uncommits    |       0  |       -    |
[05/17 17:15:30    387s] --------------------------------------------------------------
[05/17 17:15:30    387s] Bottom Preferred Layer:
[05/17 17:15:30    387s] +---------------+------------+----------+
[05/17 17:15:30    387s] |     Layer     |    CLK     |   Rule   |
[05/17 17:15:30    387s] +---------------+------------+----------+
[05/17 17:15:30    387s] | Metal3 (z=3)  |         22 | default  |
[05/17 17:15:30    387s] +---------------+------------+----------+
[05/17 17:15:30    387s] End: Core Area Reclaim Optimization (cpu = 0:00:00.7) (real = 0:00:01.0) **
[05/17 17:15:30    387s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1939.0M, EPOCH TIME: 1747516530.095858
[05/17 17:15:30    387s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.012, MEM:1939.0M, EPOCH TIME: 1747516530.107611
[05/17 17:15:30    387s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1939.0M, EPOCH TIME: 1747516530.111277
[05/17 17:15:30    387s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1939.0M, EPOCH TIME: 1747516530.111528
[05/17 17:15:30    387s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1939.0M, EPOCH TIME: 1747516530.116325
[05/17 17:15:30    387s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.032, MEM:1939.0M, EPOCH TIME: 1747516530.148282
[05/17 17:15:30    387s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1939.0M, EPOCH TIME: 1747516530.148431
[05/17 17:15:30    387s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.013, MEM:1939.0M, EPOCH TIME: 1747516530.161426
[05/17 17:15:30    387s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1939.0M, EPOCH TIME: 1747516530.162044
[05/17 17:15:30    387s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1939.0M, EPOCH TIME: 1747516530.162199
[05/17 17:15:30    387s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.051, MEM:1939.0M, EPOCH TIME: 1747516530.162315
[05/17 17:15:30    387s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.051, MEM:1939.0M, EPOCH TIME: 1747516530.162371
[05/17 17:15:30    387s] TDRefine: refinePlace mode is spiral
[05/17 17:15:30    387s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.10379.11
[05/17 17:15:30    387s] OPERPROF: Starting RefinePlace at level 1, MEM:1939.0M, EPOCH TIME: 1747516530.162459
[05/17 17:15:30    387s] *** Starting refinePlace (0:06:27 mem=1939.0M) ***
[05/17 17:15:30    387s] Total net bbox length = 4.263e+04 (2.174e+04 2.089e+04) (ext = 2.332e+03)
[05/17 17:15:30    387s] 
[05/17 17:15:30    387s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:15:30    387s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1939.0M, EPOCH TIME: 1747516530.170370
[05/17 17:15:30    387s]   Signal wire search tree: 1175 elements. (cpu=0:00:00.0, mem=0.0M)
[05/17 17:15:30    387s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.004, MEM:1939.0M, EPOCH TIME: 1747516530.174625
[05/17 17:15:30    387s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/17 17:15:30    387s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:15:30    387s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:15:30    387s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1939.0M, EPOCH TIME: 1747516530.178504
[05/17 17:15:30    387s] Starting refinePlace ...
[05/17 17:15:30    387s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:15:30    387s] One DDP V2 for no tweak run.
[05/17 17:15:30    387s] 
[05/17 17:15:30    387s] Running Spiral with 1 thread in Normal Mode  fetchWidth=99 
[05/17 17:15:30    387s] Move report: legalization moves 9 insts, mean move: 1.17 um, max move: 2.31 um spiral
[05/17 17:15:30    387s] 	Max move on inst (postCTSsetupFE_OFC135_mcs4_core_n_25275): (447.60, 456.98) --> (448.20, 458.69)
[05/17 17:15:30    387s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/17 17:15:30    387s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/17 17:15:30    387s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1942.0MB) @(0:06:27 - 0:06:27).
[05/17 17:15:30    387s] Move report: Detail placement moves 9 insts, mean move: 1.17 um, max move: 2.31 um 
[05/17 17:15:30    387s] 	Max move on inst (postCTSsetupFE_OFC135_mcs4_core_n_25275): (447.60, 456.98) --> (448.20, 458.69)
[05/17 17:15:30    387s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1942.0MB
[05/17 17:15:30    387s] Statistics of distance of Instance movement in refine placement:
[05/17 17:15:30    387s]   maximum (X+Y) =         2.31 um
[05/17 17:15:30    387s]   inst (postCTSsetupFE_OFC135_mcs4_core_n_25275) with max move: (447.6, 456.98) -> (448.2, 458.69)
[05/17 17:15:30    387s]   mean    (X+Y) =         1.17 um
[05/17 17:15:30    387s] Summary Report:
[05/17 17:15:30    387s] Instances move: 9 (out of 1934 movable)
[05/17 17:15:30    387s] Instances flipped: 0
[05/17 17:15:30    387s] Mean displacement: 1.17 um
[05/17 17:15:30    387s] Max displacement: 2.31 um (Instance: postCTSsetupFE_OFC135_mcs4_core_n_25275) (447.6, 456.98) -> (448.2, 458.69)
[05/17 17:15:30    387s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[05/17 17:15:30    387s] Total instances moved : 9
[05/17 17:15:30    387s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.060, REAL:0.085, MEM:1942.0M, EPOCH TIME: 1747516530.263397
[05/17 17:15:30    387s] Total net bbox length = 4.264e+04 (2.175e+04 2.089e+04) (ext = 2.332e+03)
[05/17 17:15:30    387s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1942.0MB
[05/17 17:15:30    387s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1942.0MB) @(0:06:27 - 0:06:27).
[05/17 17:15:30    387s] *** Finished refinePlace (0:06:27 mem=1942.0M) ***
[05/17 17:15:30    387s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.10379.11
[05/17 17:15:30    387s] OPERPROF: Finished RefinePlace at level 1, CPU:0.070, REAL:0.104, MEM:1942.0M, EPOCH TIME: 1747516530.266925
[05/17 17:15:30    387s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1942.0M, EPOCH TIME: 1747516530.277139
[05/17 17:15:30    387s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:1939.0M, EPOCH TIME: 1747516530.286503
[05/17 17:15:30    387s] *** maximum move = 2.31 um ***
[05/17 17:15:30    387s] *** Finished re-routing un-routed nets (1939.0M) ***
[05/17 17:15:30    387s] OPERPROF: Starting DPlace-Init at level 1, MEM:1939.0M, EPOCH TIME: 1747516530.296417
[05/17 17:15:30    387s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1939.0M, EPOCH TIME: 1747516530.307804
[05/17 17:15:30    387s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.045, MEM:1939.0M, EPOCH TIME: 1747516530.352989
[05/17 17:15:30    387s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1939.0M, EPOCH TIME: 1747516530.353186
[05/17 17:15:30    387s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1939.0M, EPOCH TIME: 1747516530.353259
[05/17 17:15:30    387s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1939.0M, EPOCH TIME: 1747516530.356911
[05/17 17:15:30    387s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1939.0M, EPOCH TIME: 1747516530.357102
[05/17 17:15:30    387s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.061, MEM:1939.0M, EPOCH TIME: 1747516530.357219
[05/17 17:15:30    387s] 
[05/17 17:15:30    387s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1939.0M) ***
[05/17 17:15:30    387s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.10379.17
[05/17 17:15:30    387s] *** AreaOpt #4 [finish] : cpu/real = 0:00:00.9/0:00:01.1 (0.9), totSession cpu/real = 0:06:27.5/0:42:27.6 (0.2), mem = 1939.0M
[05/17 17:15:30    387s] 
[05/17 17:15:30    387s] =============================================================================================
[05/17 17:15:30    387s]  Step TAT Report for AreaOpt #4                                                 21.12-s106_1
[05/17 17:15:30    387s] =============================================================================================
[05/17 17:15:30    387s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:15:30    387s] ---------------------------------------------------------------------------------------------
[05/17 17:15:30    387s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.7
[05/17 17:15:30    387s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:15:30    387s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   6.7 % )     0:00:00.1 /  0:00:00.1    1.0
[05/17 17:15:30    387s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:15:30    387s] [ OptSingleIteration     ]      7   0:00:00.1  (   5.2 % )     0:00:00.4 /  0:00:00.3    0.9
[05/17 17:15:30    387s] [ OptGetWeight           ]    105   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:15:30    387s] [ OptEval                ]    105   0:00:00.2  (  19.4 % )     0:00:00.2 /  0:00:00.2    0.9
[05/17 17:15:30    387s] [ OptCommit              ]    105   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:15:30    387s] [ PostCommitDelayUpdate  ]    105   0:00:00.0  (   1.4 % )     0:00:00.1 /  0:00:00.1    0.9
[05/17 17:15:30    387s] [ IncrDelayCalc          ]     32   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.0    0.5
[05/17 17:15:30    387s] [ RefinePlace            ]      1   0:00:00.3  (  27.0 % )     0:00:00.3 /  0:00:00.2    0.7
[05/17 17:15:30    387s] [ IncrTimingUpdate       ]      8   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    0.9
[05/17 17:15:30    387s] [ MISC                   ]          0:00:00.3  (  31.0 % )     0:00:00.3 /  0:00:00.3    0.9
[05/17 17:15:30    387s] ---------------------------------------------------------------------------------------------
[05/17 17:15:30    387s]  AreaOpt #4 TOTAL                   0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:00.9    0.9
[05/17 17:15:30    387s] ---------------------------------------------------------------------------------------------
[05/17 17:15:30    387s] 
[05/17 17:15:30    387s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1920.0M, EPOCH TIME: 1747516530.387935
[05/17 17:15:30    387s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.013, MEM:1859.0M, EPOCH TIME: 1747516530.400565
[05/17 17:15:30    387s] TotalInstCnt at PhyDesignMc Destruction: 1,954
[05/17 17:15:30    387s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1858.96M, totSessionCpu=0:06:27).
[05/17 17:15:30    387s] postCtsLateCongRepair #1 0
[05/17 17:15:30    387s] postCtsLateCongRepair #1 0
[05/17 17:15:30    387s] postCtsLateCongRepair #1 0
[05/17 17:15:30    387s] postCtsLateCongRepair #1 0
[05/17 17:15:30    387s] Starting local wire reclaim
[05/17 17:15:30    387s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1859.0M, EPOCH TIME: 1747516530.472025
[05/17 17:15:30    387s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1859.0M, EPOCH TIME: 1747516530.472146
[05/17 17:15:30    387s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1859.0M, EPOCH TIME: 1747516530.472252
[05/17 17:15:30    387s] z: 2, totalTracks: 1
[05/17 17:15:30    387s] z: 4, totalTracks: 1
[05/17 17:15:30    387s] z: 6, totalTracks: 1
[05/17 17:15:30    387s] z: 8, totalTracks: 1
[05/17 17:15:30    387s] #spOpts: N=45 gp_ipad=5 hrOri=1 hrSnap=1 
[05/17 17:15:30    387s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1859.0M, EPOCH TIME: 1747516530.477149
[05/17 17:15:30    387s] 
[05/17 17:15:30    387s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:15:30    387s] 
[05/17 17:15:30    387s]  Skipping Bad Lib Cell Checking (CMU) !
[05/17 17:15:30    387s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.032, MEM:1859.0M, EPOCH TIME: 1747516530.509314
[05/17 17:15:30    387s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1859.0M, EPOCH TIME: 1747516530.509439
[05/17 17:15:30    387s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1859.0M, EPOCH TIME: 1747516530.509518
[05/17 17:15:30    387s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1859.0MB).
[05/17 17:15:30    387s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.030, REAL:0.038, MEM:1859.0M, EPOCH TIME: 1747516530.509988
[05/17 17:15:30    387s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.030, REAL:0.038, MEM:1859.0M, EPOCH TIME: 1747516530.510042
[05/17 17:15:30    387s] TDRefine: refinePlace mode is spiral
[05/17 17:15:30    387s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.10379.12
[05/17 17:15:30    387s] OPERPROF:   Starting RefinePlace at level 2, MEM:1859.0M, EPOCH TIME: 1747516530.510114
[05/17 17:15:30    387s] *** Starting refinePlace (0:06:28 mem=1859.0M) ***
[05/17 17:15:30    387s] Total net bbox length = 4.264e+04 (2.175e+04 2.089e+04) (ext = 2.332e+03)
[05/17 17:15:30    387s] 
[05/17 17:15:30    387s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:15:30    387s] OPERPROF:     Starting PlacementInitRegWireSearchTree at level 3, MEM:1859.0M, EPOCH TIME: 1747516530.512102
[05/17 17:15:30    387s]   Signal wire search tree: 1175 elements. (cpu=0:00:00.0, mem=0.0M)
[05/17 17:15:30    387s] OPERPROF:     Finished PlacementInitRegWireSearchTree at level 3, CPU:0.010, REAL:0.003, MEM:1859.0M, EPOCH TIME: 1747516530.515539
[05/17 17:15:30    387s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:15:30    387s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:15:30    387s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1859.0M, EPOCH TIME: 1747516530.519601
[05/17 17:15:30    387s] Starting refinePlace ...
[05/17 17:15:30    387s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:15:30    387s] One DDP V2 for no tweak run.
[05/17 17:15:30    387s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:1859.0M, EPOCH TIME: 1747516530.521699
[05/17 17:15:30    387s] OPERPROF:         Starting spMPad at level 5, MEM:1859.0M, EPOCH TIME: 1747516530.525295
[05/17 17:15:30    387s] OPERPROF:           Starting spContextMPad at level 6, MEM:1859.0M, EPOCH TIME: 1747516530.525558
[05/17 17:15:30    387s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:1859.0M, EPOCH TIME: 1747516530.525628
[05/17 17:15:30    387s] MP Top (1934): mp=1.208. U=0.059.
[05/17 17:15:30    387s] OPERPROF:         Finished spMPad at level 5, CPU:0.000, REAL:0.012, MEM:1859.0M, EPOCH TIME: 1747516530.537603
[05/17 17:15:30    387s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:1859.0M, EPOCH TIME: 1747516530.540852
[05/17 17:15:30    387s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:1859.0M, EPOCH TIME: 1747516530.540991
[05/17 17:15:30    387s] OPERPROF:             Starting InitSKP at level 7, MEM:1859.0M, EPOCH TIME: 1747516530.541353
[05/17 17:15:30    387s] no activity file in design. spp won't run.
[05/17 17:15:30    387s] no activity file in design. spp won't run.
[05/17 17:15:30    387s] *** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
[05/17 17:15:30    387s] OPERPROF:             Finished InitSKP at level 7, CPU:0.100, REAL:0.105, MEM:1859.0M, EPOCH TIME: 1747516530.646064
[05/17 17:15:30    387s] Timing cost in AAE based: 74.2023614942445420
[05/17 17:15:30    387s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.120, REAL:0.120, MEM:1859.0M, EPOCH TIME: 1747516530.661069
[05/17 17:15:30    387s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.120, REAL:0.121, MEM:1859.0M, EPOCH TIME: 1747516530.661438
[05/17 17:15:30    387s] SKP cleared!
[05/17 17:15:30    387s] AAE Timing clean up.
[05/17 17:15:30    387s] Tweakage: fix icg 1, fix clk 0.
[05/17 17:15:30    387s] Tweakage: density cost 1, scale 0.4.
[05/17 17:15:30    387s] Tweakage: activity cost 0, scale 1.0.
[05/17 17:15:30    387s] Tweakage: timing cost on, scale 1.0.
[05/17 17:15:30    387s] OPERPROF:         Starting CoreOperation at level 5, MEM:1859.0M, EPOCH TIME: 1747516530.664752
[05/17 17:15:30    387s] Tweakage swap 17 pairs.
[05/17 17:15:30    387s] Tweakage swap 8 pairs.
[05/17 17:15:30    387s] Tweakage swap 47 pairs.
[05/17 17:15:30    387s] Tweakage swap 25 pairs.
[05/17 17:15:30    387s] Tweakage swap 2 pairs.
[05/17 17:15:30    387s] Tweakage swap 0 pairs.
[05/17 17:15:30    387s] Tweakage swap 12 pairs.
[05/17 17:15:30    387s] Tweakage swap 8 pairs.
[05/17 17:15:30    387s] Tweakage swap 0 pairs.
[05/17 17:15:30    387s] Tweakage swap 0 pairs.
[05/17 17:15:30    387s] Tweakage swap 3 pairs.
[05/17 17:15:30    387s] Tweakage swap 0 pairs.
[05/17 17:15:30    387s] Tweakage swap 6 pairs.
[05/17 17:15:30    387s] Tweakage swap 7 pairs.
[05/17 17:15:30    387s] Tweakage swap 19 pairs.
[05/17 17:15:30    387s] Tweakage swap 6 pairs.
[05/17 17:15:30    387s] Tweakage swap 0 pairs.
[05/17 17:15:30    387s] Tweakage swap 0 pairs.
[05/17 17:15:30    387s] Tweakage swap 3 pairs.
[05/17 17:15:30    387s] Tweakage swap 0 pairs.
[05/17 17:15:30    387s] Tweakage swap 0 pairs.
[05/17 17:15:30    387s] Tweakage swap 0 pairs.
[05/17 17:15:30    387s] Tweakage swap 0 pairs.
[05/17 17:15:30    387s] Tweakage swap 0 pairs.
[05/17 17:15:30    388s] Tweakage move 233 insts.
[05/17 17:15:30    388s] Tweakage move 106 insts.
[05/17 17:15:31    388s] Tweakage move 58 insts.
[05/17 17:15:31    388s] Tweakage move 20 insts.
[05/17 17:15:31    388s] OPERPROF:         Finished CoreOperation at level 5, CPU:0.330, REAL:0.345, MEM:1859.0M, EPOCH TIME: 1747516531.009980
[05/17 17:15:31    388s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.460, REAL:0.492, MEM:1859.0M, EPOCH TIME: 1747516531.013295
[05/17 17:15:31    388s] Move report: Congestion aware Tweak moves 435 insts, mean move: 2.98 um, max move: 32.21 um 
[05/17 17:15:31    388s] 	Max move on inst (postCTSsetupFE_OFC145_poc_pad_w): (472.40, 431.33) --> (485.80, 412.52)
[05/17 17:15:31    388s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.5, real=0:00:01.0, mem=1859.0mb) @(0:06:28 - 0:06:28).
[05/17 17:15:31    388s] 
[05/17 17:15:31    388s] Running Spiral with 1 thread in Normal Mode  fetchWidth=99 
[05/17 17:15:31    388s] Move report: legalization moves 5 insts, mean move: 2.31 um, max move: 3.51 um spiral
[05/17 17:15:31    388s] 	Max move on inst (postCTSdrvFE_OFC96_mcs4_core_n_22333): (371.20, 424.49) --> (369.40, 422.78)
[05/17 17:15:31    388s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/17 17:15:31    388s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/17 17:15:31    388s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1862.0MB) @(0:06:28 - 0:06:28).
[05/17 17:15:31    388s] Move report: Detail placement moves 435 insts, mean move: 2.98 um, max move: 32.21 um 
[05/17 17:15:31    388s] 	Max move on inst (postCTSsetupFE_OFC145_poc_pad_w): (472.40, 431.33) --> (485.80, 412.52)
[05/17 17:15:31    388s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1862.0MB
[05/17 17:15:31    388s] Statistics of distance of Instance movement in refine placement:
[05/17 17:15:31    388s]   maximum (X+Y) =        32.21 um
[05/17 17:15:31    388s]   inst (postCTSsetupFE_OFC145_poc_pad_w) with max move: (472.4, 431.33) -> (485.8, 412.52)
[05/17 17:15:31    388s]   mean    (X+Y) =         2.98 um
[05/17 17:15:31    388s] Summary Report:
[05/17 17:15:31    388s] Instances move: 435 (out of 1934 movable)
[05/17 17:15:31    388s] Instances flipped: 0
[05/17 17:15:31    388s] Mean displacement: 2.98 um
[05/17 17:15:31    388s] Max displacement: 32.21 um (Instance: postCTSsetupFE_OFC145_poc_pad_w) (472.4, 431.33) -> (485.8, 412.52)
[05/17 17:15:31    388s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
[05/17 17:15:31    388s] Total instances moved : 435
[05/17 17:15:31    388s] Ripped up 887 affected routes.
[05/17 17:15:31    388s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.540, REAL:0.576, MEM:1862.0M, EPOCH TIME: 1747516531.096046
[05/17 17:15:31    388s] Total net bbox length = 4.228e+04 (2.155e+04 2.073e+04) (ext = 2.346e+03)
[05/17 17:15:31    388s] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1862.0MB
[05/17 17:15:31    388s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=1862.0MB) @(0:06:28 - 0:06:28).
[05/17 17:15:31    388s] *** Finished refinePlace (0:06:28 mem=1862.0M) ***
[05/17 17:15:31    388s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.10379.12
[05/17 17:15:31    388s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.550, REAL:0.590, MEM:1862.0M, EPOCH TIME: 1747516531.099835
[05/17 17:15:31    388s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1862.0M, EPOCH TIME: 1747516531.099902
[05/17 17:15:31    388s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.008, MEM:1859.0M, EPOCH TIME: 1747516531.107572
[05/17 17:15:31    388s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.580, REAL:0.636, MEM:1859.0M, EPOCH TIME: 1747516531.107704
[05/17 17:15:31    388s] eGR doReRoute: optGuide
[05/17 17:15:31    388s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1859.0M, EPOCH TIME: 1747516531.134838
[05/17 17:15:31    388s] All LLGs are deleted
[05/17 17:15:31    388s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1859.0M, EPOCH TIME: 1747516531.134967
[05/17 17:15:31    388s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1859.0M, EPOCH TIME: 1747516531.135707
[05/17 17:15:31    388s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1859.0M, EPOCH TIME: 1747516531.135896
[05/17 17:15:31    388s] ### Creating LA Mngr. totSessionCpu=0:06:28 mem=1859.0M
[05/17 17:15:31    388s] ### Creating LA Mngr, finished. totSessionCpu=0:06:28 mem=1859.0M
[05/17 17:15:31    388s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1859.02 MB )
[05/17 17:15:31    388s] (I)      ==================== Layers =====================
[05/17 17:15:31    388s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:15:31    388s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/17 17:15:31    388s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:15:31    388s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/17 17:15:31    388s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/17 17:15:31    388s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/17 17:15:31    388s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/17 17:15:31    388s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/17 17:15:31    388s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/17 17:15:31    388s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/17 17:15:31    388s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/17 17:15:31    388s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/17 17:15:31    388s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/17 17:15:31    388s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/17 17:15:31    388s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/17 17:15:31    388s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/17 17:15:31    388s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/17 17:15:31    388s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/17 17:15:31    388s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/17 17:15:31    388s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/17 17:15:31    388s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/17 17:15:31    388s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/17 17:15:31    388s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/17 17:15:31    388s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/17 17:15:31    388s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/17 17:15:31    388s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:15:31    388s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/17 17:15:31    388s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/17 17:15:31    388s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/17 17:15:31    388s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/17 17:15:31    388s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/17 17:15:31    388s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/17 17:15:31    388s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/17 17:15:31    388s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/17 17:15:31    388s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/17 17:15:31    388s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/17 17:15:31    388s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/17 17:15:31    388s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/17 17:15:31    388s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/17 17:15:31    388s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/17 17:15:31    388s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:15:31    388s] (I)      Started Import and model ( Curr Mem: 1859.02 MB )
[05/17 17:15:31    388s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:15:31    388s] (I)      == Non-default Options ==
[05/17 17:15:31    388s] (I)      Maximum routing layer                              : 11
[05/17 17:15:31    388s] (I)      Number of threads                                  : 1
[05/17 17:15:31    388s] (I)      Method to set GCell size                           : row
[05/17 17:15:31    388s] (I)      Counted 3515 PG shapes. We will not process PG shapes layer by layer.
[05/17 17:15:31    388s] (I)      Use row-based GCell size
[05/17 17:15:31    388s] (I)      Use row-based GCell align
[05/17 17:15:31    388s] (I)      layer 0 area = 80000
[05/17 17:15:31    388s] (I)      layer 1 area = 80000
[05/17 17:15:31    388s] (I)      layer 2 area = 80000
[05/17 17:15:31    388s] (I)      layer 3 area = 80000
[05/17 17:15:31    388s] (I)      layer 4 area = 80000
[05/17 17:15:31    388s] (I)      layer 5 area = 80000
[05/17 17:15:31    388s] (I)      layer 6 area = 80000
[05/17 17:15:31    388s] (I)      layer 7 area = 80000
[05/17 17:15:31    388s] (I)      layer 8 area = 80000
[05/17 17:15:31    388s] (I)      layer 9 area = 400000
[05/17 17:15:31    388s] (I)      layer 10 area = 400000
[05/17 17:15:31    388s] (I)      GCell unit size   : 3420
[05/17 17:15:31    388s] (I)      GCell multiplier  : 1
[05/17 17:15:31    388s] (I)      GCell row height  : 3420
[05/17 17:15:31    388s] (I)      Actual row height : 3420
[05/17 17:15:31    388s] (I)      GCell align ref   : 616000 616420
[05/17 17:15:31    388s] [NR-eGR] Track table information for default rule: 
[05/17 17:15:31    388s] [NR-eGR] Metal1 has single uniform track structure
[05/17 17:15:31    388s] [NR-eGR] Metal2 has single uniform track structure
[05/17 17:15:31    388s] [NR-eGR] Metal3 has single uniform track structure
[05/17 17:15:31    388s] [NR-eGR] Metal4 has single uniform track structure
[05/17 17:15:31    388s] [NR-eGR] Metal5 has single uniform track structure
[05/17 17:15:31    388s] [NR-eGR] Metal6 has single uniform track structure
[05/17 17:15:31    388s] [NR-eGR] Metal7 has single uniform track structure
[05/17 17:15:31    388s] [NR-eGR] Metal8 has single uniform track structure
[05/17 17:15:31    388s] [NR-eGR] Metal9 has single uniform track structure
[05/17 17:15:31    388s] [NR-eGR] Metal10 has single uniform track structure
[05/17 17:15:31    388s] [NR-eGR] Metal11 has single uniform track structure
[05/17 17:15:31    388s] (I)      ================== Default via ===================
[05/17 17:15:31    388s] (I)      +----+------------------+------------------------+
[05/17 17:15:31    388s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[05/17 17:15:31    388s] (I)      +----+------------------+------------------------+
[05/17 17:15:31    388s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[05/17 17:15:31    388s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[05/17 17:15:31    388s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[05/17 17:15:31    388s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[05/17 17:15:31    388s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[05/17 17:15:31    388s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[05/17 17:15:31    388s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[05/17 17:15:31    388s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[05/17 17:15:31    388s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[05/17 17:15:31    388s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[05/17 17:15:31    388s] (I)      +----+------------------+------------------------+
[05/17 17:15:31    388s] [NR-eGR] Read 4672 PG shapes
[05/17 17:15:31    388s] [NR-eGR] Read 0 clock shapes
[05/17 17:15:31    388s] [NR-eGR] Read 0 other shapes
[05/17 17:15:31    388s] [NR-eGR] #Routing Blockages  : 0
[05/17 17:15:31    388s] [NR-eGR] #Instance Blockages : 640
[05/17 17:15:31    388s] [NR-eGR] #PG Blockages       : 4672
[05/17 17:15:31    388s] [NR-eGR] #Halo Blockages     : 0
[05/17 17:15:31    388s] [NR-eGR] #Boundary Blockages : 0
[05/17 17:15:31    388s] [NR-eGR] #Clock Blockages    : 0
[05/17 17:15:31    388s] [NR-eGR] #Other Blockages    : 0
[05/17 17:15:31    388s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/17 17:15:31    388s] [NR-eGR] Num Prerouted Nets = 15  Num Prerouted Wires = 643
[05/17 17:15:31    388s] [NR-eGR] Read 1976 nets ( ignored 15 )
[05/17 17:15:31    388s] (I)      early_global_route_priority property id does not exist.
[05/17 17:15:31    388s] (I)      Read Num Blocks=5312  Num Prerouted Wires=643  Num CS=0
[05/17 17:15:31    388s] (I)      Layer 1 (V) : #blockages 1409 : #preroutes 233
[05/17 17:15:31    388s] (I)      Layer 2 (H) : #blockages 1124 : #preroutes 325
[05/17 17:15:31    388s] (I)      Layer 3 (V) : #blockages 1537 : #preroutes 61
[05/17 17:15:31    388s] (I)      Layer 4 (H) : #blockages 823 : #preroutes 10
[05/17 17:15:31    388s] (I)      Layer 5 (V) : #blockages 395 : #preroutes 6
[05/17 17:15:31    388s] (I)      Layer 6 (H) : #blockages 3 : #preroutes 7
[05/17 17:15:31    388s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 1
[05/17 17:15:31    388s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/17 17:15:31    388s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/17 17:15:31    388s] (I)      Layer 10 (H) : #blockages 21 : #preroutes 0
[05/17 17:15:31    388s] (I)      Number of ignored nets                =     15
[05/17 17:15:31    388s] (I)      Number of connected nets              =      0
[05/17 17:15:31    388s] (I)      Number of fixed nets                  =     15.  Ignored: Yes
[05/17 17:15:31    388s] (I)      Number of clock nets                  =     22.  Ignored: No
[05/17 17:15:31    388s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/17 17:15:31    388s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/17 17:15:31    388s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/17 17:15:31    388s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/17 17:15:31    388s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/17 17:15:31    388s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/17 17:15:31    388s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/17 17:15:31    388s] [NR-eGR] There are 6 clock nets ( 6 with NDR ).
[05/17 17:15:31    388s] (I)      Ndr track 0 does not exist
[05/17 17:15:31    388s] (I)      Ndr track 0 does not exist
[05/17 17:15:31    388s] (I)      ---------------------Grid Graph Info--------------------
[05/17 17:15:31    388s] (I)      Routing area        : (0, 0) - (2000000, 1880000)
[05/17 17:15:31    388s] (I)      Core area           : (616000, 616420) - (1379600, 1262800)
[05/17 17:15:31    388s] (I)      Site width          :   400  (dbu)
[05/17 17:15:31    388s] (I)      Row height          :  3420  (dbu)
[05/17 17:15:31    388s] (I)      GCell row height    :  3420  (dbu)
[05/17 17:15:31    388s] (I)      GCell width         :  3420  (dbu)
[05/17 17:15:31    388s] (I)      GCell height        :  3420  (dbu)
[05/17 17:15:31    388s] (I)      Grid                :   585   550    11
[05/17 17:15:31    388s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/17 17:15:31    388s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/17 17:15:31    388s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/17 17:15:31    388s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/17 17:15:31    388s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/17 17:15:31    388s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/17 17:15:31    388s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/17 17:15:31    388s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[05/17 17:15:31    388s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/17 17:15:31    388s] (I)      Total num of tracks :  4947  5000  4947  5000  4947  5000  4947  5000  4947  1999  1978
[05/17 17:15:31    388s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/17 17:15:31    388s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/17 17:15:31    388s] (I)      --------------------------------------------------------
[05/17 17:15:31    388s] 
[05/17 17:15:31    388s] [NR-eGR] ============ Routing rule table ============
[05/17 17:15:31    388s] [NR-eGR] Rule id: 0  Nets: 1934
[05/17 17:15:31    388s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/17 17:15:31    388s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/17 17:15:31    388s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/17 17:15:31    388s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/17 17:15:31    388s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/17 17:15:31    388s] [NR-eGR] Rule id: 1  Nets: 6
[05/17 17:15:31    388s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/17 17:15:31    388s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/17 17:15:31    388s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/17 17:15:31    388s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/17 17:15:31    388s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/17 17:15:31    388s] [NR-eGR] ========================================
[05/17 17:15:31    388s] [NR-eGR] 
[05/17 17:15:31    388s] (I)      =============== Blocked Tracks ===============
[05/17 17:15:31    388s] (I)      +-------+---------+----------+---------------+
[05/17 17:15:31    388s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/17 17:15:31    388s] (I)      +-------+---------+----------+---------------+
[05/17 17:15:31    388s] (I)      |     1 |       0 |        0 |         0.00% |
[05/17 17:15:31    388s] (I)      |     2 | 2750000 |   135190 |         4.92% |
[05/17 17:15:31    388s] (I)      |     3 | 2893995 |    61350 |         2.12% |
[05/17 17:15:31    388s] (I)      |     4 | 2750000 |   173513 |         6.31% |
[05/17 17:15:31    388s] (I)      |     5 | 2893995 |    49669 |         1.72% |
[05/17 17:15:31    388s] (I)      |     6 | 2750000 |    11408 |         0.41% |
[05/17 17:15:31    388s] (I)      |     7 | 2893995 |       96 |         0.00% |
[05/17 17:15:31    388s] (I)      |     8 | 2750000 |        0 |         0.00% |
[05/17 17:15:31    388s] (I)      |     9 | 2893995 |        0 |         0.00% |
[05/17 17:15:31    388s] (I)      |    10 | 1099450 |        0 |         0.00% |
[05/17 17:15:31    388s] (I)      |    11 | 1157130 |      705 |         0.06% |
[05/17 17:15:31    388s] (I)      +-------+---------+----------+---------------+
[05/17 17:15:31    388s] (I)      Finished Import and model ( CPU: 0.31 sec, Real: 0.34 sec, Curr Mem: 1902.67 MB )
[05/17 17:15:31    388s] (I)      Reset routing kernel
[05/17 17:15:31    388s] (I)      Started Global Routing ( Curr Mem: 1902.67 MB )
[05/17 17:15:31    388s] (I)      totalPins=7458  totalGlobalPin=7427 (99.58%)
[05/17 17:15:31    388s] (I)      total 2D Cap : 5426777 = (2834629 H, 2592148 V)
[05/17 17:15:31    388s] [NR-eGR] Layer group 1: route 6 net(s) in layer range [3, 4]
[05/17 17:15:31    388s] (I)      
[05/17 17:15:31    388s] (I)      ============  Phase 1a Route ============
[05/17 17:15:31    388s] (I)      Usage: 1604 = (691 H, 913 V) = (0.02% H, 0.04% V) = (1.182e+03um H, 1.561e+03um V)
[05/17 17:15:31    388s] (I)      
[05/17 17:15:31    388s] (I)      ============  Phase 1b Route ============
[05/17 17:15:31    388s] (I)      Usage: 1604 = (691 H, 913 V) = (0.02% H, 0.04% V) = (1.182e+03um H, 1.561e+03um V)
[05/17 17:15:31    388s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.742840e+03um
[05/17 17:15:31    388s] (I)      
[05/17 17:15:31    388s] (I)      ============  Phase 1c Route ============
[05/17 17:15:31    388s] (I)      Usage: 1604 = (691 H, 913 V) = (0.02% H, 0.04% V) = (1.182e+03um H, 1.561e+03um V)
[05/17 17:15:31    388s] (I)      
[05/17 17:15:31    388s] (I)      ============  Phase 1d Route ============
[05/17 17:15:31    388s] (I)      Usage: 1604 = (691 H, 913 V) = (0.02% H, 0.04% V) = (1.182e+03um H, 1.561e+03um V)
[05/17 17:15:31    388s] (I)      
[05/17 17:15:31    388s] (I)      ============  Phase 1e Route ============
[05/17 17:15:31    388s] (I)      Usage: 1604 = (691 H, 913 V) = (0.02% H, 0.04% V) = (1.182e+03um H, 1.561e+03um V)
[05/17 17:15:31    388s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.742840e+03um
[05/17 17:15:31    388s] (I)      
[05/17 17:15:31    388s] (I)      ============  Phase 1l Route ============
[05/17 17:15:31    388s] (I)      total 2D Cap : 24428088 = (12624612 H, 11803476 V)
[05/17 17:15:31    388s] [NR-eGR] Layer group 2: route 1934 net(s) in layer range [2, 11]
[05/17 17:15:31    388s] (I)      
[05/17 17:15:31    388s] (I)      ============  Phase 1a Route ============
[05/17 17:15:31    388s] (I)      Usage: 27093 = (13970 H, 13123 V) = (0.11% H, 0.11% V) = (2.389e+04um H, 2.244e+04um V)
[05/17 17:15:31    388s] (I)      
[05/17 17:15:31    388s] (I)      ============  Phase 1b Route ============
[05/17 17:15:31    388s] (I)      Usage: 27093 = (13970 H, 13123 V) = (0.11% H, 0.11% V) = (2.389e+04um H, 2.244e+04um V)
[05/17 17:15:31    388s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.632903e+04um
[05/17 17:15:31    388s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/17 17:15:31    388s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/17 17:15:31    388s] (I)      
[05/17 17:15:31    388s] (I)      ============  Phase 1c Route ============
[05/17 17:15:31    388s] (I)      Usage: 27093 = (13970 H, 13123 V) = (0.11% H, 0.11% V) = (2.389e+04um H, 2.244e+04um V)
[05/17 17:15:31    388s] (I)      
[05/17 17:15:31    388s] (I)      ============  Phase 1d Route ============
[05/17 17:15:31    388s] (I)      Usage: 27093 = (13970 H, 13123 V) = (0.11% H, 0.11% V) = (2.389e+04um H, 2.244e+04um V)
[05/17 17:15:31    388s] (I)      
[05/17 17:15:31    388s] (I)      ============  Phase 1e Route ============
[05/17 17:15:31    388s] (I)      Usage: 27093 = (13970 H, 13123 V) = (0.11% H, 0.11% V) = (2.389e+04um H, 2.244e+04um V)
[05/17 17:15:31    388s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.632903e+04um
[05/17 17:15:31    388s] (I)      
[05/17 17:15:31    388s] (I)      ============  Phase 1l Route ============
[05/17 17:15:31    388s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/17 17:15:31    388s] (I)      Layer  2:    2618196     14139         0      105174     2640787    ( 3.83%) 
[05/17 17:15:31    388s] (I)      Layer  3:    2830387     15882         0       44154     2846646    ( 1.53%) 
[05/17 17:15:31    388s] (I)      Layer  4:    2589929      5305         0      116656     2629305    ( 4.25%) 
[05/17 17:15:31    388s] (I)      Layer  5:    2840533       141         0       38781     2852019    ( 1.34%) 
[05/17 17:15:31    388s] (I)      Layer  6:    2733666         2         0        6857     2739104    ( 0.25%) 
[05/17 17:15:31    388s] (I)      Layer  7:    2888961        12         0          36     2890764    ( 0.00%) 
[05/17 17:15:31    388s] (I)      Layer  8:    2745000        82         0           0     2745961    ( 0.00%) 
[05/17 17:15:31    388s] (I)      Layer  9:    2889048         0         0           0     2890800    ( 0.00%) 
[05/17 17:15:31    388s] (I)      Layer 10:    1097451         0         0           0     1098384    ( 0.00%) 
[05/17 17:15:31    388s] (I)      Layer 11:    1154611         0         0         270     1156050    ( 0.02%) 
[05/17 17:15:31    388s] (I)      Total:      24387782     35563         0      311927    24489817    ( 1.26%) 
[05/17 17:15:31    388s] (I)      
[05/17 17:15:31    388s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/17 17:15:31    388s] [NR-eGR]                        OverCon            
[05/17 17:15:31    388s] [NR-eGR]                         #Gcell     %Gcell
[05/17 17:15:31    388s] [NR-eGR]        Layer               (1)    OverCon
[05/17 17:15:31    388s] [NR-eGR] ----------------------------------------------
[05/17 17:15:31    388s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/17 17:15:31    388s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/17 17:15:31    388s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/17 17:15:31    388s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/17 17:15:31    388s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/17 17:15:31    388s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/17 17:15:31    388s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/17 17:15:31    388s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/17 17:15:31    388s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/17 17:15:31    388s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/17 17:15:31    388s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/17 17:15:31    388s] [NR-eGR] ----------------------------------------------
[05/17 17:15:31    388s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/17 17:15:31    388s] [NR-eGR] 
[05/17 17:15:31    388s] (I)      Finished Global Routing ( CPU: 0.22 sec, Real: 0.25 sec, Curr Mem: 1902.67 MB )
[05/17 17:15:31    388s] (I)      total 2D Cap : 24431334 = (12625282 H, 11806052 V)
[05/17 17:15:31    388s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/17 17:15:31    388s] (I)      ============= Track Assignment ============
[05/17 17:15:31    388s] (I)      Started Track Assignment (1T) ( Curr Mem: 1902.67 MB )
[05/17 17:15:31    388s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/17 17:15:31    388s] (I)      Run Multi-thread track assignment
[05/17 17:15:32    388s] (I)      Finished Track Assignment (1T) ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 1915.94 MB )
[05/17 17:15:32    388s] (I)      Started Export ( Curr Mem: 1915.94 MB )
[05/17 17:15:32    388s] [NR-eGR]                  Length (um)   Vias 
[05/17 17:15:32    388s] [NR-eGR] ------------------------------------
[05/17 17:15:32    388s] [NR-eGR]  Metal1   (1H)             1   7644 
[05/17 17:15:32    388s] [NR-eGR]  Metal2   (2V)         20689  10976 
[05/17 17:15:32    388s] [NR-eGR]  Metal3   (3H)         24729   1148 
[05/17 17:15:32    388s] [NR-eGR]  Metal4   (4V)          4652     26 
[05/17 17:15:32    388s] [NR-eGR]  Metal5   (5H)           177      5 
[05/17 17:15:32    388s] [NR-eGR]  Metal6   (6V)             2      4 
[05/17 17:15:32    388s] [NR-eGR]  Metal7   (7H)             6      4 
[05/17 17:15:32    388s] [NR-eGR]  Metal8   (8V)            47      0 
[05/17 17:15:32    388s] [NR-eGR]  Metal9   (9H)             0      0 
[05/17 17:15:32    388s] [NR-eGR]  Metal10  (10V)            0      0 
[05/17 17:15:32    388s] [NR-eGR]  Metal11  (11H)            0      0 
[05/17 17:15:32    388s] [NR-eGR] ------------------------------------
[05/17 17:15:32    388s] [NR-eGR]           Total        50304  19807 
[05/17 17:15:32    388s] [NR-eGR] --------------------------------------------------------------------------
[05/17 17:15:32    388s] [NR-eGR] Total half perimeter of net bounding box: 42277um
[05/17 17:15:32    388s] [NR-eGR] Total length: 50304um, number of vias: 19807
[05/17 17:15:32    388s] [NR-eGR] --------------------------------------------------------------------------
[05/17 17:15:32    388s] [NR-eGR] Total eGR-routed clock nets wire length: 2834um, number of vias: 1765
[05/17 17:15:32    388s] [NR-eGR] --------------------------------------------------------------------------
[05/17 17:15:32    389s] (I)      Finished Export ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 1897.93 MB )
[05/17 17:15:32    389s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.89 sec, Real: 0.96 sec, Curr Mem: 1835.93 MB )
[05/17 17:15:32    389s] (I)      ======================================= Runtime Summary =======================================
[05/17 17:15:32    389s] (I)       Step                                          %        Start       Finish      Real       CPU 
[05/17 17:15:32    389s] (I)      -----------------------------------------------------------------------------------------------
[05/17 17:15:32    389s] (I)       Early Global Route kernel               100.00%  2273.77 sec  2274.73 sec  0.96 sec  0.89 sec 
[05/17 17:15:32    389s] (I)       +-Import and model                       35.25%  2273.77 sec  2274.11 sec  0.34 sec  0.31 sec 
[05/17 17:15:32    389s] (I)       | +-Create place DB                       0.74%  2273.78 sec  2273.78 sec  0.01 sec  0.01 sec 
[05/17 17:15:32    389s] (I)       | | +-Import place data                   0.73%  2273.78 sec  2273.78 sec  0.01 sec  0.01 sec 
[05/17 17:15:32    389s] (I)       | | | +-Read instances and placement      0.20%  2273.78 sec  2273.78 sec  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)       | | | +-Read nets                         0.47%  2273.78 sec  2273.78 sec  0.00 sec  0.01 sec 
[05/17 17:15:32    389s] (I)       | +-Create route DB                      27.72%  2273.78 sec  2274.05 sec  0.27 sec  0.25 sec 
[05/17 17:15:32    389s] (I)       | | +-Import route data (1T)             27.50%  2273.78 sec  2274.05 sec  0.27 sec  0.25 sec 
[05/17 17:15:32    389s] (I)       | | | +-Read blockages ( Layer 2-11 )     0.55%  2273.79 sec  2273.80 sec  0.01 sec  0.00 sec 
[05/17 17:15:32    389s] (I)       | | | | +-Read routing blockages          0.00%  2273.79 sec  2273.79 sec  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)       | | | | +-Read instance blockages         0.07%  2273.79 sec  2273.79 sec  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)       | | | | +-Read PG blockages               0.06%  2273.79 sec  2273.79 sec  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)       | | | | +-Read clock blockages            0.00%  2273.79 sec  2273.79 sec  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)       | | | | +-Read other blockages            0.00%  2273.79 sec  2273.79 sec  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)       | | | | +-Read halo blockages             0.01%  2273.79 sec  2273.79 sec  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)       | | | | +-Read boundary cut boxes         0.00%  2273.79 sec  2273.79 sec  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)       | | | +-Read blackboxes                   0.00%  2273.80 sec  2273.80 sec  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)       | | | +-Read prerouted                    0.43%  2273.80 sec  2273.80 sec  0.00 sec  0.01 sec 
[05/17 17:15:32    389s] (I)       | | | +-Read unlegalized nets             0.03%  2273.80 sec  2273.80 sec  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)       | | | +-Read nets                         0.11%  2273.80 sec  2273.80 sec  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)       | | | +-Set up via pillars                0.00%  2273.80 sec  2273.80 sec  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)       | | | +-Initialize 3D grid graph          1.59%  2273.80 sec  2273.82 sec  0.02 sec  0.01 sec 
[05/17 17:15:32    389s] (I)       | | | +-Model blockage capacity          23.81%  2273.82 sec  2274.05 sec  0.23 sec  0.23 sec 
[05/17 17:15:32    389s] (I)       | | | | +-Initialize 3D capacity         22.49%  2273.82 sec  2274.04 sec  0.22 sec  0.22 sec 
[05/17 17:15:32    389s] (I)       | +-Read aux data                         0.00%  2274.05 sec  2274.05 sec  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)       | +-Others data preparation               0.43%  2274.05 sec  2274.05 sec  0.00 sec  0.01 sec 
[05/17 17:15:32    389s] (I)       | +-Create route kernel                   6.21%  2274.05 sec  2274.11 sec  0.06 sec  0.04 sec 
[05/17 17:15:32    389s] (I)       +-Global Routing                         25.87%  2274.12 sec  2274.36 sec  0.25 sec  0.22 sec 
[05/17 17:15:32    389s] (I)       | +-Initialization                        0.51%  2274.12 sec  2274.12 sec  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)       | +-Net group 1                           3.13%  2274.12 sec  2274.15 sec  0.03 sec  0.02 sec 
[05/17 17:15:32    389s] (I)       | | +-Generate topology                   0.04%  2274.12 sec  2274.12 sec  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)       | | +-Phase 1a                            0.34%  2274.14 sec  2274.14 sec  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)       | | | +-Pattern routing (1T)              0.31%  2274.14 sec  2274.14 sec  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)       | | +-Phase 1b                            0.38%  2274.14 sec  2274.14 sec  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)       | | +-Phase 1c                            0.00%  2274.14 sec  2274.14 sec  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)       | | +-Phase 1d                            0.00%  2274.14 sec  2274.14 sec  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)       | | +-Phase 1e                            0.45%  2274.14 sec  2274.15 sec  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)       | | | +-Route legalization                0.03%  2274.14 sec  2274.15 sec  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)       | | | | +-Legalize Blockage Violations    0.01%  2274.14 sec  2274.14 sec  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)       | | +-Phase 1l                            0.13%  2274.15 sec  2274.15 sec  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)       | | | +-Layer assignment (1T)             0.11%  2274.15 sec  2274.15 sec  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)       | +-Net group 2                          13.26%  2274.15 sec  2274.28 sec  0.13 sec  0.12 sec 
[05/17 17:15:32    389s] (I)       | | +-Generate topology                   0.26%  2274.15 sec  2274.15 sec  0.00 sec  0.01 sec 
[05/17 17:15:32    389s] (I)       | | +-Phase 1a                            1.40%  2274.20 sec  2274.22 sec  0.01 sec  0.01 sec 
[05/17 17:15:32    389s] (I)       | | | +-Pattern routing (1T)              1.04%  2274.20 sec  2274.21 sec  0.01 sec  0.01 sec 
[05/17 17:15:32    389s] (I)       | | | +-Add via demand to 2D              0.31%  2274.21 sec  2274.22 sec  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)       | | +-Phase 1b                            0.32%  2274.22 sec  2274.22 sec  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)       | | +-Phase 1c                            0.00%  2274.22 sec  2274.22 sec  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)       | | +-Phase 1d                            0.00%  2274.22 sec  2274.22 sec  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)       | | +-Phase 1e                            0.31%  2274.22 sec  2274.22 sec  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)       | | | +-Route legalization                0.00%  2274.22 sec  2274.22 sec  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)       | | +-Phase 1l                            5.83%  2274.22 sec  2274.28 sec  0.06 sec  0.06 sec 
[05/17 17:15:32    389s] (I)       | | | +-Layer assignment (1T)             2.60%  2274.25 sec  2274.28 sec  0.03 sec  0.02 sec 
[05/17 17:15:32    389s] (I)       | +-Clean cong LA                         0.00%  2274.28 sec  2274.28 sec  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)       +-Export 3D cong map                     13.33%  2274.36 sec  2274.49 sec  0.13 sec  0.13 sec 
[05/17 17:15:32    389s] (I)       | +-Export 2D cong map                    1.39%  2274.48 sec  2274.49 sec  0.01 sec  0.01 sec 
[05/17 17:15:32    389s] (I)       +-Extract Global 3D Wires                 0.10%  2274.50 sec  2274.50 sec  0.00 sec  0.01 sec 
[05/17 17:15:32    389s] (I)       +-Track Assignment (1T)                  16.09%  2274.50 sec  2274.65 sec  0.16 sec  0.15 sec 
[05/17 17:15:32    389s] (I)       | +-Initialization                        0.01%  2274.50 sec  2274.50 sec  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)       | +-Track Assignment Kernel              15.66%  2274.50 sec  2274.65 sec  0.15 sec  0.15 sec 
[05/17 17:15:32    389s] (I)       | +-Free Memory                           0.00%  2274.65 sec  2274.65 sec  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)       +-Export                                  7.45%  2274.65 sec  2274.72 sec  0.07 sec  0.06 sec 
[05/17 17:15:32    389s] (I)       | +-Export DB wires                       1.49%  2274.66 sec  2274.67 sec  0.01 sec  0.01 sec 
[05/17 17:15:32    389s] (I)       | | +-Export all nets                     1.08%  2274.66 sec  2274.67 sec  0.01 sec  0.01 sec 
[05/17 17:15:32    389s] (I)       | | +-Set wire vias                       0.29%  2274.67 sec  2274.67 sec  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)       | +-Report wirelength                     1.59%  2274.67 sec  2274.69 sec  0.02 sec  0.01 sec 
[05/17 17:15:32    389s] (I)       | +-Update net boxes                      0.60%  2274.69 sec  2274.69 sec  0.01 sec  0.01 sec 
[05/17 17:15:32    389s] (I)       | +-Update timing                         3.37%  2274.69 sec  2274.72 sec  0.03 sec  0.03 sec 
[05/17 17:15:32    389s] (I)       +-Postprocess design                      0.86%  2274.72 sec  2274.73 sec  0.01 sec  0.01 sec 
[05/17 17:15:32    389s] (I)      ===================== Summary by functions =====================
[05/17 17:15:32    389s] (I)       Lv  Step                                 %      Real       CPU 
[05/17 17:15:32    389s] (I)      ----------------------------------------------------------------
[05/17 17:15:32    389s] (I)        0  Early Global Route kernel      100.00%  0.96 sec  0.89 sec 
[05/17 17:15:32    389s] (I)        1  Import and model                35.25%  0.34 sec  0.31 sec 
[05/17 17:15:32    389s] (I)        1  Global Routing                  25.87%  0.25 sec  0.22 sec 
[05/17 17:15:32    389s] (I)        1  Track Assignment (1T)           16.09%  0.16 sec  0.15 sec 
[05/17 17:15:32    389s] (I)        1  Export 3D cong map              13.33%  0.13 sec  0.13 sec 
[05/17 17:15:32    389s] (I)        1  Export                           7.45%  0.07 sec  0.06 sec 
[05/17 17:15:32    389s] (I)        1  Postprocess design               0.86%  0.01 sec  0.01 sec 
[05/17 17:15:32    389s] (I)        1  Extract Global 3D Wires          0.10%  0.00 sec  0.01 sec 
[05/17 17:15:32    389s] (I)        2  Create route DB                 27.72%  0.27 sec  0.25 sec 
[05/17 17:15:32    389s] (I)        2  Track Assignment Kernel         15.66%  0.15 sec  0.15 sec 
[05/17 17:15:32    389s] (I)        2  Net group 2                     13.26%  0.13 sec  0.12 sec 
[05/17 17:15:32    389s] (I)        2  Create route kernel              6.21%  0.06 sec  0.04 sec 
[05/17 17:15:32    389s] (I)        2  Update timing                    3.37%  0.03 sec  0.03 sec 
[05/17 17:15:32    389s] (I)        2  Net group 1                      3.13%  0.03 sec  0.02 sec 
[05/17 17:15:32    389s] (I)        2  Report wirelength                1.59%  0.02 sec  0.01 sec 
[05/17 17:15:32    389s] (I)        2  Export DB wires                  1.49%  0.01 sec  0.01 sec 
[05/17 17:15:32    389s] (I)        2  Export 2D cong map               1.39%  0.01 sec  0.01 sec 
[05/17 17:15:32    389s] (I)        2  Create place DB                  0.74%  0.01 sec  0.01 sec 
[05/17 17:15:32    389s] (I)        2  Update net boxes                 0.60%  0.01 sec  0.01 sec 
[05/17 17:15:32    389s] (I)        2  Initialization                   0.53%  0.01 sec  0.00 sec 
[05/17 17:15:32    389s] (I)        2  Others data preparation          0.43%  0.00 sec  0.01 sec 
[05/17 17:15:32    389s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)        3  Import route data (1T)          27.50%  0.27 sec  0.25 sec 
[05/17 17:15:32    389s] (I)        3  Phase 1l                         5.97%  0.06 sec  0.06 sec 
[05/17 17:15:32    389s] (I)        3  Phase 1a                         1.74%  0.02 sec  0.01 sec 
[05/17 17:15:32    389s] (I)        3  Export all nets                  1.08%  0.01 sec  0.01 sec 
[05/17 17:15:32    389s] (I)        3  Phase 1e                         0.76%  0.01 sec  0.00 sec 
[05/17 17:15:32    389s] (I)        3  Import place data                0.73%  0.01 sec  0.01 sec 
[05/17 17:15:32    389s] (I)        3  Phase 1b                         0.70%  0.01 sec  0.00 sec 
[05/17 17:15:32    389s] (I)        3  Generate topology                0.31%  0.00 sec  0.01 sec 
[05/17 17:15:32    389s] (I)        3  Set wire vias                    0.29%  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)        4  Model blockage capacity         23.81%  0.23 sec  0.23 sec 
[05/17 17:15:32    389s] (I)        4  Layer assignment (1T)            2.72%  0.03 sec  0.02 sec 
[05/17 17:15:32    389s] (I)        4  Initialize 3D grid graph         1.59%  0.02 sec  0.01 sec 
[05/17 17:15:32    389s] (I)        4  Pattern routing (1T)             1.35%  0.01 sec  0.01 sec 
[05/17 17:15:32    389s] (I)        4  Read nets                        0.58%  0.01 sec  0.01 sec 
[05/17 17:15:32    389s] (I)        4  Read blockages ( Layer 2-11 )    0.55%  0.01 sec  0.00 sec 
[05/17 17:15:32    389s] (I)        4  Read prerouted                   0.43%  0.00 sec  0.01 sec 
[05/17 17:15:32    389s] (I)        4  Add via demand to 2D             0.31%  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)        4  Read instances and placement     0.20%  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)        4  Read unlegalized nets            0.03%  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)        4  Route legalization               0.03%  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)        5  Initialize 3D capacity          22.49%  0.22 sec  0.22 sec 
[05/17 17:15:32    389s] (I)        5  Read instance blockages          0.07%  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)        5  Read PG blockages                0.06%  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)        5  Legalize Blockage Violations     0.01%  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)        5  Read clock blockages             0.00%  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)        5  Read other blockages             0.00%  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/17 17:15:32    389s] Extraction called for design 'mcs4_pad_frame' of instances=1984 and nets=2008 using extraction engine 'preRoute' .
[05/17 17:15:32    389s] PreRoute RC Extraction called for design mcs4_pad_frame.
[05/17 17:15:32    389s] RC Extraction called in multi-corner(2) mode.
[05/17 17:15:32    389s] RCMode: PreRoute
[05/17 17:15:32    389s]       RC Corner Indexes            0       1   
[05/17 17:15:32    389s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/17 17:15:32    389s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/17 17:15:32    389s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/17 17:15:32    389s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/17 17:15:32    389s] Shrink Factor                : 1.00000
[05/17 17:15:32    389s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/17 17:15:32    389s] Using Quantus QRC technology file ...
[05/17 17:15:32    389s] 
[05/17 17:15:32    389s] Trim Metal Layers:
[05/17 17:15:32    389s] LayerId::1 widthSet size::1
[05/17 17:15:32    389s] LayerId::2 widthSet size::1
[05/17 17:15:32    389s] LayerId::3 widthSet size::1
[05/17 17:15:32    389s] LayerId::4 widthSet size::1
[05/17 17:15:32    389s] LayerId::5 widthSet size::1
[05/17 17:15:32    389s] LayerId::6 widthSet size::1
[05/17 17:15:32    389s] LayerId::7 widthSet size::1
[05/17 17:15:32    389s] LayerId::8 widthSet size::1
[05/17 17:15:32    389s] LayerId::9 widthSet size::1
[05/17 17:15:32    389s] LayerId::10 widthSet size::1
[05/17 17:15:32    389s] LayerId::11 widthSet size::1
[05/17 17:15:32    389s] Updating RC grid for preRoute extraction ...
[05/17 17:15:32    389s] eee: pegSigSF::1.070000
[05/17 17:15:32    389s] Initializing multi-corner resistance tables ...
[05/17 17:15:32    389s] eee: l::1 avDens::0.095806 usedTrk::4587.174559 availTrk::47880.000000 sigTrk::4587.174559
[05/17 17:15:32    389s] eee: l::2 avDens::0.038368 usedTrk::1735.379237 availTrk::45229.500000 sigTrk::1735.379237
[05/17 17:15:32    389s] eee: l::3 avDens::0.040133 usedTrk::1683.197954 availTrk::41940.000000 sigTrk::1683.197954
[05/17 17:15:32    389s] eee: l::4 avDens::0.014462 usedTrk::610.845029 availTrk::42237.000000 sigTrk::610.845029
[05/17 17:15:32    389s] eee: l::5 avDens::0.011066 usedTrk::174.297369 availTrk::15750.000000 sigTrk::174.297369
[05/17 17:15:32    389s] eee: l::6 avDens::0.022373 usedTrk::80.342690 availTrk::3591.000000 sigTrk::80.342690
[05/17 17:15:32    389s] eee: l::7 avDens::0.003011 usedTrk::0.812865 availTrk::270.000000 sigTrk::0.812865
[05/17 17:15:32    389s] eee: l::8 avDens::0.008025 usedTrk::2.744444 availTrk::342.000000 sigTrk::2.744444
[05/17 17:15:32    389s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:15:32    389s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:15:32    389s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:15:32    389s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/17 17:15:32    389s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.032494 ; aWlH: 0.000000 ; Pmax: 0.805200 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/17 17:15:32    389s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1828.930M)
[05/17 17:15:32    389s] Compute RC Scale Done ...
[05/17 17:15:32    389s] OPERPROF: Starting HotSpotCal at level 1, MEM:1848.0M, EPOCH TIME: 1747516532.340734
[05/17 17:15:32    389s] [hotspot] +------------+---------------+---------------+
[05/17 17:15:32    389s] [hotspot] |            |   max hotspot | total hotspot |
[05/17 17:15:32    389s] [hotspot] +------------+---------------+---------------+
[05/17 17:15:32    389s] [hotspot] | normalized |          0.00 |          0.00 |
[05/17 17:15:32    389s] [hotspot] +------------+---------------+---------------+
[05/17 17:15:32    389s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/17 17:15:32    389s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/17 17:15:32    389s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.014, MEM:1848.0M, EPOCH TIME: 1747516532.354819
[05/17 17:15:32    389s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[05/17 17:15:32    389s] Begin: GigaOpt Route Type Constraints Refinement
[05/17 17:15:32    389s] *** CongRefineRouteType #4 [begin] : totSession cpu/real = 0:06:29.3/0:42:29.6 (0.2), mem = 1848.0M
[05/17 17:15:32    389s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.10379.18
[05/17 17:15:32    389s] ### Creating RouteCongInterface, started
[05/17 17:15:32    389s] 
[05/17 17:15:32    389s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/17 17:15:32    389s] 
[05/17 17:15:32    389s] #optDebug: {0, 1.000}
[05/17 17:15:32    389s] ### Creating RouteCongInterface, finished
[05/17 17:15:32    389s] Updated routing constraints on 0 nets.
[05/17 17:15:32    389s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.10379.18
[05/17 17:15:32    389s] Bottom Preferred Layer:
[05/17 17:15:32    389s] +---------------+------------+----------+
[05/17 17:15:32    389s] |     Layer     |    CLK     |   Rule   |
[05/17 17:15:32    389s] +---------------+------------+----------+
[05/17 17:15:32    389s] | Metal3 (z=3)  |         22 | default  |
[05/17 17:15:32    389s] +---------------+------------+----------+
[05/17 17:15:32    389s] *** CongRefineRouteType #4 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:06:29.4/0:42:29.7 (0.2), mem = 1848.0M
[05/17 17:15:32    389s] 
[05/17 17:15:32    389s] =============================================================================================
[05/17 17:15:32    389s]  Step TAT Report for CongRefineRouteType #4                                     21.12-s106_1
[05/17 17:15:32    389s] =============================================================================================
[05/17 17:15:32    389s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:15:32    389s] ---------------------------------------------------------------------------------------------
[05/17 17:15:32    389s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  62.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/17 17:15:32    389s] [ MISC                   ]          0:00:00.0  (  37.9 % )     0:00:00.0 /  0:00:00.1    1.1
[05/17 17:15:32    389s] ---------------------------------------------------------------------------------------------
[05/17 17:15:32    389s]  CongRefineRouteType #4 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/17 17:15:32    389s] ---------------------------------------------------------------------------------------------
[05/17 17:15:32    389s] 
[05/17 17:15:32    389s] End: GigaOpt Route Type Constraints Refinement
[05/17 17:15:32    389s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/17 17:15:32    389s] #################################################################################
[05/17 17:15:32    389s] # Design Stage: PreRoute
[05/17 17:15:32    389s] # Design Name: mcs4_pad_frame
[05/17 17:15:32    389s] # Design Mode: 45nm
[05/17 17:15:32    389s] # Analysis Mode: MMMC OCV 
[05/17 17:15:32    389s] # Parasitics Mode: No SPEF/RCDB 
[05/17 17:15:32    389s] # Signoff Settings: SI Off 
[05/17 17:15:32    389s] #################################################################################
[05/17 17:15:32    389s] Calculate early delays in OCV mode...
[05/17 17:15:32    389s] Calculate late delays in OCV mode...
[05/17 17:15:32    389s] Topological Sorting (REAL = 0:00:00.0, MEM = 1846.0M, InitMEM = 1846.0M)
[05/17 17:15:32    389s] Start delay calculation (fullDC) (1 T). (MEM=1846.01)
[05/17 17:15:32    389s] End AAE Lib Interpolated Model. (MEM=1866.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:15:33    389s] Total number of fetched objects 1992
[05/17 17:15:33    389s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/17 17:15:33    389s] End delay calculation. (MEM=1890.44 CPU=0:00:00.3 REAL=0:00:01.0)
[05/17 17:15:33    389s] End delay calculation (fullDC). (MEM=1890.44 CPU=0:00:00.4 REAL=0:00:01.0)
[05/17 17:15:33    389s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1890.4M) ***
[05/17 17:15:33    390s] Begin: GigaOpt postEco DRV Optimization
[05/17 17:15:33    390s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_fanout
[05/17 17:15:33    390s] *** DrvOpt #9 [begin] : totSession cpu/real = 0:06:30.1/0:42:30.4 (0.2), mem = 1890.4M
[05/17 17:15:33    390s] Info: 21 io nets excluded
[05/17 17:15:33    390s] Info: 15 nets with fixed/cover wires excluded.
[05/17 17:15:33    390s] Info: 22 clock nets excluded from IPO operation.
[05/17 17:15:33    390s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.10379.19
[05/17 17:15:33    390s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/17 17:15:33    390s] ### Creating PhyDesignMc. totSessionCpu=0:06:30 mem=1890.4M
[05/17 17:15:33    390s] OPERPROF: Starting DPlace-Init at level 1, MEM:1890.4M, EPOCH TIME: 1747516533.167959
[05/17 17:15:33    390s] z: 2, totalTracks: 1
[05/17 17:15:33    390s] z: 4, totalTracks: 1
[05/17 17:15:33    390s] z: 6, totalTracks: 1
[05/17 17:15:33    390s] z: 8, totalTracks: 1
[05/17 17:15:33    390s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/17 17:15:33    390s] All LLGs are deleted
[05/17 17:15:33    390s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1890.4M, EPOCH TIME: 1747516533.183794
[05/17 17:15:33    390s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1890.4M, EPOCH TIME: 1747516533.184406
[05/17 17:15:33    390s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1890.4M, EPOCH TIME: 1747516533.185038
[05/17 17:15:33    390s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1890.4M, EPOCH TIME: 1747516533.186460
[05/17 17:15:33    390s] Core basic site is CoreSite
[05/17 17:15:33    390s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1890.4M, EPOCH TIME: 1747516533.210338
[05/17 17:15:33    390s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.011, MEM:1890.4M, EPOCH TIME: 1747516533.221057
[05/17 17:15:33    390s] SiteArray: non-trimmed site array dimensions = 189 x 1909
[05/17 17:15:33    390s] SiteArray: use 1,548,288 bytes
[05/17 17:15:33    390s] SiteArray: current memory after site array memory allocation 1890.4M
[05/17 17:15:33    390s] SiteArray: FP blocked sites are writable
[05/17 17:15:33    390s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/17 17:15:33    390s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1890.4M, EPOCH TIME: 1747516533.230679
[05/17 17:15:33    390s] Process 44452 wires and vias for routing blockage and capacity analysis
[05/17 17:15:33    390s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.017, MEM:1890.4M, EPOCH TIME: 1747516533.247615
[05/17 17:15:33    390s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.066, MEM:1890.4M, EPOCH TIME: 1747516533.252834
[05/17 17:15:33    390s] 
[05/17 17:15:33    390s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:15:33    390s] 
[05/17 17:15:33    390s]  Skipping Bad Lib Cell Checking (CMU) !
[05/17 17:15:33    390s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.074, MEM:1890.4M, EPOCH TIME: 1747516533.259090
[05/17 17:15:33    390s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1890.4M, EPOCH TIME: 1747516533.261489
[05/17 17:15:33    390s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1890.4M, EPOCH TIME: 1747516533.261636
[05/17 17:15:33    390s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1890.4MB).
[05/17 17:15:33    390s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.094, MEM:1890.4M, EPOCH TIME: 1747516533.262173
[05/17 17:15:33    390s] TotalInstCnt at PhyDesignMc Initialization: 1,954
[05/17 17:15:33    390s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:30 mem=1890.4M
[05/17 17:15:33    390s] ### Creating RouteCongInterface, started
[05/17 17:15:33    390s] 
[05/17 17:15:33    390s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/17 17:15:33    390s] 
[05/17 17:15:33    390s] #optDebug: {0, 1.000}
[05/17 17:15:33    390s] ### Creating RouteCongInterface, finished
[05/17 17:15:33    390s] {MG  {8 0 1 0.0251806}  {10 0 5.8 0.140527} }
[05/17 17:15:33    390s] ### Creating LA Mngr. totSessionCpu=0:06:30 mem=1890.4M
[05/17 17:15:33    390s] ### Creating LA Mngr, finished. totSessionCpu=0:06:30 mem=1890.4M
[05/17 17:15:33    390s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1924.8M, EPOCH TIME: 1747516533.594947
[05/17 17:15:33    390s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1924.8M, EPOCH TIME: 1747516533.595166
[05/17 17:15:33    390s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/17 17:15:33    390s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/17 17:15:33    390s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/17 17:15:33    390s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/17 17:15:33    390s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/17 17:15:33    390s] Info: violation cost 30.088394 (cap = 0.000000, tran = 30.088394, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/17 17:15:33    390s] |     4|    17|    -4.07|     2|     2|    -2.19|     0|     0|     0|     0|    40.54|     0.00|       0|       0|       0|  5.97%|          |         |
[05/17 17:15:33    390s] Info: violation cost 30.088394 (cap = 0.000000, tran = 30.088394, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/17 17:15:33    390s] |     4|    17|    -4.07|     2|     2|    -2.19|     0|     0|     0|     0|    40.54|     0.00|       0|       0|       0|  5.97%| 0:00:00.0|  1959.9M|
[05/17 17:15:33    390s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/17 17:15:33    390s] 
[05/17 17:15:33    390s] ###############################################################################
[05/17 17:15:33    390s] #
[05/17 17:15:33    390s] #  Large fanout net report:  
[05/17 17:15:33    390s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/17 17:15:33    390s] #     - current density: 5.97
[05/17 17:15:33    390s] #
[05/17 17:15:33    390s] #  List of high fanout nets:
[05/17 17:15:33    390s] #
[05/17 17:15:33    390s] ###############################################################################
[05/17 17:15:33    390s] Bottom Preferred Layer:
[05/17 17:15:33    390s] +---------------+------------+----------+
[05/17 17:15:33    390s] |     Layer     |    CLK     |   Rule   |
[05/17 17:15:33    390s] +---------------+------------+----------+
[05/17 17:15:33    390s] | Metal3 (z=3)  |         22 | default  |
[05/17 17:15:33    390s] +---------------+------------+----------+
[05/17 17:15:33    390s] 
[05/17 17:15:33    390s] 
[05/17 17:15:33    390s] =======================================================================
[05/17 17:15:33    390s]                 Reasons for remaining drv violations
[05/17 17:15:33    390s] =======================================================================
[05/17 17:15:33    390s] *info: Total 4 net(s) have violations which can't be fixed by DRV optimization.
[05/17 17:15:33    390s] 
[05/17 17:15:33    390s] MultiBuffering failure reasons
[05/17 17:15:33    390s] ------------------------------------------------
[05/17 17:15:33    390s] *info:     2 net(s): Could not be fixed because it is multi driver net.
[05/17 17:15:33    390s] *info:     2 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[05/17 17:15:33    390s] 
[05/17 17:15:33    390s] 
[05/17 17:15:33    390s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1959.9M) ***
[05/17 17:15:33    390s] 
[05/17 17:15:33    390s] Total-nets :: 1976, Stn-nets :: 24, ratio :: 1.21457 %, Total-len 50304.5, Stn-len 341.93
[05/17 17:15:33    390s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1940.8M, EPOCH TIME: 1747516533.735258
[05/17 17:15:33    390s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.016, MEM:1869.8M, EPOCH TIME: 1747516533.751549
[05/17 17:15:33    390s] TotalInstCnt at PhyDesignMc Destruction: 1,954
[05/17 17:15:33    390s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.10379.19
[05/17 17:15:33    390s] *** DrvOpt #9 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (0.9), totSession cpu/real = 0:06:30.6/0:42:31.0 (0.2), mem = 1869.8M
[05/17 17:15:33    390s] 
[05/17 17:15:33    390s] =============================================================================================
[05/17 17:15:33    390s]  Step TAT Report for DrvOpt #9                                                  21.12-s106_1
[05/17 17:15:33    390s] =============================================================================================
[05/17 17:15:33    390s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:15:33    390s] ---------------------------------------------------------------------------------------------
[05/17 17:15:33    390s] [ SlackTraversorInit     ]      1   0:00:00.0  (   7.4 % )     0:00:00.0 /  0:00:00.0    0.9
[05/17 17:15:33    390s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:15:33    390s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  20.3 % )     0:00:00.1 /  0:00:00.1    0.8
[05/17 17:15:33    390s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  12.3 % )     0:00:00.1 /  0:00:00.1    0.9
[05/17 17:15:33    390s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:15:33    390s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[05/17 17:15:33    390s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:15:33    390s] [ OptEval                ]      1   0:00:00.0  (   4.6 % )     0:00:00.0 /  0:00:00.0    1.1
[05/17 17:15:33    390s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:15:33    390s] [ DrvFindVioNets         ]      2   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.4
[05/17 17:15:33    390s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:15:33    390s] [ MISC                   ]          0:00:00.3  (  51.5 % )     0:00:00.3 /  0:00:00.3    0.9
[05/17 17:15:33    390s] ---------------------------------------------------------------------------------------------
[05/17 17:15:33    390s]  DrvOpt #9 TOTAL                    0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    0.9
[05/17 17:15:33    390s] ---------------------------------------------------------------------------------------------
[05/17 17:15:33    390s] 
[05/17 17:15:33    390s] End: GigaOpt postEco DRV Optimization
[05/17 17:15:33    390s] **INFO: Flow update: Design timing is met.
[05/17 17:15:33    390s] Running refinePlace -preserveRouting true -hardFence false
[05/17 17:15:33    390s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1869.8M, EPOCH TIME: 1747516533.768853
[05/17 17:15:33    390s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1869.8M, EPOCH TIME: 1747516533.768982
[05/17 17:15:33    390s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1869.8M, EPOCH TIME: 1747516533.769086
[05/17 17:15:33    390s] z: 2, totalTracks: 1
[05/17 17:15:33    390s] z: 4, totalTracks: 1
[05/17 17:15:33    390s] z: 6, totalTracks: 1
[05/17 17:15:33    390s] z: 8, totalTracks: 1
[05/17 17:15:33    390s] #spOpts: N=45 gp_ipad=5 hrOri=1 hrSnap=1 
[05/17 17:15:33    390s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1869.8M, EPOCH TIME: 1747516533.774144
[05/17 17:15:33    390s] 
[05/17 17:15:33    390s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:15:33    390s] 
[05/17 17:15:33    390s]  Skipping Bad Lib Cell Checking (CMU) !
[05/17 17:15:33    390s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.040, REAL:0.048, MEM:1869.8M, EPOCH TIME: 1747516533.821750
[05/17 17:15:33    390s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1869.8M, EPOCH TIME: 1747516533.821878
[05/17 17:15:33    390s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1869.8M, EPOCH TIME: 1747516533.821945
[05/17 17:15:33    390s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1869.8MB).
[05/17 17:15:33    390s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.040, REAL:0.053, MEM:1869.8M, EPOCH TIME: 1747516533.822416
[05/17 17:15:33    390s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.040, REAL:0.054, MEM:1869.8M, EPOCH TIME: 1747516533.822485
[05/17 17:15:33    390s] TDRefine: refinePlace mode is spiral
[05/17 17:15:33    390s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.10379.13
[05/17 17:15:33    390s] OPERPROF:   Starting RefinePlace at level 2, MEM:1869.8M, EPOCH TIME: 1747516533.822561
[05/17 17:15:33    390s] *** Starting refinePlace (0:06:31 mem=1869.8M) ***
[05/17 17:15:33    390s] Total net bbox length = 4.228e+04 (2.155e+04 2.073e+04) (ext = 2.346e+03)
[05/17 17:15:33    390s] 
[05/17 17:15:33    390s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:15:33    390s] OPERPROF:     Starting PlacementInitRegWireSearchTree at level 3, MEM:1869.8M, EPOCH TIME: 1747516533.831022
[05/17 17:15:33    390s]   Signal wire search tree: 1175 elements. (cpu=0:00:00.0, mem=0.0M)
[05/17 17:15:33    390s] OPERPROF:     Finished PlacementInitRegWireSearchTree at level 3, CPU:0.000, REAL:0.002, MEM:1869.8M, EPOCH TIME: 1747516533.833314
[05/17 17:15:33    390s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:15:33    390s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:15:33    390s] 
[05/17 17:15:33    390s] Starting Small incrNP...
[05/17 17:15:33    390s] User Input Parameters:
[05/17 17:15:33    390s] - Congestion Driven    : Off
[05/17 17:15:33    390s] - Timing Driven        : Off
[05/17 17:15:33    390s] - Area-Violation Based : Off
[05/17 17:15:33    390s] - Start Rollback Level : -5
[05/17 17:15:33    390s] - Legalized            : On
[05/17 17:15:33    390s] - Window Based         : Off
[05/17 17:15:33    390s] - eDen incr mode       : Off
[05/17 17:15:33    390s] - Small incr mode      : On
[05/17 17:15:33    390s] 
[05/17 17:15:33    390s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:1869.8M, EPOCH TIME: 1747516533.838406
[05/17 17:15:33    390s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:1869.8M, EPOCH TIME: 1747516533.839228
[05/17 17:15:33    390s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.005, MEM:1869.8M, EPOCH TIME: 1747516533.844707
[05/17 17:15:33    390s] default core: bins with density > 0.750 =  0.00 % ( 0 / 437 )
[05/17 17:15:33    390s] Density distribution unevenness ratio = 69.337%
[05/17 17:15:33    390s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.010, REAL:0.008, MEM:1869.8M, EPOCH TIME: 1747516533.846902
[05/17 17:15:33    390s] cost 0.423256, thresh 1.000000
[05/17 17:15:33    390s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1869.8M)
[05/17 17:15:33    390s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[05/17 17:15:33    390s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1869.8M, EPOCH TIME: 1747516533.847368
[05/17 17:15:33    390s] Starting refinePlace ...
[05/17 17:15:33    390s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:15:33    390s] One DDP V2 for no tweak run.
[05/17 17:15:33    390s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:15:33    390s]   Spread Effort: high, pre-route mode, useDDP on.
[05/17 17:15:33    390s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1869.8MB) @(0:06:31 - 0:06:31).
[05/17 17:15:33    390s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/17 17:15:33    390s] wireLenOptFixPriorityInst 661 inst fixed
[05/17 17:15:33    390s] 
[05/17 17:15:33    390s] Running Spiral with 1 thread in Normal Mode  fetchWidth=99 
[05/17 17:15:33    390s] Move report: legalization moves 1 insts, mean move: 0.20 um, max move: 0.20 um spiral
[05/17 17:15:33    390s] 	Max move on inst (mcs4_core_g26023__6131): (375.40, 498.02) --> (375.20, 498.02)
[05/17 17:15:33    390s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/17 17:15:33    390s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/17 17:15:33    390s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1869.8MB) @(0:06:31 - 0:06:31).
[05/17 17:15:33    390s] Move report: Detail placement moves 1 insts, mean move: 0.20 um, max move: 0.20 um 
[05/17 17:15:33    390s] 	Max move on inst (mcs4_core_g26023__6131): (375.40, 498.02) --> (375.20, 498.02)
[05/17 17:15:33    390s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1869.8MB
[05/17 17:15:33    390s] Statistics of distance of Instance movement in refine placement:
[05/17 17:15:33    390s]   maximum (X+Y) =         0.20 um
[05/17 17:15:33    390s]   inst (mcs4_core_g26023__6131) with max move: (375.4, 498.02) -> (375.2, 498.02)
[05/17 17:15:33    390s]   mean    (X+Y) =         0.20 um
[05/17 17:15:33    390s] Summary Report:
[05/17 17:15:33    390s] Instances move: 1 (out of 1934 movable)
[05/17 17:15:33    390s] Instances flipped: 0
[05/17 17:15:33    390s] Mean displacement: 0.20 um
[05/17 17:15:33    390s] Max displacement: 0.20 um (Instance: mcs4_core_g26023__6131) (375.4, 498.02) -> (375.2, 498.02)
[05/17 17:15:33    390s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: NOR2BX1
[05/17 17:15:33    390s] Total instances moved : 1
[05/17 17:15:33    390s] Ripped up 3 affected routes.
[05/17 17:15:33    390s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.100, REAL:0.124, MEM:1869.8M, EPOCH TIME: 1747516533.971592
[05/17 17:15:33    390s] Total net bbox length = 4.228e+04 (2.155e+04 2.073e+04) (ext = 2.346e+03)
[05/17 17:15:33    390s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1869.8MB
[05/17 17:15:33    390s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1869.8MB) @(0:06:31 - 0:06:31).
[05/17 17:15:33    390s] *** Finished refinePlace (0:06:31 mem=1869.8M) ***
[05/17 17:15:33    390s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.10379.13
[05/17 17:15:33    390s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.110, REAL:0.156, MEM:1869.8M, EPOCH TIME: 1747516533.978285
[05/17 17:15:33    390s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1869.8M, EPOCH TIME: 1747516533.978350
[05/17 17:15:33    390s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.010, MEM:1869.8M, EPOCH TIME: 1747516533.987909
[05/17 17:15:33    390s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.160, REAL:0.219, MEM:1869.8M, EPOCH TIME: 1747516533.988058
[05/17 17:15:33    390s] **INFO: Flow update: Design timing is met.
[05/17 17:15:33    390s] **INFO: Flow update: Design timing is met.
[05/17 17:15:33    390s] **INFO: Flow update: Design timing is met.
[05/17 17:15:34    390s] #optDebug: fT-D <X 1 0 0 0>
[05/17 17:15:34    390s] Register exp ratio and priority group on 0 nets on 1992 nets : 
[05/17 17:15:34    390s] 
[05/17 17:15:34    390s] Active setup views:
[05/17 17:15:34    390s]  AnalysisView_WC
[05/17 17:15:34    390s]   Dominating endpoints: 0
[05/17 17:15:34    390s]   Dominating TNS: -0.000
[05/17 17:15:34    390s] 
[05/17 17:15:34    390s] Extraction called for design 'mcs4_pad_frame' of instances=1984 and nets=2008 using extraction engine 'preRoute' .
[05/17 17:15:34    390s] PreRoute RC Extraction called for design mcs4_pad_frame.
[05/17 17:15:34    390s] RC Extraction called in multi-corner(2) mode.
[05/17 17:15:34    390s] RCMode: PreRoute
[05/17 17:15:34    390s]       RC Corner Indexes            0       1   
[05/17 17:15:34    390s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/17 17:15:34    390s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/17 17:15:34    390s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/17 17:15:34    390s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/17 17:15:34    390s] Shrink Factor                : 1.00000
[05/17 17:15:34    390s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/17 17:15:34    390s] Using Quantus QRC technology file ...
[05/17 17:15:34    390s] 
[05/17 17:15:34    390s] Trim Metal Layers:
[05/17 17:15:34    390s] LayerId::1 widthSet size::1
[05/17 17:15:34    390s] LayerId::2 widthSet size::1
[05/17 17:15:34    390s] LayerId::3 widthSet size::1
[05/17 17:15:34    390s] LayerId::4 widthSet size::1
[05/17 17:15:34    390s] LayerId::5 widthSet size::1
[05/17 17:15:34    390s] LayerId::6 widthSet size::1
[05/17 17:15:34    390s] LayerId::7 widthSet size::1
[05/17 17:15:34    390s] LayerId::8 widthSet size::1
[05/17 17:15:34    390s] LayerId::9 widthSet size::1
[05/17 17:15:34    390s] LayerId::10 widthSet size::1
[05/17 17:15:34    390s] LayerId::11 widthSet size::1
[05/17 17:15:34    390s] Updating RC grid for preRoute extraction ...
[05/17 17:15:34    390s] eee: pegSigSF::1.070000
[05/17 17:15:34    390s] Initializing multi-corner resistance tables ...
[05/17 17:15:34    390s] eee: l::1 avDens::0.095806 usedTrk::4587.174559 availTrk::47880.000000 sigTrk::4587.174559
[05/17 17:15:34    390s] eee: l::2 avDens::0.038333 usedTrk::1733.768710 availTrk::45229.500000 sigTrk::1733.768710
[05/17 17:15:34    390s] eee: l::3 avDens::0.040020 usedTrk::1678.449416 availTrk::41940.000000 sigTrk::1678.449416
[05/17 17:15:34    390s] eee: l::4 avDens::0.014437 usedTrk::609.767251 availTrk::42237.000000 sigTrk::609.767251
[05/17 17:15:34    390s] eee: l::5 avDens::0.011066 usedTrk::174.297369 availTrk::15750.000000 sigTrk::174.297369
[05/17 17:15:34    390s] eee: l::6 avDens::0.022373 usedTrk::80.342690 availTrk::3591.000000 sigTrk::80.342690
[05/17 17:15:34    390s] eee: l::7 avDens::0.003011 usedTrk::0.812865 availTrk::270.000000 sigTrk::0.812865
[05/17 17:15:34    390s] eee: l::8 avDens::0.008025 usedTrk::2.744444 availTrk::342.000000 sigTrk::2.744444
[05/17 17:15:34    390s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:15:34    390s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:15:34    390s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:15:34    390s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/17 17:15:34    390s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.032175 ; aWlH: 0.000000 ; Pmax: 0.805200 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/17 17:15:34    390s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1835.938M)
[05/17 17:15:34    390s] Starting delay calculation for Setup views
[05/17 17:15:34    391s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/17 17:15:34    391s] #################################################################################
[05/17 17:15:34    391s] # Design Stage: PreRoute
[05/17 17:15:34    391s] # Design Name: mcs4_pad_frame
[05/17 17:15:34    391s] # Design Mode: 45nm
[05/17 17:15:34    391s] # Analysis Mode: MMMC OCV 
[05/17 17:15:34    391s] # Parasitics Mode: No SPEF/RCDB 
[05/17 17:15:34    391s] # Signoff Settings: SI Off 
[05/17 17:15:34    391s] #################################################################################
[05/17 17:15:34    391s] Calculate early delays in OCV mode...
[05/17 17:15:34    391s] Calculate late delays in OCV mode...
[05/17 17:15:34    391s] Topological Sorting (REAL = 0:00:00.0, MEM = 1844.2M, InitMEM = 1844.2M)
[05/17 17:15:34    391s] Start delay calculation (fullDC) (1 T). (MEM=1844.23)
[05/17 17:15:34    391s] End AAE Lib Interpolated Model. (MEM=1864.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:15:34    391s] Total number of fetched objects 1992
[05/17 17:15:34    391s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:15:34    391s] End delay calculation. (MEM=1885.18 CPU=0:00:00.3 REAL=0:00:00.0)
[05/17 17:15:34    391s] End delay calculation (fullDC). (MEM=1885.18 CPU=0:00:00.4 REAL=0:00:00.0)
[05/17 17:15:34    391s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1885.2M) ***
[05/17 17:15:34    391s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:06:32 mem=1885.2M)
[05/17 17:15:34    391s] Reported timing to dir ./timingReports
[05/17 17:15:34    391s] **optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1576.2M, totSessionCpu=0:06:32 **
[05/17 17:15:34    391s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1840.2M, EPOCH TIME: 1747516534.819781
[05/17 17:15:34    391s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.033, MEM:1840.2M, EPOCH TIME: 1747516534.852996
[05/17 17:15:36    392s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.540  | 45.851  | 40.540  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      3 (8)       |
|   max_fanout   |      0 (0)       |     0      |      8 (8)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.971%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:16, mem = 1576.8M, totSessionCpu=0:06:32 **
[05/17 17:15:36    392s] 
[05/17 17:15:36    392s] TimeStamp Deleting Cell Server Begin ...
[05/17 17:15:36    392s] Deleting Lib Analyzer.
[05/17 17:15:36    392s] 
[05/17 17:15:36    392s] TimeStamp Deleting Cell Server End ...
[05/17 17:15:36    392s] *** Finished optDesign ***
[05/17 17:15:36    392s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/17 17:15:36    392s] Info: Destroy the CCOpt slew target map.
[05/17 17:15:36    392s] clean pInstBBox. size 0
[05/17 17:15:36    392s] All LLGs are deleted
[05/17 17:15:36    392s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1855.6M, EPOCH TIME: 1747516536.792846
[05/17 17:15:36    392s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1855.6M, EPOCH TIME: 1747516536.793055
[05/17 17:15:36    392s] Info: pop threads available for lower-level modules during optimization.
[05/17 17:15:36    392s] *** optDesign #2 [finish] : cpu/real = 0:00:14.3/0:00:16.5 (0.9), totSession cpu/real = 0:06:32.1/0:42:34.1 (0.2), mem = 1855.6M
[05/17 17:15:36    392s] 
[05/17 17:15:36    392s] =============================================================================================
[05/17 17:15:36    392s]  Final TAT Report for optDesign #2                                              21.12-s106_1
[05/17 17:15:36    392s] =============================================================================================
[05/17 17:15:36    392s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:15:36    392s] ---------------------------------------------------------------------------------------------
[05/17 17:15:36    392s] [ InitOpt                ]      1   0:00:02.3  (  14.1 % )     0:00:03.6 /  0:00:03.4    1.0
[05/17 17:15:36    392s] [ GlobalOpt              ]      1   0:00:01.4  (   8.8 % )     0:00:01.4 /  0:00:01.4    1.0
[05/17 17:15:36    392s] [ DrvOpt                 ]      2   0:00:01.1  (   6.6 % )     0:00:01.1 /  0:00:01.0    0.9
[05/17 17:15:36    392s] [ AreaOpt                ]      2   0:00:03.2  (  19.7 % )     0:00:03.5 /  0:00:03.4    0.9
[05/17 17:15:36    392s] [ ViewPruning            ]      8   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/17 17:15:36    392s] [ OptSummaryReport       ]      2   0:00:00.2  (   0.9 % )     0:00:03.1 /  0:00:01.7    0.5
[05/17 17:15:36    392s] [ DrvReport              ]      2   0:00:01.4  (   8.7 % )     0:00:01.4 /  0:00:00.1    0.1
[05/17 17:15:36    392s] [ CongRefineRouteType    ]      2   0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:00.3    1.0
[05/17 17:15:36    392s] [ SlackTraversorInit     ]      4   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.8
[05/17 17:15:36    392s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:15:36    392s] [ PlacerInterfaceInit    ]      2   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    0.9
[05/17 17:15:36    392s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:15:36    392s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[05/17 17:15:36    392s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[05/17 17:15:36    392s] [ ReportFanoutViolation  ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[05/17 17:15:36    392s] [ RefinePlace            ]      2   0:00:00.5  (   3.2 % )     0:00:00.5 /  0:00:00.4    0.7
[05/17 17:15:36    392s] [ EarlyGlobalRoute       ]      1   0:00:01.0  (   5.9 % )     0:00:01.0 /  0:00:00.9    0.9
[05/17 17:15:36    392s] [ ExtractRC              ]      2   0:00:00.3  (   1.7 % )     0:00:00.3 /  0:00:00.3    1.0
[05/17 17:15:36    392s] [ TimingUpdate           ]      4   0:00:00.2  (   1.1 % )     0:00:01.7 /  0:00:01.6    1.0
[05/17 17:15:36    392s] [ FullDelayCalc          ]      3   0:00:01.9  (  11.8 % )     0:00:01.9 /  0:00:01.9    1.0
[05/17 17:15:36    392s] [ TimingReport           ]      2   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[05/17 17:15:36    392s] [ GenerateReports        ]      1   0:00:00.3  (   1.7 % )     0:00:00.3 /  0:00:00.3    0.9
[05/17 17:15:36    392s] [ MISC                   ]          0:00:01.8  (  10.6 % )     0:00:01.8 /  0:00:01.5    0.9
[05/17 17:15:36    392s] ---------------------------------------------------------------------------------------------
[05/17 17:15:36    392s]  optDesign #2 TOTAL                 0:00:16.5  ( 100.0 % )     0:00:16.5 /  0:00:14.3    0.9
[05/17 17:15:36    392s] ---------------------------------------------------------------------------------------------
[05/17 17:15:36    392s] 
[05/17 17:15:36    392s] # timeDesign -postCTS -prefix postCTS_setup_Setupfix
<CMD> timeDesign -postCTS -prefix postCTS_setup_Setupfix
[05/17 17:15:36    392s] *** timeDesign #7 [begin] : totSession cpu/real = 0:06:32.2/0:42:34.1 (0.2), mem = 1855.6M
[05/17 17:15:36    392s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1752.6M, EPOCH TIME: 1747516536.818771
[05/17 17:15:36    392s] All LLGs are deleted
[05/17 17:15:36    392s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1752.6M, EPOCH TIME: 1747516536.818916
[05/17 17:15:36    392s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1752.6M, EPOCH TIME: 1747516536.819011
[05/17 17:15:36    392s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1752.6M, EPOCH TIME: 1747516536.819169
[05/17 17:15:36    392s] Start to check current routing status for nets...
[05/17 17:15:36    392s] Net FE_OFN24957_mcs4_core_n_22232 is not routed.
[05/17 17:15:36    392s] Early Global Route is going to be called for routing.
[05/17 17:15:36    392s] End to check current routing status for nets (mem=1752.6M)
[05/17 17:15:36    392s] ### Creating LA Mngr. totSessionCpu=0:06:32 mem=1752.6M
[05/17 17:15:36    392s] ### Creating LA Mngr, finished. totSessionCpu=0:06:32 mem=1752.6M
[05/17 17:15:36    392s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1752.61 MB )
[05/17 17:15:36    392s] (I)      ==================== Layers =====================
[05/17 17:15:36    392s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:15:36    392s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/17 17:15:36    392s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:15:36    392s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/17 17:15:36    392s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/17 17:15:36    392s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/17 17:15:36    392s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/17 17:15:36    392s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/17 17:15:36    392s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/17 17:15:36    392s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/17 17:15:36    392s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/17 17:15:36    392s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/17 17:15:36    392s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/17 17:15:36    392s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/17 17:15:36    392s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/17 17:15:36    392s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/17 17:15:36    392s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/17 17:15:36    392s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/17 17:15:36    392s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/17 17:15:36    392s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/17 17:15:36    392s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/17 17:15:36    392s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/17 17:15:36    392s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/17 17:15:36    392s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/17 17:15:36    392s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/17 17:15:36    392s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:15:36    392s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/17 17:15:36    392s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/17 17:15:36    392s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/17 17:15:36    392s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/17 17:15:36    392s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/17 17:15:36    392s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/17 17:15:36    392s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/17 17:15:36    392s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/17 17:15:36    392s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/17 17:15:36    392s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/17 17:15:36    392s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/17 17:15:36    392s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/17 17:15:36    392s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/17 17:15:36    392s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/17 17:15:36    392s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:15:36    392s] (I)      Started Import and model ( Curr Mem: 1752.61 MB )
[05/17 17:15:36    392s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:15:36    392s] (I)      == Non-default Options ==
[05/17 17:15:36    392s] (I)      Route open nets only                               : true
[05/17 17:15:36    392s] (I)      Maximum routing layer                              : 11
[05/17 17:15:36    392s] (I)      Number of threads                                  : 1
[05/17 17:15:36    392s] (I)      Method to set GCell size                           : row
[05/17 17:15:36    392s] (I)      Counted 3515 PG shapes. We will not process PG shapes layer by layer.
[05/17 17:15:36    392s] (I)      Use row-based GCell size
[05/17 17:15:36    392s] (I)      Use row-based GCell align
[05/17 17:15:36    392s] (I)      layer 0 area = 80000
[05/17 17:15:36    392s] (I)      layer 1 area = 80000
[05/17 17:15:36    392s] (I)      layer 2 area = 80000
[05/17 17:15:36    392s] (I)      layer 3 area = 80000
[05/17 17:15:36    392s] (I)      layer 4 area = 80000
[05/17 17:15:36    392s] (I)      layer 5 area = 80000
[05/17 17:15:36    392s] (I)      layer 6 area = 80000
[05/17 17:15:36    392s] (I)      layer 7 area = 80000
[05/17 17:15:36    392s] (I)      layer 8 area = 80000
[05/17 17:15:36    392s] (I)      layer 9 area = 400000
[05/17 17:15:36    392s] (I)      layer 10 area = 400000
[05/17 17:15:36    392s] (I)      GCell unit size   : 3420
[05/17 17:15:36    392s] (I)      GCell multiplier  : 1
[05/17 17:15:36    392s] (I)      GCell row height  : 3420
[05/17 17:15:36    392s] (I)      Actual row height : 3420
[05/17 17:15:36    392s] (I)      GCell align ref   : 616000 616420
[05/17 17:15:36    392s] [NR-eGR] Track table information for default rule: 
[05/17 17:15:36    392s] [NR-eGR] Metal1 has single uniform track structure
[05/17 17:15:36    392s] [NR-eGR] Metal2 has single uniform track structure
[05/17 17:15:36    392s] [NR-eGR] Metal3 has single uniform track structure
[05/17 17:15:36    392s] [NR-eGR] Metal4 has single uniform track structure
[05/17 17:15:36    392s] [NR-eGR] Metal5 has single uniform track structure
[05/17 17:15:36    392s] [NR-eGR] Metal6 has single uniform track structure
[05/17 17:15:36    392s] [NR-eGR] Metal7 has single uniform track structure
[05/17 17:15:36    392s] [NR-eGR] Metal8 has single uniform track structure
[05/17 17:15:36    392s] [NR-eGR] Metal9 has single uniform track structure
[05/17 17:15:36    392s] [NR-eGR] Metal10 has single uniform track structure
[05/17 17:15:36    392s] [NR-eGR] Metal11 has single uniform track structure
[05/17 17:15:36    392s] (I)      ================== Default via ===================
[05/17 17:15:36    392s] (I)      +----+------------------+------------------------+
[05/17 17:15:36    392s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[05/17 17:15:36    392s] (I)      +----+------------------+------------------------+
[05/17 17:15:36    392s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[05/17 17:15:36    392s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[05/17 17:15:36    392s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[05/17 17:15:36    392s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[05/17 17:15:36    392s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[05/17 17:15:36    392s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[05/17 17:15:36    392s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[05/17 17:15:36    392s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[05/17 17:15:36    392s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[05/17 17:15:36    392s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[05/17 17:15:36    392s] (I)      +----+------------------+------------------------+
[05/17 17:15:36    392s] [NR-eGR] Read 4672 PG shapes
[05/17 17:15:36    392s] [NR-eGR] Read 0 clock shapes
[05/17 17:15:36    392s] [NR-eGR] Read 0 other shapes
[05/17 17:15:36    392s] [NR-eGR] #Routing Blockages  : 0
[05/17 17:15:36    392s] [NR-eGR] #Instance Blockages : 640
[05/17 17:15:36    392s] [NR-eGR] #PG Blockages       : 4672
[05/17 17:15:36    392s] [NR-eGR] #Halo Blockages     : 0
[05/17 17:15:36    392s] [NR-eGR] #Boundary Blockages : 0
[05/17 17:15:36    392s] [NR-eGR] #Clock Blockages    : 0
[05/17 17:15:36    392s] [NR-eGR] #Other Blockages    : 0
[05/17 17:15:36    392s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/17 17:15:36    392s] (I)      Number of open nets threshold = 19
[05/17 17:15:36    392s] (I)      Number of open nets less than the threshold. Only open nets are routed
[05/17 17:15:36    392s] [NR-eGR] Num Prerouted Nets = 1973  Num Prerouted Wires = 24325
[05/17 17:15:36    392s] [NR-eGR] Read 1976 nets ( ignored 1973 )
[05/17 17:15:36    392s] (I)      early_global_route_priority property id does not exist.
[05/17 17:15:36    392s] (I)      Read Num Blocks=5312  Num Prerouted Wires=24325  Num CS=0
[05/17 17:15:36    392s] (I)      Layer 1 (V) : #blockages 1409 : #preroutes 17622
[05/17 17:15:36    392s] (I)      Layer 2 (H) : #blockages 1124 : #preroutes 6231
[05/17 17:15:37    392s] (I)      Layer 3 (V) : #blockages 1537 : #preroutes 441
[05/17 17:15:37    392s] (I)      Layer 4 (H) : #blockages 823 : #preroutes 17
[05/17 17:15:37    392s] (I)      Layer 5 (V) : #blockages 395 : #preroutes 6
[05/17 17:15:37    392s] (I)      Layer 6 (H) : #blockages 3 : #preroutes 7
[05/17 17:15:37    392s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 1
[05/17 17:15:37    392s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/17 17:15:37    392s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/17 17:15:37    392s] (I)      Layer 10 (H) : #blockages 21 : #preroutes 0
[05/17 17:15:37    392s] (I)      Number of ignored nets                =   1973
[05/17 17:15:37    392s] (I)      Number of connected nets              =   1973
[05/17 17:15:37    392s] (I)      Number of fixed nets                  =     15.  Ignored: Yes
[05/17 17:15:37    392s] (I)      Number of clock nets                  =     22.  Ignored: No
[05/17 17:15:37    392s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/17 17:15:37    392s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/17 17:15:37    392s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/17 17:15:37    392s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/17 17:15:37    392s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/17 17:15:37    392s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/17 17:15:37    392s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/17 17:15:37    392s] (I)      Ndr track 0 does not exist
[05/17 17:15:37    392s] (I)      Ndr track 0 does not exist
[05/17 17:15:37    392s] (I)      ---------------------Grid Graph Info--------------------
[05/17 17:15:37    392s] (I)      Routing area        : (0, 0) - (2000000, 1880000)
[05/17 17:15:37    392s] (I)      Core area           : (616000, 616420) - (1379600, 1262800)
[05/17 17:15:37    392s] (I)      Site width          :   400  (dbu)
[05/17 17:15:37    392s] (I)      Row height          :  3420  (dbu)
[05/17 17:15:37    392s] (I)      GCell row height    :  3420  (dbu)
[05/17 17:15:37    392s] (I)      GCell width         :  3420  (dbu)
[05/17 17:15:37    392s] (I)      GCell height        :  3420  (dbu)
[05/17 17:15:37    392s] (I)      Grid                :   585   550    11
[05/17 17:15:37    392s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/17 17:15:37    392s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/17 17:15:37    392s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/17 17:15:37    392s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/17 17:15:37    392s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/17 17:15:37    392s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/17 17:15:37    392s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/17 17:15:37    392s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[05/17 17:15:37    392s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/17 17:15:37    392s] (I)      Total num of tracks :  4947  5000  4947  5000  4947  5000  4947  5000  4947  1999  1978
[05/17 17:15:37    392s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/17 17:15:37    392s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/17 17:15:37    392s] (I)      --------------------------------------------------------
[05/17 17:15:37    392s] 
[05/17 17:15:37    392s] [NR-eGR] ============ Routing rule table ============
[05/17 17:15:37    392s] [NR-eGR] Rule id: 0  Nets: 3
[05/17 17:15:37    392s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/17 17:15:37    392s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/17 17:15:37    392s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/17 17:15:37    392s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/17 17:15:37    392s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/17 17:15:37    392s] [NR-eGR] Rule id: 1  Nets: 0
[05/17 17:15:37    392s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/17 17:15:37    392s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/17 17:15:37    392s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/17 17:15:37    392s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/17 17:15:37    392s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/17 17:15:37    392s] [NR-eGR] ========================================
[05/17 17:15:37    392s] [NR-eGR] 
[05/17 17:15:37    392s] (I)      =============== Blocked Tracks ===============
[05/17 17:15:37    392s] (I)      +-------+---------+----------+---------------+
[05/17 17:15:37    392s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/17 17:15:37    392s] (I)      +-------+---------+----------+---------------+
[05/17 17:15:37    392s] (I)      |     1 |       0 |        0 |         0.00% |
[05/17 17:15:37    392s] (I)      |     2 | 2750000 |   135190 |         4.92% |
[05/17 17:15:37    392s] (I)      |     3 | 2893995 |    61350 |         2.12% |
[05/17 17:15:37    392s] (I)      |     4 | 2750000 |   173513 |         6.31% |
[05/17 17:15:37    392s] (I)      |     5 | 2893995 |    49669 |         1.72% |
[05/17 17:15:37    392s] (I)      |     6 | 2750000 |    11408 |         0.41% |
[05/17 17:15:37    392s] (I)      |     7 | 2893995 |       96 |         0.00% |
[05/17 17:15:37    392s] (I)      |     8 | 2750000 |        0 |         0.00% |
[05/17 17:15:37    392s] (I)      |     9 | 2893995 |        0 |         0.00% |
[05/17 17:15:37    392s] (I)      |    10 | 1099450 |        0 |         0.00% |
[05/17 17:15:37    392s] (I)      |    11 | 1157130 |      705 |         0.06% |
[05/17 17:15:37    392s] (I)      +-------+---------+----------+---------------+
[05/17 17:15:37    392s] (I)      Finished Import and model ( CPU: 0.35 sec, Real: 0.38 sec, Curr Mem: 1795.04 MB )
[05/17 17:15:37    392s] (I)      Reset routing kernel
[05/17 17:15:37    392s] (I)      Started Global Routing ( Curr Mem: 1795.04 MB )
[05/17 17:15:37    392s] (I)      totalPins=18  totalGlobalPin=16 (88.89%)
[05/17 17:15:37    392s] (I)      total 2D Cap : 24428088 = (12624612 H, 11803476 V)
[05/17 17:15:37    392s] [NR-eGR] Layer group 1: route 3 net(s) in layer range [2, 11]
[05/17 17:15:37    392s] (I)      
[05/17 17:15:37    392s] (I)      ============  Phase 1a Route ============
[05/17 17:15:37    392s] (I)      Usage: 73 = (47 H, 26 V) = (0.00% H, 0.00% V) = (8.037e+01um H, 4.446e+01um V)
[05/17 17:15:37    392s] (I)      
[05/17 17:15:37    392s] (I)      ============  Phase 1b Route ============
[05/17 17:15:37    392s] (I)      Usage: 73 = (47 H, 26 V) = (0.00% H, 0.00% V) = (8.037e+01um H, 4.446e+01um V)
[05/17 17:15:37    392s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.248300e+02um
[05/17 17:15:37    392s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/17 17:15:37    392s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/17 17:15:37    392s] (I)      
[05/17 17:15:37    392s] (I)      ============  Phase 1c Route ============
[05/17 17:15:37    392s] (I)      Usage: 73 = (47 H, 26 V) = (0.00% H, 0.00% V) = (8.037e+01um H, 4.446e+01um V)
[05/17 17:15:37    392s] (I)      
[05/17 17:15:37    392s] (I)      ============  Phase 1d Route ============
[05/17 17:15:37    392s] (I)      Usage: 73 = (47 H, 26 V) = (0.00% H, 0.00% V) = (8.037e+01um H, 4.446e+01um V)
[05/17 17:15:37    392s] (I)      
[05/17 17:15:37    392s] (I)      ============  Phase 1e Route ============
[05/17 17:15:37    392s] (I)      Usage: 73 = (47 H, 26 V) = (0.00% H, 0.00% V) = (8.037e+01um H, 4.446e+01um V)
[05/17 17:15:37    392s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.248300e+02um
[05/17 17:15:37    392s] (I)      
[05/17 17:15:37    392s] (I)      ============  Phase 1l Route ============
[05/17 17:15:37    392s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/17 17:15:37    392s] (I)      Layer  2:    2618196     12997         0      105174     2640787    ( 3.83%) 
[05/17 17:15:37    392s] (I)      Layer  3:    2830387     16350         0       44154     2846646    ( 1.53%) 
[05/17 17:15:37    392s] (I)      Layer  4:    2589929      6223         0      116656     2629305    ( 4.25%) 
[05/17 17:15:37    392s] (I)      Layer  5:    2840533       145         0       38781     2852019    ( 1.34%) 
[05/17 17:15:37    392s] (I)      Layer  6:    2733666         2         0        6857     2739104    ( 0.25%) 
[05/17 17:15:37    392s] (I)      Layer  7:    2888961        12         0          36     2890764    ( 0.00%) 
[05/17 17:15:37    392s] (I)      Layer  8:    2745000        82         0           0     2745961    ( 0.00%) 
[05/17 17:15:37    392s] (I)      Layer  9:    2889048         0         0           0     2890800    ( 0.00%) 
[05/17 17:15:37    392s] (I)      Layer 10:    1097451         0         0           0     1098384    ( 0.00%) 
[05/17 17:15:37    392s] (I)      Layer 11:    1154611         0         0         270     1156050    ( 0.02%) 
[05/17 17:15:37    392s] (I)      Total:      24387782     35811         0      311927    24489817    ( 1.26%) 
[05/17 17:15:37    392s] (I)      
[05/17 17:15:37    392s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/17 17:15:37    392s] [NR-eGR]                        OverCon            
[05/17 17:15:37    392s] [NR-eGR]                         #Gcell     %Gcell
[05/17 17:15:37    392s] [NR-eGR]        Layer               (1)    OverCon
[05/17 17:15:37    392s] [NR-eGR] ----------------------------------------------
[05/17 17:15:37    392s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/17 17:15:37    392s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/17 17:15:37    392s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/17 17:15:37    392s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/17 17:15:37    392s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/17 17:15:37    392s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/17 17:15:37    392s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/17 17:15:37    392s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/17 17:15:37    392s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/17 17:15:37    392s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/17 17:15:37    392s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/17 17:15:37    392s] [NR-eGR] ----------------------------------------------
[05/17 17:15:37    392s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/17 17:15:37    392s] [NR-eGR] 
[05/17 17:15:37    392s] (I)      Finished Global Routing ( CPU: 0.17 sec, Real: 0.20 sec, Curr Mem: 1795.04 MB )
[05/17 17:15:37    392s] (I)      total 2D Cap : 24431334 = (12625282 H, 11806052 V)
[05/17 17:15:37    392s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/17 17:15:37    392s] (I)      ============= Track Assignment ============
[05/17 17:15:37    392s] (I)      Started Track Assignment (1T) ( Curr Mem: 1795.04 MB )
[05/17 17:15:37    392s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/17 17:15:37    392s] (I)      Run Multi-thread track assignment
[05/17 17:15:37    392s] (I)      Finished Track Assignment (1T) ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1803.54 MB )
[05/17 17:15:37    392s] (I)      Started Export ( Curr Mem: 1803.54 MB )
[05/17 17:15:37    392s] [NR-eGR]                  Length (um)   Vias 
[05/17 17:15:37    392s] [NR-eGR] ------------------------------------
[05/17 17:15:37    392s] [NR-eGR]  Metal1   (1H)             1   7644 
[05/17 17:15:37    392s] [NR-eGR]  Metal2   (2V)         20708  10976 
[05/17 17:15:37    392s] [NR-eGR]  Metal3   (3H)         24728   1145 
[05/17 17:15:37    392s] [NR-eGR]  Metal4   (4V)          4634     26 
[05/17 17:15:37    392s] [NR-eGR]  Metal5   (5H)           177      5 
[05/17 17:15:37    392s] [NR-eGR]  Metal6   (6V)             2      4 
[05/17 17:15:37    392s] [NR-eGR]  Metal7   (7H)             6      4 
[05/17 17:15:37    392s] [NR-eGR]  Metal8   (8V)            47      0 
[05/17 17:15:37    392s] [NR-eGR]  Metal9   (9H)             0      0 
[05/17 17:15:37    392s] [NR-eGR]  Metal10  (10V)            0      0 
[05/17 17:15:37    392s] [NR-eGR]  Metal11  (11H)            0      0 
[05/17 17:15:37    392s] [NR-eGR] ------------------------------------
[05/17 17:15:37    392s] [NR-eGR]           Total        50304  19804 
[05/17 17:15:37    392s] [NR-eGR] --------------------------------------------------------------------------
[05/17 17:15:37    392s] [NR-eGR] Total half perimeter of net bounding box: 42277um
[05/17 17:15:37    392s] [NR-eGR] Total length: 50304um, number of vias: 19804
[05/17 17:15:37    392s] [NR-eGR] --------------------------------------------------------------------------
[05/17 17:15:37    392s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[05/17 17:15:37    392s] [NR-eGR] --------------------------------------------------------------------------
[05/17 17:15:37    393s] (I)      Finished Export ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1785.53 MB )
[05/17 17:15:37    393s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.81 sec, Real: 0.89 sec, Curr Mem: 1785.53 MB )
[05/17 17:15:37    393s] (I)      ====================================== Runtime Summary =======================================
[05/17 17:15:37    393s] (I)       Step                                         %        Start       Finish      Real       CPU 
[05/17 17:15:37    393s] (I)      ----------------------------------------------------------------------------------------------
[05/17 17:15:37    393s] (I)       Early Global Route kernel              100.00%  2279.47 sec  2280.36 sec  0.89 sec  0.81 sec 
[05/17 17:15:37    393s] (I)       +-Import and model                      43.14%  2279.48 sec  2279.86 sec  0.38 sec  0.35 sec 
[05/17 17:15:37    393s] (I)       | +-Create place DB                      0.77%  2279.48 sec  2279.48 sec  0.01 sec  0.01 sec 
[05/17 17:15:37    393s] (I)       | | +-Import place data                  0.75%  2279.48 sec  2279.48 sec  0.01 sec  0.01 sec 
[05/17 17:15:37    393s] (I)       | | | +-Read instances and placement     0.22%  2279.48 sec  2279.48 sec  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)       | | | +-Read nets                        0.49%  2279.48 sec  2279.48 sec  0.00 sec  0.01 sec 
[05/17 17:15:37    393s] (I)       | +-Create route DB                     36.38%  2279.48 sec  2279.80 sec  0.32 sec  0.29 sec 
[05/17 17:15:37    393s] (I)       | | +-Import route data (1T)            35.24%  2279.49 sec  2279.80 sec  0.31 sec  0.29 sec 
[05/17 17:15:37    393s] (I)       | | | +-Read blockages ( Layer 2-11 )    0.86%  2279.50 sec  2279.51 sec  0.01 sec  0.00 sec 
[05/17 17:15:37    393s] (I)       | | | | +-Read routing blockages         0.00%  2279.50 sec  2279.50 sec  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)       | | | | +-Read instance blockages        0.08%  2279.50 sec  2279.50 sec  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)       | | | | +-Read PG blockages              0.63%  2279.50 sec  2279.51 sec  0.01 sec  0.00 sec 
[05/17 17:15:37    393s] (I)       | | | | +-Read clock blockages           0.00%  2279.51 sec  2279.51 sec  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)       | | | | +-Read other blockages           0.00%  2279.51 sec  2279.51 sec  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)       | | | | +-Read halo blockages            0.01%  2279.51 sec  2279.51 sec  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)       | | | | +-Read boundary cut boxes        0.00%  2279.51 sec  2279.51 sec  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)       | | | +-Read blackboxes                  0.00%  2279.51 sec  2279.51 sec  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)       | | | +-Read prerouted                   2.92%  2279.51 sec  2279.53 sec  0.03 sec  0.02 sec 
[05/17 17:15:37    393s] (I)       | | | +-Read unlegalized nets            0.00%  2279.53 sec  2279.53 sec  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)       | | | +-Read nets                        0.01%  2279.53 sec  2279.53 sec  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)       | | | +-Set up via pillars               0.00%  2279.53 sec  2279.53 sec  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)       | | | +-Initialize 3D grid graph         1.85%  2279.53 sec  2279.55 sec  0.02 sec  0.02 sec 
[05/17 17:15:37    393s] (I)       | | | +-Model blockage capacity         28.52%  2279.55 sec  2279.80 sec  0.25 sec  0.25 sec 
[05/17 17:15:37    393s] (I)       | | | | +-Initialize 3D capacity        27.00%  2279.55 sec  2279.79 sec  0.24 sec  0.24 sec 
[05/17 17:15:37    393s] (I)       | +-Read aux data                        0.00%  2279.80 sec  2279.80 sec  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)       | +-Others data preparation              0.15%  2279.80 sec  2279.81 sec  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)       | +-Create route kernel                  5.70%  2279.81 sec  2279.86 sec  0.05 sec  0.05 sec 
[05/17 17:15:37    393s] (I)       +-Global Routing                        22.21%  2279.86 sec  2280.05 sec  0.20 sec  0.17 sec 
[05/17 17:15:37    393s] (I)       | +-Initialization                       0.24%  2279.86 sec  2279.86 sec  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)       | +-Net group 1                         10.82%  2279.86 sec  2279.96 sec  0.10 sec  0.09 sec 
[05/17 17:15:37    393s] (I)       | | +-Generate topology                  0.00%  2279.86 sec  2279.86 sec  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)       | | +-Phase 1a                           0.62%  2279.90 sec  2279.91 sec  0.01 sec  0.01 sec 
[05/17 17:15:37    393s] (I)       | | | +-Pattern routing (1T)             0.28%  2279.90 sec  2279.90 sec  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)       | | | +-Add via demand to 2D             0.29%  2279.90 sec  2279.91 sec  0.00 sec  0.01 sec 
[05/17 17:15:37    393s] (I)       | | +-Phase 1b                           0.40%  2279.91 sec  2279.91 sec  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)       | | +-Phase 1c                           0.00%  2279.91 sec  2279.91 sec  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)       | | +-Phase 1d                           0.00%  2279.91 sec  2279.91 sec  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)       | | +-Phase 1e                           0.72%  2279.91 sec  2279.92 sec  0.01 sec  0.00 sec 
[05/17 17:15:37    393s] (I)       | | | +-Route legalization               0.00%  2279.91 sec  2279.91 sec  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)       | | +-Phase 1l                           4.03%  2279.92 sec  2279.96 sec  0.04 sec  0.04 sec 
[05/17 17:15:37    393s] (I)       | | | +-Layer assignment (1T)            0.20%  2279.95 sec  2279.96 sec  0.00 sec  0.01 sec 
[05/17 17:15:37    393s] (I)       | +-Clean cong LA                        0.00%  2279.96 sec  2279.96 sec  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)       +-Export 3D cong map                    14.02%  2280.05 sec  2280.18 sec  0.12 sec  0.12 sec 
[05/17 17:15:37    393s] (I)       | +-Export 2D cong map                   1.54%  2280.16 sec  2280.18 sec  0.01 sec  0.01 sec 
[05/17 17:15:37    393s] (I)       +-Extract Global 3D Wires                0.00%  2280.18 sec  2280.18 sec  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)       +-Track Assignment (1T)                 14.12%  2280.18 sec  2280.30 sec  0.13 sec  0.13 sec 
[05/17 17:15:37    393s] (I)       | +-Initialization                       0.00%  2280.18 sec  2280.18 sec  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)       | +-Track Assignment Kernel             14.01%  2280.18 sec  2280.30 sec  0.12 sec  0.13 sec 
[05/17 17:15:37    393s] (I)       | +-Free Memory                          0.00%  2280.30 sec  2280.30 sec  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)       +-Export                                 5.72%  2280.30 sec  2280.35 sec  0.05 sec  0.04 sec 
[05/17 17:15:37    393s] (I)       | +-Export DB wires                      0.04%  2280.31 sec  2280.31 sec  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)       | | +-Export all nets                    0.01%  2280.31 sec  2280.31 sec  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)       | | +-Set wire vias                      0.00%  2280.31 sec  2280.31 sec  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)       | +-Report wirelength                    1.11%  2280.31 sec  2280.32 sec  0.01 sec  0.01 sec 
[05/17 17:15:37    393s] (I)       | +-Update net boxes                     0.62%  2280.32 sec  2280.32 sec  0.01 sec  0.00 sec 
[05/17 17:15:37    393s] (I)       | +-Update timing                        3.53%  2280.32 sec  2280.35 sec  0.03 sec  0.03 sec 
[05/17 17:15:37    393s] (I)       +-Postprocess design                     0.00%  2280.36 sec  2280.36 sec  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)      ===================== Summary by functions =====================
[05/17 17:15:37    393s] (I)       Lv  Step                                 %      Real       CPU 
[05/17 17:15:37    393s] (I)      ----------------------------------------------------------------
[05/17 17:15:37    393s] (I)        0  Early Global Route kernel      100.00%  0.89 sec  0.81 sec 
[05/17 17:15:37    393s] (I)        1  Import and model                43.14%  0.38 sec  0.35 sec 
[05/17 17:15:37    393s] (I)        1  Global Routing                  22.21%  0.20 sec  0.17 sec 
[05/17 17:15:37    393s] (I)        1  Track Assignment (1T)           14.12%  0.13 sec  0.13 sec 
[05/17 17:15:37    393s] (I)        1  Export 3D cong map              14.02%  0.12 sec  0.12 sec 
[05/17 17:15:37    393s] (I)        1  Export                           5.72%  0.05 sec  0.04 sec 
[05/17 17:15:37    393s] (I)        1  Extract Global 3D Wires          0.00%  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)        1  Postprocess design               0.00%  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)        2  Create route DB                 36.38%  0.32 sec  0.29 sec 
[05/17 17:15:37    393s] (I)        2  Track Assignment Kernel         14.01%  0.12 sec  0.13 sec 
[05/17 17:15:37    393s] (I)        2  Net group 1                     10.82%  0.10 sec  0.09 sec 
[05/17 17:15:37    393s] (I)        2  Create route kernel              5.70%  0.05 sec  0.05 sec 
[05/17 17:15:37    393s] (I)        2  Update timing                    3.53%  0.03 sec  0.03 sec 
[05/17 17:15:37    393s] (I)        2  Export 2D cong map               1.54%  0.01 sec  0.01 sec 
[05/17 17:15:37    393s] (I)        2  Report wirelength                1.11%  0.01 sec  0.01 sec 
[05/17 17:15:37    393s] (I)        2  Create place DB                  0.77%  0.01 sec  0.01 sec 
[05/17 17:15:37    393s] (I)        2  Update net boxes                 0.62%  0.01 sec  0.00 sec 
[05/17 17:15:37    393s] (I)        2  Initialization                   0.24%  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)        2  Others data preparation          0.15%  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)        2  Export DB wires                  0.04%  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)        3  Import route data (1T)          35.24%  0.31 sec  0.29 sec 
[05/17 17:15:37    393s] (I)        3  Phase 1l                         4.03%  0.04 sec  0.04 sec 
[05/17 17:15:37    393s] (I)        3  Import place data                0.75%  0.01 sec  0.01 sec 
[05/17 17:15:37    393s] (I)        3  Phase 1e                         0.72%  0.01 sec  0.00 sec 
[05/17 17:15:37    393s] (I)        3  Phase 1a                         0.62%  0.01 sec  0.01 sec 
[05/17 17:15:37    393s] (I)        3  Phase 1b                         0.40%  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)        3  Export all nets                  0.01%  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)        3  Generate topology                0.00%  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)        3  Set wire vias                    0.00%  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)        4  Model blockage capacity         28.52%  0.25 sec  0.25 sec 
[05/17 17:15:37    393s] (I)        4  Read prerouted                   2.92%  0.03 sec  0.02 sec 
[05/17 17:15:37    393s] (I)        4  Initialize 3D grid graph         1.85%  0.02 sec  0.02 sec 
[05/17 17:15:37    393s] (I)        4  Read blockages ( Layer 2-11 )    0.86%  0.01 sec  0.00 sec 
[05/17 17:15:37    393s] (I)        4  Read nets                        0.50%  0.00 sec  0.01 sec 
[05/17 17:15:37    393s] (I)        4  Add via demand to 2D             0.29%  0.00 sec  0.01 sec 
[05/17 17:15:37    393s] (I)        4  Pattern routing (1T)             0.28%  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)        4  Read instances and placement     0.22%  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)        4  Layer assignment (1T)            0.20%  0.00 sec  0.01 sec 
[05/17 17:15:37    393s] (I)        4  Read unlegalized nets            0.00%  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)        5  Initialize 3D capacity          27.00%  0.24 sec  0.24 sec 
[05/17 17:15:37    393s] (I)        5  Read PG blockages                0.63%  0.01 sec  0.00 sec 
[05/17 17:15:37    393s] (I)        5  Read instance blockages          0.08%  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)        5  Read clock blockages             0.00%  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)        5  Read other blockages             0.00%  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/17 17:15:37    393s] Extraction called for design 'mcs4_pad_frame' of instances=1984 and nets=2008 using extraction engine 'preRoute' .
[05/17 17:15:37    393s] PreRoute RC Extraction called for design mcs4_pad_frame.
[05/17 17:15:37    393s] RC Extraction called in multi-corner(2) mode.
[05/17 17:15:37    393s] RCMode: PreRoute
[05/17 17:15:37    393s]       RC Corner Indexes            0       1   
[05/17 17:15:37    393s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/17 17:15:37    393s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/17 17:15:37    393s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/17 17:15:37    393s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/17 17:15:37    393s] Shrink Factor                : 1.00000
[05/17 17:15:37    393s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/17 17:15:37    393s] Using Quantus QRC technology file ...
[05/17 17:15:37    393s] 
[05/17 17:15:37    393s] Trim Metal Layers:
[05/17 17:15:37    393s] LayerId::1 widthSet size::1
[05/17 17:15:37    393s] LayerId::2 widthSet size::1
[05/17 17:15:37    393s] LayerId::3 widthSet size::1
[05/17 17:15:37    393s] LayerId::4 widthSet size::1
[05/17 17:15:37    393s] LayerId::5 widthSet size::1
[05/17 17:15:37    393s] LayerId::6 widthSet size::1
[05/17 17:15:37    393s] LayerId::7 widthSet size::1
[05/17 17:15:37    393s] LayerId::8 widthSet size::1
[05/17 17:15:37    393s] LayerId::9 widthSet size::1
[05/17 17:15:37    393s] LayerId::10 widthSet size::1
[05/17 17:15:37    393s] LayerId::11 widthSet size::1
[05/17 17:15:37    393s] Updating RC grid for preRoute extraction ...
[05/17 17:15:37    393s] eee: pegSigSF::1.070000
[05/17 17:15:37    393s] Initializing multi-corner resistance tables ...
[05/17 17:15:37    393s] eee: l::1 avDens::0.095806 usedTrk::4587.174559 availTrk::47880.000000 sigTrk::4587.174559
[05/17 17:15:37    393s] eee: l::2 avDens::0.038392 usedTrk::1736.465202 availTrk::45229.500000 sigTrk::1736.465202
[05/17 17:15:37    393s] eee: l::3 avDens::0.040132 usedTrk::1683.151170 availTrk::41940.000000 sigTrk::1683.151170
[05/17 17:15:37    393s] eee: l::4 avDens::0.014437 usedTrk::609.767251 availTrk::42237.000000 sigTrk::609.767251
[05/17 17:15:37    393s] eee: l::5 avDens::0.011066 usedTrk::174.297369 availTrk::15750.000000 sigTrk::174.297369
[05/17 17:15:37    393s] eee: l::6 avDens::0.022373 usedTrk::80.342690 availTrk::3591.000000 sigTrk::80.342690
[05/17 17:15:37    393s] eee: l::7 avDens::0.003011 usedTrk::0.812865 availTrk::270.000000 sigTrk::0.812865
[05/17 17:15:37    393s] eee: l::8 avDens::0.008025 usedTrk::2.744444 availTrk::342.000000 sigTrk::2.744444
[05/17 17:15:37    393s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:15:37    393s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:15:37    393s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:15:37    393s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/17 17:15:37    393s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.032084 ; aWlH: 0.000000 ; Pmax: 0.805200 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/17 17:15:37    393s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1719.527M)
[05/17 17:15:37    393s] Effort level <high> specified for reg2reg path_group
[05/17 17:15:38    393s] All LLGs are deleted
[05/17 17:15:38    393s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1731.8M, EPOCH TIME: 1747516538.048056
[05/17 17:15:38    393s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1731.8M, EPOCH TIME: 1747516538.051419
[05/17 17:15:38    393s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1731.8M, EPOCH TIME: 1747516538.052246
[05/17 17:15:38    393s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1731.8M, EPOCH TIME: 1747516538.056110
[05/17 17:15:38    393s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1731.8M, EPOCH TIME: 1747516538.082326
[05/17 17:15:38    393s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1731.8M, EPOCH TIME: 1747516538.083124
[05/17 17:15:38    393s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1731.8M, EPOCH TIME: 1747516538.092756
[05/17 17:15:38    393s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.003, MEM:1731.8M, EPOCH TIME: 1747516538.095916
[05/17 17:15:38    393s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.042, MEM:1731.8M, EPOCH TIME: 1747516538.098192
[05/17 17:15:38    393s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.049, MEM:1731.8M, EPOCH TIME: 1747516538.101144
[05/17 17:15:38    393s] All LLGs are deleted
[05/17 17:15:38    393s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1731.8M, EPOCH TIME: 1747516538.107781
[05/17 17:15:38    393s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1731.8M, EPOCH TIME: 1747516538.111121
[05/17 17:15:38    393s] Starting delay calculation for Setup views
[05/17 17:15:38    393s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/17 17:15:38    393s] #################################################################################
[05/17 17:15:38    393s] # Design Stage: PreRoute
[05/17 17:15:38    393s] # Design Name: mcs4_pad_frame
[05/17 17:15:38    393s] # Design Mode: 45nm
[05/17 17:15:38    393s] # Analysis Mode: MMMC OCV 
[05/17 17:15:38    393s] # Parasitics Mode: No SPEF/RCDB 
[05/17 17:15:38    393s] # Signoff Settings: SI Off 
[05/17 17:15:38    393s] #################################################################################
[05/17 17:15:38    393s] Calculate early delays in OCV mode...
[05/17 17:15:38    393s] Calculate late delays in OCV mode...
[05/17 17:15:38    393s] Topological Sorting (REAL = 0:00:00.0, MEM = 1729.8M, InitMEM = 1729.8M)
[05/17 17:15:38    393s] Start delay calculation (fullDC) (1 T). (MEM=1729.82)
[05/17 17:15:38    393s] End AAE Lib Interpolated Model. (MEM=1749.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:15:38    393s] Total number of fetched objects 1992
[05/17 17:15:38    393s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:15:38    393s] End delay calculation. (MEM=1786.79 CPU=0:00:00.3 REAL=0:00:00.0)
[05/17 17:15:38    393s] End delay calculation (fullDC). (MEM=1786.79 CPU=0:00:00.4 REAL=0:00:00.0)
[05/17 17:15:38    393s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1786.8M) ***
[05/17 17:15:38    393s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:06:34 mem=1786.8M)
[05/17 17:15:40    394s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.539  | 45.851  | 40.539  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      3 (8)       |
|   max_fanout   |      0 (0)       |     0      |      8 (8)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/17 17:15:40    394s] Density: 5.971%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/17 17:15:40    394s] Total CPU time: 2.16 sec
[05/17 17:15:40    394s] Total Real time: 4.0 sec
[05/17 17:15:40    394s] Total Memory Usage: 1754.199219 Mbytes
[05/17 17:15:40    394s] Info: pop threads available for lower-level modules during optimization.
[05/17 17:15:40    394s] *** timeDesign #7 [finish] : cpu/real = 0:00:02.2/0:00:03.7 (0.6), totSession cpu/real = 0:06:34.3/0:42:37.7 (0.2), mem = 1754.2M
[05/17 17:15:40    394s] 
[05/17 17:15:40    394s] =============================================================================================
[05/17 17:15:40    394s]  Final TAT Report for timeDesign #7                                             21.12-s106_1
[05/17 17:15:40    394s] =============================================================================================
[05/17 17:15:40    394s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:15:40    394s] ---------------------------------------------------------------------------------------------
[05/17 17:15:40    394s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:15:40    394s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.3 % )     0:00:02.4 /  0:00:01.0    0.4
[05/17 17:15:40    394s] [ DrvReport              ]      1   0:00:01.4  (  37.6 % )     0:00:01.4 /  0:00:00.1    0.1
[05/17 17:15:40    394s] [ EarlyGlobalRoute       ]      1   0:00:00.9  (  24.8 % )     0:00:00.9 /  0:00:00.8    0.9
[05/17 17:15:40    394s] [ ExtractRC              ]      1   0:00:00.1  (   3.8 % )     0:00:00.1 /  0:00:00.1    1.0
[05/17 17:15:40    394s] [ TimingUpdate           ]      1   0:00:00.0  (   1.3 % )     0:00:00.6 /  0:00:00.5    1.0
[05/17 17:15:40    394s] [ FullDelayCalc          ]      1   0:00:00.5  (  13.6 % )     0:00:00.5 /  0:00:00.5    1.0
[05/17 17:15:40    394s] [ TimingReport           ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    0.9
[05/17 17:15:40    394s] [ GenerateReports        ]      1   0:00:00.3  (   7.7 % )     0:00:00.3 /  0:00:00.3    0.9
[05/17 17:15:40    394s] [ MISC                   ]          0:00:00.3  (   7.1 % )     0:00:00.3 /  0:00:00.2    0.7
[05/17 17:15:40    394s] ---------------------------------------------------------------------------------------------
[05/17 17:15:40    394s]  timeDesign #7 TOTAL                0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:02.1    0.6
[05/17 17:15:40    394s] ---------------------------------------------------------------------------------------------
[05/17 17:15:40    394s] 
[05/17 17:15:40    394s] # timeDesign -postCTS -prefix postCTS_hold_Setupfix -hold
<CMD> timeDesign -postCTS -prefix postCTS_hold_Setupfix -hold
[05/17 17:15:40    394s] *** timeDesign #8 [begin] : totSession cpu/real = 0:06:34.3/0:42:37.8 (0.2), mem = 1754.2M
[05/17 17:15:40    394s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1720.2M, EPOCH TIME: 1747516540.538908
[05/17 17:15:40    394s] All LLGs are deleted
[05/17 17:15:40    394s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1720.2M, EPOCH TIME: 1747516540.539034
[05/17 17:15:40    394s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1720.2M, EPOCH TIME: 1747516540.539103
[05/17 17:15:40    394s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1720.2M, EPOCH TIME: 1747516540.539263
[05/17 17:15:40    394s] Start to check current routing status for nets...
[05/17 17:15:40    394s] All nets are already routed correctly.
[05/17 17:15:40    394s] End to check current routing status for nets (mem=1720.2M)
[05/17 17:15:40    394s] Effort level <high> specified for reg2reg path_group
[05/17 17:15:40    394s] *** Enable all active views. ***
[05/17 17:15:40    394s] All LLGs are deleted
[05/17 17:15:40    394s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1732.5M, EPOCH TIME: 1747516540.687664
[05/17 17:15:40    394s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1732.5M, EPOCH TIME: 1747516540.690954
[05/17 17:15:40    394s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1732.5M, EPOCH TIME: 1747516540.691697
[05/17 17:15:40    394s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1732.5M, EPOCH TIME: 1747516540.695820
[05/17 17:15:40    394s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1732.5M, EPOCH TIME: 1747516540.722161
[05/17 17:15:40    394s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1732.5M, EPOCH TIME: 1747516540.723029
[05/17 17:15:40    394s] Fast DP-INIT is on for default
[05/17 17:15:40    394s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.038, MEM:1732.5M, EPOCH TIME: 1747516540.733683
[05/17 17:15:40    394s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.044, MEM:1732.5M, EPOCH TIME: 1747516540.736013
[05/17 17:15:40    394s] All LLGs are deleted
[05/17 17:15:40    394s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1732.5M, EPOCH TIME: 1747516540.746485
[05/17 17:15:40    394s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1732.5M, EPOCH TIME: 1747516540.746955
[05/17 17:15:40    394s] Starting delay calculation for Hold views
[05/17 17:15:40    394s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/17 17:15:40    394s] #################################################################################
[05/17 17:15:40    394s] # Design Stage: PreRoute
[05/17 17:15:40    394s] # Design Name: mcs4_pad_frame
[05/17 17:15:40    394s] # Design Mode: 45nm
[05/17 17:15:40    394s] # Analysis Mode: MMMC OCV 
[05/17 17:15:40    394s] # Parasitics Mode: No SPEF/RCDB 
[05/17 17:15:40    394s] # Signoff Settings: SI Off 
[05/17 17:15:40    394s] #################################################################################
[05/17 17:15:40    394s] Calculate late delays in OCV mode...
[05/17 17:15:40    394s] Calculate early delays in OCV mode...
[05/17 17:15:40    394s] Calculate late delays in OCV mode...
[05/17 17:15:40    394s] Calculate early delays in OCV mode...
[05/17 17:15:40    394s] Topological Sorting (REAL = 0:00:00.0, MEM = 1730.5M, InitMEM = 1730.5M)
[05/17 17:15:40    394s] Start delay calculation (fullDC) (1 T). (MEM=1730.49)
[05/17 17:15:40    394s] End AAE Lib Interpolated Model. (MEM=1750.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:15:41    395s] Total number of fetched objects 1992
[05/17 17:15:41    395s] Total number of fetched objects 1992
[05/17 17:15:41    395s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:15:41    395s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/17 17:15:41    395s] End delay calculation. (MEM=1785.45 CPU=0:00:00.6 REAL=0:00:01.0)
[05/17 17:15:41    395s] End delay calculation (fullDC). (MEM=1785.45 CPU=0:00:00.8 REAL=0:00:01.0)
[05/17 17:15:41    395s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1785.4M) ***
[05/17 17:15:41    395s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:06:35 mem=1785.4M)
[05/17 17:15:42    395s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.262  | -0.262  |  1.186  |
|           TNS (ns):|-339.931 |-339.931 |  0.000  |
|    Violating Paths:|  1756   |  1756   |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/17 17:15:42    395s] Density: 5.971%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/17 17:15:42    395s] Total CPU time: 1.48 sec
[05/17 17:15:42    395s] Total Real time: 2.0 sec
[05/17 17:15:42    395s] Total Memory Usage: 1706.433594 Mbytes
[05/17 17:15:42    395s] *** timeDesign #8 [finish] : cpu/real = 0:00:01.5/0:00:01.6 (0.9), totSession cpu/real = 0:06:35.8/0:42:39.4 (0.2), mem = 1706.4M
[05/17 17:15:42    395s] 
[05/17 17:15:42    395s] =============================================================================================
[05/17 17:15:42    395s]  Final TAT Report for timeDesign #8                                             21.12-s106_1
[05/17 17:15:42    395s] =============================================================================================
[05/17 17:15:42    395s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:15:42    395s] ---------------------------------------------------------------------------------------------
[05/17 17:15:42    395s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:15:42    395s] [ OptSummaryReport       ]      1   0:00:00.1  (   4.7 % )     0:00:01.4 /  0:00:01.3    0.9
[05/17 17:15:42    395s] [ TimingUpdate           ]      1   0:00:00.1  (   4.0 % )     0:00:01.0 /  0:00:00.9    1.0
[05/17 17:15:42    395s] [ FullDelayCalc          ]      1   0:00:00.9  (  54.6 % )     0:00:00.9 /  0:00:00.9    1.0
[05/17 17:15:42    395s] [ TimingReport           ]      1   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.1    0.9
[05/17 17:15:42    395s] [ GenerateReports        ]      1   0:00:00.3  (  15.3 % )     0:00:00.3 /  0:00:00.2    0.9
[05/17 17:15:42    395s] [ MISC                   ]          0:00:00.3  (  17.5 % )     0:00:00.3 /  0:00:00.2    0.8
[05/17 17:15:42    395s] ---------------------------------------------------------------------------------------------
[05/17 17:15:42    395s]  timeDesign #8 TOTAL                0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.5    0.9
[05/17 17:15:42    395s] ---------------------------------------------------------------------------------------------
[05/17 17:15:42    395s] 
[05/17 17:15:42    395s] # suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/17 17:15:48    396s] # puts "\n  --  Hold Optimization  --"
# setOptMode -addInstancePrefix postCTShold
<CMD> setOptMode -addInstancePrefix postCTShold
[05/17 17:15:48    396s] # optDesign -postCTS -hold
<CMD> optDesign -postCTS -hold
[05/17 17:15:48    396s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1414.0M, totSessionCpu=0:06:37 **
[05/17 17:15:48    396s] Info: 1 threads available for lower-level modules during optimization.
[05/17 17:15:48    396s] GigaOpt running with 1 threads.
[05/17 17:15:48    396s] **INFO: User settings:
[05/17 17:15:48    396s] setDesignMode -process                              45
[05/17 17:15:48    396s] setExtractRCMode -coupling_c_th                     0.1
[05/17 17:15:48    396s] setExtractRCMode -engine                            preRoute
[05/17 17:15:48    396s] setExtractRCMode -relative_c_th                     1
[05/17 17:15:48    396s] setExtractRCMode -total_c_th                        0
[05/17 17:15:48    396s] setUsefulSkewMode -ecoRoute                         false
[05/17 17:15:48    396s] setDelayCalMode -enable_high_fanout                 true
[05/17 17:15:48    396s] setDelayCalMode -engine                             aae
[05/17 17:15:48    396s] setDelayCalMode -ignoreNetLoad                      false
[05/17 17:15:48    396s] setDelayCalMode -socv_accuracy_mode                 low
[05/17 17:15:48    396s] setOptMode -activeHoldViews                         { AnalysisView_WC AnalysisView_BC }
[05/17 17:15:48    396s] setOptMode -activeSetupViews                        { AnalysisView_WC AnalysisView_BC }
[05/17 17:15:48    396s] setOptMode -addInstancePrefix                       postCTShold
[05/17 17:15:48    396s] setOptMode -autoSetupViews                          { AnalysisView_WC}
[05/17 17:15:48    396s] setOptMode -autoTDGRSetupViews                      { AnalysisView_WC}
[05/17 17:15:48    396s] setOptMode -drcMargin                               0
[05/17 17:15:48    396s] setOptMode -fixDrc                                  true
[05/17 17:15:48    396s] setOptMode -fixFanoutLoad                           true
[05/17 17:15:48    396s] setOptMode -preserveAllSequential                   false
[05/17 17:15:48    396s] setOptMode -setupTargetSlack                        0
[05/17 17:15:48    396s] setPlaceMode -honorSoftBlockage                     true
[05/17 17:15:48    396s] setPlaceMode -place_design_floorplan_mode           false
[05/17 17:15:48    396s] setPlaceMode -place_detail_check_route              true
[05/17 17:15:48    396s] setPlaceMode -place_detail_preserve_routing         true
[05/17 17:15:48    396s] setPlaceMode -place_detail_remove_affected_routing  true
[05/17 17:15:48    396s] setPlaceMode -place_detail_swap_eeq_cells           false
[05/17 17:15:48    396s] setPlaceMode -place_global_clock_gate_aware         true
[05/17 17:15:48    396s] setPlaceMode -place_global_cong_effort              high
[05/17 17:15:48    396s] setPlaceMode -place_global_ignore_scan              true
[05/17 17:15:48    396s] setPlaceMode -place_global_ignore_spare             false
[05/17 17:15:48    396s] setPlaceMode -place_global_module_aware_spare       false
[05/17 17:15:48    396s] setPlaceMode -place_global_place_io_pins            true
[05/17 17:15:48    396s] setPlaceMode -place_global_reorder_scan             true
[05/17 17:15:48    396s] setPlaceMode -place_global_uniform_density          true
[05/17 17:15:48    396s] setPlaceMode -powerDriven                           false
[05/17 17:15:48    396s] setPlaceMode -timingDriven                          true
[05/17 17:15:48    396s] setAnalysisMode -analysisType                       onChipVariation
[05/17 17:15:48    396s] setAnalysisMode -checkType                          setup
[05/17 17:15:48    396s] setAnalysisMode -clkSrcPath                         true
[05/17 17:15:48    396s] setAnalysisMode -clockPropagation                   sdcControl
[05/17 17:15:48    396s] setAnalysisMode -skew                               true
[05/17 17:15:48    396s] setAnalysisMode -virtualIPO                         false
[05/17 17:15:48    396s] 
[05/17 17:15:48    396s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/17 17:15:48    396s] 
[05/17 17:15:48    396s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/17 17:15:48    396s] Summary for sequential cells identification: 
[05/17 17:15:48    396s]   Identified SBFF number: 104
[05/17 17:15:48    396s]   Identified MBFF number: 16
[05/17 17:15:48    396s]   Identified SB Latch number: 0
[05/17 17:15:48    396s]   Identified MB Latch number: 0
[05/17 17:15:48    396s]   Not identified SBFF number: 16
[05/17 17:15:48    396s]   Not identified MBFF number: 0
[05/17 17:15:48    396s]   Not identified SB Latch number: 0
[05/17 17:15:48    396s]   Not identified MB Latch number: 0
[05/17 17:15:48    396s]   Number of sequential cells which are not FFs: 32
[05/17 17:15:48    396s]  Visiting view : AnalysisView_WC
[05/17 17:15:48    396s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:15:48    396s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:15:48    396s]  Visiting view : AnalysisView_BC
[05/17 17:15:48    396s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/17 17:15:48    396s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/17 17:15:48    396s]  Visiting view : AnalysisView_WC
[05/17 17:15:48    396s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:15:48    396s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:15:48    396s]  Visiting view : AnalysisView_BC
[05/17 17:15:48    396s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/17 17:15:48    396s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/17 17:15:48    396s] TLC MultiMap info (StdDelay):
[05/17 17:15:48    396s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/17 17:15:48    396s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/17 17:15:48    396s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/17 17:15:48    396s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/17 17:15:48    396s]  Setting StdDelay to: 38ps
[05/17 17:15:48    396s] 
[05/17 17:15:48    396s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/17 17:15:48    396s] Need call spDPlaceInit before registerPrioInstLoc.
[05/17 17:15:48    396s] *** optDesign #3 [begin] : totSession cpu/real = 0:06:36.7/0:42:46.0 (0.2), mem = 1722.5M
[05/17 17:15:48    396s] *** InitOpt #4 [begin] : totSession cpu/real = 0:06:36.7/0:42:46.0 (0.2), mem = 1722.5M
[05/17 17:15:48    396s] OPERPROF: Starting DPlace-Init at level 1, MEM:1722.5M, EPOCH TIME: 1747516548.734036
[05/17 17:15:48    396s] z: 2, totalTracks: 1
[05/17 17:15:48    396s] z: 4, totalTracks: 1
[05/17 17:15:48    396s] z: 6, totalTracks: 1
[05/17 17:15:48    396s] z: 8, totalTracks: 1
[05/17 17:15:48    396s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/17 17:15:48    396s] All LLGs are deleted
[05/17 17:15:48    396s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1722.5M, EPOCH TIME: 1747516548.739320
[05/17 17:15:48    396s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1722.5M, EPOCH TIME: 1747516548.739850
[05/17 17:15:48    396s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1722.5M, EPOCH TIME: 1747516548.740505
[05/17 17:15:48    396s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1722.5M, EPOCH TIME: 1747516548.744458
[05/17 17:15:48    396s] Core basic site is CoreSite
[05/17 17:15:48    396s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1722.5M, EPOCH TIME: 1747516548.783522
[05/17 17:15:48    396s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.021, MEM:1722.5M, EPOCH TIME: 1747516548.804708
[05/17 17:15:48    396s] SiteArray: non-trimmed site array dimensions = 189 x 1909
[05/17 17:15:48    396s] SiteArray: use 1,548,288 bytes
[05/17 17:15:48    396s] SiteArray: current memory after site array memory allocation 1722.5M
[05/17 17:15:48    396s] SiteArray: FP blocked sites are writable
[05/17 17:15:48    396s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/17 17:15:48    396s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1722.5M, EPOCH TIME: 1747516548.813660
[05/17 17:15:48    396s] Process 44446 wires and vias for routing blockage and capacity analysis
[05/17 17:15:48    396s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.021, MEM:1722.5M, EPOCH TIME: 1747516548.834259
[05/17 17:15:48    396s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.080, REAL:0.095, MEM:1722.5M, EPOCH TIME: 1747516548.839588
[05/17 17:15:48    396s] 
[05/17 17:15:48    396s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:15:48    396s] OPERPROF:     Starting CMU at level 3, MEM:1722.5M, EPOCH TIME: 1747516548.844488
[05/17 17:15:48    396s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1722.5M, EPOCH TIME: 1747516548.845663
[05/17 17:15:48    396s] 
[05/17 17:15:48    396s] Bad Lib Cell Checking (CMU) is done! (0)
[05/17 17:15:48    396s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.108, MEM:1722.5M, EPOCH TIME: 1747516548.848438
[05/17 17:15:48    396s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1722.5M, EPOCH TIME: 1747516548.848549
[05/17 17:15:48    396s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.003, MEM:1722.5M, EPOCH TIME: 1747516548.851229
[05/17 17:15:48    396s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1722.5MB).
[05/17 17:15:48    396s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.121, MEM:1722.5M, EPOCH TIME: 1747516548.855251
[05/17 17:15:48    396s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1722.5M, EPOCH TIME: 1747516548.855527
[05/17 17:15:48    396s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:1718.5M, EPOCH TIME: 1747516548.864818
[05/17 17:15:48    396s] 
[05/17 17:15:48    396s] Creating Lib Analyzer ...
[05/17 17:15:48    396s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/17 17:15:48    396s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/17 17:15:48    396s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/17 17:15:48    396s] 
[05/17 17:15:48    396s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/17 17:15:49    397s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:38 mem=1742.6M
[05/17 17:15:49    397s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:38 mem=1742.6M
[05/17 17:15:49    397s] Creating Lib Analyzer, finished. 
[05/17 17:15:49    397s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1446.1M, totSessionCpu=0:06:38 **
[05/17 17:15:49    397s] *** optDesign -postCTS ***
[05/17 17:15:49    397s] DRC Margin: user margin 0.0
[05/17 17:15:49    397s] Hold Target Slack: user slack 0
[05/17 17:15:49    397s] Setup Target Slack: user slack 0;
[05/17 17:15:49    397s] setUsefulSkewMode -ecoRoute false
[05/17 17:15:49    397s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1742.6M, EPOCH TIME: 1747516549.832489
[05/17 17:15:49    397s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.047, MEM:1742.6M, EPOCH TIME: 1747516549.879681
[05/17 17:15:49    397s] 
[05/17 17:15:49    397s] TimeStamp Deleting Cell Server Begin ...
[05/17 17:15:49    397s] Deleting Lib Analyzer.
[05/17 17:15:49    397s] 
[05/17 17:15:49    397s] TimeStamp Deleting Cell Server End ...
[05/17 17:15:49    397s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/17 17:15:49    397s] 
[05/17 17:15:49    397s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/17 17:15:49    397s] Summary for sequential cells identification: 
[05/17 17:15:49    397s]   Identified SBFF number: 104
[05/17 17:15:49    397s]   Identified MBFF number: 16
[05/17 17:15:49    397s]   Identified SB Latch number: 0
[05/17 17:15:49    397s]   Identified MB Latch number: 0
[05/17 17:15:49    397s]   Not identified SBFF number: 16
[05/17 17:15:49    397s]   Not identified MBFF number: 0
[05/17 17:15:49    397s]   Not identified SB Latch number: 0
[05/17 17:15:49    397s]   Not identified MB Latch number: 0
[05/17 17:15:49    397s]   Number of sequential cells which are not FFs: 32
[05/17 17:15:49    397s]  Visiting view : AnalysisView_WC
[05/17 17:15:49    397s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:15:49    397s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:15:49    397s]  Visiting view : AnalysisView_BC
[05/17 17:15:49    397s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/17 17:15:49    397s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/17 17:15:49    397s]  Visiting view : AnalysisView_WC
[05/17 17:15:49    397s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:15:49    397s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:15:49    397s]  Visiting view : AnalysisView_BC
[05/17 17:15:49    397s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/17 17:15:49    397s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/17 17:15:49    397s] TLC MultiMap info (StdDelay):
[05/17 17:15:49    397s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/17 17:15:49    397s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/17 17:15:49    397s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/17 17:15:49    397s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/17 17:15:49    397s]  Setting StdDelay to: 38ps
[05/17 17:15:49    397s] 
[05/17 17:15:49    397s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/17 17:15:49    397s] 
[05/17 17:15:49    397s] TimeStamp Deleting Cell Server Begin ...
[05/17 17:15:49    397s] 
[05/17 17:15:49    397s] TimeStamp Deleting Cell Server End ...
[05/17 17:15:49    397s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1742.6M, EPOCH TIME: 1747516549.930043
[05/17 17:15:49    397s] All LLGs are deleted
[05/17 17:15:49    397s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1742.6M, EPOCH TIME: 1747516549.930197
[05/17 17:15:49    397s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1742.6M, EPOCH TIME: 1747516549.930287
[05/17 17:15:49    397s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.004, MEM:1734.6M, EPOCH TIME: 1747516549.933786
[05/17 17:15:49    397s] Start to check current routing status for nets...
[05/17 17:15:49    397s] All nets are already routed correctly.
[05/17 17:15:49    397s] End to check current routing status for nets (mem=1734.6M)
[05/17 17:15:49    397s] 
[05/17 17:15:49    397s] Creating Lib Analyzer ...
[05/17 17:15:49    397s] 
[05/17 17:15:49    397s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/17 17:15:49    397s] Summary for sequential cells identification: 
[05/17 17:15:49    397s]   Identified SBFF number: 104
[05/17 17:15:49    397s]   Identified MBFF number: 16
[05/17 17:15:49    397s]   Identified SB Latch number: 0
[05/17 17:15:49    397s]   Identified MB Latch number: 0
[05/17 17:15:49    397s]   Not identified SBFF number: 16
[05/17 17:15:49    397s]   Not identified MBFF number: 0
[05/17 17:15:49    397s]   Not identified SB Latch number: 0
[05/17 17:15:49    397s]   Not identified MB Latch number: 0
[05/17 17:15:49    397s]   Number of sequential cells which are not FFs: 32
[05/17 17:15:49    397s]  Visiting view : AnalysisView_WC
[05/17 17:15:49    397s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:15:49    397s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:15:49    397s]  Visiting view : AnalysisView_BC
[05/17 17:15:49    397s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/17 17:15:50    397s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/17 17:15:50    397s]  Visiting view : AnalysisView_WC
[05/17 17:15:50    397s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:15:50    397s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:15:50    397s]  Visiting view : AnalysisView_BC
[05/17 17:15:50    397s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/17 17:15:50    397s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/17 17:15:50    397s] TLC MultiMap info (StdDelay):
[05/17 17:15:50    397s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/17 17:15:50    397s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/17 17:15:50    397s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/17 17:15:50    397s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/17 17:15:50    397s]  Setting StdDelay to: 38ps
[05/17 17:15:50    397s] 
[05/17 17:15:50    397s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/17 17:15:50    397s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/17 17:15:50    397s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/17 17:15:50    397s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/17 17:15:50    397s] 
[05/17 17:15:50    397s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/17 17:15:50    398s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:39 mem=1744.6M
[05/17 17:15:50    398s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:39 mem=1744.6M
[05/17 17:15:50    398s] Creating Lib Analyzer, finished. 
[05/17 17:15:50    398s] #optDebug: Start CG creation (mem=1773.2M)
[05/17 17:15:50    398s]  ...initializing CG  maxDriveDist 1351.515500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 135.151500 
[05/17 17:15:51    398s] (cpu=0:00:00.2, mem=1968.5M)
[05/17 17:15:51    398s]  ...processing cgPrt (cpu=0:00:00.2, mem=1968.5M)
[05/17 17:15:51    398s]  ...processing cgEgp (cpu=0:00:00.2, mem=1968.5M)
[05/17 17:15:51    398s]  ...processing cgPbk (cpu=0:00:00.2, mem=1968.5M)
[05/17 17:15:51    398s]  ...processing cgNrb(cpu=0:00:00.2, mem=1968.5M)
[05/17 17:15:51    398s]  ...processing cgObs (cpu=0:00:00.2, mem=1968.5M)
[05/17 17:15:51    398s]  ...processing cgCon (cpu=0:00:00.2, mem=1968.5M)
[05/17 17:15:51    398s]  ...processing cgPdm (cpu=0:00:00.2, mem=1968.5M)
[05/17 17:15:51    398s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=1968.5M)
[05/17 17:15:51    399s] Compute RC Scale Done ...
[05/17 17:15:51    399s] *** InitOpt #4 [finish] : cpu/real = 0:00:02.4/0:00:02.5 (1.0), totSession cpu/real = 0:06:39.1/0:42:48.5 (0.2), mem = 1959.0M
[05/17 17:15:51    399s] 
[05/17 17:15:51    399s] =============================================================================================
[05/17 17:15:51    399s]  Step TAT Report for InitOpt #4                                                 21.12-s106_1
[05/17 17:15:51    399s] =============================================================================================
[05/17 17:15:51    399s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:15:51    399s] ---------------------------------------------------------------------------------------------
[05/17 17:15:51    399s] [ CellServerInit         ]      2   0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.1    0.6
[05/17 17:15:51    399s] [ LibAnalyzerInit        ]      2   0:00:01.9  (  76.4 % )     0:00:01.9 /  0:00:01.9    1.0
[05/17 17:15:51    399s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:15:51    399s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   6.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/17 17:15:51    399s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:15:51    399s] [ MISC                   ]          0:00:00.3  (  13.7 % )     0:00:00.3 /  0:00:00.3    0.9
[05/17 17:15:51    399s] ---------------------------------------------------------------------------------------------
[05/17 17:15:51    399s]  InitOpt #4 TOTAL                   0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:02.4    1.0
[05/17 17:15:51    399s] ---------------------------------------------------------------------------------------------
[05/17 17:15:51    399s] 
[05/17 17:15:51    399s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/17 17:15:51    399s] ### Creating PhyDesignMc. totSessionCpu=0:06:39 mem=1959.0M
[05/17 17:15:51    399s] OPERPROF: Starting DPlace-Init at level 1, MEM:1959.0M, EPOCH TIME: 1747516551.212007
[05/17 17:15:51    399s] z: 2, totalTracks: 1
[05/17 17:15:51    399s] z: 4, totalTracks: 1
[05/17 17:15:51    399s] z: 6, totalTracks: 1
[05/17 17:15:51    399s] z: 8, totalTracks: 1
[05/17 17:15:51    399s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/17 17:15:51    399s] All LLGs are deleted
[05/17 17:15:51    399s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1959.0M, EPOCH TIME: 1747516551.217020
[05/17 17:15:51    399s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1959.0M, EPOCH TIME: 1747516551.217488
[05/17 17:15:51    399s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1959.0M, EPOCH TIME: 1747516551.218084
[05/17 17:15:51    399s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1959.0M, EPOCH TIME: 1747516551.221845
[05/17 17:15:51    399s] Core basic site is CoreSite
[05/17 17:15:51    399s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1959.0M, EPOCH TIME: 1747516551.259467
[05/17 17:15:51    399s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.021, MEM:1959.0M, EPOCH TIME: 1747516551.280004
[05/17 17:15:51    399s] Fast DP-INIT is on for default
[05/17 17:15:51    399s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/17 17:15:51    399s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.070, MEM:1959.0M, EPOCH TIME: 1747516551.291866
[05/17 17:15:51    399s] 
[05/17 17:15:51    399s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:15:51    399s] 
[05/17 17:15:51    399s]  Skipping Bad Lib Cell Checking (CMU) !
[05/17 17:15:51    399s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.080, MEM:1959.0M, EPOCH TIME: 1747516551.298149
[05/17 17:15:51    399s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1959.0M, EPOCH TIME: 1747516551.301235
[05/17 17:15:51    399s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1959.0M, EPOCH TIME: 1747516551.301364
[05/17 17:15:51    399s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1959.0MB).
[05/17 17:15:51    399s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.090, MEM:1959.0M, EPOCH TIME: 1747516551.301906
[05/17 17:15:51    399s] TotalInstCnt at PhyDesignMc Initialization: 1,954
[05/17 17:15:51    399s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:39 mem=1959.0M
[05/17 17:15:51    399s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1959.0M, EPOCH TIME: 1747516551.309553
[05/17 17:15:51    399s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:1847.0M, EPOCH TIME: 1747516551.318786
[05/17 17:15:51    399s] TotalInstCnt at PhyDesignMc Destruction: 1,954
[05/17 17:15:51    399s] GigaOpt Hold Optimizer is used
[05/17 17:15:51    399s] Deleting Lib Analyzer.
[05/17 17:15:51    399s] End AAE Lib Interpolated Model. (MEM=1846.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:15:51    399s] 
[05/17 17:15:51    399s] Creating Lib Analyzer ...
[05/17 17:15:51    399s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/17 17:15:51    399s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/17 17:15:51    399s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/17 17:15:51    399s] 
[05/17 17:15:51    399s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/17 17:15:52    400s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:40 mem=1847.0M
[05/17 17:15:52    400s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:40 mem=1847.0M
[05/17 17:15:52    400s] Creating Lib Analyzer, finished. 
[05/17 17:15:52    400s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:06:40 mem=1847.0M ***
[05/17 17:15:52    400s] *** BuildHoldData #1 [begin] : totSession cpu/real = 0:06:40.1/0:42:49.6 (0.2), mem = 1847.0M
[05/17 17:15:52    400s] Effort level <high> specified for reg2reg path_group
[05/17 17:15:52    400s] 
[05/17 17:15:52    400s] TimeStamp Deleting Cell Server Begin ...
[05/17 17:15:52    400s] Deleting Lib Analyzer.
[05/17 17:15:52    400s] 
[05/17 17:15:52    400s] TimeStamp Deleting Cell Server End ...
[05/17 17:15:52    400s] Starting delay calculation for Hold views
[05/17 17:15:52    400s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/17 17:15:52    400s] #################################################################################
[05/17 17:15:52    400s] # Design Stage: PreRoute
[05/17 17:15:52    400s] # Design Name: mcs4_pad_frame
[05/17 17:15:52    400s] # Design Mode: 45nm
[05/17 17:15:52    400s] # Analysis Mode: MMMC OCV 
[05/17 17:15:52    400s] # Parasitics Mode: No SPEF/RCDB 
[05/17 17:15:52    400s] # Signoff Settings: SI Off 
[05/17 17:15:52    400s] #################################################################################
[05/17 17:15:52    400s] Calculate late delays in OCV mode...
[05/17 17:15:52    400s] Calculate early delays in OCV mode...
[05/17 17:15:52    400s] Calculate late delays in OCV mode...
[05/17 17:15:52    400s] Calculate early delays in OCV mode...
[05/17 17:15:52    400s] Topological Sorting (REAL = 0:00:00.0, MEM = 1847.0M, InitMEM = 1847.0M)
[05/17 17:15:52    400s] Start delay calculation (fullDC) (1 T). (MEM=1846.97)
[05/17 17:15:52    400s] End AAE Lib Interpolated Model. (MEM=1866.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:15:53    400s] Total number of fetched objects 1992
[05/17 17:15:53    401s] Total number of fetched objects 1992
[05/17 17:15:53    401s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:15:53    401s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:15:53    401s] End delay calculation. (MEM=1898.67 CPU=0:00:00.6 REAL=0:00:01.0)
[05/17 17:15:53    401s] End delay calculation (fullDC). (MEM=1898.67 CPU=0:00:00.8 REAL=0:00:01.0)
[05/17 17:15:53    401s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1898.7M) ***
[05/17 17:15:53    401s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:06:41 mem=1898.7M)
[05/17 17:15:53    401s] 
[05/17 17:15:53    401s] Active hold views:
[05/17 17:15:53    401s]  AnalysisView_BC
[05/17 17:15:53    401s]   Dominating endpoints: 1813
[05/17 17:15:53    401s]   Dominating TNS: -339.933
[05/17 17:15:53    401s] 
[05/17 17:15:53    401s] Done building cte hold timing graph (fixHold) cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:06:41 mem=1929.9M ***
[05/17 17:15:53    401s] Done building hold timer [6874 node(s), 8763 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.6 real=0:00:01.0 totSessionCpu=0:06:42 mem=1929.9M ***
[05/17 17:15:54    401s] Starting delay calculation for Setup views
[05/17 17:15:54    401s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/17 17:15:54    401s] #################################################################################
[05/17 17:15:54    401s] # Design Stage: PreRoute
[05/17 17:15:54    401s] # Design Name: mcs4_pad_frame
[05/17 17:15:54    401s] # Design Mode: 45nm
[05/17 17:15:54    401s] # Analysis Mode: MMMC OCV 
[05/17 17:15:54    401s] # Parasitics Mode: No SPEF/RCDB 
[05/17 17:15:54    401s] # Signoff Settings: SI Off 
[05/17 17:15:54    401s] #################################################################################
[05/17 17:15:54    401s] Calculate early delays in OCV mode...
[05/17 17:15:54    401s] Calculate late delays in OCV mode...
[05/17 17:15:54    401s] Topological Sorting (REAL = 0:00:00.0, MEM = 1909.9M, InitMEM = 1909.9M)
[05/17 17:15:54    401s] Start delay calculation (fullDC) (1 T). (MEM=1909.93)
[05/17 17:15:54    401s] End AAE Lib Interpolated Model. (MEM=1929.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:15:54    402s] Total number of fetched objects 1992
[05/17 17:15:54    402s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:15:54    402s] End delay calculation. (MEM=1898.67 CPU=0:00:00.3 REAL=0:00:00.0)
[05/17 17:15:54    402s] End delay calculation (fullDC). (MEM=1898.67 CPU=0:00:00.4 REAL=0:00:00.0)
[05/17 17:15:54    402s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1898.7M) ***
[05/17 17:15:54    402s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:06:42 mem=1898.7M)
[05/17 17:15:54    402s] Done building cte setup timing graph (fixHold) cpu=0:00:02.3 real=0:00:02.0 totSessionCpu=0:06:42 mem=1898.7M ***
[05/17 17:15:54    402s] *info: category slack lower bound [L 0.0] default
[05/17 17:15:54    402s] *info: category slack lower bound [H 0.0] reg2reg 
[05/17 17:15:54    402s] --------------------------------------------------- 
[05/17 17:15:54    402s]    Setup Violation Summary with Target Slack (0.000 ns)
[05/17 17:15:54    402s] --------------------------------------------------- 
[05/17 17:15:54    402s]          WNS    reg2regWNS
[05/17 17:15:54    402s]    40.539 ns     45.851 ns
[05/17 17:15:54    402s] --------------------------------------------------- 
[05/17 17:15:54    402s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/17 17:15:54    402s] 
[05/17 17:15:54    402s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/17 17:15:54    402s] Summary for sequential cells identification: 
[05/17 17:15:54    402s]   Identified SBFF number: 104
[05/17 17:15:54    402s]   Identified MBFF number: 16
[05/17 17:15:54    402s]   Identified SB Latch number: 0
[05/17 17:15:54    402s]   Identified MB Latch number: 0
[05/17 17:15:54    402s]   Not identified SBFF number: 16
[05/17 17:15:54    402s]   Not identified MBFF number: 0
[05/17 17:15:54    402s]   Not identified SB Latch number: 0
[05/17 17:15:54    402s]   Not identified MB Latch number: 0
[05/17 17:15:54    402s]   Number of sequential cells which are not FFs: 32
[05/17 17:15:54    402s]  Visiting view : AnalysisView_WC
[05/17 17:15:54    402s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:15:54    402s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:15:54    402s]  Visiting view : AnalysisView_WC
[05/17 17:15:54    402s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:15:54    402s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:15:54    402s] TLC MultiMap info (StdDelay):
[05/17 17:15:54    402s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/17 17:15:54    402s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/17 17:15:54    402s]  Setting StdDelay to: 38ps
[05/17 17:15:54    402s] 
[05/17 17:15:54    402s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/17 17:15:54    402s] 
[05/17 17:15:54    402s] TimeStamp Deleting Cell Server Begin ...
[05/17 17:15:54    402s] 
[05/17 17:15:54    402s] TimeStamp Deleting Cell Server End ...
[05/17 17:15:54    402s] 
[05/17 17:15:54    402s] Creating Lib Analyzer ...
[05/17 17:15:54    402s] 
[05/17 17:15:54    402s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/17 17:15:54    402s] Summary for sequential cells identification: 
[05/17 17:15:54    402s]   Identified SBFF number: 104
[05/17 17:15:54    402s]   Identified MBFF number: 16
[05/17 17:15:54    402s]   Identified SB Latch number: 0
[05/17 17:15:54    402s]   Identified MB Latch number: 0
[05/17 17:15:54    402s]   Not identified SBFF number: 16
[05/17 17:15:54    402s]   Not identified MBFF number: 0
[05/17 17:15:54    402s]   Not identified SB Latch number: 0
[05/17 17:15:54    402s]   Not identified MB Latch number: 0
[05/17 17:15:54    402s]   Number of sequential cells which are not FFs: 32
[05/17 17:15:54    402s]  Visiting view : AnalysisView_WC
[05/17 17:15:54    402s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:15:54    402s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:15:54    402s]  Visiting view : AnalysisView_WC
[05/17 17:15:54    402s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:15:54    402s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:15:54    402s] TLC MultiMap info (StdDelay):
[05/17 17:15:54    402s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/17 17:15:54    402s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/17 17:15:54    402s]  Setting StdDelay to: 38ps
[05/17 17:15:54    402s] 
[05/17 17:15:54    402s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/17 17:15:54    402s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/17 17:15:54    402s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/17 17:15:54    402s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/17 17:15:54    402s] 
[05/17 17:15:55    402s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/17 17:15:55    403s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:43 mem=1914.7M
[05/17 17:15:55    403s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:43 mem=1914.7M
[05/17 17:15:55    403s] Creating Lib Analyzer, finished. 
[05/17 17:15:55    403s] 
[05/17 17:15:55    403s] *Info: minBufDelay = 66.8 ps, libStdDelay = 38.0 ps, minBufSize = 6840000 (5.0)
[05/17 17:15:55    403s] *Info: worst delay setup view: AnalysisView_WC
[05/17 17:15:55    403s] Footprint list for hold buffering (delay unit: ps)
[05/17 17:15:55    403s] =================================================================
[05/17 17:15:55    403s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[05/17 17:15:55    403s] ------------------------------------------------------------------
[05/17 17:15:55    403s] *Info:       66.8       1.00     62.33    5.0  62.29 CLKBUFX2 (A,Y)
[05/17 17:15:55    403s] *Info:       66.8       1.00     62.33    5.0  62.29 BUFX2 (A,Y)
[05/17 17:15:55    403s] *Info:       69.7       1.00     41.47    6.0  41.48 CLKBUFX3 (A,Y)
[05/17 17:15:55    403s] *Info:       69.7       1.00     41.47    6.0  41.48 BUFX3 (A,Y)
[05/17 17:15:55    403s] *Info:       79.0       1.00     31.16    7.0  31.18 CLKBUFX4 (A,Y)
[05/17 17:15:55    403s] *Info:       79.0       1.00     31.16    7.0  31.18 BUFX4 (A,Y)
[05/17 17:15:55    403s] *Info:       70.2       1.00     20.86    9.0  21.02 CLKBUFX6 (A,Y)
[05/17 17:15:55    403s] *Info:       70.2       1.00     20.86    9.0  21.02 BUFX6 (A,Y)
[05/17 17:15:55    403s] *Info:      147.7       1.00    124.41    9.0 124.22 DLY1X1 (A,Y)
[05/17 17:15:55    403s] *Info:       79.1       1.00     16.06   11.0  16.01 CLKBUFX8 (A,Y)
[05/17 17:15:55    403s] *Info:       79.1       1.00     16.06   11.0  16.01 BUFX8 (A,Y)
[05/17 17:15:55    403s] *Info:      190.9       1.00     31.16   11.0  31.18 DLY1X4 (A,Y)
[05/17 17:15:55    403s] *Info:       79.1       1.00     11.03   15.0  10.92 CLKBUFX12 (A,Y)
[05/17 17:15:55    403s] *Info:       79.1       1.00     11.03   15.0  10.92 BUFX12 (A,Y)
[05/17 17:15:55    403s] *Info:      298.4       1.00    124.17   17.0 124.22 DLY2X1 (A,Y)
[05/17 17:15:55    403s] *Info:       79.2       1.00      8.15   20.0   8.38 CLKBUFX16 (A,Y)
[05/17 17:15:55    403s] *Info:       79.2       1.00      8.15   20.0   8.38 BUFX16 (A,Y)
[05/17 17:15:55    403s] *Info:      341.7       1.00     31.16   20.0  31.18 DLY2X4 (A,Y)
[05/17 17:15:55    403s] *Info:       80.3       1.00      6.95   24.0   6.79 BUFX20 (A,Y)
[05/17 17:15:55    403s] *Info:       80.3       1.00      6.95   24.0   6.79 CLKBUFX20 (A,Y)
[05/17 17:15:55    403s] *Info:      449.0       1.00    124.41   24.0 124.22 DLY3X1 (A,Y)
[05/17 17:15:55    403s] *Info:      492.3       1.00     31.16   26.0  31.18 DLY3X4 (A,Y)
[05/17 17:15:55    403s] *Info:      599.6       1.00    124.17   29.0 124.22 DLY4X1 (A,Y)
[05/17 17:15:55    403s] *Info:      643.0       1.00     31.16   31.0  31.18 DLY4X4 (A,Y)
[05/17 17:15:55    403s] =================================================================
[05/17 17:15:55    403s] Hold Timer stdDelay = 38.0ps
[05/17 17:15:55    403s]  Visiting view : AnalysisView_BC
[05/17 17:15:55    403s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/17 17:15:55    403s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/17 17:15:55    403s] Hold Timer stdDelay =  9.9ps (AnalysisView_BC)
[05/17 17:15:55    403s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1914.7M, EPOCH TIME: 1747516555.780456
[05/17 17:15:55    403s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.032, MEM:1914.7M, EPOCH TIME: 1747516555.812052
[05/17 17:15:55    403s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC
Hold views included:
 AnalysisView_WC AnalysisView_BC

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.539  | 45.851  | 40.539  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.262  | -0.262  |  1.186  |
|           TNS (ns):|-339.931 |-339.931 |  0.000  |
|    Violating Paths:|  1756   |  1756   |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      3 (8)       |
|   max_fanout   |      0 (0)       |     0      |      8 (8)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.971%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1589.5M, totSessionCpu=0:06:44 **
[05/17 17:15:55    403s] *** BuildHoldData #1 [finish] : cpu/real = 0:00:03.4/0:00:03.6 (1.0), totSession cpu/real = 0:06:43.5/0:42:53.2 (0.2), mem = 1878.8M
[05/17 17:15:55    403s] 
[05/17 17:15:55    403s] =============================================================================================
[05/17 17:15:55    403s]  Step TAT Report for BuildHoldData #1                                           21.12-s106_1
[05/17 17:15:55    403s] =============================================================================================
[05/17 17:15:55    403s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:15:55    403s] ---------------------------------------------------------------------------------------------
[05/17 17:15:55    403s] [ ViewPruning            ]      5   0:00:00.2  (   4.2 % )     0:00:00.2 /  0:00:00.1    1.0
[05/17 17:15:55    403s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    0.7
[05/17 17:15:55    403s] [ DrvReport              ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.9
[05/17 17:15:55    403s] [ SlackTraversorInit     ]      3   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    0.9
[05/17 17:15:55    403s] [ CellServerInit         ]      2   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.0
[05/17 17:15:55    403s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  21.4 % )     0:00:00.8 /  0:00:00.8    1.0
[05/17 17:15:55    403s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:15:55    403s] [ HoldTimerInit          ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.0
[05/17 17:15:55    403s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:15:55    403s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[05/17 17:15:55    403s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[05/17 17:15:55    403s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[05/17 17:15:55    403s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.0
[05/17 17:15:55    403s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:15:55    403s] [ TimingUpdate           ]      4   0:00:00.2  (   4.4 % )     0:00:01.5 /  0:00:01.5    1.0
[05/17 17:15:55    403s] [ FullDelayCalc          ]      2   0:00:01.3  (  37.3 % )     0:00:01.3 /  0:00:01.3    1.0
[05/17 17:15:55    403s] [ TimingReport           ]      2   0:00:00.2  (   5.1 % )     0:00:00.2 /  0:00:00.2    1.0
[05/17 17:15:55    403s] [ MISC                   ]          0:00:00.6  (  16.0 % )     0:00:00.6 /  0:00:00.5    0.9
[05/17 17:15:55    403s] ---------------------------------------------------------------------------------------------
[05/17 17:15:55    403s]  BuildHoldData #1 TOTAL             0:00:03.6  ( 100.0 % )     0:00:03.6 /  0:00:03.4    1.0
[05/17 17:15:55    403s] ---------------------------------------------------------------------------------------------
[05/17 17:15:55    403s] 
[05/17 17:15:55    403s] *** HoldOpt #1 [begin] : totSession cpu/real = 0:06:43.5/0:42:53.2 (0.2), mem = 1878.8M
[05/17 17:15:55    403s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.10379.20
[05/17 17:15:55    403s] ### Creating LA Mngr. totSessionCpu=0:06:44 mem=1878.8M
[05/17 17:15:55    403s] ### Creating LA Mngr, finished. totSessionCpu=0:06:44 mem=1878.8M
[05/17 17:15:55    403s] HoldSingleBuffer minRootGain=0.000
[05/17 17:15:55    403s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 3420 dbu)
[05/17 17:15:55    403s] HoldSingleBuffer minRootGain=0.000
[05/17 17:15:55    403s] HoldSingleBuffer minRootGain=0.000
[05/17 17:15:55    403s] HoldSingleBuffer minRootGain=0.000
[05/17 17:15:55    403s] *info: Run optDesign holdfix with 1 thread.
[05/17 17:15:55    403s] Info: 21 io nets excluded
[05/17 17:15:55    403s] Info: 15 nets with fixed/cover wires excluded.
[05/17 17:15:55    403s] Info: 22 clock nets excluded from IPO operation.
[05/17 17:15:55    403s] --------------------------------------------------- 
[05/17 17:15:55    403s]    Hold Timing Summary  - Initial 
[05/17 17:15:55    403s] --------------------------------------------------- 
[05/17 17:15:55    403s]  Target slack:       0.0000 ns
[05/17 17:15:55    403s]  View: AnalysisView_BC 
[05/17 17:15:55    403s]    WNS:      -0.2617
[05/17 17:15:55    403s]    TNS:    -339.9328
[05/17 17:15:55    403s]    VP :         1756
[05/17 17:15:55    403s]    Worst hold path end point: mcs4_core_clockgen_clockdiv_reg[0]/D 
[05/17 17:15:55    403s] --------------------------------------------------- 
[05/17 17:15:55    403s] Info: Done creating the CCOpt slew target map.
[05/17 17:15:55    403s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/17 17:15:55    403s] ### Creating PhyDesignMc. totSessionCpu=0:06:44 mem=1936.0M
[05/17 17:15:55    403s] OPERPROF: Starting DPlace-Init at level 1, MEM:1936.0M, EPOCH TIME: 1747516555.965657
[05/17 17:15:55    403s] z: 2, totalTracks: 1
[05/17 17:15:55    403s] z: 4, totalTracks: 1
[05/17 17:15:55    403s] z: 6, totalTracks: 1
[05/17 17:15:55    403s] z: 8, totalTracks: 1
[05/17 17:15:55    403s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/17 17:15:55    403s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1936.0M, EPOCH TIME: 1747516555.970729
[05/17 17:15:56    403s] 
[05/17 17:15:56    403s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:15:56    403s] 
[05/17 17:15:56    403s]  Skipping Bad Lib Cell Checking (CMU) !
[05/17 17:15:56    403s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:1936.0M, EPOCH TIME: 1747516556.005213
[05/17 17:15:56    403s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1936.0M, EPOCH TIME: 1747516556.014667
[05/17 17:15:56    403s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1936.0M, EPOCH TIME: 1747516556.014830
[05/17 17:15:56    403s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1936.0MB).
[05/17 17:15:56    403s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.050, MEM:1936.0M, EPOCH TIME: 1747516556.015384
[05/17 17:15:56    403s] TotalInstCnt at PhyDesignMc Initialization: 1,954
[05/17 17:15:56    403s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:44 mem=1936.0M
[05/17 17:15:56    403s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1936.0M, EPOCH TIME: 1747516556.041730
[05/17 17:15:56    403s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1936.0M, EPOCH TIME: 1747516556.041896
[05/17 17:15:56    403s] 
[05/17 17:15:56    403s] *** Starting Core Fixing (fixHold) cpu=0:00:03.5 real=0:00:04.0 totSessionCpu=0:06:44 mem=1936.0M density=5.971% ***
[05/17 17:15:56    403s] Optimizer Target Slack 0.000 StdDelay is 0.03800  
[05/17 17:15:56    403s] ### Creating RouteCongInterface, started
[05/17 17:15:56    403s] 
[05/17 17:15:56    403s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/17 17:15:56    403s] 
[05/17 17:15:56    403s] #optDebug: {0, 0.900}
[05/17 17:15:56    403s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.539  | 45.851  | 40.539  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

Density: 5.971%
------------------------------------------------------------------
[05/17 17:15:56    403s] *info: Hold Batch Commit is enabled
[05/17 17:15:56    403s] *info: Levelized Batch Commit is enabled
[05/17 17:15:56    403s] 
[05/17 17:15:56    403s] Phase I ......
[05/17 17:15:56    403s] Executing transform: ECO Safe Resize
[05/17 17:15:56    403s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/17 17:15:56    403s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/17 17:15:56    403s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/17 17:15:56    403s] Worst hold path end point:
[05/17 17:15:56    403s]   mcs4_core_clockgen_clockdiv_reg[0]/D
[05/17 17:15:56    403s]     net: mcs4_core_n_24509 (nrTerm=2)
[05/17 17:15:56    403s] |   0|  -0.262|  -339.93|    1756|          0|       0(     0)|    5.97%|   0:00:00.0|  1962.0M|
[05/17 17:15:56    403s] Worst hold path end point:
[05/17 17:15:56    403s]   mcs4_core_clockgen_clockdiv_reg[0]/D
[05/17 17:15:56    403s]     net: mcs4_core_n_24509 (nrTerm=2)
[05/17 17:15:56    403s] |   1|  -0.262|  -339.93|    1756|          0|       0(     0)|    5.97%|   0:00:00.0|  1962.0M|
[05/17 17:15:56    403s] 
[05/17 17:15:56    403s] Capturing REF for hold ...
[05/17 17:15:56    403s]    Hold Timing Snapshot: (REF)
[05/17 17:15:56    403s]              All PG WNS: -0.262
[05/17 17:15:56    403s]              All PG TNS: -339.933
[05/17 17:15:56    403s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/17 17:15:56    403s] Executing transform: AddBuffer + LegalResize
[05/17 17:15:56    403s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/17 17:15:56    403s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/17 17:15:56    403s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/17 17:15:56    403s] Worst hold path end point:
[05/17 17:15:56    403s]   mcs4_core_clockgen_clockdiv_reg[0]/D
[05/17 17:15:56    403s]     net: mcs4_core_n_24509 (nrTerm=2)
[05/17 17:15:56    403s] |   0|  -0.262|  -339.93|    1756|          0|       0(     0)|    5.97%|   0:00:00.0|  1962.0M|
[05/17 17:16:01    408s] Worst hold path end point:
[05/17 17:16:01    408s]   mcs4_core_i4004_tio_board_data_o_reg[2]/D
[05/17 17:16:01    408s]     net: mcs4_core_i4004_tio_board_data_o[2] (nrTerm=3)
[05/17 17:16:01    408s] |   1|  -0.254|  -174.73|    1716|        749|       0(     0)|   11.96%|   0:00:05.0|  2004.7M|
[05/17 17:16:05    412s] Worst hold path end point:
[05/17 17:16:05    412s]   mcs4_core_i4004_tio_board_data_o_reg[2]/D
[05/17 17:16:05    412s]     net: mcs4_core_i4004_tio_board_data_o[2] (nrTerm=3)
[05/17 17:16:05    412s] |   2|  -0.254|   -29.72|     955|        707|       0(     0)|   17.58%|   0:00:04.0|  2004.7M|
[05/17 17:16:09    417s] Worst hold path end point:
[05/17 17:16:09    417s]   mcs4_core_i4004_tio_board_data_o_reg[2]/D
[05/17 17:16:09    417s]     net: mcs4_core_i4004_tio_board_data_o[2] (nrTerm=3)
[05/17 17:16:09    417s] |   3|  -0.254|    -3.48|     535|        635|       0(     0)|   19.17%|   0:00:04.0|  2004.7M|
[05/17 17:16:12    420s] Worst hold path end point:
[05/17 17:16:12    420s]   mcs4_core_i4004_tio_board_data_o_reg[2]/D
[05/17 17:16:12    420s]     net: mcs4_core_i4004_tio_board_data_o[2] (nrTerm=3)
[05/17 17:16:12    420s] |   4|  -0.254|    -0.76|       3|        483|       1(     1)|   19.84%|   0:00:03.0|  2004.7M|
[05/17 17:16:12    420s] Worst hold path end point:
[05/17 17:16:12    420s]   mcs4_core_i4004_tio_board_data_o_reg[2]/D
[05/17 17:16:12    420s]     net: mcs4_core_i4004_tio_board_data_o[2] (nrTerm=3)
[05/17 17:16:12    420s] |   5|  -0.254|    -0.76|       3|          0|       0(     0)|   19.84%|   0:00:00.0|  2004.7M|
[05/17 17:16:12    420s] 
[05/17 17:16:12    420s] Capturing REF for hold ...
[05/17 17:16:12    420s]    Hold Timing Snapshot: (REF)
[05/17 17:16:12    420s]              All PG WNS: -0.254
[05/17 17:16:12    420s]              All PG TNS: -0.761
[05/17 17:16:12    420s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/17 17:16:12    420s] 
[05/17 17:16:12    420s] *info:    Total 2574 cells added for Phase I
[05/17 17:16:12    420s] *info:        in which 0 is ripple commits (0.000%)
[05/17 17:16:12    420s] *info:    Total 1 instances resized for Phase I
[05/17 17:16:12    420s] *info:        in which 1 FF resizing 
[05/17 17:16:12    420s] *info:        in which 0 ripple resizing (0.000%)
[05/17 17:16:12    420s] --------------------------------------------------- 
[05/17 17:16:12    420s]    Hold Timing Summary  - Phase I 
[05/17 17:16:12    420s] --------------------------------------------------- 
[05/17 17:16:12    420s]  Target slack:       0.0000 ns
[05/17 17:16:12    420s]  View: AnalysisView_BC 
[05/17 17:16:12    420s]    WNS:      -0.2541
[05/17 17:16:12    420s]    TNS:      -0.7611
[05/17 17:16:12    420s]    VP :            3
[05/17 17:16:12    420s]    Worst hold path end point: mcs4_core_i4004_tio_board_data_o_reg[2]/D 
[05/17 17:16:12    420s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.269  | 42.704  | 40.269  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

Density: 19.843%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[05/17 17:16:12    420s] *info: Hold Batch Commit is enabled
[05/17 17:16:12    420s] *info: Levelized Batch Commit is enabled
[05/17 17:16:12    420s] 
[05/17 17:16:12    420s] Phase II ......
[05/17 17:16:12    420s] Executing transform: AddBuffer
[05/17 17:16:12    420s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/17 17:16:12    420s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/17 17:16:12    420s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/17 17:16:12    420s] Worst hold path end point:
[05/17 17:16:12    420s]   mcs4_core_i4004_tio_board_data_o_reg[2]/D
[05/17 17:16:12    420s]     net: mcs4_core_i4004_tio_board_data_o[2] (nrTerm=3)
[05/17 17:16:12    420s] |   0|  -0.254|    -0.76|       3|          0|       0(     0)|   19.84%|   0:00:00.0|  2014.7M|
[05/17 17:16:12    420s] Worst hold path end point:
[05/17 17:16:12    420s]   mcs4_core_i4004_tio_board_data_o_reg[2]/D
[05/17 17:16:12    420s]     net: mcs4_core_i4004_tio_board_data_o[2] (nrTerm=3)
[05/17 17:16:12    420s] |   1|  -0.254|    -0.76|       3|          0|       0(     0)|   19.84%|   0:00:00.0|  2014.7M|
[05/17 17:16:12    420s] 
[05/17 17:16:12    420s] Capturing REF for hold ...
[05/17 17:16:12    420s]    Hold Timing Snapshot: (REF)
[05/17 17:16:12    420s]              All PG WNS: -0.254
[05/17 17:16:12    420s]              All PG TNS: -0.761
[05/17 17:16:12    420s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/17 17:16:12    420s] --------------------------------------------------- 
[05/17 17:16:12    420s]    Hold Timing Summary  - Phase II 
[05/17 17:16:12    420s] --------------------------------------------------- 
[05/17 17:16:12    420s]  Target slack:       0.0000 ns
[05/17 17:16:12    420s]  View: AnalysisView_BC 
[05/17 17:16:12    420s]    WNS:      -0.2541
[05/17 17:16:12    420s]    TNS:      -0.7611
[05/17 17:16:12    420s]    VP :            3
[05/17 17:16:12    420s]    Worst hold path end point: mcs4_core_i4004_tio_board_data_o_reg[2]/D 
[05/17 17:16:12    420s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase II Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.269  | 42.704  | 40.269  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

Density: 19.843%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[05/17 17:16:12    420s] *info: Hold Batch Commit is enabled
[05/17 17:16:12    420s] *info: Levelized Batch Commit is enabled
[05/17 17:16:12    420s] 
[05/17 17:16:12    420s] Phase III ......
[05/17 17:16:12    420s] Executing transform: AddBuffer + LegalResize
[05/17 17:16:12    420s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/17 17:16:12    420s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/17 17:16:12    420s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/17 17:16:12    420s] Worst hold path end point:
[05/17 17:16:12    420s]   mcs4_core_i4004_tio_board_data_o_reg[2]/D
[05/17 17:16:12    420s]     net: mcs4_core_i4004_tio_board_data_o[2] (nrTerm=3)
[05/17 17:16:12    420s] |   0|  -0.254|    -0.76|       3|          0|       0(     0)|   19.84%|   0:00:00.0|  2014.7M|
[05/17 17:16:13    420s] Worst hold path end point:
[05/17 17:16:13    420s]   mcs4_core_i4004_tio_board_data_o_reg[2]/D
[05/17 17:16:13    420s]     net: FE_PHN2722_mcs4_core_i4004_tio_board_data_o_2 (nrTerm=2)
[05/17 17:16:13    420s] |   1|  -0.147|    -0.43|       3|          3|       0(     0)|   19.87%|   0:00:00.0|  2014.7M|
[05/17 17:16:13    420s] Worst hold path end point:
[05/17 17:16:13    420s]   mcs4_core_i4004_tio_board_data_o_reg[2]/D
[05/17 17:16:13    420s]     net: FE_PHN2724_mcs4_core_i4004_tio_board_data_o_2 (nrTerm=2)
[05/17 17:16:13    420s] |   2|  -0.038|    -0.10|       3|          3|       0(     0)|   19.89%|   0:00:01.0|  2014.7M|
[05/17 17:16:13    420s] Worst hold path end point:
[05/17 17:16:13    420s]   mcs4_core_i4004_tio_board_data_o_reg[2]/D
[05/17 17:16:13    420s]     net: FE_PHN2728_mcs4_core_i4004_tio_board_data_o_2 (nrTerm=2)
[05/17 17:16:13    420s] |   3|  -0.008|    -0.01|       2|          3|       0(     0)|   19.90%|   0:00:00.0|  2014.7M|
[05/17 17:16:13    420s] |   4|   0.000|     0.00|       0|          2|       0(     0)|   19.90%|   0:00:00.0|  2014.7M|
[05/17 17:16:13    420s] 
[05/17 17:16:13    420s] Capturing REF for hold ...
[05/17 17:16:13    420s]    Hold Timing Snapshot: (REF)
[05/17 17:16:13    420s]              All PG WNS: 0.000
[05/17 17:16:13    420s]              All PG TNS: 0.000
[05/17 17:16:13    420s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/17 17:16:13    420s] 
[05/17 17:16:13    420s] *info:    Total 11 cells added for Phase III
[05/17 17:16:13    420s] *info:        in which 0 is ripple commits (0.000%)
[05/17 17:16:13    420s] --------------------------------------------------- 
[05/17 17:16:13    420s]    Hold Timing Summary  - Phase III 
[05/17 17:16:13    420s] --------------------------------------------------- 
[05/17 17:16:13    420s]  Target slack:       0.0000 ns
[05/17 17:16:13    420s]  View: AnalysisView_BC 
[05/17 17:16:13    420s]    WNS:       0.0000
[05/17 17:16:13    420s]    TNS:       0.0000
[05/17 17:16:13    420s]    VP :            0
[05/17 17:16:13    420s]    Worst hold path end point: mcs4_core_ram_0_ram3_ram_array_reg[10][0]/SI 
[05/17 17:16:13    420s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase III Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.269  | 42.704  | 40.269  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

Density: 19.902%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[05/17 17:16:13    420s] 
[05/17 17:16:13    420s] *** Finished Core Fixing (fixHold) cpu=0:00:20.6 real=0:00:21.0 totSessionCpu=0:07:01 mem=2014.7M density=19.902% ***
[05/17 17:16:13    420s] 
[05/17 17:16:13    420s] *info:
[05/17 17:16:13    420s] *info: Added a total of 2585 cells to fix/reduce hold violation
[05/17 17:16:13    420s] *info:          in which 1584 termBuffering
[05/17 17:16:13    420s] *info:          in which 0 dummyBuffering
[05/17 17:16:13    420s] *info:
[05/17 17:16:13    420s] *info: Summary: 
[05/17 17:16:13    420s] *info:          533 cells of type 'CLKBUFX2' (5.0, 	62.286) used
[05/17 17:16:13    420s] *info:            1 cell  of type 'CLKBUFX3' (6.0, 	41.480) used
[05/17 17:16:13    420s] *info:            2 cells of type 'CLKBUFX4' (7.0, 	31.178) used
[05/17 17:16:13    420s] *info:          581 cells of type 'DLY1X1' (9.0, 	124.219) used
[05/17 17:16:13    420s] *info:            8 cells of type 'DLY2X1' (17.0, 	124.219) used
[05/17 17:16:13    420s] *info:            8 cells of type 'DLY2X4' (20.0, 	31.180) used
[05/17 17:16:13    420s] *info:           11 cells of type 'DLY3X1' (24.0, 	124.219) used
[05/17 17:16:13    420s] *info:         1441 cells of type 'DLY4X1' (29.0, 	124.218) used
[05/17 17:16:13    420s] *info:
[05/17 17:16:13    420s] *info: Total 1 instances resized
[05/17 17:16:13    420s] *info:       in which 1 FF resizing
[05/17 17:16:13    420s] *info:
[05/17 17:16:13    420s] 
[05/17 17:16:13    420s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2014.7M, EPOCH TIME: 1747516573.218923
[05/17 17:16:13    420s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.013, MEM:2001.7M, EPOCH TIME: 1747516573.231687
[05/17 17:16:13    420s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2001.7M, EPOCH TIME: 1747516573.233341
[05/17 17:16:13    420s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2001.7M, EPOCH TIME: 1747516573.243556
[05/17 17:16:13    420s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2001.7M, EPOCH TIME: 1747516573.250482
[05/17 17:16:13    420s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.036, MEM:2001.7M, EPOCH TIME: 1747516573.286401
[05/17 17:16:13    420s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2001.7M, EPOCH TIME: 1747516573.286558
[05/17 17:16:13    420s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2001.7M, EPOCH TIME: 1747516573.286629
[05/17 17:16:13    420s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2001.7M, EPOCH TIME: 1747516573.290672
[05/17 17:16:13    420s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.003, MEM:2001.7M, EPOCH TIME: 1747516573.293535
[05/17 17:16:13    420s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.050, MEM:2001.7M, EPOCH TIME: 1747516573.293705
[05/17 17:16:13    420s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.060, MEM:2001.7M, EPOCH TIME: 1747516573.293762
[05/17 17:16:13    420s] TDRefine: refinePlace mode is spiral
[05/17 17:16:13    420s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.10379.14
[05/17 17:16:13    420s] OPERPROF: Starting RefinePlace at level 1, MEM:2001.7M, EPOCH TIME: 1747516573.293841
[05/17 17:16:13    420s] *** Starting refinePlace (0:07:01 mem=2001.7M) ***
[05/17 17:16:13    420s] Total net bbox length = 7.072e+04 (3.597e+04 3.475e+04) (ext = 2.638e+03)
[05/17 17:16:13    420s] 
[05/17 17:16:13    420s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:16:13    420s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:2001.7M, EPOCH TIME: 1747516573.299227
[05/17 17:16:13    420s]   Signal wire search tree: 1175 elements. (cpu=0:00:00.0, mem=0.0M)
[05/17 17:16:13    420s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.005, MEM:2001.7M, EPOCH TIME: 1747516573.304191
[05/17 17:16:13    420s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/17 17:16:13    420s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:16:13    420s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:16:13    420s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2001.7M, EPOCH TIME: 1747516573.312804
[05/17 17:16:13    420s] Starting refinePlace ...
[05/17 17:16:13    420s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:16:13    420s] One DDP V2 for no tweak run.
[05/17 17:16:13    420s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:16:13    420s]   Spread Effort: high, pre-route mode, useDDP on.
[05/17 17:16:13    420s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2001.7MB) @(0:07:01 - 0:07:01).
[05/17 17:16:13    420s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/17 17:16:13    420s] wireLenOptFixPriorityInst 661 inst fixed
[05/17 17:16:13    420s] 
[05/17 17:16:13    420s] Running Spiral with 1 thread in Normal Mode  fetchWidth=99 
[05/17 17:16:13    420s] Move report: legalization moves 4 insts, mean move: 0.35 um, max move: 0.40 um spiral
[05/17 17:16:13    420s] 	Max move on inst (postCTSholdFE_PHC2254_mcs4_core_ram_0_ram2_ram_array_8_0): (377.60, 489.47) --> (378.00, 489.47)
[05/17 17:16:13    420s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/17 17:16:13    420s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/17 17:16:13    420s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2001.7MB) @(0:07:01 - 0:07:01).
[05/17 17:16:13    420s] Move report: Detail placement moves 4 insts, mean move: 0.35 um, max move: 0.40 um 
[05/17 17:16:13    420s] 	Max move on inst (postCTSholdFE_PHC2254_mcs4_core_ram_0_ram2_ram_array_8_0): (377.60, 489.47) --> (378.00, 489.47)
[05/17 17:16:13    420s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2001.7MB
[05/17 17:16:13    420s] Statistics of distance of Instance movement in refine placement:
[05/17 17:16:13    420s]   maximum (X+Y) =         0.40 um
[05/17 17:16:13    420s]   inst (postCTSholdFE_PHC2254_mcs4_core_ram_0_ram2_ram_array_8_0) with max move: (377.6, 489.47) -> (378, 489.47)
[05/17 17:16:13    420s]   mean    (X+Y) =         0.35 um
[05/17 17:16:13    420s] Summary Report:
[05/17 17:16:13    420s] Instances move: 4 (out of 4519 movable)
[05/17 17:16:13    420s] Instances flipped: 0
[05/17 17:16:13    420s] Mean displacement: 0.35 um
[05/17 17:16:13    420s] Max displacement: 0.40 um (Instance: postCTSholdFE_PHC2254_mcs4_core_ram_0_ram2_ram_array_8_0) (377.6, 489.47) -> (378, 489.47)
[05/17 17:16:13    420s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX2
[05/17 17:16:13    420s] Total instances moved : 4
[05/17 17:16:13    420s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.180, REAL:0.207, MEM:2001.7M, EPOCH TIME: 1747516573.519716
[05/17 17:16:13    420s] Total net bbox length = 7.072e+04 (3.597e+04 3.475e+04) (ext = 2.638e+03)
[05/17 17:16:13    420s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2001.7MB
[05/17 17:16:13    420s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2001.7MB) @(0:07:01 - 0:07:01).
[05/17 17:16:13    420s] *** Finished refinePlace (0:07:01 mem=2001.7M) ***
[05/17 17:16:13    420s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.10379.14
[05/17 17:16:13    420s] OPERPROF: Finished RefinePlace at level 1, CPU:0.200, REAL:0.229, MEM:2001.7M, EPOCH TIME: 1747516573.522887
[05/17 17:16:13    421s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2001.7M, EPOCH TIME: 1747516573.539997
[05/17 17:16:13    421s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.013, MEM:2001.7M, EPOCH TIME: 1747516573.553170
[05/17 17:16:13    421s] *** maximum move = 0.40 um ***
[05/17 17:16:13    421s] *** Finished re-routing un-routed nets (2001.7M) ***
[05/17 17:16:13    421s] OPERPROF: Starting DPlace-Init at level 1, MEM:2001.7M, EPOCH TIME: 1747516573.565745
[05/17 17:16:13    421s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2001.7M, EPOCH TIME: 1747516573.572576
[05/17 17:16:13    421s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.059, MEM:2001.7M, EPOCH TIME: 1747516573.631569
[05/17 17:16:13    421s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2001.7M, EPOCH TIME: 1747516573.631715
[05/17 17:16:13    421s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2001.7M, EPOCH TIME: 1747516573.631785
[05/17 17:16:13    421s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2001.7M, EPOCH TIME: 1747516573.633068
[05/17 17:16:13    421s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.002, MEM:2001.7M, EPOCH TIME: 1747516573.634849
[05/17 17:16:13    421s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.069, MEM:2001.7M, EPOCH TIME: 1747516573.635045
[05/17 17:16:13    421s] 
[05/17 17:16:13    421s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=2001.7M) ***

------------------------------------------------------------------
     After refinePlace Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.269  | 42.704  | 40.269  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

Density: 19.902%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[05/17 17:16:13    421s] *** Finish Post CTS Hold Fixing (cpu=0:00:21.1 real=0:00:21.0 totSessionCpu=0:07:01 mem=2011.7M density=19.902%) ***
[05/17 17:16:13    421s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.10379.20
[05/17 17:16:13    421s] **INFO: total 3904 insts, 3935 nets marked don't touch
[05/17 17:16:13    421s] **INFO: total 3904 insts, 3935 nets marked don't touch DB property
[05/17 17:16:13    421s] **INFO: total 3904 insts, 3935 nets unmarked don't touch

[05/17 17:16:13    421s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1992.7M, EPOCH TIME: 1747516573.824404
[05/17 17:16:13    421s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.022, MEM:1918.7M, EPOCH TIME: 1747516573.845946
[05/17 17:16:13    421s] TotalInstCnt at PhyDesignMc Destruction: 4,539
[05/17 17:16:13    421s] *** HoldOpt #1 [finish] : cpu/real = 0:00:17.7/0:00:18.0 (1.0), totSession cpu/real = 0:07:01.3/0:43:11.1 (0.2), mem = 1918.7M
[05/17 17:16:13    421s] 
[05/17 17:16:13    421s] =============================================================================================
[05/17 17:16:13    421s]  Step TAT Report for HoldOpt #1                                                 21.12-s106_1
[05/17 17:16:13    421s] =============================================================================================
[05/17 17:16:13    421s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:16:13    421s] ---------------------------------------------------------------------------------------------
[05/17 17:16:13    421s] [ OptSummaryReport       ]      5   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[05/17 17:16:13    421s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.5
[05/17 17:16:13    421s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:16:13    421s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[05/17 17:16:13    421s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[05/17 17:16:13    421s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:16:13    421s] [ OptimizationStep       ]      4   0:00:00.1  (   0.4 % )     0:00:16.6 /  0:00:16.6    1.0
[05/17 17:16:13    421s] [ OptSingleIteration     ]     11   0:00:00.0  (   0.2 % )     0:00:16.4 /  0:00:16.4    1.0
[05/17 17:16:13    421s] [ OptGetWeight           ]     11   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:16:13    421s] [ OptEval                ]     11   0:00:10.3  (  57.6 % )     0:00:10.3 /  0:00:10.3    1.0
[05/17 17:16:13    421s] [ OptCommit              ]     11   0:00:00.4  (   2.0 % )     0:00:05.7 /  0:00:05.7    1.0
[05/17 17:16:13    421s] [ PostCommitDelayUpdate  ]     15   0:00:00.2  (   1.1 % )     0:00:00.9 /  0:00:00.9    1.0
[05/17 17:16:13    421s] [ IncrDelayCalc          ]     70   0:00:00.7  (   3.8 % )     0:00:00.7 /  0:00:00.6    1.0
[05/17 17:16:13    421s] [ HoldReEval             ]     15   0:00:03.6  (  19.8 % )     0:00:03.6 /  0:00:03.6    1.0
[05/17 17:16:13    421s] [ HoldDelayCalc          ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:16:13    421s] [ HoldRefreshTiming      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:16:13    421s] [ HoldValidateSetup      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:16:13    421s] [ HoldValidateHold       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:16:13    421s] [ HoldCollectNode        ]     16   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.1    0.8
[05/17 17:16:13    421s] [ HoldSortNodeList       ]     15   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:16:13    421s] [ HoldBottleneckCount    ]     12   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[05/17 17:16:13    421s] [ HoldCacheNodeWeight    ]     11   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.1
[05/17 17:16:13    421s] [ HoldBuildSlackGraph    ]     11   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.7
[05/17 17:16:13    421s] [ HoldDBCommit           ]     18   0:00:00.6  (   3.4 % )     0:00:00.6 /  0:00:00.6    1.0
[05/17 17:16:13    421s] [ HoldTimerCalcSummary   ]     15   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:16:13    421s] [ RefinePlace            ]      1   0:00:00.5  (   2.6 % )     0:00:00.5 /  0:00:00.4    0.8
[05/17 17:16:13    421s] [ TimingUpdate           ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.6
[05/17 17:16:13    421s] [ TimingReport           ]      5   0:00:00.4  (   2.2 % )     0:00:00.4 /  0:00:00.4    1.0
[05/17 17:16:13    421s] [ IncrTimingUpdate       ]     26   0:00:00.3  (   1.7 % )     0:00:00.3 /  0:00:00.3    0.9
[05/17 17:16:13    421s] [ MISC                   ]          0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.1    0.6
[05/17 17:16:13    421s] ---------------------------------------------------------------------------------------------
[05/17 17:16:13    421s]  HoldOpt #1 TOTAL                   0:00:18.0  ( 100.0 % )     0:00:18.0 /  0:00:17.7    1.0
[05/17 17:16:13    421s] ---------------------------------------------------------------------------------------------
[05/17 17:16:13    421s] 
[05/17 17:16:13    421s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1918.7M, EPOCH TIME: 1747516573.858078
[05/17 17:16:13    421s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.037, MEM:1918.7M, EPOCH TIME: 1747516573.894621
[05/17 17:16:13    421s] *** Steiner Routed Nets: 75.181%; Threshold: 100; Threshold for Hold: 100
[05/17 17:16:13    421s] ### Creating LA Mngr. totSessionCpu=0:07:01 mem=1918.7M
[05/17 17:16:13    421s] ### Creating LA Mngr, finished. totSessionCpu=0:07:01 mem=1918.7M
[05/17 17:16:13    421s] Re-routed 0 nets
[05/17 17:16:13    421s] GigaOpt_HOLD: Recover setup timing after hold fixing
[05/17 17:16:13    421s] 
[05/17 17:16:13    421s] TimeStamp Deleting Cell Server Begin ...
[05/17 17:16:13    421s] Deleting Lib Analyzer.
[05/17 17:16:13    421s] 
[05/17 17:16:13    421s] TimeStamp Deleting Cell Server End ...
[05/17 17:16:13    421s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/17 17:16:13    421s] 
[05/17 17:16:13    421s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/17 17:16:13    421s] Summary for sequential cells identification: 
[05/17 17:16:13    421s]   Identified SBFF number: 104
[05/17 17:16:13    421s]   Identified MBFF number: 16
[05/17 17:16:13    421s]   Identified SB Latch number: 0
[05/17 17:16:13    421s]   Identified MB Latch number: 0
[05/17 17:16:13    421s]   Not identified SBFF number: 16
[05/17 17:16:13    421s]   Not identified MBFF number: 0
[05/17 17:16:13    421s]   Not identified SB Latch number: 0
[05/17 17:16:13    421s]   Not identified MB Latch number: 0
[05/17 17:16:13    421s]   Number of sequential cells which are not FFs: 32
[05/17 17:16:13    421s]  Visiting view : AnalysisView_WC
[05/17 17:16:13    421s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:16:13    421s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:16:13    421s]  Visiting view : AnalysisView_WC
[05/17 17:16:13    421s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:16:13    421s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:16:13    421s] TLC MultiMap info (StdDelay):
[05/17 17:16:13    421s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/17 17:16:13    421s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/17 17:16:13    421s]  Setting StdDelay to: 38ps
[05/17 17:16:13    421s] 
[05/17 17:16:13    421s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/17 17:16:13    421s] 
[05/17 17:16:13    421s] TimeStamp Deleting Cell Server Begin ...
[05/17 17:16:13    421s] 
[05/17 17:16:13    421s] TimeStamp Deleting Cell Server End ...
[05/17 17:16:14    421s] GigaOpt_HOLD: max_tran 3 => 3, max_cap 2 => 2 (threshold 10) - Skip drv recovery
[05/17 17:16:14    421s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/17 17:16:14    421s] 
[05/17 17:16:14    421s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/17 17:16:14    421s] Summary for sequential cells identification: 
[05/17 17:16:14    421s]   Identified SBFF number: 104
[05/17 17:16:14    421s]   Identified MBFF number: 16
[05/17 17:16:14    421s]   Identified SB Latch number: 0
[05/17 17:16:14    421s]   Identified MB Latch number: 0
[05/17 17:16:14    421s]   Not identified SBFF number: 16
[05/17 17:16:14    421s]   Not identified MBFF number: 0
[05/17 17:16:14    421s]   Not identified SB Latch number: 0
[05/17 17:16:14    421s]   Not identified MB Latch number: 0
[05/17 17:16:14    421s]   Number of sequential cells which are not FFs: 32
[05/17 17:16:14    421s]  Visiting view : AnalysisView_WC
[05/17 17:16:14    421s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/17 17:16:14    421s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:16:14    421s]  Visiting view : AnalysisView_WC
[05/17 17:16:14    421s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/17 17:16:14    421s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:16:14    421s] TLC MultiMap info (StdDelay):
[05/17 17:16:14    421s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/17 17:16:14    421s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 41.7ps
[05/17 17:16:14    421s]  Setting StdDelay to: 41.7ps
[05/17 17:16:14    421s] 
[05/17 17:16:14    421s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/17 17:16:14    421s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[05/17 17:16:14    421s] GigaOpt: WNS bump threshold: 0.02085
[05/17 17:16:14    421s] GigaOpt: Skipping postEco optimization
[05/17 17:16:14    421s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[05/17 17:16:14    421s] GigaOpt: Skipping nonLegal postEco optimization
[05/17 17:16:14    421s] 
[05/17 17:16:14    421s] Active setup views:
[05/17 17:16:14    421s]  AnalysisView_WC
[05/17 17:16:14    421s]   Dominating endpoints: 0
[05/17 17:16:14    421s]   Dominating TNS: -0.000
[05/17 17:16:14    421s] 
[05/17 17:16:14    421s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1952.82 MB )
[05/17 17:16:14    421s] (I)      ==================== Layers =====================
[05/17 17:16:14    421s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:16:14    421s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/17 17:16:14    421s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:16:14    421s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/17 17:16:14    421s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/17 17:16:14    421s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/17 17:16:14    421s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/17 17:16:14    421s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/17 17:16:14    421s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/17 17:16:14    421s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/17 17:16:14    421s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/17 17:16:14    421s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/17 17:16:14    421s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/17 17:16:14    421s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/17 17:16:14    421s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/17 17:16:14    421s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/17 17:16:14    421s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/17 17:16:14    421s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/17 17:16:14    421s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/17 17:16:14    421s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/17 17:16:14    421s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/17 17:16:14    421s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/17 17:16:14    421s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/17 17:16:14    421s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/17 17:16:14    421s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/17 17:16:14    421s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:16:14    421s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/17 17:16:14    421s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/17 17:16:14    421s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/17 17:16:14    421s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/17 17:16:14    421s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/17 17:16:14    421s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/17 17:16:14    421s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/17 17:16:14    421s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/17 17:16:14    421s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/17 17:16:14    421s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/17 17:16:14    421s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/17 17:16:14    421s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/17 17:16:14    421s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/17 17:16:14    421s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/17 17:16:14    421s] (I)      +-----+----+---------+---------+--------+-------+
[05/17 17:16:14    421s] (I)      Started Import and model ( Curr Mem: 1952.82 MB )
[05/17 17:16:14    421s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:16:14    421s] (I)      == Non-default Options ==
[05/17 17:16:14    421s] (I)      Build term to term wires                           : false
[05/17 17:16:14    421s] (I)      Maximum routing layer                              : 11
[05/17 17:16:14    421s] (I)      Number of threads                                  : 1
[05/17 17:16:14    421s] (I)      Method to set GCell size                           : row
[05/17 17:16:14    421s] (I)      Counted 3515 PG shapes. We will not process PG shapes layer by layer.
[05/17 17:16:14    421s] (I)      Use row-based GCell size
[05/17 17:16:14    421s] (I)      Use row-based GCell align
[05/17 17:16:14    421s] (I)      layer 0 area = 80000
[05/17 17:16:14    421s] (I)      layer 1 area = 80000
[05/17 17:16:14    421s] (I)      layer 2 area = 80000
[05/17 17:16:14    421s] (I)      layer 3 area = 80000
[05/17 17:16:14    421s] (I)      layer 4 area = 80000
[05/17 17:16:14    421s] (I)      layer 5 area = 80000
[05/17 17:16:14    421s] (I)      layer 6 area = 80000
[05/17 17:16:14    421s] (I)      layer 7 area = 80000
[05/17 17:16:14    421s] (I)      layer 8 area = 80000
[05/17 17:16:14    421s] (I)      layer 9 area = 400000
[05/17 17:16:14    421s] (I)      layer 10 area = 400000
[05/17 17:16:14    421s] (I)      GCell unit size   : 3420
[05/17 17:16:14    421s] (I)      GCell multiplier  : 1
[05/17 17:16:14    421s] (I)      GCell row height  : 3420
[05/17 17:16:14    421s] (I)      Actual row height : 3420
[05/17 17:16:14    421s] (I)      GCell align ref   : 616000 616420
[05/17 17:16:14    421s] [NR-eGR] Track table information for default rule: 
[05/17 17:16:14    421s] [NR-eGR] Metal1 has single uniform track structure
[05/17 17:16:14    421s] [NR-eGR] Metal2 has single uniform track structure
[05/17 17:16:14    421s] [NR-eGR] Metal3 has single uniform track structure
[05/17 17:16:14    421s] [NR-eGR] Metal4 has single uniform track structure
[05/17 17:16:14    421s] [NR-eGR] Metal5 has single uniform track structure
[05/17 17:16:14    421s] [NR-eGR] Metal6 has single uniform track structure
[05/17 17:16:14    421s] [NR-eGR] Metal7 has single uniform track structure
[05/17 17:16:14    421s] [NR-eGR] Metal8 has single uniform track structure
[05/17 17:16:14    421s] [NR-eGR] Metal9 has single uniform track structure
[05/17 17:16:14    421s] [NR-eGR] Metal10 has single uniform track structure
[05/17 17:16:14    421s] [NR-eGR] Metal11 has single uniform track structure
[05/17 17:16:14    421s] (I)      ================== Default via ===================
[05/17 17:16:14    421s] (I)      +----+------------------+------------------------+
[05/17 17:16:14    421s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[05/17 17:16:14    421s] (I)      +----+------------------+------------------------+
[05/17 17:16:14    421s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[05/17 17:16:14    421s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[05/17 17:16:14    421s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[05/17 17:16:14    421s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[05/17 17:16:14    421s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[05/17 17:16:14    421s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[05/17 17:16:14    421s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[05/17 17:16:14    421s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[05/17 17:16:14    421s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[05/17 17:16:14    421s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[05/17 17:16:14    421s] (I)      +----+------------------+------------------------+
[05/17 17:16:14    421s] [NR-eGR] Read 4672 PG shapes
[05/17 17:16:14    421s] [NR-eGR] Read 0 clock shapes
[05/17 17:16:14    421s] [NR-eGR] Read 0 other shapes
[05/17 17:16:14    421s] [NR-eGR] #Routing Blockages  : 0
[05/17 17:16:14    421s] [NR-eGR] #Instance Blockages : 640
[05/17 17:16:14    421s] [NR-eGR] #PG Blockages       : 4672
[05/17 17:16:14    421s] [NR-eGR] #Halo Blockages     : 0
[05/17 17:16:14    421s] [NR-eGR] #Boundary Blockages : 0
[05/17 17:16:14    421s] [NR-eGR] #Clock Blockages    : 0
[05/17 17:16:14    421s] [NR-eGR] #Other Blockages    : 0
[05/17 17:16:14    421s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/17 17:16:14    421s] [NR-eGR] Num Prerouted Nets = 15  Num Prerouted Wires = 643
[05/17 17:16:14    421s] [NR-eGR] Read 4561 nets ( ignored 15 )
[05/17 17:16:14    421s] (I)      early_global_route_priority property id does not exist.
[05/17 17:16:14    421s] (I)      Read Num Blocks=5312  Num Prerouted Wires=643  Num CS=0
[05/17 17:16:14    421s] (I)      Layer 1 (V) : #blockages 1409 : #preroutes 233
[05/17 17:16:14    421s] (I)      Layer 2 (H) : #blockages 1124 : #preroutes 325
[05/17 17:16:14    421s] (I)      Layer 3 (V) : #blockages 1537 : #preroutes 61
[05/17 17:16:14    421s] (I)      Layer 4 (H) : #blockages 823 : #preroutes 10
[05/17 17:16:14    421s] (I)      Layer 5 (V) : #blockages 395 : #preroutes 6
[05/17 17:16:14    421s] (I)      Layer 6 (H) : #blockages 3 : #preroutes 7
[05/17 17:16:14    421s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 1
[05/17 17:16:14    421s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/17 17:16:14    421s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/17 17:16:14    421s] (I)      Layer 10 (H) : #blockages 21 : #preroutes 0
[05/17 17:16:14    421s] (I)      Number of ignored nets                =     15
[05/17 17:16:14    421s] (I)      Number of connected nets              =      0
[05/17 17:16:14    421s] (I)      Number of fixed nets                  =     15.  Ignored: Yes
[05/17 17:16:14    421s] (I)      Number of clock nets                  =     22.  Ignored: No
[05/17 17:16:14    421s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/17 17:16:14    421s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/17 17:16:14    421s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/17 17:16:14    421s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/17 17:16:14    421s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/17 17:16:14    421s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/17 17:16:14    421s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/17 17:16:14    421s] [NR-eGR] There are 6 clock nets ( 6 with NDR ).
[05/17 17:16:14    421s] (I)      Ndr track 0 does not exist
[05/17 17:16:14    421s] (I)      Ndr track 0 does not exist
[05/17 17:16:14    421s] (I)      ---------------------Grid Graph Info--------------------
[05/17 17:16:14    421s] (I)      Routing area        : (0, 0) - (2000000, 1880000)
[05/17 17:16:14    421s] (I)      Core area           : (616000, 616420) - (1379600, 1262800)
[05/17 17:16:14    421s] (I)      Site width          :   400  (dbu)
[05/17 17:16:14    421s] (I)      Row height          :  3420  (dbu)
[05/17 17:16:14    421s] (I)      GCell row height    :  3420  (dbu)
[05/17 17:16:14    421s] (I)      GCell width         :  3420  (dbu)
[05/17 17:16:14    421s] (I)      GCell height        :  3420  (dbu)
[05/17 17:16:14    421s] (I)      Grid                :   585   550    11
[05/17 17:16:14    421s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/17 17:16:14    421s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/17 17:16:14    421s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/17 17:16:14    421s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/17 17:16:14    421s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/17 17:16:14    421s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/17 17:16:14    421s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/17 17:16:14    421s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[05/17 17:16:14    421s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/17 17:16:14    421s] (I)      Total num of tracks :  4947  5000  4947  5000  4947  5000  4947  5000  4947  1999  1978
[05/17 17:16:14    421s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/17 17:16:14    421s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/17 17:16:14    421s] (I)      --------------------------------------------------------
[05/17 17:16:14    421s] 
[05/17 17:16:14    421s] [NR-eGR] ============ Routing rule table ============
[05/17 17:16:14    421s] [NR-eGR] Rule id: 0  Nets: 4519
[05/17 17:16:14    421s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/17 17:16:14    421s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/17 17:16:14    421s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/17 17:16:14    421s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/17 17:16:14    421s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/17 17:16:14    421s] [NR-eGR] Rule id: 1  Nets: 6
[05/17 17:16:14    421s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/17 17:16:14    421s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/17 17:16:14    421s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/17 17:16:14    421s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/17 17:16:14    421s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/17 17:16:14    421s] [NR-eGR] ========================================
[05/17 17:16:14    421s] [NR-eGR] 
[05/17 17:16:14    421s] (I)      =============== Blocked Tracks ===============
[05/17 17:16:14    421s] (I)      +-------+---------+----------+---------------+
[05/17 17:16:14    421s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/17 17:16:14    421s] (I)      +-------+---------+----------+---------------+
[05/17 17:16:14    421s] (I)      |     1 |       0 |        0 |         0.00% |
[05/17 17:16:14    421s] (I)      |     2 | 2750000 |   135190 |         4.92% |
[05/17 17:16:14    421s] (I)      |     3 | 2893995 |    61350 |         2.12% |
[05/17 17:16:14    421s] (I)      |     4 | 2750000 |   173513 |         6.31% |
[05/17 17:16:14    421s] (I)      |     5 | 2893995 |    49669 |         1.72% |
[05/17 17:16:14    421s] (I)      |     6 | 2750000 |    11408 |         0.41% |
[05/17 17:16:14    421s] (I)      |     7 | 2893995 |       96 |         0.00% |
[05/17 17:16:14    421s] (I)      |     8 | 2750000 |        0 |         0.00% |
[05/17 17:16:14    421s] (I)      |     9 | 2893995 |        0 |         0.00% |
[05/17 17:16:14    421s] (I)      |    10 | 1099450 |        0 |         0.00% |
[05/17 17:16:14    421s] (I)      |    11 | 1157130 |      705 |         0.06% |
[05/17 17:16:14    421s] (I)      +-------+---------+----------+---------------+
[05/17 17:16:14    421s] (I)      Finished Import and model ( CPU: 0.31 sec, Real: 0.37 sec, Curr Mem: 1965.71 MB )
[05/17 17:16:14    421s] (I)      Reset routing kernel
[05/17 17:16:14    421s] (I)      Started Global Routing ( Curr Mem: 1965.71 MB )
[05/17 17:16:14    422s] (I)      totalPins=12628  totalGlobalPin=12444 (98.54%)
[05/17 17:16:14    422s] (I)      total 2D Cap : 5426777 = (2834629 H, 2592148 V)
[05/17 17:16:14    422s] [NR-eGR] Layer group 1: route 6 net(s) in layer range [3, 4]
[05/17 17:16:14    422s] (I)      
[05/17 17:16:14    422s] (I)      ============  Phase 1a Route ============
[05/17 17:16:14    422s] (I)      Usage: 1604 = (691 H, 913 V) = (0.02% H, 0.04% V) = (1.182e+03um H, 1.561e+03um V)
[05/17 17:16:14    422s] (I)      
[05/17 17:16:14    422s] (I)      ============  Phase 1b Route ============
[05/17 17:16:14    422s] (I)      Usage: 1604 = (691 H, 913 V) = (0.02% H, 0.04% V) = (1.182e+03um H, 1.561e+03um V)
[05/17 17:16:14    422s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.742840e+03um
[05/17 17:16:14    422s] (I)      
[05/17 17:16:14    422s] (I)      ============  Phase 1c Route ============
[05/17 17:16:14    422s] (I)      Usage: 1604 = (691 H, 913 V) = (0.02% H, 0.04% V) = (1.182e+03um H, 1.561e+03um V)
[05/17 17:16:14    422s] (I)      
[05/17 17:16:14    422s] (I)      ============  Phase 1d Route ============
[05/17 17:16:14    422s] (I)      Usage: 1604 = (691 H, 913 V) = (0.02% H, 0.04% V) = (1.182e+03um H, 1.561e+03um V)
[05/17 17:16:14    422s] (I)      
[05/17 17:16:14    422s] (I)      ============  Phase 1e Route ============
[05/17 17:16:14    422s] (I)      Usage: 1604 = (691 H, 913 V) = (0.02% H, 0.04% V) = (1.182e+03um H, 1.561e+03um V)
[05/17 17:16:14    422s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.742840e+03um
[05/17 17:16:14    422s] (I)      
[05/17 17:16:14    422s] (I)      ============  Phase 1l Route ============
[05/17 17:16:14    422s] (I)      total 2D Cap : 24428088 = (12624612 H, 11803476 V)
[05/17 17:16:14    422s] [NR-eGR] Layer group 2: route 4519 net(s) in layer range [2, 11]
[05/17 17:16:14    422s] (I)      
[05/17 17:16:14    422s] (I)      ============  Phase 1a Route ============
[05/17 17:16:14    422s] (I)      Usage: 43616 = (22364 H, 21252 V) = (0.18% H, 0.18% V) = (3.824e+04um H, 3.634e+04um V)
[05/17 17:16:14    422s] (I)      
[05/17 17:16:14    422s] (I)      ============  Phase 1b Route ============
[05/17 17:16:14    422s] (I)      Usage: 43616 = (22364 H, 21252 V) = (0.18% H, 0.18% V) = (3.824e+04um H, 3.634e+04um V)
[05/17 17:16:14    422s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.458336e+04um
[05/17 17:16:14    422s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/17 17:16:14    422s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/17 17:16:14    422s] (I)      
[05/17 17:16:14    422s] (I)      ============  Phase 1c Route ============
[05/17 17:16:14    422s] (I)      Usage: 43616 = (22364 H, 21252 V) = (0.18% H, 0.18% V) = (3.824e+04um H, 3.634e+04um V)
[05/17 17:16:14    422s] (I)      
[05/17 17:16:14    422s] (I)      ============  Phase 1d Route ============
[05/17 17:16:14    422s] (I)      Usage: 43616 = (22364 H, 21252 V) = (0.18% H, 0.18% V) = (3.824e+04um H, 3.634e+04um V)
[05/17 17:16:14    422s] (I)      
[05/17 17:16:14    422s] (I)      ============  Phase 1e Route ============
[05/17 17:16:14    422s] (I)      Usage: 43616 = (22364 H, 21252 V) = (0.18% H, 0.18% V) = (3.824e+04um H, 3.634e+04um V)
[05/17 17:16:14    422s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.458336e+04um
[05/17 17:16:14    422s] (I)      
[05/17 17:16:14    422s] (I)      ============  Phase 1l Route ============
[05/17 17:16:14    422s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/17 17:16:14    422s] (I)      Layer  2:    2618196     23043         0      105174     2640787    ( 3.83%) 
[05/17 17:16:14    422s] (I)      Layer  3:    2830387     24065         0       44154     2846646    ( 1.53%) 
[05/17 17:16:14    422s] (I)      Layer  4:    2589929      6661         0      116656     2629305    ( 4.25%) 
[05/17 17:16:14    422s] (I)      Layer  5:    2840533       448         0       38781     2852019    ( 1.34%) 
[05/17 17:16:14    422s] (I)      Layer  6:    2733666        48         0        6857     2739104    ( 0.25%) 
[05/17 17:16:14    422s] (I)      Layer  7:    2888961        12         0          36     2890764    ( 0.00%) 
[05/17 17:16:14    422s] (I)      Layer  8:    2745000        82         0           0     2745961    ( 0.00%) 
[05/17 17:16:14    422s] (I)      Layer  9:    2889048         0         0           0     2890800    ( 0.00%) 
[05/17 17:16:14    422s] (I)      Layer 10:    1097451         0         0           0     1098384    ( 0.00%) 
[05/17 17:16:14    422s] (I)      Layer 11:    1154611         0         0         270     1156050    ( 0.02%) 
[05/17 17:16:14    422s] (I)      Total:      24387782     54359         0      311927    24489817    ( 1.26%) 
[05/17 17:16:15    422s] (I)      
[05/17 17:16:15    422s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/17 17:16:15    422s] [NR-eGR]                        OverCon            
[05/17 17:16:15    422s] [NR-eGR]                         #Gcell     %Gcell
[05/17 17:16:15    422s] [NR-eGR]        Layer             (1-0)    OverCon
[05/17 17:16:15    422s] [NR-eGR] ----------------------------------------------
[05/17 17:16:15    422s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/17 17:16:15    422s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/17 17:16:15    422s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/17 17:16:15    422s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/17 17:16:15    422s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/17 17:16:15    422s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/17 17:16:15    422s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/17 17:16:15    422s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/17 17:16:15    422s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/17 17:16:15    422s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/17 17:16:15    422s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/17 17:16:15    422s] [NR-eGR] ----------------------------------------------
[05/17 17:16:15    422s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/17 17:16:15    422s] [NR-eGR] 
[05/17 17:16:15    422s] (I)      Finished Global Routing ( CPU: 0.25 sec, Real: 0.28 sec, Curr Mem: 1965.71 MB )
[05/17 17:16:15    422s] (I)      total 2D Cap : 24431334 = (12625282 H, 11806052 V)
[05/17 17:16:15    422s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/17 17:16:15    422s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.69 sec, Real: 0.80 sec, Curr Mem: 1965.71 MB )
[05/17 17:16:15    422s] (I)      ======================================= Runtime Summary =======================================
[05/17 17:16:15    422s] (I)       Step                                          %        Start       Finish      Real       CPU 
[05/17 17:16:15    422s] (I)      -----------------------------------------------------------------------------------------------
[05/17 17:16:15    422s] (I)       Early Global Route kernel               100.00%  2316.97 sec  2317.77 sec  0.80 sec  0.69 sec 
[05/17 17:16:15    422s] (I)       +-Import and model                       45.69%  2317.00 sec  2317.36 sec  0.37 sec  0.31 sec 
[05/17 17:16:15    422s] (I)       | +-Create place DB                       2.23%  2317.00 sec  2317.01 sec  0.02 sec  0.02 sec 
[05/17 17:16:15    422s] (I)       | | +-Import place data                   2.21%  2317.00 sec  2317.01 sec  0.02 sec  0.02 sec 
[05/17 17:16:15    422s] (I)       | | | +-Read instances and placement      0.67%  2317.00 sec  2317.00 sec  0.01 sec  0.00 sec 
[05/17 17:16:15    422s] (I)       | | | +-Read nets                         1.49%  2317.00 sec  2317.01 sec  0.01 sec  0.02 sec 
[05/17 17:16:15    422s] (I)       | +-Create route DB                      34.92%  2317.01 sec  2317.30 sec  0.28 sec  0.25 sec 
[05/17 17:16:15    422s] (I)       | | +-Import route data (1T)             34.87%  2317.02 sec  2317.30 sec  0.28 sec  0.25 sec 
[05/17 17:16:15    422s] (I)       | | | +-Read blockages ( Layer 2-11 )     1.07%  2317.04 sec  2317.05 sec  0.01 sec  0.00 sec 
[05/17 17:16:15    422s] (I)       | | | | +-Read routing blockages          0.00%  2317.04 sec  2317.04 sec  0.00 sec  0.00 sec 
[05/17 17:16:15    422s] (I)       | | | | +-Read instance blockages         0.13%  2317.04 sec  2317.04 sec  0.00 sec  0.00 sec 
[05/17 17:16:15    422s] (I)       | | | | +-Read PG blockages               0.43%  2317.04 sec  2317.04 sec  0.00 sec  0.00 sec 
[05/17 17:16:15    422s] (I)       | | | | +-Read clock blockages            0.00%  2317.04 sec  2317.04 sec  0.00 sec  0.00 sec 
[05/17 17:16:15    422s] (I)       | | | | +-Read other blockages            0.00%  2317.04 sec  2317.04 sec  0.00 sec  0.00 sec 
[05/17 17:16:15    422s] (I)       | | | | +-Read halo blockages             0.01%  2317.04 sec  2317.04 sec  0.00 sec  0.00 sec 
[05/17 17:16:15    422s] (I)       | | | | +-Read boundary cut boxes         0.00%  2317.04 sec  2317.04 sec  0.00 sec  0.00 sec 
[05/17 17:16:15    422s] (I)       | | | +-Read blackboxes                   0.00%  2317.05 sec  2317.05 sec  0.00 sec  0.00 sec 
[05/17 17:16:15    422s] (I)       | | | +-Read prerouted                    0.40%  2317.05 sec  2317.05 sec  0.00 sec  0.01 sec 
[05/17 17:16:15    422s] (I)       | | | +-Read unlegalized nets             0.09%  2317.05 sec  2317.05 sec  0.00 sec  0.00 sec 
[05/17 17:16:15    422s] (I)       | | | +-Read nets                         0.32%  2317.05 sec  2317.05 sec  0.00 sec  0.00 sec 
[05/17 17:16:15    422s] (I)       | | | +-Set up via pillars                0.01%  2317.05 sec  2317.05 sec  0.00 sec  0.00 sec 
[05/17 17:16:15    422s] (I)       | | | +-Initialize 3D grid graph          1.85%  2317.05 sec  2317.07 sec  0.01 sec  0.01 sec 
[05/17 17:16:15    422s] (I)       | | | +-Model blockage capacity          28.10%  2317.07 sec  2317.29 sec  0.23 sec  0.22 sec 
[05/17 17:16:15    422s] (I)       | | | | +-Initialize 3D capacity         26.57%  2317.07 sec  2317.28 sec  0.21 sec  0.21 sec 
[05/17 17:16:15    422s] (I)       | +-Read aux data                         0.00%  2317.30 sec  2317.30 sec  0.00 sec  0.00 sec 
[05/17 17:16:15    422s] (I)       | +-Others data preparation               0.54%  2317.30 sec  2317.30 sec  0.00 sec  0.00 sec 
[05/17 17:16:15    422s] (I)       | +-Create route kernel                   7.78%  2317.30 sec  2317.36 sec  0.06 sec  0.04 sec 
[05/17 17:16:15    422s] (I)       +-Global Routing                         34.68%  2317.36 sec  2317.64 sec  0.28 sec  0.25 sec 
[05/17 17:16:15    422s] (I)       | +-Initialization                        0.73%  2317.36 sec  2317.37 sec  0.01 sec  0.01 sec 
[05/17 17:16:15    422s] (I)       | +-Net group 1                           4.04%  2317.37 sec  2317.40 sec  0.03 sec  0.02 sec 
[05/17 17:16:15    422s] (I)       | | +-Generate topology                   0.05%  2317.37 sec  2317.37 sec  0.00 sec  0.00 sec 
[05/17 17:16:15    422s] (I)       | | +-Phase 1a                            0.40%  2317.39 sec  2317.39 sec  0.00 sec  0.01 sec 
[05/17 17:16:15    422s] (I)       | | | +-Pattern routing (1T)              0.36%  2317.39 sec  2317.39 sec  0.00 sec  0.01 sec 
[05/17 17:16:15    422s] (I)       | | +-Phase 1b                            0.45%  2317.39 sec  2317.39 sec  0.00 sec  0.00 sec 
[05/17 17:16:15    422s] (I)       | | +-Phase 1c                            0.00%  2317.39 sec  2317.39 sec  0.00 sec  0.00 sec 
[05/17 17:16:15    422s] (I)       | | +-Phase 1d                            0.00%  2317.39 sec  2317.39 sec  0.00 sec  0.00 sec 
[05/17 17:16:15    422s] (I)       | | +-Phase 1e                            0.87%  2317.39 sec  2317.40 sec  0.01 sec  0.00 sec 
[05/17 17:16:15    422s] (I)       | | | +-Route legalization                0.03%  2317.39 sec  2317.39 sec  0.00 sec  0.00 sec 
[05/17 17:16:15    422s] (I)       | | | | +-Legalize Blockage Violations    0.01%  2317.39 sec  2317.39 sec  0.00 sec  0.00 sec 
[05/17 17:16:15    422s] (I)       | | +-Phase 1l                            0.16%  2317.40 sec  2317.40 sec  0.00 sec  0.00 sec 
[05/17 17:16:15    422s] (I)       | | | +-Layer assignment (1T)             0.13%  2317.40 sec  2317.40 sec  0.00 sec  0.00 sec 
[05/17 17:16:15    422s] (I)       | +-Net group 2                          18.96%  2317.40 sec  2317.56 sec  0.15 sec  0.14 sec 
[05/17 17:16:15    422s] (I)       | | +-Generate topology                   0.39%  2317.40 sec  2317.41 sec  0.00 sec  0.01 sec 
[05/17 17:16:15    422s] (I)       | | +-Phase 1a                            2.32%  2317.45 sec  2317.47 sec  0.02 sec  0.02 sec 
[05/17 17:16:15    422s] (I)       | | | +-Pattern routing (1T)              1.77%  2317.46 sec  2317.47 sec  0.01 sec  0.01 sec 
[05/17 17:16:15    422s] (I)       | | | +-Add via demand to 2D              0.48%  2317.47 sec  2317.47 sec  0.00 sec  0.01 sec 
[05/17 17:16:15    422s] (I)       | | +-Phase 1b                            0.80%  2317.47 sec  2317.48 sec  0.01 sec  0.00 sec 
[05/17 17:16:15    422s] (I)       | | +-Phase 1c                            0.00%  2317.48 sec  2317.48 sec  0.00 sec  0.00 sec 
[05/17 17:16:15    422s] (I)       | | +-Phase 1d                            0.00%  2317.48 sec  2317.48 sec  0.00 sec  0.00 sec 
[05/17 17:16:15    422s] (I)       | | +-Phase 1e                            0.80%  2317.48 sec  2317.49 sec  0.01 sec  0.00 sec 
[05/17 17:16:15    422s] (I)       | | | +-Route legalization                0.00%  2317.48 sec  2317.48 sec  0.00 sec  0.00 sec 
[05/17 17:16:15    422s] (I)       | | +-Phase 1l                            8.42%  2317.49 sec  2317.56 sec  0.07 sec  0.07 sec 
[05/17 17:16:15    422s] (I)       | | | +-Layer assignment (1T)             4.55%  2317.52 sec  2317.55 sec  0.04 sec  0.04 sec 
[05/17 17:16:15    422s] (I)       | +-Clean cong LA                         0.00%  2317.56 sec  2317.56 sec  0.00 sec  0.00 sec 
[05/17 17:16:15    422s] (I)       +-Export 3D cong map                     15.50%  2317.64 sec  2317.77 sec  0.12 sec  0.12 sec 
[05/17 17:16:15    422s] (I)       | +-Export 2D cong map                    1.66%  2317.75 sec  2317.77 sec  0.01 sec  0.01 sec 
[05/17 17:16:15    422s] (I)      ===================== Summary by functions =====================
[05/17 17:16:15    422s] (I)       Lv  Step                                 %      Real       CPU 
[05/17 17:16:15    422s] (I)      ----------------------------------------------------------------
[05/17 17:16:15    422s] (I)        0  Early Global Route kernel      100.00%  0.80 sec  0.69 sec 
[05/17 17:16:15    422s] (I)        1  Import and model                45.69%  0.37 sec  0.31 sec 
[05/17 17:16:15    422s] (I)        1  Global Routing                  34.68%  0.28 sec  0.25 sec 
[05/17 17:16:15    422s] (I)        1  Export 3D cong map              15.50%  0.12 sec  0.12 sec 
[05/17 17:16:15    422s] (I)        2  Create route DB                 34.92%  0.28 sec  0.25 sec 
[05/17 17:16:15    422s] (I)        2  Net group 2                     18.96%  0.15 sec  0.14 sec 
[05/17 17:16:15    422s] (I)        2  Create route kernel              7.78%  0.06 sec  0.04 sec 
[05/17 17:16:15    422s] (I)        2  Net group 1                      4.04%  0.03 sec  0.02 sec 
[05/17 17:16:15    422s] (I)        2  Create place DB                  2.23%  0.02 sec  0.02 sec 
[05/17 17:16:15    422s] (I)        2  Export 2D cong map               1.66%  0.01 sec  0.01 sec 
[05/17 17:16:15    422s] (I)        2  Initialization                   0.73%  0.01 sec  0.01 sec 
[05/17 17:16:15    422s] (I)        2  Others data preparation          0.54%  0.00 sec  0.00 sec 
[05/17 17:16:15    422s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/17 17:16:15    422s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[05/17 17:16:15    422s] (I)        3  Import route data (1T)          34.87%  0.28 sec  0.25 sec 
[05/17 17:16:15    422s] (I)        3  Phase 1l                         8.58%  0.07 sec  0.07 sec 
[05/17 17:16:15    422s] (I)        3  Phase 1a                         2.73%  0.02 sec  0.03 sec 
[05/17 17:16:15    422s] (I)        3  Import place data                2.21%  0.02 sec  0.02 sec 
[05/17 17:16:15    422s] (I)        3  Phase 1e                         1.67%  0.01 sec  0.00 sec 
[05/17 17:16:15    422s] (I)        3  Phase 1b                         1.24%  0.01 sec  0.00 sec 
[05/17 17:16:15    422s] (I)        3  Generate topology                0.44%  0.00 sec  0.01 sec 
[05/17 17:16:15    422s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[05/17 17:16:15    422s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[05/17 17:16:15    422s] (I)        4  Model blockage capacity         28.10%  0.23 sec  0.22 sec 
[05/17 17:16:15    422s] (I)        4  Layer assignment (1T)            4.69%  0.04 sec  0.04 sec 
[05/17 17:16:15    422s] (I)        4  Pattern routing (1T)             2.12%  0.02 sec  0.02 sec 
[05/17 17:16:15    422s] (I)        4  Initialize 3D grid graph         1.85%  0.01 sec  0.01 sec 
[05/17 17:16:15    422s] (I)        4  Read nets                        1.81%  0.01 sec  0.02 sec 
[05/17 17:16:15    422s] (I)        4  Read blockages ( Layer 2-11 )    1.07%  0.01 sec  0.00 sec 
[05/17 17:16:15    422s] (I)        4  Read instances and placement     0.67%  0.01 sec  0.00 sec 
[05/17 17:16:15    422s] (I)        4  Add via demand to 2D             0.48%  0.00 sec  0.01 sec 
[05/17 17:16:15    422s] (I)        4  Read prerouted                   0.40%  0.00 sec  0.01 sec 
[05/17 17:16:15    422s] (I)        4  Read unlegalized nets            0.09%  0.00 sec  0.00 sec 
[05/17 17:16:15    422s] (I)        4  Route legalization               0.03%  0.00 sec  0.00 sec 
[05/17 17:16:15    422s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[05/17 17:16:15    422s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[05/17 17:16:15    422s] (I)        5  Initialize 3D capacity          26.57%  0.21 sec  0.21 sec 
[05/17 17:16:15    422s] (I)        5  Read PG blockages                0.43%  0.00 sec  0.00 sec 
[05/17 17:16:15    422s] (I)        5  Read instance blockages          0.13%  0.00 sec  0.00 sec 
[05/17 17:16:15    422s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[05/17 17:16:15    422s] (I)        5  Legalize Blockage Violations     0.01%  0.00 sec  0.00 sec 
[05/17 17:16:15    422s] (I)        5  Read clock blockages             0.00%  0.00 sec  0.00 sec 
[05/17 17:16:15    422s] (I)        5  Read other blockages             0.00%  0.00 sec  0.00 sec 
[05/17 17:16:15    422s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/17 17:16:15    422s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/17 17:16:15    422s] OPERPROF: Starting HotSpotCal at level 1, MEM:1965.7M, EPOCH TIME: 1747516575.151441
[05/17 17:16:15    422s] [hotspot] +------------+---------------+---------------+
[05/17 17:16:15    422s] [hotspot] |            |   max hotspot | total hotspot |
[05/17 17:16:15    422s] [hotspot] +------------+---------------+---------------+
[05/17 17:16:15    422s] [hotspot] | normalized |          0.00 |          0.00 |
[05/17 17:16:15    422s] [hotspot] +------------+---------------+---------------+
[05/17 17:16:15    422s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/17 17:16:15    422s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/17 17:16:15    422s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.014, MEM:1965.7M, EPOCH TIME: 1747516575.165083
[05/17 17:16:15    422s] [hotspot] Hotspot report including placement blocked areas
[05/17 17:16:15    422s] OPERPROF: Starting HotSpotCal at level 1, MEM:1965.7M, EPOCH TIME: 1747516575.165345
[05/17 17:16:15    422s] [hotspot] +------------+---------------+---------------+
[05/17 17:16:15    422s] [hotspot] |            |   max hotspot | total hotspot |
[05/17 17:16:15    422s] [hotspot] +------------+---------------+---------------+
[05/17 17:16:15    422s] [hotspot] | normalized |          0.00 |          0.00 |
[05/17 17:16:15    422s] [hotspot] +------------+---------------+---------------+
[05/17 17:16:15    422s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/17 17:16:15    422s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/17 17:16:15    422s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.011, MEM:1965.7M, EPOCH TIME: 1747516575.176740
[05/17 17:16:15    422s] Reported timing to dir ./timingReports
[05/17 17:16:15    422s] **optDesign ... cpu = 0:00:26, real = 0:00:27, mem = 1543.4M, totSessionCpu=0:07:02 **
[05/17 17:16:15    422s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1875.7M, EPOCH TIME: 1747516575.235875
[05/17 17:16:15    422s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.032, MEM:1875.7M, EPOCH TIME: 1747516575.268220
[05/17 17:16:15    422s] 
[05/17 17:16:15    422s] TimeStamp Deleting Cell Server Begin ...
[05/17 17:16:15    422s] 
[05/17 17:16:15    422s] TimeStamp Deleting Cell Server End ...
[05/17 17:16:15    422s] Starting delay calculation for Hold views
[05/17 17:16:15    422s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/17 17:16:15    422s] #################################################################################
[05/17 17:16:15    422s] # Design Stage: PreRoute
[05/17 17:16:15    422s] # Design Name: mcs4_pad_frame
[05/17 17:16:15    422s] # Design Mode: 45nm
[05/17 17:16:15    422s] # Analysis Mode: MMMC OCV 
[05/17 17:16:15    422s] # Parasitics Mode: No SPEF/RCDB 
[05/17 17:16:15    422s] # Signoff Settings: SI Off 
[05/17 17:16:15    422s] #################################################################################
[05/17 17:16:15    422s] Calculate late delays in OCV mode...
[05/17 17:16:15    422s] Calculate early delays in OCV mode...
[05/17 17:16:15    422s] Topological Sorting (REAL = 0:00:00.0, MEM = 1876.0M, InitMEM = 1876.0M)
[05/17 17:16:15    422s] Start delay calculation (fullDC) (1 T). (MEM=1876)
[05/17 17:16:15    422s] End AAE Lib Interpolated Model. (MEM=1896.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:16:16    423s] Total number of fetched objects 4577
[05/17 17:16:16    423s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:16:16    423s] End delay calculation. (MEM=1916.22 CPU=0:00:00.6 REAL=0:00:01.0)
[05/17 17:16:16    423s] End delay calculation (fullDC). (MEM=1916.22 CPU=0:00:00.8 REAL=0:00:01.0)
[05/17 17:16:16    423s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1916.2M) ***
[05/17 17:16:16    423s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:07:04 mem=1916.2M)
[05/17 17:16:16    424s] Starting delay calculation for Setup views
[05/17 17:16:16    424s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/17 17:16:16    424s] #################################################################################
[05/17 17:16:16    424s] # Design Stage: PreRoute
[05/17 17:16:16    424s] # Design Name: mcs4_pad_frame
[05/17 17:16:16    424s] # Design Mode: 45nm
[05/17 17:16:16    424s] # Analysis Mode: MMMC OCV 
[05/17 17:16:16    424s] # Parasitics Mode: No SPEF/RCDB 
[05/17 17:16:16    424s] # Signoff Settings: SI Off 
[05/17 17:16:16    424s] #################################################################################
[05/17 17:16:16    424s] Calculate early delays in OCV mode...
[05/17 17:16:16    424s] Calculate late delays in OCV mode...
[05/17 17:16:16    424s] Topological Sorting (REAL = 0:00:00.0, MEM = 1850.2M, InitMEM = 1850.2M)
[05/17 17:16:16    424s] Start delay calculation (fullDC) (1 T). (MEM=1850.21)
[05/17 17:16:17    424s] End AAE Lib Interpolated Model. (MEM=1870.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:16:17    424s] Total number of fetched objects 4577
[05/17 17:16:17    424s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/17 17:16:17    424s] End delay calculation. (MEM=1917.92 CPU=0:00:00.5 REAL=0:00:00.0)
[05/17 17:16:17    424s] End delay calculation (fullDC). (MEM=1917.92 CPU=0:00:00.7 REAL=0:00:01.0)
[05/17 17:16:17    424s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1917.9M) ***
[05/17 17:16:17    424s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:07:05 mem=1917.9M)
[05/17 17:16:19    425s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 
Hold views included:
 AnalysisView_BC

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.270  | 42.704  | 40.270  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  1.184  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      3 (8)       |
|   max_fanout   |      0 (0)       |     0      |      8 (8)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/17 17:16:19    425s] Density: 19.902%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:03.0, REAL=0:00:04.0, MEM=1888.3M
[05/17 17:16:19    425s] **optDesign ... cpu = 0:00:29, real = 0:00:31, mem = 1594.7M, totSessionCpu=0:07:05 **
[05/17 17:16:19    425s] *** Finished optDesign ***
[05/17 17:16:19    425s] Info: Destroy the CCOpt slew target map.
[05/17 17:16:19    425s] clean pInstBBox. size 0
[05/17 17:16:19    425s] All LLGs are deleted
[05/17 17:16:19    425s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1888.3M, EPOCH TIME: 1747516579.717834
[05/17 17:16:19    425s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1888.3M, EPOCH TIME: 1747516579.718037
[05/17 17:16:19    425s] Info: pop threads available for lower-level modules during optimization.
[05/17 17:16:19    425s] *** optDesign #3 [finish] : cpu/real = 0:00:28.8/0:00:31.0 (0.9), totSession cpu/real = 0:07:05.5/0:43:17.0 (0.2), mem = 1888.3M
[05/17 17:16:19    425s] 
[05/17 17:16:19    425s] =============================================================================================
[05/17 17:16:19    425s]  Final TAT Report for optDesign #3                                              21.12-s106_1
[05/17 17:16:19    425s] =============================================================================================
[05/17 17:16:19    425s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:16:19    425s] ---------------------------------------------------------------------------------------------
[05/17 17:16:19    425s] [ InitOpt                ]      1   0:00:02.5  (   8.0 % )     0:00:02.5 /  0:00:02.4    1.0
[05/17 17:16:19    425s] [ HoldOpt                ]      1   0:00:17.1  (  55.0 % )     0:00:18.0 /  0:00:17.7    1.0
[05/17 17:16:19    425s] [ ViewPruning            ]      8   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/17 17:16:19    425s] [ BuildHoldData          ]      1   0:00:01.6  (   5.3 % )     0:00:03.6 /  0:00:03.4    1.0
[05/17 17:16:19    425s] [ OptSummaryReport       ]      7   0:00:00.6  (   2.0 % )     0:00:04.9 /  0:00:03.5    0.7
[05/17 17:16:19    425s] [ DrvReport              ]      2   0:00:01.4  (   4.6 % )     0:00:01.4 /  0:00:00.2    0.1
[05/17 17:16:19    425s] [ SlackTraversorInit     ]      4   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.8
[05/17 17:16:19    425s] [ CellServerInit         ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[05/17 17:16:19    425s] [ LibAnalyzerInit        ]      1   0:00:00.9  (   3.0 % )     0:00:00.9 /  0:00:00.9    1.0
[05/17 17:16:19    425s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[05/17 17:16:19    425s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.5
[05/17 17:16:19    425s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.6
[05/17 17:16:19    425s] [ RefinePlace            ]      1   0:00:00.5  (   1.5 % )     0:00:00.5 /  0:00:00.4    0.8
[05/17 17:16:19    425s] [ EarlyGlobalRoute       ]      1   0:00:00.8  (   2.6 % )     0:00:00.8 /  0:00:00.7    0.9
[05/17 17:16:19    425s] [ TimingUpdate           ]     12   0:00:00.3  (   1.1 % )     0:00:03.2 /  0:00:03.2    1.0
[05/17 17:16:19    425s] [ FullDelayCalc          ]      4   0:00:02.9  (   9.3 % )     0:00:02.9 /  0:00:02.8    1.0
[05/17 17:16:19    425s] [ TimingReport           ]      9   0:00:00.8  (   2.4 % )     0:00:00.8 /  0:00:00.8    1.0
[05/17 17:16:19    425s] [ GenerateReports        ]      2   0:00:00.6  (   1.8 % )     0:00:00.6 /  0:00:00.5    0.9
[05/17 17:16:19    425s] [ MISC                   ]          0:00:00.6  (   1.9 % )     0:00:00.6 /  0:00:00.4    0.7
[05/17 17:16:19    425s] ---------------------------------------------------------------------------------------------
[05/17 17:16:19    425s]  optDesign #3 TOTAL                 0:00:31.0  ( 100.0 % )     0:00:31.0 /  0:00:28.8    0.9
[05/17 17:16:19    425s] ---------------------------------------------------------------------------------------------
[05/17 17:16:19    425s] 
[05/17 17:16:19    425s] # timeDesign -postCTS -prefix postCTS_setup_Holdfix
<CMD> timeDesign -postCTS -prefix postCTS_setup_Holdfix
[05/17 17:16:19    425s] *** timeDesign #9 [begin] : totSession cpu/real = 0:07:05.5/0:43:17.0 (0.2), mem = 1888.3M
[05/17 17:16:19    425s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1797.3M, EPOCH TIME: 1747516579.756372
[05/17 17:16:19    425s] All LLGs are deleted
[05/17 17:16:19    425s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1797.3M, EPOCH TIME: 1747516579.756516
[05/17 17:16:19    425s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.000, MEM:1797.3M, EPOCH TIME: 1747516579.756609
[05/17 17:16:19    425s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.000, MEM:1797.3M, EPOCH TIME: 1747516579.756754
[05/17 17:16:19    425s] Start to check current routing status for nets...
[05/17 17:16:19    425s] All nets are already routed correctly.
[05/17 17:16:19    425s] End to check current routing status for nets (mem=1797.3M)
[05/17 17:16:19    425s] Effort level <high> specified for reg2reg path_group
[05/17 17:16:19    425s] All LLGs are deleted
[05/17 17:16:19    425s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1799.3M, EPOCH TIME: 1747516579.884018
[05/17 17:16:19    425s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1799.3M, EPOCH TIME: 1747516579.887343
[05/17 17:16:19    425s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1799.3M, EPOCH TIME: 1747516579.888749
[05/17 17:16:19    425s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1799.3M, EPOCH TIME: 1747516579.891850
[05/17 17:16:19    425s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1799.3M, EPOCH TIME: 1747516579.919638
[05/17 17:16:19    425s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1799.3M, EPOCH TIME: 1747516579.920676
[05/17 17:16:19    425s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1799.3M, EPOCH TIME: 1747516579.930231
[05/17 17:16:19    425s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.004, MEM:1799.3M, EPOCH TIME: 1747516579.933740
[05/17 17:16:19    425s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.045, MEM:1799.3M, EPOCH TIME: 1747516579.936426
[05/17 17:16:19    425s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.051, MEM:1799.3M, EPOCH TIME: 1747516579.939369
[05/17 17:16:19    425s] All LLGs are deleted
[05/17 17:16:19    425s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1799.3M, EPOCH TIME: 1747516579.946183
[05/17 17:16:19    425s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1799.3M, EPOCH TIME: 1747516579.949671
[05/17 17:16:21    426s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.270  | 42.704  | 40.270  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      3 (8)       |
|   max_fanout   |      0 (0)       |     0      |      8 (8)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/17 17:16:21    426s] Density: 19.902%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/17 17:16:21    426s] Total CPU time: 0.77 sec
[05/17 17:16:21    426s] Total Real time: 2.0 sec
[05/17 17:16:21    426s] Total Memory Usage: 1796.488281 Mbytes
[05/17 17:16:21    426s] Info: pop threads available for lower-level modules during optimization.
[05/17 17:16:21    426s] *** timeDesign #9 [finish] : cpu/real = 0:00:00.8/0:00:02.1 (0.4), totSession cpu/real = 0:07:06.3/0:43:19.1 (0.2), mem = 1796.5M
[05/17 17:16:21    426s] 
[05/17 17:16:21    426s] =============================================================================================
[05/17 17:16:21    426s]  Final TAT Report for timeDesign #9                                             21.12-s106_1
[05/17 17:16:21    426s] =============================================================================================
[05/17 17:16:21    426s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:16:21    426s] ---------------------------------------------------------------------------------------------
[05/17 17:16:21    426s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:16:21    426s] [ OptSummaryReport       ]      1   0:00:00.1  (   4.2 % )     0:00:01.9 /  0:00:00.6    0.3
[05/17 17:16:21    426s] [ DrvReport              ]      1   0:00:01.4  (  65.2 % )     0:00:01.4 /  0:00:00.1    0.1
[05/17 17:16:21    426s] [ TimingUpdate           ]      1   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    1.1
[05/17 17:16:21    426s] [ TimingReport           ]      1   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    1.0
[05/17 17:16:21    426s] [ GenerateReports        ]      1   0:00:00.3  (  14.0 % )     0:00:00.3 /  0:00:00.3    0.9
[05/17 17:16:21    426s] [ MISC                   ]          0:00:00.2  (  10.4 % )     0:00:00.2 /  0:00:00.2    0.7
[05/17 17:16:21    426s] ---------------------------------------------------------------------------------------------
[05/17 17:16:21    426s]  timeDesign #9 TOTAL                0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:00.8    0.4
[05/17 17:16:21    426s] ---------------------------------------------------------------------------------------------
[05/17 17:16:21    426s] 
[05/17 17:16:21    426s] # timeDesign -postCTS -prefix postCTS_hold_Holdfix -hold
<CMD> timeDesign -postCTS -prefix postCTS_hold_Holdfix -hold
[05/17 17:16:21    426s] *** timeDesign #10 [begin] : totSession cpu/real = 0:07:06.3/0:43:19.1 (0.2), mem = 1796.5M
[05/17 17:16:21    426s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1760.5M, EPOCH TIME: 1747516581.913734
[05/17 17:16:21    426s] All LLGs are deleted
[05/17 17:16:21    426s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1760.5M, EPOCH TIME: 1747516581.913838
[05/17 17:16:21    426s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1760.5M, EPOCH TIME: 1747516581.913904
[05/17 17:16:21    426s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1760.5M, EPOCH TIME: 1747516581.914051
[05/17 17:16:21    426s] Start to check current routing status for nets...
[05/17 17:16:21    426s] All nets are already routed correctly.
[05/17 17:16:21    426s] End to check current routing status for nets (mem=1760.5M)
[05/17 17:16:21    426s] Effort level <high> specified for reg2reg path_group
[05/17 17:16:22    426s] *** Enable all active views. ***
[05/17 17:16:22    426s] 
[05/17 17:16:22    426s] Optimization is working on the following views:
[05/17 17:16:22    426s]   Setup views:  AnalysisView_WC
[05/17 17:16:22    426s]   Hold  views: AnalysisView_BC 
[05/17 17:16:22    426s] All LLGs are deleted
[05/17 17:16:22    426s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1772.8M, EPOCH TIME: 1747516582.102305
[05/17 17:16:22    426s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1772.8M, EPOCH TIME: 1747516582.105538
[05/17 17:16:22    426s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1772.8M, EPOCH TIME: 1747516582.106916
[05/17 17:16:22    426s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1772.8M, EPOCH TIME: 1747516582.110514
[05/17 17:16:22    426s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1772.8M, EPOCH TIME: 1747516582.155245
[05/17 17:16:22    426s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1772.8M, EPOCH TIME: 1747516582.156275
[05/17 17:16:22    426s] Fast DP-INIT is on for default
[05/17 17:16:22    426s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.055, MEM:1772.8M, EPOCH TIME: 1747516582.165940
[05/17 17:16:22    426s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.061, MEM:1772.8M, EPOCH TIME: 1747516582.168182
[05/17 17:16:22    426s] All LLGs are deleted
[05/17 17:16:22    426s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1772.8M, EPOCH TIME: 1747516582.174114
[05/17 17:16:22    426s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1772.8M, EPOCH TIME: 1747516582.177271
[05/17 17:16:22    426s] Starting delay calculation for Hold views
[05/17 17:16:22    426s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/17 17:16:22    426s] #################################################################################
[05/17 17:16:22    426s] # Design Stage: PreRoute
[05/17 17:16:22    426s] # Design Name: mcs4_pad_frame
[05/17 17:16:22    426s] # Design Mode: 45nm
[05/17 17:16:22    426s] # Analysis Mode: MMMC OCV 
[05/17 17:16:22    426s] # Parasitics Mode: No SPEF/RCDB 
[05/17 17:16:22    426s] # Signoff Settings: SI Off 
[05/17 17:16:22    426s] #################################################################################
[05/17 17:16:22    426s] Calculate late delays in OCV mode...
[05/17 17:16:22    426s] Calculate early delays in OCV mode...
[05/17 17:16:22    426s] Topological Sorting (REAL = 0:00:00.0, MEM = 1770.8M, InitMEM = 1770.8M)
[05/17 17:16:22    426s] Start delay calculation (fullDC) (1 T). (MEM=1770.78)
[05/17 17:16:22    426s] End AAE Lib Interpolated Model. (MEM=1790.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:16:22    427s] Total number of fetched objects 4577
[05/17 17:16:22    427s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:16:22    427s] End delay calculation. (MEM=1823.21 CPU=0:00:00.5 REAL=0:00:00.0)
[05/17 17:16:22    427s] End delay calculation (fullDC). (MEM=1823.21 CPU=0:00:00.7 REAL=0:00:00.0)
[05/17 17:16:22    427s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 1823.2M) ***
[05/17 17:16:22    427s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:07:07 mem=1823.2M)
[05/17 17:16:23    427s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  1.184  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/17 17:16:23    427s] Density: 19.902%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
*** Enable all active views. ***
[05/17 17:16:23    427s] Reported timing to dir ./timingReports
[05/17 17:16:23    427s] Total CPU time: 1.47 sec
[05/17 17:16:23    427s] Total Real time: 2.0 sec
[05/17 17:16:23    427s] Total Memory Usage: 1746.199219 Mbytes
[05/17 17:16:23    427s] *** timeDesign #10 [finish] : cpu/real = 0:00:01.5/0:00:01.6 (0.9), totSession cpu/real = 0:07:07.8/0:43:20.7 (0.2), mem = 1746.2M
[05/17 17:16:23    427s] 
[05/17 17:16:23    427s] =============================================================================================
[05/17 17:16:23    427s]  Final TAT Report for timeDesign #10                                            21.12-s106_1
[05/17 17:16:23    427s] =============================================================================================
[05/17 17:16:23    427s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:16:23    427s] ---------------------------------------------------------------------------------------------
[05/17 17:16:23    427s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:16:23    427s] [ OptSummaryReport       ]      1   0:00:00.1  (   5.9 % )     0:00:01.2 /  0:00:01.2    0.9
[05/17 17:16:23    427s] [ TimingUpdate           ]      1   0:00:00.1  (   5.5 % )     0:00:00.8 /  0:00:00.8    1.0
[05/17 17:16:23    427s] [ FullDelayCalc          ]      1   0:00:00.7  (  45.1 % )     0:00:00.7 /  0:00:00.7    1.0
[05/17 17:16:23    427s] [ TimingReport           ]      1   0:00:00.1  (   5.3 % )     0:00:00.1 /  0:00:00.1    0.9
[05/17 17:16:23    427s] [ GenerateReports        ]      1   0:00:00.3  (  16.2 % )     0:00:00.3 /  0:00:00.2    0.9
[05/17 17:16:23    427s] [ MISC                   ]          0:00:00.3  (  21.9 % )     0:00:00.3 /  0:00:00.3    0.9
[05/17 17:16:23    427s] ---------------------------------------------------------------------------------------------
[05/17 17:16:23    427s]  timeDesign #10 TOTAL               0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.5    0.9
[05/17 17:16:23    427s] ---------------------------------------------------------------------------------------------
[05/17 17:16:23    427s] 
[05/17 17:16:23    427s] # suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/17 17:16:52    430s] # puts "\n--- Routing ---"
# setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -timingEngine {}
[05/17 17:16:52    430s] # setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[05/17 17:16:52    430s] # setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[05/17 17:16:52    430s] # setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[05/17 17:16:52    430s] # setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
[05/17 17:16:52    430s] # setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[05/17 17:16:52    430s] # setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[05/17 17:16:52    430s] # routeDesign -globalDetail
<CMD> routeDesign -globalDetail
[05/17 17:16:52    430s] #% Begin routeDesign (date=05/17 17:16:52, mem=1434.5M)
[05/17 17:16:52    430s] ### Time Record (routeDesign) is installed.
[05/17 17:16:52    430s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1434.54 (MB), peak = 1655.00 (MB)
[05/17 17:16:52    430s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[05/17 17:16:52    430s] #**INFO: setDesignMode -flowEffort standard
[05/17 17:16:52    430s] #**INFO: setDesignMode -powerEffort none
[05/17 17:16:52    430s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[05/17 17:16:52    430s] **INFO: User settings:
[05/17 17:16:52    430s] setNanoRouteMode -extractThirdPartyCompatible  false
[05/17 17:16:52    430s] setNanoRouteMode -grouteExpTdStdDelay          41.7
[05/17 17:16:52    430s] setNanoRouteMode -routeWithSiDriven            true
[05/17 17:16:52    430s] setNanoRouteMode -routeWithSiPostRouteFix      false
[05/17 17:16:52    430s] setNanoRouteMode -routeWithTimingDriven        true
[05/17 17:16:52    430s] setNanoRouteMode -timingEngine                 {}
[05/17 17:16:52    430s] setDesignMode -process                         45
[05/17 17:16:52    430s] setExtractRCMode -coupling_c_th                0.1
[05/17 17:16:52    430s] setExtractRCMode -engine                       preRoute
[05/17 17:16:52    430s] setExtractRCMode -relative_c_th                1
[05/17 17:16:52    430s] setExtractRCMode -total_c_th                   0
[05/17 17:16:52    430s] setDelayCalMode -enable_high_fanout            true
[05/17 17:16:52    430s] setDelayCalMode -engine                        aae
[05/17 17:16:52    430s] setDelayCalMode -ignoreNetLoad                 false
[05/17 17:16:52    430s] setDelayCalMode -socv_accuracy_mode            low
[05/17 17:16:52    430s] setSIMode -separate_delta_delay_on_data        true
[05/17 17:16:52    430s] 
[05/17 17:16:52    430s] #**INFO: multi-cut via swapping will not be performed after routing.
[05/17 17:16:52    430s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[05/17 17:16:52    430s] OPERPROF: Starting checkPlace at level 1, MEM:1746.2M, EPOCH TIME: 1747516612.899212
[05/17 17:16:52    430s] z: 2, totalTracks: 1
[05/17 17:16:52    430s] z: 4, totalTracks: 1
[05/17 17:16:52    430s] z: 6, totalTracks: 1
[05/17 17:16:52    430s] z: 8, totalTracks: 1
[05/17 17:16:52    430s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/17 17:16:52    430s] All LLGs are deleted
[05/17 17:16:52    430s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1746.2M, EPOCH TIME: 1747516612.905365
[05/17 17:16:52    430s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1746.2M, EPOCH TIME: 1747516612.905928
[05/17 17:16:52    430s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1746.2M, EPOCH TIME: 1747516612.906174
[05/17 17:16:52    430s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1746.2M, EPOCH TIME: 1747516612.907695
[05/17 17:16:52    430s] Core basic site is CoreSite
[05/17 17:16:52    430s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1746.2M, EPOCH TIME: 1747516612.908064
[05/17 17:16:52    430s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.014, MEM:1746.2M, EPOCH TIME: 1747516612.922101
[05/17 17:16:52    430s] SiteArray: non-trimmed site array dimensions = 189 x 1909
[05/17 17:16:52    430s] SiteArray: use 1,548,288 bytes
[05/17 17:16:52    430s] SiteArray: current memory after site array memory allocation 1746.2M
[05/17 17:16:52    430s] SiteArray: FP blocked sites are writable
[05/17 17:16:52    430s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.023, MEM:1746.2M, EPOCH TIME: 1747516612.930336
[05/17 17:16:52    430s] 
[05/17 17:16:52    430s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:16:52    430s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.025, MEM:1746.2M, EPOCH TIME: 1747516612.931665
[05/17 17:16:52    430s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1746.2M, EPOCH TIME: 1747516612.931758
[05/17 17:16:52    430s]   Signal wire search tree: 1175 elements. (cpu=0:00:00.0, mem=0.0M)
[05/17 17:16:52    430s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.005, MEM:1746.2M, EPOCH TIME: 1747516612.936416
[05/17 17:16:52    430s] Begin checking placement ... (start mem=1746.2M, init mem=1746.2M)
[05/17 17:16:52    430s] Begin checking exclusive groups violation ...
[05/17 17:16:52    430s] There are 0 groups to check, max #box is 0, total #box is 0
[05/17 17:16:52    430s] Finished checking exclusive groups violations. Found 0 Vio.
[05/17 17:16:52    430s] 
[05/17 17:16:52    430s] Running CheckPlace using 1 thread in normal mode...
[05/17 17:16:52    430s] 
[05/17 17:16:52    430s] ...checkPlace normal is done!
[05/17 17:16:52    430s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1746.2M, EPOCH TIME: 1747516612.976784
[05/17 17:16:52    430s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.002, MEM:1746.2M, EPOCH TIME: 1747516612.978858
[05/17 17:16:52    430s] *info: Placed = 4539           (Fixed = 20)
[05/17 17:16:52    430s] *info: Unplaced = 0           
[05/17 17:16:52    430s] Placement Density:19.90%(24558/123394)
[05/17 17:16:52    430s] Placement Density (including fixed std cells):19.90%(24558/123394)
[05/17 17:16:52    430s] All LLGs are deleted
[05/17 17:16:52    430s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1746.2M, EPOCH TIME: 1747516612.980598
[05/17 17:16:52    430s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.001, MEM:1746.2M, EPOCH TIME: 1747516612.982041
[05/17 17:16:52    430s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1746.2M)
[05/17 17:16:52    430s] OPERPROF: Finished checkPlace at level 1, CPU:0.080, REAL:0.088, MEM:1746.2M, EPOCH TIME: 1747516612.987616
[05/17 17:16:52    430s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[05/17 17:16:52    430s] 
[05/17 17:16:52    430s] changeUseClockNetStatus Option :  -noFixedNetWires 
[05/17 17:16:52    430s] *** Changed status on (15) nets in Clock.
[05/17 17:16:52    430s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1746.2M) ***
[05/17 17:16:53    431s] % Begin globalDetailRoute (date=05/17 17:16:52, mem=1434.7M)
[05/17 17:16:53    431s] 
[05/17 17:16:53    431s] globalDetailRoute
[05/17 17:16:53    431s] 
[05/17 17:16:53    431s] #Start globalDetailRoute on Sat May 17 17:16:53 2025
[05/17 17:16:53    431s] #
[05/17 17:16:53    431s] ### Time Record (globalDetailRoute) is installed.
[05/17 17:16:53    431s] ### Time Record (Pre Callback) is installed.
[05/17 17:16:53    431s] RC Grid backup saved.
[05/17 17:16:53    431s] ### Time Record (Pre Callback) is uninstalled.
[05/17 17:16:53    431s] ### Time Record (DB Import) is installed.
[05/17 17:16:53    431s] ### Time Record (Timing Data Generation) is installed.
[05/17 17:16:53    431s] #Generating timing data, please wait...
[05/17 17:16:53    431s] #4577 total nets, 4540 already routed, 4540 will ignore in trialRoute
[05/17 17:16:53    431s] ### run_trial_route starts on Sat May 17 17:16:53 2025 with memory = 1435.32 (MB), peak = 1655.00 (MB)
[05/17 17:16:53    431s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/17 17:16:53    431s] ### dump_timing_file starts on Sat May 17 17:16:53 2025 with memory = 1455.37 (MB), peak = 1655.00 (MB)
[05/17 17:16:53    431s] ### extractRC starts on Sat May 17 17:16:53 2025 with memory = 1455.37 (MB), peak = 1655.00 (MB)
[05/17 17:16:53    431s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/17 17:16:53    431s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/17 17:16:53    431s] ### view AnalysisView_WC is active and enabled.
[05/17 17:16:53    431s] ### view AnalysisView_BC is active and enabled.
[05/17 17:16:53    431s] ###     It's not selected for tming-driven routing.
[05/17 17:16:53    431s] 1 out of 2 active views are pruned
[05/17 17:16:53    431s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1438.06 (MB), peak = 1655.00 (MB)
[05/17 17:16:53    431s] ### generate_timing_data starts on Sat May 17 17:16:53 2025 with memory = 1438.07 (MB), peak = 1655.00 (MB)
[05/17 17:16:53    431s] #Reporting timing...
[05/17 17:16:53    431s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[05/17 17:16:53    431s] ### report_timing starts on Sat May 17 17:16:53 2025 with memory = 1463.70 (MB), peak = 1655.00 (MB)
[05/17 17:16:54    432s] ### report_timing cpu:00:00:01, real:00:00:01, mem:1.5 GB, peak:1.6 GB
[05/17 17:16:54    432s] 
[05/17 17:16:54    432s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/17 17:16:54    432s] TLC MultiMap info (StdDelay):
[05/17 17:16:54    432s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/17 17:16:54    432s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/17 17:16:54    432s]  Setting StdDelay to: 38ps
[05/17 17:16:54    432s] 
[05/17 17:16:54    432s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/17 17:16:55    432s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 50.000 (ns)
[05/17 17:16:55    432s] #OPT Pruned View (First enabled view): AnalysisView_WC
[05/17 17:16:55    432s] #Default setup view is reset to AnalysisView_WC.
[05/17 17:16:55    432s] #Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1489.23 (MB), peak = 1655.00 (MB)
[05/17 17:16:55    432s] #Library Standard Delay: 38.00ps
[05/17 17:16:55    432s] #Slack threshold: 76.00ps
[05/17 17:16:55    432s] ### generate_net_cdm_timing starts on Sat May 17 17:16:55 2025 with memory = 1489.23 (MB), peak = 1655.00 (MB)
[05/17 17:16:55    433s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:16:55    433s] #*** Analyzed 0 timing critical paths
[05/17 17:16:55    433s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1489.27 (MB), peak = 1655.00 (MB)
[05/17 17:16:55    433s] ### Use bna from skp: 0
[05/17 17:16:55    433s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/17 17:16:55    433s] #Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1497.05 (MB), peak = 1655.00 (MB)
[05/17 17:16:55    433s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1497.06 (MB), peak = 1655.00 (MB)
[05/17 17:16:55    433s] ### generate_timing_data cpu:00:00:02, real:00:00:02, mem:1.5 GB, peak:1.6 GB
[05/17 17:16:55    433s] #Current view: AnalysisView_WC AnalysisView_BC 
[05/17 17:16:55    433s] #Current enabled view: AnalysisView_WC 
[05/17 17:16:56    434s] #Generating timing data took: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1497.06 (MB), peak = 1655.00 (MB)
[05/17 17:16:56    434s] ### dump_timing_file cpu:00:00:03, real:00:00:03, mem:1.5 GB, peak:1.6 GB
[05/17 17:16:56    434s] #Done generating timing data.
[05/17 17:16:56    434s] ### Time Record (Timing Data Generation) is uninstalled.
[05/17 17:16:56    434s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[05/17 17:16:56    434s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_clear_pad is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:16:56    434s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_clear_pad is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:16:56    434s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:16:56    434s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:16:56    434s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:16:56    434s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:16:56    434s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:16:56    434s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:16:56    434s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:16:56    434s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:16:56    434s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:16:56    434s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:16:56    434s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:16:56    434s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:16:56    434s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:16:56    434s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:16:56    434s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:16:56    434s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:16:56    434s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_p_out0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:16:56    434s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_p_out0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:16:56    434s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/17 17:16:56    434s] #To increase the message display limit, refer to the product command reference manual.
[05/17 17:16:56    434s] ### Net info: total nets: 4593
[05/17 17:16:56    434s] ### Net info: dirty nets: 3409
[05/17 17:16:56    434s] ### Net info: marked as disconnected nets: 0
[05/17 17:16:56    434s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[05/17 17:16:56    434s] #num needed restored net=0
[05/17 17:16:56    434s] #need_extraction net=0 (total=4593)
[05/17 17:16:56    434s] ### Net info: fully routed nets: 15
[05/17 17:16:56    434s] ### Net info: trivial (< 2 pins) nets: 29
[05/17 17:16:56    434s] ### Net info: unrouted nets: 4549
[05/17 17:16:56    434s] ### Net info: re-extraction nets: 0
[05/17 17:16:56    434s] ### Net info: ignored nets: 0
[05/17 17:16:56    434s] ### Net info: skip routing nets: 0
[05/17 17:16:56    434s] #WARNING (NRDB-2120) Special net VSS_IOR is missing wiring shapes, will disable tie-net connections to this net.
[05/17 17:16:56    434s] #WARNING (NRDB-2120) Special net VDD_IOR is missing wiring shapes, will disable tie-net connections to this net.
[05/17 17:16:56    434s] ### import design signature (13): route=1967861869 fixed_route=210992398 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=1621468288 dirty_area=0 del_dirty_area=0 cell=2112280741 placement=305022205 pin_access=2079998310 inst_pattern=1
[05/17 17:16:56    434s] ### Time Record (DB Import) is uninstalled.
[05/17 17:16:56    434s] #NanoRoute Version 21.12-s106_1 NR211128-2235/21_12-UB
[05/17 17:16:56    434s] #RTESIG:78da95d3c14ec3300c0660ce3c85d5ed50245662274ed32b12574013709d3a9a6d95da54
[05/17 17:16:56    434s] #       6ad3036f4f244e435b93e59a4f8ef5c75eadbf5eb6901116489b0985de21bc6e0911c96c
[05/17 17:16:56    434s] #       88243f11eec2d5e77376bf5abfbd7f90d170a8bbc942be1f86ee119a1f57f7ed3734f650
[05/17 17:16:56    434s] #       cf9d87c97adfbae3c31fafb439e7f364c77f26bc4ae0c779d954eacc2c3f8b28ca9b38d2
[05/17 17:16:56    434s] #       2d9c8401510816e1407ee886da5fee9a2442766a8fa70cf2c98fe1e69a2b130b6a158d4a
[05/17 17:16:56    434s] #       9a84cc65654041de3a6f8f76bc6c9440d890088d8968638a4ae0345801169c0095064aaa
[05/17 17:16:56    434s] #       c8553413558a04430946460d232598f83f72484a6151c61360c5f16aace353c16113b3de
[05/17 17:16:56    434s] #       36eddc47269613c22a59264dbf51614b265fbba61e9b60ad9bfb6b32f4e706679714091d
[05/17 17:16:56    434s] #       fd6c42c9902df7158c4ea8135fb6809626f4ee172218ab11
[05/17 17:16:56    434s] #
[05/17 17:16:56    434s] ### Time Record (Data Preparation) is installed.
[05/17 17:16:56    434s] #RTESIG:78da9593314fc330108599f915a7b4439068f09d7d8eb322b102aa80b50ac46d23258e94
[05/17 17:16:56    434s] #       3803ff1e0ba6a23676bdfad3bbe7e777abf5c7d31632c2026933a1d03b84e72d2122990d
[05/17 17:16:56    434s] #       91e407c25db87a7fcc6e57eb97d737321af6753759c83f87a1bb87e6dbd57dfb058dddd7
[05/17 17:16:56    434s] #       73e761b2deb7ee70f78757da9ce2f364c77f4c984ae0c77999a9d409b33c16519457e148
[05/17 17:16:56    434s] #       d7e0240c8842b00807f27d37d4febc6b9208d9b13d1c33c8273f869b4b5c9928a855342a
[05/17 17:16:56    434s] #       6912329795010579ebbc3dd8f13ca304c286443026a2c61495c0696005587002a8345092
[05/17 17:16:56    434s] #       2257d14c542912184a60649461a40426fe8f1c92525894f10458715c8d75bc151c3631eb
[05/17 17:16:56    434s] #       6dd3ce7da4b19c1056c932a9fd46852d997ced9a7a6c026bdddc5f22833f3738bb4c9930
[05/17 17:16:56    434s] #       f7f7adcb8349e8682b08254316d141a91374e25b19a0a52adffc009d18b7c9
[05/17 17:16:56    434s] #
[05/17 17:16:56    434s] ### Time Record (Data Preparation) is uninstalled.
[05/17 17:16:56    434s] ### Time Record (Global Routing) is installed.
[05/17 17:16:56    434s] ### Time Record (Global Routing) is uninstalled.
[05/17 17:16:56    434s] ### Time Record (Data Preparation) is installed.
[05/17 17:16:56    434s] #Start routing data preparation on Sat May 17 17:16:56 2025
[05/17 17:16:56    434s] #
[05/17 17:16:56    434s] #Minimum voltage of a net in the design = 0.000.
[05/17 17:16:56    434s] #Maximum voltage of a net in the design = 1.320.
[05/17 17:16:56    434s] #Voltage range [0.000 - 1.320] has 4586 nets.
[05/17 17:16:56    434s] #Voltage range [0.000 - 0.000] has 5 nets.
[05/17 17:16:56    434s] #Voltage range [0.900 - 1.320] has 2 nets.
[05/17 17:16:56    434s] #Build and mark too close pins for the same net.
[05/17 17:16:56    434s] ### Time Record (Cell Pin Access) is installed.
[05/17 17:16:56    434s] #Rebuild pin access data for design.
[05/17 17:16:56    434s] #Initial pin access analysis.
[05/17 17:17:00    438s] #Detail pin access analysis.
[05/17 17:17:00    438s] ### Time Record (Cell Pin Access) is uninstalled.
[05/17 17:17:00    438s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[05/17 17:17:00    438s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/17 17:17:00    438s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/17 17:17:00    438s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/17 17:17:00    438s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/17 17:17:00    438s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/17 17:17:00    438s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/17 17:17:00    438s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/17 17:17:00    438s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/17 17:17:00    438s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[05/17 17:17:00    438s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[05/17 17:17:00    438s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1507.41 (MB), peak = 1655.00 (MB)
[05/17 17:17:01    438s] #Regenerating Ggrids automatically.
[05/17 17:17:01    438s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[05/17 17:17:01    438s] #Using automatically generated G-grids.
[05/17 17:17:01    438s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[05/17 17:17:01    439s] #Done routing data preparation.
[05/17 17:17:01    439s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1519.16 (MB), peak = 1655.00 (MB)
[05/17 17:17:01    439s] ### Time Record (Data Preparation) is uninstalled.
[05/17 17:17:01    439s] #
[05/17 17:17:01    439s] #Summary of active signal nets routing constraints set by OPT:
[05/17 17:17:01    439s] #	preferred routing layers      : 0
[05/17 17:17:01    439s] #	preferred routing layer effort: 0
[05/17 17:17:01    439s] #	preferred extra space         : 0
[05/17 17:17:01    439s] #	preferred multi-cut via       : 0
[05/17 17:17:01    439s] #	avoid detour                  : 0
[05/17 17:17:01    439s] #	expansion ratio               : 0
[05/17 17:17:01    439s] #	net priority                  : 0
[05/17 17:17:01    439s] #	s2s control                   : 0
[05/17 17:17:01    439s] #	avoid chaining                : 0
[05/17 17:17:01    439s] #	inst-based stacking via       : 0
[05/17 17:17:01    439s] #
[05/17 17:17:01    439s] #Summary of active signal nets routing constraints set by USER:
[05/17 17:17:01    439s] #	preferred routing layers      : 0
[05/17 17:17:01    439s] #	preferred routing layer effort     : 0
[05/17 17:17:01    439s] #	preferred extra space              : 0
[05/17 17:17:01    439s] #	preferred multi-cut via            : 0
[05/17 17:17:01    439s] #	avoid detour                       : 0
[05/17 17:17:01    439s] #	net weight                         : 0
[05/17 17:17:01    439s] #	avoid chaining                     : 0
[05/17 17:17:01    439s] #	cell-based stacking via (required) : 0
[05/17 17:17:01    439s] #	cell-based stacking via (optional) : 0
[05/17 17:17:01    439s] #
[05/17 17:17:01    439s] #Start timing driven prevention iteration
[05/17 17:17:01    439s] ### td_prevention_read_timing_data starts on Sat May 17 17:17:01 2025 with memory = 1519.16 (MB), peak = 1655.00 (MB)
[05/17 17:17:01    439s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:01    439s] #
[05/17 17:17:01    439s] #----------------------------------------------------
[05/17 17:17:01    439s] # Summary of active signal nets routing constraints
[05/17 17:17:01    439s] #+--------------------------+-----------+
[05/17 17:17:01    439s] #+--------------------------+-----------+
[05/17 17:17:01    439s] #
[05/17 17:17:01    439s] #----------------------------------------------------
[05/17 17:17:01    439s] #Done timing-driven prevention
[05/17 17:17:01    439s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1520.17 (MB), peak = 1655.00 (MB)
[05/17 17:17:01    439s] #Total number of trivial nets (e.g. < 2 pins) = 48 (skipped).
[05/17 17:17:01    439s] #Total number of routable nets = 4545.
[05/17 17:17:01    439s] #Total number of nets in the design = 4593.
[05/17 17:17:01    439s] #4534 routable nets do not have any wires.
[05/17 17:17:01    439s] #11 routable nets have routed wires.
[05/17 17:17:01    439s] #4534 nets will be global routed.
[05/17 17:17:01    439s] #10 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/17 17:17:01    439s] #11 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/17 17:17:01    439s] ### Time Record (Data Preparation) is installed.
[05/17 17:17:01    439s] #
[05/17 17:17:01    439s] #Connectivity extraction summary:
[05/17 17:17:01    439s] #15 routed net(s) are imported.
[05/17 17:17:01    439s] #4530 (98.63%) nets are without wires.
[05/17 17:17:01    439s] #48 nets are fixed|skipped|trivial (not extracted).
[05/17 17:17:01    439s] #Total number of nets = 4593.
[05/17 17:17:01    439s] ### Total number of dirty nets = 7.
[05/17 17:17:01    439s] #
[05/17 17:17:01    439s] #
[05/17 17:17:01    439s] #Finished routing data preparation on Sat May 17 17:17:01 2025
[05/17 17:17:01    439s] #
[05/17 17:17:01    439s] #Cpu time = 00:00:00
[05/17 17:17:01    439s] #Elapsed time = 00:00:00
[05/17 17:17:01    439s] #Increased memory = 0.37 (MB)
[05/17 17:17:01    439s] #Total memory = 1520.54 (MB)
[05/17 17:17:01    439s] #Peak memory = 1655.00 (MB)
[05/17 17:17:01    439s] #
[05/17 17:17:01    439s] ### Time Record (Data Preparation) is uninstalled.
[05/17 17:17:01    439s] ### Time Record (Global Routing) is installed.
[05/17 17:17:01    439s] #
[05/17 17:17:01    439s] #Start global routing on Sat May 17 17:17:01 2025
[05/17 17:17:01    439s] #
[05/17 17:17:01    439s] #
[05/17 17:17:01    439s] #Start global routing initialization on Sat May 17 17:17:01 2025
[05/17 17:17:01    439s] #
[05/17 17:17:01    439s] #Number of eco nets is 4
[05/17 17:17:01    439s] #
[05/17 17:17:01    439s] #Start global routing data preparation on Sat May 17 17:17:01 2025
[05/17 17:17:01    439s] #
[05/17 17:17:01    439s] ### build_merged_routing_blockage_rect_list starts on Sat May 17 17:17:01 2025 with memory = 1521.16 (MB), peak = 1655.00 (MB)
[05/17 17:17:01    439s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:01    439s] #Start routing resource analysis on Sat May 17 17:17:01 2025
[05/17 17:17:01    439s] #
[05/17 17:17:01    439s] ### init_is_bin_blocked starts on Sat May 17 17:17:01 2025 with memory = 1521.17 (MB), peak = 1655.00 (MB)
[05/17 17:17:01    439s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:01    439s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat May 17 17:17:01 2025 with memory = 1538.51 (MB), peak = 1655.00 (MB)
[05/17 17:17:02    439s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:02    439s] ### adjust_flow_cap starts on Sat May 17 17:17:02 2025 with memory = 1539.71 (MB), peak = 1655.00 (MB)
[05/17 17:17:02    439s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:02    439s] ### adjust_flow_per_partial_route_obs starts on Sat May 17 17:17:02 2025 with memory = 1539.71 (MB), peak = 1655.00 (MB)
[05/17 17:17:02    439s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:02    439s] ### set_via_blocked starts on Sat May 17 17:17:02 2025 with memory = 1539.71 (MB), peak = 1655.00 (MB)
[05/17 17:17:02    439s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:02    439s] ### copy_flow starts on Sat May 17 17:17:02 2025 with memory = 1539.71 (MB), peak = 1655.00 (MB)
[05/17 17:17:02    439s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:02    439s] #Routing resource analysis is done on Sat May 17 17:17:02 2025
[05/17 17:17:02    439s] #
[05/17 17:17:02    439s] ### report_flow_cap starts on Sat May 17 17:17:02 2025 with memory = 1539.71 (MB), peak = 1655.00 (MB)
[05/17 17:17:02    439s] #  Resource Analysis:
[05/17 17:17:02    439s] #
[05/17 17:17:02    439s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/17 17:17:02    439s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/17 17:17:02    439s] #  --------------------------------------------------------------
[05/17 17:17:02    439s] #  Metal1         H        4650         297      115830     2.72%
[05/17 17:17:02    439s] #  Metal2         V        4733         267      115830     4.31%
[05/17 17:17:02    439s] #  Metal3         H        4827         120      115830     1.73%
[05/17 17:17:02    439s] #  Metal4         V        4654         346      115830     5.17%
[05/17 17:17:02    439s] #  Metal5         H        4850          97      115830     1.51%
[05/17 17:17:02    439s] #  Metal6         V        4979          21      115830     0.11%
[05/17 17:17:02    439s] #  Metal7         H        4946           1      115830     0.00%
[05/17 17:17:02    439s] #  Metal8         V        4999           1      115830     0.00%
[05/17 17:17:02    439s] #  Metal9         H        4947           0      115830     0.00%
[05/17 17:17:02    439s] #  Metal10        V        1999           0      115830     0.00%
[05/17 17:17:02    439s] #  Metal11        H        1976           2      115830     0.04%
[05/17 17:17:02    439s] #  --------------------------------------------------------------
[05/17 17:17:02    439s] #  Total                  47562       2.11%     1274130     1.42%
[05/17 17:17:02    439s] #
[05/17 17:17:02    439s] #  22 nets (0.48%) with 1 preferred extra spacing.
[05/17 17:17:02    439s] #
[05/17 17:17:02    439s] #
[05/17 17:17:02    439s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:02    439s] ### analyze_m2_tracks starts on Sat May 17 17:17:02 2025 with memory = 1539.72 (MB), peak = 1655.00 (MB)
[05/17 17:17:02    439s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:02    439s] ### report_initial_resource starts on Sat May 17 17:17:02 2025 with memory = 1539.73 (MB), peak = 1655.00 (MB)
[05/17 17:17:02    439s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:02    439s] ### mark_pg_pins_accessibility starts on Sat May 17 17:17:02 2025 with memory = 1539.73 (MB), peak = 1655.00 (MB)
[05/17 17:17:02    439s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:02    439s] ### set_net_region starts on Sat May 17 17:17:02 2025 with memory = 1539.73 (MB), peak = 1655.00 (MB)
[05/17 17:17:02    439s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:02    439s] #
[05/17 17:17:02    439s] #Global routing data preparation is done on Sat May 17 17:17:02 2025
[05/17 17:17:02    439s] #
[05/17 17:17:02    439s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1539.74 (MB), peak = 1655.00 (MB)
[05/17 17:17:02    439s] #
[05/17 17:17:02    439s] ### prepare_level starts on Sat May 17 17:17:02 2025 with memory = 1539.74 (MB), peak = 1655.00 (MB)
[05/17 17:17:02    439s] ### init level 1 starts on Sat May 17 17:17:02 2025 with memory = 1539.75 (MB), peak = 1655.00 (MB)
[05/17 17:17:02    439s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:02    439s] ### Level 1 hgrid = 351 X 330
[05/17 17:17:02    439s] ### prepare_level_flow starts on Sat May 17 17:17:02 2025 with memory = 1539.80 (MB), peak = 1655.00 (MB)
[05/17 17:17:02    439s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:02    439s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:02    439s] #
[05/17 17:17:02    439s] #Global routing initialization is done on Sat May 17 17:17:02 2025
[05/17 17:17:02    439s] #
[05/17 17:17:02    439s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1539.80 (MB), peak = 1655.00 (MB)
[05/17 17:17:02    439s] #
[05/17 17:17:02    439s] #Skip 1/3 round for no nets in the round...
[05/17 17:17:02    439s] #Route nets in 2/3 round...
[05/17 17:17:02    439s] #start global routing iteration 1...
[05/17 17:17:02    439s] ### init_flow_edge starts on Sat May 17 17:17:02 2025 with memory = 1539.87 (MB), peak = 1655.00 (MB)
[05/17 17:17:02    439s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:02    439s] ### cal_flow starts on Sat May 17 17:17:02 2025 with memory = 1542.78 (MB), peak = 1655.00 (MB)
[05/17 17:17:02    439s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:02    439s] ### routing at level 1 (topmost level) iter 0
[05/17 17:17:02    440s] ### measure_qor starts on Sat May 17 17:17:02 2025 with memory = 1545.19 (MB), peak = 1655.00 (MB)
[05/17 17:17:02    440s] ### measure_congestion starts on Sat May 17 17:17:02 2025 with memory = 1545.20 (MB), peak = 1655.00 (MB)
[05/17 17:17:02    440s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:02    440s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:02    440s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1544.18 (MB), peak = 1655.00 (MB)
[05/17 17:17:02    440s] #
[05/17 17:17:02    440s] #start global routing iteration 2...
[05/17 17:17:02    440s] ### routing at level 1 (topmost level) iter 1
[05/17 17:17:02    440s] ### measure_qor starts on Sat May 17 17:17:02 2025 with memory = 1544.43 (MB), peak = 1655.00 (MB)
[05/17 17:17:02    440s] ### measure_congestion starts on Sat May 17 17:17:02 2025 with memory = 1544.43 (MB), peak = 1655.00 (MB)
[05/17 17:17:02    440s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:02    440s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:02    440s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1544.18 (MB), peak = 1655.00 (MB)
[05/17 17:17:02    440s] #
[05/17 17:17:02    440s] #Route nets in 3/3 round...
[05/17 17:17:02    440s] #start global routing iteration 3...
[05/17 17:17:02    440s] ### init_flow_edge starts on Sat May 17 17:17:02 2025 with memory = 1544.18 (MB), peak = 1655.00 (MB)
[05/17 17:17:02    440s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:02    440s] ### cal_flow starts on Sat May 17 17:17:02 2025 with memory = 1544.49 (MB), peak = 1655.00 (MB)
[05/17 17:17:02    440s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:02    440s] ### routing at level 1 (topmost level) iter 0
[05/17 17:17:03    441s] ### measure_qor starts on Sat May 17 17:17:03 2025 with memory = 1555.07 (MB), peak = 1655.00 (MB)
[05/17 17:17:03    441s] ### measure_congestion starts on Sat May 17 17:17:03 2025 with memory = 1555.07 (MB), peak = 1655.00 (MB)
[05/17 17:17:03    441s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:03    441s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:03    441s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1551.50 (MB), peak = 1655.00 (MB)
[05/17 17:17:03    441s] #
[05/17 17:17:03    441s] #start global routing iteration 4...
[05/17 17:17:03    441s] ### routing at level 1 (topmost level) iter 1
[05/17 17:17:04    441s] ### measure_qor starts on Sat May 17 17:17:04 2025 with memory = 1553.83 (MB), peak = 1655.00 (MB)
[05/17 17:17:04    441s] ### measure_congestion starts on Sat May 17 17:17:04 2025 with memory = 1553.83 (MB), peak = 1655.00 (MB)
[05/17 17:17:04    441s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:04    441s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:04    441s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1553.57 (MB), peak = 1655.00 (MB)
[05/17 17:17:04    441s] #
[05/17 17:17:04    441s] ### route_end starts on Sat May 17 17:17:04 2025 with memory = 1553.57 (MB), peak = 1655.00 (MB)
[05/17 17:17:04    441s] #
[05/17 17:17:04    441s] #Total number of trivial nets (e.g. < 2 pins) = 48 (skipped).
[05/17 17:17:04    441s] #Total number of routable nets = 4545.
[05/17 17:17:04    441s] #Total number of nets in the design = 4593.
[05/17 17:17:04    441s] #
[05/17 17:17:04    441s] #4545 routable nets have routed wires.
[05/17 17:17:04    441s] #10 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/17 17:17:04    441s] #11 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/17 17:17:04    441s] #
[05/17 17:17:04    441s] #Routed nets constraints summary:
[05/17 17:17:04    441s] #------------------------------------------------
[05/17 17:17:04    441s] #        Rules   Pref Extra Space   Unconstrained  
[05/17 17:17:04    441s] #------------------------------------------------
[05/17 17:17:04    441s] #      Default                 10            4524  
[05/17 17:17:04    441s] #------------------------------------------------
[05/17 17:17:04    441s] #        Total                 10            4524  
[05/17 17:17:04    441s] #------------------------------------------------
[05/17 17:17:04    441s] #
[05/17 17:17:04    441s] #Routing constraints summary of the whole design:
[05/17 17:17:04    441s] #------------------------------------------------
[05/17 17:17:04    441s] #        Rules   Pref Extra Space   Unconstrained  
[05/17 17:17:04    441s] #------------------------------------------------
[05/17 17:17:04    441s] #      Default                 21            4524  
[05/17 17:17:04    441s] #------------------------------------------------
[05/17 17:17:04    441s] #        Total                 21            4524  
[05/17 17:17:04    441s] #------------------------------------------------
[05/17 17:17:04    441s] #
[05/17 17:17:04    441s] ### adjust_flow_per_partial_route_obs starts on Sat May 17 17:17:04 2025 with memory = 1553.59 (MB), peak = 1655.00 (MB)
[05/17 17:17:04    441s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:04    441s] ### cal_base_flow starts on Sat May 17 17:17:04 2025 with memory = 1553.59 (MB), peak = 1655.00 (MB)
[05/17 17:17:04    441s] ### init_flow_edge starts on Sat May 17 17:17:04 2025 with memory = 1553.59 (MB), peak = 1655.00 (MB)
[05/17 17:17:04    441s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:04    441s] ### cal_flow starts on Sat May 17 17:17:04 2025 with memory = 1553.86 (MB), peak = 1655.00 (MB)
[05/17 17:17:04    441s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:04    441s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:04    441s] ### report_overcon starts on Sat May 17 17:17:04 2025 with memory = 1553.86 (MB), peak = 1655.00 (MB)
[05/17 17:17:04    441s] #
[05/17 17:17:04    441s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/17 17:17:04    441s] #
[05/17 17:17:04    441s] #                 OverCon          
[05/17 17:17:04    441s] #                  #Gcell    %Gcell
[05/17 17:17:04    441s] #     Layer           (1)   OverCon  Flow/Cap
[05/17 17:17:04    441s] #  ----------------------------------------------
[05/17 17:17:04    441s] #  Metal1        0(0.00%)   (0.00%)     0.04  
[05/17 17:17:04    441s] #  Metal2        7(0.01%)   (0.01%)     0.02  
[05/17 17:17:04    441s] #  Metal3        0(0.00%)   (0.00%)     0.01  
[05/17 17:17:04    441s] #  Metal4        0(0.00%)   (0.00%)     0.01  
[05/17 17:17:04    441s] #  Metal5        0(0.00%)   (0.00%)     0.00  
[05/17 17:17:04    441s] #  Metal6        0(0.00%)   (0.00%)     0.00  
[05/17 17:17:04    441s] #  Metal7        0(0.00%)   (0.00%)     0.00  
[05/17 17:17:04    441s] #  Metal8        0(0.00%)   (0.00%)     0.00  
[05/17 17:17:04    441s] #  Metal9        0(0.00%)   (0.00%)     0.00  
[05/17 17:17:04    441s] #  Metal10       0(0.00%)   (0.00%)     0.00  
[05/17 17:17:04    441s] #  Metal11       0(0.00%)   (0.00%)     0.00  
[05/17 17:17:04    441s] #  ----------------------------------------------
[05/17 17:17:04    441s] #     Total      7(0.00%)   (0.00%)
[05/17 17:17:04    441s] #
[05/17 17:17:04    441s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/17 17:17:04    441s] #  Overflow after GR: 0.00% H + 0.00% V
[05/17 17:17:04    441s] #
[05/17 17:17:04    441s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:04    441s] ### cal_base_flow starts on Sat May 17 17:17:04 2025 with memory = 1553.87 (MB), peak = 1655.00 (MB)
[05/17 17:17:04    441s] ### init_flow_edge starts on Sat May 17 17:17:04 2025 with memory = 1553.87 (MB), peak = 1655.00 (MB)
[05/17 17:17:04    441s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:04    441s] ### cal_flow starts on Sat May 17 17:17:04 2025 with memory = 1553.87 (MB), peak = 1655.00 (MB)
[05/17 17:17:04    441s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:04    441s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:04    441s] ### generate_cong_map_content starts on Sat May 17 17:17:04 2025 with memory = 1553.88 (MB), peak = 1655.00 (MB)
[05/17 17:17:04    441s] ### Sync with Inovus CongMap starts on Sat May 17 17:17:04 2025 with memory = 1556.76 (MB), peak = 1655.00 (MB)
[05/17 17:17:04    441s] #Hotspot report including placement blocked areas
[05/17 17:17:04    441s] OPERPROF: Starting HotSpotCal at level 1, MEM:1886.0M, EPOCH TIME: 1747516624.246790
[05/17 17:17:04    441s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[05/17 17:17:04    441s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[05/17 17:17:04    441s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[05/17 17:17:04    441s] [hotspot] |   Metal1(H)    |              0.26 |              1.31 |   533.51   383.04   560.88   410.39 |
[05/17 17:17:04    441s] [hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[05/17 17:17:04    441s] [hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[05/17 17:17:04    441s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[05/17 17:17:04    441s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[05/17 17:17:04    441s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[05/17 17:17:04    441s] [hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[05/17 17:17:04    442s] [hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[05/17 17:17:04    442s] [hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[05/17 17:17:04    442s] [hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[05/17 17:17:04    442s] [hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[05/17 17:17:04    442s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[05/17 17:17:04    442s] [hotspot] |      worst     | (Metal1)     0.26 | (Metal1)     1.31 |                                     |
[05/17 17:17:04    442s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[05/17 17:17:04    442s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[05/17 17:17:04    442s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[05/17 17:17:04    442s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/17 17:17:04    442s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[05/17 17:17:04    442s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/17 17:17:04    442s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.210, REAL:0.224, MEM:1886.0M, EPOCH TIME: 1747516624.471108
[05/17 17:17:04    442s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:04    442s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:04    442s] ### update starts on Sat May 17 17:17:04 2025 with memory = 1557.28 (MB), peak = 1655.00 (MB)
[05/17 17:17:04    442s] #Complete Global Routing.
[05/17 17:17:04    442s] #Total number of nets with non-default rule or having extra spacing = 22
[05/17 17:17:04    442s] #Total wire length = 77412 um.
[05/17 17:17:04    442s] #Total half perimeter of net bounding box = 75269 um.
[05/17 17:17:04    442s] #Total wire length on LAYER Metal1 = 241 um.
[05/17 17:17:04    442s] #Total wire length on LAYER Metal2 = 30783 um.
[05/17 17:17:04    442s] #Total wire length on LAYER Metal3 = 39644 um.
[05/17 17:17:04    442s] #Total wire length on LAYER Metal4 = 6656 um.
[05/17 17:17:04    442s] #Total wire length on LAYER Metal5 = 32 um.
[05/17 17:17:04    442s] #Total wire length on LAYER Metal6 = 2 um.
[05/17 17:17:04    442s] #Total wire length on LAYER Metal7 = 6 um.
[05/17 17:17:04    442s] #Total wire length on LAYER Metal8 = 47 um.
[05/17 17:17:04    442s] #Total wire length on LAYER Metal9 = 0 um.
[05/17 17:17:04    442s] #Total wire length on LAYER Metal10 = 0 um.
[05/17 17:17:04    442s] #Total wire length on LAYER Metal11 = 0 um.
[05/17 17:17:04    442s] #Total number of vias = 23178
[05/17 17:17:04    442s] #Up-Via Summary (total 23178):
[05/17 17:17:04    442s] #           
[05/17 17:17:04    442s] #-----------------------
[05/17 17:17:04    442s] # Metal1          12605
[05/17 17:17:04    442s] # Metal2           9731
[05/17 17:17:04    442s] # Metal3            819
[05/17 17:17:04    442s] # Metal4             10
[05/17 17:17:04    442s] # Metal5              5
[05/17 17:17:04    442s] # Metal6              4
[05/17 17:17:04    442s] # Metal7              4
[05/17 17:17:04    442s] #-----------------------
[05/17 17:17:04    442s] #                 23178 
[05/17 17:17:04    442s] #
[05/17 17:17:04    442s] #Total number of involved regular nets 1036
[05/17 17:17:04    442s] #Maximum src to sink distance  332.4
[05/17 17:17:04    442s] #Average of max src_to_sink distance  31.5
[05/17 17:17:04    442s] #Average of ave src_to_sink distance  21.7
[05/17 17:17:04    442s] #Total number of involved priority nets 10
[05/17 17:17:04    442s] #Maximum src to sink distance for priority net 225.7
[05/17 17:17:04    442s] #Average of max src_to_sink distance for priority net 142.1
[05/17 17:17:04    442s] #Average of ave src_to_sink distance for priority net 77.1
[05/17 17:17:04    442s] ### update cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:04    442s] ### report_overcon starts on Sat May 17 17:17:04 2025 with memory = 1557.71 (MB), peak = 1655.00 (MB)
[05/17 17:17:04    442s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:04    442s] ### report_overcon starts on Sat May 17 17:17:04 2025 with memory = 1557.71 (MB), peak = 1655.00 (MB)
[05/17 17:17:04    442s] #Max overcon = 1 tracks.
[05/17 17:17:04    442s] #Total overcon = 0.00%.
[05/17 17:17:04    442s] #Worst layer Gcell overcon rate = 0.00%.
[05/17 17:17:04    442s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:04    442s] ### route_end cpu:00:00:00, real:00:00:01, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:04    442s] ### global_route design signature (16): route=2020294496 net_attr=1603469306
[05/17 17:17:04    442s] #
[05/17 17:17:04    442s] #Global routing statistics:
[05/17 17:17:04    442s] #Cpu time = 00:00:03
[05/17 17:17:04    442s] #Elapsed time = 00:00:03
[05/17 17:17:04    442s] #Increased memory = 23.60 (MB)
[05/17 17:17:04    442s] #Total memory = 1544.13 (MB)
[05/17 17:17:04    442s] #Peak memory = 1655.00 (MB)
[05/17 17:17:04    442s] #
[05/17 17:17:04    442s] #Finished global routing on Sat May 17 17:17:04 2025
[05/17 17:17:04    442s] #
[05/17 17:17:04    442s] #
[05/17 17:17:04    442s] ### Time Record (Global Routing) is uninstalled.
[05/17 17:17:04    442s] ### Time Record (Data Preparation) is installed.
[05/17 17:17:04    442s] ### Time Record (Data Preparation) is uninstalled.
[05/17 17:17:04    442s] ### track-assign external-init starts on Sat May 17 17:17:04 2025 with memory = 1527.61 (MB), peak = 1655.00 (MB)
[05/17 17:17:04    442s] ### Time Record (Track Assignment) is installed.
[05/17 17:17:04    442s] ### Time Record (Track Assignment) is uninstalled.
[05/17 17:17:04    442s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:04    442s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1527.62 (MB), peak = 1655.00 (MB)
[05/17 17:17:04    442s] ### track-assign engine-init starts on Sat May 17 17:17:04 2025 with memory = 1527.63 (MB), peak = 1655.00 (MB)
[05/17 17:17:04    442s] ### Time Record (Track Assignment) is installed.
[05/17 17:17:04    442s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:04    442s] ### track-assign core-engine starts on Sat May 17 17:17:04 2025 with memory = 1527.68 (MB), peak = 1655.00 (MB)
[05/17 17:17:04    442s] #Start Track Assignment.
[05/17 17:17:05    442s] #Done with 6152 horizontal wires in 11 hboxes and 5958 vertical wires in 11 hboxes.
[05/17 17:17:05    443s] #Done with 1416 horizontal wires in 11 hboxes and 1362 vertical wires in 11 hboxes.
[05/17 17:17:05    443s] #Done with 11 horizontal wires in 11 hboxes and 11 vertical wires in 11 hboxes.
[05/17 17:17:05    443s] #
[05/17 17:17:05    443s] #Track assignment summary:
[05/17 17:17:05    443s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/17 17:17:05    443s] #------------------------------------------------------------------------
[05/17 17:17:05    443s] # Metal1       235.40 	  0.00%  	  0.00% 	  0.00%
[05/17 17:17:05    443s] # Metal2     30717.75 	  0.04%  	  0.00% 	  0.00%
[05/17 17:17:05    443s] # Metal3     38809.14 	  0.07%  	  0.00% 	  0.01%
[05/17 17:17:05    443s] # Metal4      4896.38 	  0.00%  	  0.00% 	  0.00%
[05/17 17:17:05    443s] # Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
[05/17 17:17:05    443s] # Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[05/17 17:17:05    443s] # Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[05/17 17:17:05    443s] # Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[05/17 17:17:05    443s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[05/17 17:17:05    443s] # Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[05/17 17:17:05    443s] # Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
[05/17 17:17:05    443s] #------------------------------------------------------------------------
[05/17 17:17:05    443s] # All       74658.66  	  0.05% 	  0.00% 	  0.00%
[05/17 17:17:05    443s] #Complete Track Assignment.
[05/17 17:17:05    443s] #Total number of nets with non-default rule or having extra spacing = 22
[05/17 17:17:05    443s] #Total wire length = 76810 um.
[05/17 17:17:05    443s] #Total half perimeter of net bounding box = 75269 um.
[05/17 17:17:05    443s] #Total wire length on LAYER Metal1 = 239 um.
[05/17 17:17:05    443s] #Total wire length on LAYER Metal2 = 30587 um.
[05/17 17:17:05    443s] #Total wire length on LAYER Metal3 = 39246 um.
[05/17 17:17:05    443s] #Total wire length on LAYER Metal4 = 6650 um.
[05/17 17:17:05    443s] #Total wire length on LAYER Metal5 = 32 um.
[05/17 17:17:05    443s] #Total wire length on LAYER Metal6 = 2 um.
[05/17 17:17:05    443s] #Total wire length on LAYER Metal7 = 6 um.
[05/17 17:17:05    443s] #Total wire length on LAYER Metal8 = 47 um.
[05/17 17:17:05    443s] #Total wire length on LAYER Metal9 = 0 um.
[05/17 17:17:05    443s] #Total wire length on LAYER Metal10 = 0 um.
[05/17 17:17:05    443s] #Total wire length on LAYER Metal11 = 0 um.
[05/17 17:17:05    443s] #Total number of vias = 23178
[05/17 17:17:05    443s] #Up-Via Summary (total 23178):
[05/17 17:17:05    443s] #           
[05/17 17:17:05    443s] #-----------------------
[05/17 17:17:05    443s] # Metal1          12605
[05/17 17:17:05    443s] # Metal2           9731
[05/17 17:17:05    443s] # Metal3            819
[05/17 17:17:05    443s] # Metal4             10
[05/17 17:17:05    443s] # Metal5              5
[05/17 17:17:05    443s] # Metal6              4
[05/17 17:17:05    443s] # Metal7              4
[05/17 17:17:05    443s] #-----------------------
[05/17 17:17:05    443s] #                 23178 
[05/17 17:17:05    443s] #
[05/17 17:17:05    443s] ### track_assign design signature (19): route=67521186
[05/17 17:17:05    443s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:05    443s] ### Time Record (Track Assignment) is uninstalled.
[05/17 17:17:05    443s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1528.14 (MB), peak = 1655.00 (MB)
[05/17 17:17:05    443s] #
[05/17 17:17:05    443s] #Start post global route fixing for timing critical nets ...
[05/17 17:17:05    443s] #
[05/17 17:17:05    443s] ### update_timing_after_routing starts on Sat May 17 17:17:05 2025 with memory = 1528.14 (MB), peak = 1655.00 (MB)
[05/17 17:17:05    443s] ### Time Record (Timing Data Generation) is installed.
[05/17 17:17:05    443s] #* Updating design timing data...
[05/17 17:17:05    443s] #Extracting RC...
[05/17 17:17:05    443s] Un-suppress "**WARN ..." messages.
[05/17 17:17:05    443s] #
[05/17 17:17:05    443s] #Start tQuantus RC extraction...
[05/17 17:17:05    443s] #Finish check_net_pin_list step Enter extract_rc_after_routing
[05/17 17:17:05    443s] #Extract in track assign mode
[05/17 17:17:05    443s] #Start building rc corner(s)...
[05/17 17:17:05    443s] #Number of RC Corner = 2
[05/17 17:17:05    443s] #Corner RC_Extraction_WC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
[05/17 17:17:05    443s] #Corner RC_Extraction_BC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
[05/17 17:17:05    443s] #METAL_1 -> Metal1 (1)
[05/17 17:17:05    443s] #METAL_2 -> Metal2 (2)
[05/17 17:17:05    443s] #METAL_3 -> Metal3 (3)
[05/17 17:17:05    443s] #METAL_4 -> Metal4 (4)
[05/17 17:17:05    443s] #METAL_5 -> Metal5 (5)
[05/17 17:17:05    443s] #METAL_6 -> Metal6 (6)
[05/17 17:17:05    443s] #METAL_7 -> Metal7 (7)
[05/17 17:17:05    443s] #METAL_8 -> Metal8 (8)
[05/17 17:17:05    443s] #METAL_9 -> Metal9 (9)
[05/17 17:17:05    443s] #METAL_10 -> Metal10 (10)
[05/17 17:17:05    443s] #METAL_11 -> Metal11 (11)
[05/17 17:17:05    443s] #SADV_On
[05/17 17:17:05    443s] # Corner(s) : 
[05/17 17:17:05    443s] #RC_Extraction_WC [25.00] 
[05/17 17:17:05    443s] #RC_Extraction_BC [25.00]
[05/17 17:17:06    444s] # Corner id: 0
[05/17 17:17:06    444s] # Layout Scale: 1.000000
[05/17 17:17:06    444s] # Has Metal Fill model: yes
[05/17 17:17:06    444s] # Temperature was set
[05/17 17:17:06    444s] # Temperature : 25.000000
[05/17 17:17:06    444s] # Ref. Temp   : 25.000000
[05/17 17:17:06    444s] # Corner id: 1
[05/17 17:17:06    444s] # Layout Scale: 1.000000
[05/17 17:17:06    444s] # Has Metal Fill model: yes
[05/17 17:17:06    444s] # Temperature was set
[05/17 17:17:06    444s] # Temperature : 25.000000
[05/17 17:17:06    444s] # Ref. Temp   : 25.000000
[05/17 17:17:06    444s] #SADV_Off
[05/17 17:17:06    444s] #total pattern=286 [11, 792]
[05/17 17:17:06    444s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/17 17:17:06    444s] #found CAPMODEL /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
[05/17 17:17:06    444s] #found RESMODEL /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 
[05/17 17:17:06    444s] #number model r/c [1,1] [11,792] read
[05/17 17:17:07    444s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1536.89 (MB), peak = 1655.00 (MB)
[05/17 17:17:09    446s] #Finish check_net_pin_list step Enter extract
[05/17 17:17:09    446s] #Start init net ripin tree building
[05/17 17:17:09    446s] #Finish init net ripin tree building
[05/17 17:17:09    446s] #Cpu time = 00:00:00
[05/17 17:17:09    446s] #Elapsed time = 00:00:00
[05/17 17:17:09    446s] #Increased memory = 0.06 (MB)
[05/17 17:17:09    446s] #Total memory = 1545.35 (MB)
[05/17 17:17:09    446s] #Peak memory = 1655.00 (MB)
[05/17 17:17:09    446s] #begin processing metal fill model file
[05/17 17:17:09    446s] #end processing metal fill model file
[05/17 17:17:09    446s] ### track-assign external-init starts on Sat May 17 17:17:09 2025 with memory = 1545.36 (MB), peak = 1655.00 (MB)
[05/17 17:17:09    446s] ### Time Record (Track Assignment) is installed.
[05/17 17:17:09    446s] ### Time Record (Track Assignment) is uninstalled.
[05/17 17:17:09    446s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:09    446s] ### track-assign engine-init starts on Sat May 17 17:17:09 2025 with memory = 1545.47 (MB), peak = 1655.00 (MB)
[05/17 17:17:09    446s] ### Time Record (Track Assignment) is installed.
[05/17 17:17:09    446s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:09    446s] #
[05/17 17:17:09    446s] #Start Post Track Assignment Wire Spread.
[05/17 17:17:10    447s] #Done with 2111 horizontal wires in 11 hboxes and 2051 vertical wires in 11 hboxes.
[05/17 17:17:10    447s] #Complete Post Track Assignment Wire Spread.
[05/17 17:17:10    447s] #
[05/17 17:17:10    447s] ### Time Record (Track Assignment) is uninstalled.
[05/17 17:17:10    447s] #Length limit = 200 pitches
[05/17 17:17:10    447s] #opt mode = 2
[05/17 17:17:10    447s] #Finish check_net_pin_list step Fix net pin list
[05/17 17:17:10    447s] #Start generate extraction boxes.
[05/17 17:17:10    447s] #
[05/17 17:17:10    447s] #Extract using 30 x 30 Hboxes
[05/17 17:17:10    447s] #13x12 initial hboxes
[05/17 17:17:10    447s] #Use area based hbox pruning.
[05/17 17:17:10    447s] #0/0 hboxes pruned.
[05/17 17:17:10    447s] #Complete generating extraction boxes.
[05/17 17:17:10    447s] #Extract 30 hboxes with single thread on machine with  Xeon 2.50GHz 36608KB Cache 4CPU...
[05/17 17:17:10    447s] #Process 0 special clock nets for rc extraction
[05/17 17:17:10    447s] #Total 4540 nets were built. 169 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/17 17:17:16    453s] #Run Statistics for Extraction:
[05/17 17:17:16    453s] #   Cpu time = 00:00:06, elapsed time = 00:00:06 .
[05/17 17:17:16    453s] #   Increased memory =    37.71 (MB), total memory =  1584.88 (MB), peak memory =  1655.00 (MB)
[05/17 17:17:16    453s] #
[05/17 17:17:16    453s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[05/17 17:17:16    453s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1558.65 (MB), peak = 1655.00 (MB)
[05/17 17:17:16    453s] #RC Statistics: 17122 Res, 10320 Ground Cap, 86 XCap (Edge to Edge)
[05/17 17:17:16    453s] #RC V/H edge ratio: 0.46, Avg V/H Edge Length: 3908.90 (11345), Avg L-Edge Length: 15626.23 (3361)
[05/17 17:17:16    453s] #Register nets and terms for rcdb /tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/nr10379_Ccl9zf.rcdb.d
[05/17 17:17:16    453s] #Finish registering nets and terms for rcdb.
[05/17 17:17:16    453s] #Start writing RC data.
[05/17 17:17:16    453s] #Finish writing RC data
[05/17 17:17:16    453s] #Finish writing rcdb with 23155 nodes, 18615 edges, and 180 xcaps
[05/17 17:17:16    453s] #169 inserted nodes are removed
[05/17 17:17:16    453s] ### track-assign external-init starts on Sat May 17 17:17:16 2025 with memory = 1562.55 (MB), peak = 1655.00 (MB)
[05/17 17:17:16    453s] ### Time Record (Track Assignment) is installed.
[05/17 17:17:16    453s] ### Time Record (Track Assignment) is uninstalled.
[05/17 17:17:16    453s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:16    453s] ### track-assign engine-init starts on Sat May 17 17:17:16 2025 with memory = 1562.55 (MB), peak = 1655.00 (MB)
[05/17 17:17:16    453s] ### Time Record (Track Assignment) is installed.
[05/17 17:17:16    453s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:16    453s] #Remove Post Track Assignment Wire Spread
[05/17 17:17:16    453s] ### Time Record (Track Assignment) is uninstalled.
[05/17 17:17:16    453s] Restoring parasitic data from file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/nr10379_Ccl9zf.rcdb.d' ...
[05/17 17:17:16    453s] Opening parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/nr10379_Ccl9zf.rcdb.d' for reading (mem: 1928.812M)
[05/17 17:17:16    453s] Reading RCDB with compressed RC data.
[05/17 17:17:16    453s] Opening parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/nr10379_Ccl9zf.rcdb.d' for content verification (mem: 1928.812M)
[05/17 17:17:16    453s] Reading RCDB with compressed RC data.
[05/17 17:17:16    453s] Closing parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/nr10379_Ccl9zf.rcdb.d': 0 access done (mem: 1928.812M)
[05/17 17:17:16    453s] Closing parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/nr10379_Ccl9zf.rcdb.d': 0 access done (mem: 1928.812M)
[05/17 17:17:16    453s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1928.812M)
[05/17 17:17:16    453s] Following multi-corner parasitics specified:
[05/17 17:17:16    453s] 	/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/nr10379_Ccl9zf.rcdb.d (rcdb)
[05/17 17:17:16    453s] Opening parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/nr10379_Ccl9zf.rcdb.d' for reading (mem: 1928.812M)
[05/17 17:17:16    453s] Reading RCDB with compressed RC data.
[05/17 17:17:16    453s] 		Cell mcs4_pad_frame has rcdb /tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/nr10379_Ccl9zf.rcdb.d specified
[05/17 17:17:16    453s] Cell mcs4_pad_frame, hinst 
[05/17 17:17:16    453s] processing rcdb (/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/nr10379_Ccl9zf.rcdb.d) for hinst (top) of cell (mcs4_pad_frame);
[05/17 17:17:16    453s] Closing parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/nr10379_Ccl9zf.rcdb.d': 0 access done (mem: 1928.812M)
[05/17 17:17:16    453s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1896.812M)
[05/17 17:17:16    453s] Opening parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/mcs4_pad_frame_10379_DOj8QF.rcdb.d/mcs4_pad_frame.rcdb.d' for reading (mem: 1896.812M)
[05/17 17:17:16    453s] Reading RCDB with compressed RC data.
[05/17 17:17:17    453s] Closing parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/mcs4_pad_frame_10379_DOj8QF.rcdb.d/mcs4_pad_frame.rcdb.d': 0 access done (mem: 1896.812M)
[05/17 17:17:17    453s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:01.0, current mem=1896.812M)
[05/17 17:17:17    453s] Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:01.0 mem: 1896.812M)
[05/17 17:17:17    453s] #
[05/17 17:17:17    453s] #Restore RCDB.
[05/17 17:17:17    453s] ### track-assign external-init starts on Sat May 17 17:17:17 2025 with memory = 1560.98 (MB), peak = 1655.00 (MB)
[05/17 17:17:17    453s] ### Time Record (Track Assignment) is installed.
[05/17 17:17:17    453s] ### Time Record (Track Assignment) is uninstalled.
[05/17 17:17:17    453s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:17    453s] ### track-assign engine-init starts on Sat May 17 17:17:17 2025 with memory = 1560.98 (MB), peak = 1655.00 (MB)
[05/17 17:17:17    453s] ### Time Record (Track Assignment) is installed.
[05/17 17:17:17    453s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:17    453s] #Remove Post Track Assignment Wire Spread
[05/17 17:17:17    453s] ### Time Record (Track Assignment) is uninstalled.
[05/17 17:17:17    453s] #
[05/17 17:17:17    453s] #Complete tQuantus RC extraction.
[05/17 17:17:17    453s] #Cpu time = 00:00:11
[05/17 17:17:17    453s] #Elapsed time = 00:00:11
[05/17 17:17:17    453s] #Increased memory = 32.96 (MB)
[05/17 17:17:17    453s] #Total memory = 1561.10 (MB)
[05/17 17:17:17    453s] #Peak memory = 1655.00 (MB)
[05/17 17:17:17    453s] #
[05/17 17:17:17    453s] Un-suppress "**WARN ..." messages.
[05/17 17:17:17    453s] #RC Extraction Completed...
[05/17 17:17:17    453s] ### update_timing starts on Sat May 17 17:17:17 2025 with memory = 1561.10 (MB), peak = 1655.00 (MB)
[05/17 17:17:17    453s] AAE_INFO: switching -siAware from false to true ...
[05/17 17:17:17    453s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[05/17 17:17:17    453s] ### generate_timing_data starts on Sat May 17 17:17:17 2025 with memory = 1543.10 (MB), peak = 1655.00 (MB)
[05/17 17:17:17    453s] #Reporting timing...
[05/17 17:17:17    453s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[05/17 17:17:17    454s] ### report_timing starts on Sat May 17 17:17:17 2025 with memory = 1543.12 (MB), peak = 1655.00 (MB)
[05/17 17:17:19    455s] ### report_timing cpu:00:00:02, real:00:00:02, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:19    455s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 50.000 (ns)
[05/17 17:17:19    455s] #Stage 1: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1574.30 (MB), peak = 1655.00 (MB)
[05/17 17:17:19    455s] #Library Standard Delay: 38.00ps
[05/17 17:17:19    455s] #Slack threshold: 0.00ps
[05/17 17:17:19    455s] ### generate_net_cdm_timing starts on Sat May 17 17:17:19 2025 with memory = 1574.30 (MB), peak = 1655.00 (MB)
[05/17 17:17:19    455s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:19    455s] #*** Analyzed 0 timing critical paths
[05/17 17:17:19    455s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1574.30 (MB), peak = 1655.00 (MB)
[05/17 17:17:19    455s] ### Use bna from skp: 0
[05/17 17:17:19    455s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1574.96 (MB), peak = 1655.00 (MB)
[05/17 17:17:19    455s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[05/17 17:17:19    456s] Worst slack reported in the design = 45.745682 (late)
[05/17 17:17:19    456s] *** writeDesignTiming (0:00:00.2) ***
[05/17 17:17:19    456s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1575.20 (MB), peak = 1655.00 (MB)
[05/17 17:17:19    456s] Un-suppress "**WARN ..." messages.
[05/17 17:17:19    456s] ### generate_timing_data cpu:00:00:02, real:00:00:02, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:19    456s] #Number of victim nets: 0
[05/17 17:17:19    456s] #Number of aggressor nets: 0
[05/17 17:17:19    456s] #Number of weak nets: 0
[05/17 17:17:19    456s] #Number of critical nets: 0
[05/17 17:17:19    456s] #	level 1 [   0.0, -1000.0]: 0 nets
[05/17 17:17:19    456s] #	level 2 [   0.0, -1000.0]: 0 nets
[05/17 17:17:19    456s] #	level 3 [   0.0, -1000.0]: 0 nets
[05/17 17:17:19    456s] #Total number of nets: 4540
[05/17 17:17:19    456s] ### update_timing cpu:00:00:03, real:00:00:03, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:19    456s] ### Time Record (Timing Data Generation) is uninstalled.
[05/17 17:17:19    456s] ### update_timing_after_routing cpu:00:00:13, real:00:00:14, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:19    456s] #Total number of significant detoured timing critical nets is 0
[05/17 17:17:19    456s] #Total number of selected detoured timing critical nets is 0
[05/17 17:17:19    456s] #
[05/17 17:17:19    456s] #----------------------------------------------------
[05/17 17:17:19    456s] # Summary of active signal nets routing constraints
[05/17 17:17:19    456s] #+--------------------------+-----------+
[05/17 17:17:19    456s] #+--------------------------+-----------+
[05/17 17:17:19    456s] #
[05/17 17:17:19    456s] #----------------------------------------------------
[05/17 17:17:19    456s] ### run_free_timing_graph starts on Sat May 17 17:17:19 2025 with memory = 1575.22 (MB), peak = 1655.00 (MB)
[05/17 17:17:19    456s] ### Time Record (Timing Data Generation) is installed.
[05/17 17:17:20    456s] ### Time Record (Timing Data Generation) is uninstalled.
[05/17 17:17:20    456s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:20    456s] ### run_build_timing_graph starts on Sat May 17 17:17:20 2025 with memory = 1555.67 (MB), peak = 1655.00 (MB)
[05/17 17:17:20    456s] ### Time Record (Timing Data Generation) is installed.
[05/17 17:17:20    456s] Current (total cpu=0:07:37, real=0:44:19, peak res=1655.0M, current mem=1537.7M)
[05/17 17:17:20    456s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1548.1M, current mem=1548.1M)
[05/17 17:17:20    456s] Current (total cpu=0:07:37, real=0:44:19, peak res=1655.0M, current mem=1548.1M)
[05/17 17:17:20    456s] Current (total cpu=0:07:37, real=0:44:19, peak res=1655.0M, current mem=1548.1M)
[05/17 17:17:20    456s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1548.4M, current mem=1548.4M)
[05/17 17:17:20    457s] Current (total cpu=0:07:37, real=0:44:19, peak res=1655.0M, current mem=1548.4M)
[05/17 17:17:20    457s] ### Time Record (Timing Data Generation) is uninstalled.
[05/17 17:17:20    457s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:20    457s] ### track-assign external-init starts on Sat May 17 17:17:20 2025 with memory = 1548.52 (MB), peak = 1655.00 (MB)
[05/17 17:17:20    457s] ### Time Record (Track Assignment) is installed.
[05/17 17:17:20    457s] ### Time Record (Track Assignment) is uninstalled.
[05/17 17:17:20    457s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:20    457s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1548.52 (MB), peak = 1655.00 (MB)
[05/17 17:17:20    457s] #* Importing design timing data...
[05/17 17:17:20    457s] #Number of victim nets: 0
[05/17 17:17:20    457s] #Number of aggressor nets: 0
[05/17 17:17:20    457s] #Number of weak nets: 0
[05/17 17:17:20    457s] #Number of critical nets: 0
[05/17 17:17:20    457s] #	level 1 [   0.0, -1000.0]: 0 nets
[05/17 17:17:20    457s] #	level 2 [   0.0, -1000.0]: 0 nets
[05/17 17:17:20    457s] #	level 3 [   0.0, -1000.0]: 0 nets
[05/17 17:17:20    457s] #Total number of nets: 4540
[05/17 17:17:20    457s] ### track-assign engine-init starts on Sat May 17 17:17:20 2025 with memory = 1548.53 (MB), peak = 1655.00 (MB)
[05/17 17:17:20    457s] ### Time Record (Track Assignment) is installed.
[05/17 17:17:20    457s] #
[05/17 17:17:20    457s] #timing driven effort level: 3
[05/17 17:17:20    457s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:20    457s] ### track-assign core-engine starts on Sat May 17 17:17:20 2025 with memory = 1548.53 (MB), peak = 1655.00 (MB)
[05/17 17:17:20    457s] #Start Track Assignment With Timing Driven.
[05/17 17:17:20    457s] #Done with 281 horizontal wires in 11 hboxes and 178 vertical wires in 11 hboxes.
[05/17 17:17:20    457s] #Done with 39 horizontal wires in 11 hboxes and 38 vertical wires in 11 hboxes.
[05/17 17:17:21    457s] #Done with 11 horizontal wires in 11 hboxes and 11 vertical wires in 11 hboxes.
[05/17 17:17:21    457s] #
[05/17 17:17:21    457s] #Track assignment summary:
[05/17 17:17:21    457s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/17 17:17:21    457s] #------------------------------------------------------------------------
[05/17 17:17:21    457s] # Metal1       235.80 	  0.00%  	  0.00% 	  0.00%
[05/17 17:17:21    457s] # Metal2     30709.95 	  0.02%  	  0.00% 	  0.00%
[05/17 17:17:21    457s] # Metal3     38800.36 	  0.06%  	  0.00% 	  0.00%
[05/17 17:17:21    457s] # Metal4      4897.25 	  0.00%  	  0.00% 	  0.00%
[05/17 17:17:21    457s] # Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
[05/17 17:17:21    457s] # Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[05/17 17:17:21    457s] # Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[05/17 17:17:21    457s] # Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[05/17 17:17:21    457s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[05/17 17:17:21    457s] # Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[05/17 17:17:21    457s] # Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
[05/17 17:17:21    457s] #------------------------------------------------------------------------
[05/17 17:17:21    457s] # All       74643.35  	  0.04% 	  0.00% 	  0.00%
[05/17 17:17:21    457s] #Complete Track Assignment With Timing Driven.
[05/17 17:17:21    457s] #Total number of nets with non-default rule or having extra spacing = 22
[05/17 17:17:21    457s] #Total wire length = 76805 um.
[05/17 17:17:21    457s] #Total half perimeter of net bounding box = 75269 um.
[05/17 17:17:21    457s] #Total wire length on LAYER Metal1 = 239 um.
[05/17 17:17:21    457s] #Total wire length on LAYER Metal2 = 30588 um.
[05/17 17:17:21    457s] #Total wire length on LAYER Metal3 = 39242 um.
[05/17 17:17:21    457s] #Total wire length on LAYER Metal4 = 6649 um.
[05/17 17:17:21    457s] #Total wire length on LAYER Metal5 = 32 um.
[05/17 17:17:21    457s] #Total wire length on LAYER Metal6 = 2 um.
[05/17 17:17:21    457s] #Total wire length on LAYER Metal7 = 6 um.
[05/17 17:17:21    457s] #Total wire length on LAYER Metal8 = 47 um.
[05/17 17:17:21    457s] #Total wire length on LAYER Metal9 = 0 um.
[05/17 17:17:21    457s] #Total wire length on LAYER Metal10 = 0 um.
[05/17 17:17:21    457s] #Total wire length on LAYER Metal11 = 0 um.
[05/17 17:17:21    457s] #Total number of vias = 23178
[05/17 17:17:21    457s] #Up-Via Summary (total 23178):
[05/17 17:17:21    457s] #           
[05/17 17:17:21    457s] #-----------------------
[05/17 17:17:21    457s] # Metal1          12605
[05/17 17:17:21    457s] # Metal2           9731
[05/17 17:17:21    457s] # Metal3            819
[05/17 17:17:21    457s] # Metal4             10
[05/17 17:17:21    457s] # Metal5              5
[05/17 17:17:21    457s] # Metal6              4
[05/17 17:17:21    457s] # Metal7              4
[05/17 17:17:21    457s] #-----------------------
[05/17 17:17:21    457s] #                 23178 
[05/17 17:17:21    457s] #
[05/17 17:17:21    457s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:1.5 GB, peak:1.6 GB
[05/17 17:17:21    457s] ### Time Record (Track Assignment) is uninstalled.
[05/17 17:17:21    457s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1548.59 (MB), peak = 1655.00 (MB)
[05/17 17:17:21    457s] #
[05/17 17:17:21    457s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/17 17:17:21    457s] #Cpu time = 00:00:23
[05/17 17:17:21    457s] #Elapsed time = 00:00:25
[05/17 17:17:21    457s] #Increased memory = 45.57 (MB)
[05/17 17:17:21    457s] #Total memory = 1543.48 (MB)
[05/17 17:17:21    457s] #Peak memory = 1655.00 (MB)
[05/17 17:17:21    457s] ### Time Record (Detail Routing) is installed.
[05/17 17:17:21    457s] #Start reading timing information from file .timing_file_10379.tif.gz ...
[05/17 17:17:21    457s] #Read in timing information for 25 ports, 4569 instances from timing file .timing_file_10379.tif.gz.
[05/17 17:17:21    457s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[05/17 17:17:21    457s] #
[05/17 17:17:21    457s] #Start Detail Routing..
[05/17 17:17:21    457s] #start initial detail routing ...
[05/17 17:17:21    457s] ### Design has 7 dirty nets, 7676 dirty-areas)
[05/17 17:17:21    458s] #   Improving pin accessing ...
[05/17 17:17:21    458s] #    elapsed time = 00:00:00, memory = 1582.24 (MB)
[05/17 17:17:27    463s] #    completing 20% with 15 violations
[05/17 17:17:27    463s] #    elapsed time = 00:00:06, memory = 1594.57 (MB)
[05/17 17:17:27    463s] #    completing 30% with 15 violations
[05/17 17:17:27    463s] #    elapsed time = 00:00:06, memory = 1594.57 (MB)
[05/17 17:17:32    468s] #    completing 40% with 10 violations
[05/17 17:17:32    468s] #    elapsed time = 00:00:11, memory = 1602.80 (MB)
[05/17 17:17:33    469s] #    completing 50% with 9 violations
[05/17 17:17:33    469s] #    elapsed time = 00:00:12, memory = 1602.84 (MB)
[05/17 17:17:33    470s] #    completing 60% with 9 violations
[05/17 17:17:33    470s] #    elapsed time = 00:00:13, memory = 1612.16 (MB)
[05/17 17:17:38    475s] #    completing 70% with 14 violations
[05/17 17:17:38    475s] #    elapsed time = 00:00:17, memory = 1611.24 (MB)
[05/17 17:17:38    475s] #    completing 80% with 14 violations
[05/17 17:17:38    475s] #    elapsed time = 00:00:17, memory = 1611.24 (MB)
[05/17 17:17:43    479s] #    completing 90% with 8 violations
[05/17 17:17:43    479s] #    elapsed time = 00:00:22, memory = 1614.05 (MB)
[05/17 17:17:43    480s] #    completing 100% with 8 violations
[05/17 17:17:43    480s] #    elapsed time = 00:00:23, memory = 1613.32 (MB)
[05/17 17:17:43    480s] #   number of violations = 8
[05/17 17:17:43    480s] #
[05/17 17:17:43    480s] #    By Layer and Type :
[05/17 17:17:43    480s] #	         MetSpc    Short   CutSpc   Totals
[05/17 17:17:43    480s] #	Metal1        1        5        1        7
[05/17 17:17:43    480s] #	Metal2        0        1        0        1
[05/17 17:17:43    480s] #	Totals        1        6        1        8
[05/17 17:17:43    480s] #3699 out of 4569 instances (81.0%) need to be verified(marked ipoed), dirty area = 2.2%.
[05/17 17:17:47    483s] ### Routing stats: routing = 7.05% drc-check-only = 5.80% dirty-area = 5.08%
[05/17 17:17:47    483s] #   number of violations = 0
[05/17 17:17:47    483s] #cpu time = 00:00:26, elapsed time = 00:00:26, memory = 1543.75 (MB), peak = 1655.00 (MB)
[05/17 17:17:47    483s] #Complete Detail Routing.
[05/17 17:17:47    483s] #Total number of nets with non-default rule or having extra spacing = 22
[05/17 17:17:47    483s] #Total wire length = 81120 um.
[05/17 17:17:47    483s] #Total half perimeter of net bounding box = 75269 um.
[05/17 17:17:47    483s] #Total wire length on LAYER Metal1 = 1637 um.
[05/17 17:17:47    483s] #Total wire length on LAYER Metal2 = 30040 um.
[05/17 17:17:47    483s] #Total wire length on LAYER Metal3 = 38387 um.
[05/17 17:17:47    483s] #Total wire length on LAYER Metal4 = 10968 um.
[05/17 17:17:47    483s] #Total wire length on LAYER Metal5 = 32 um.
[05/17 17:17:47    483s] #Total wire length on LAYER Metal6 = 2 um.
[05/17 17:17:47    483s] #Total wire length on LAYER Metal7 = 6 um.
[05/17 17:17:47    483s] #Total wire length on LAYER Metal8 = 47 um.
[05/17 17:17:47    483s] #Total wire length on LAYER Metal9 = 0 um.
[05/17 17:17:47    483s] #Total wire length on LAYER Metal10 = 0 um.
[05/17 17:17:47    483s] #Total wire length on LAYER Metal11 = 0 um.
[05/17 17:17:47    483s] #Total number of vias = 25397
[05/17 17:17:47    483s] #Total number of multi-cut vias = 8 (  0.0%)
[05/17 17:17:47    483s] #Total number of single cut vias = 25389 (100.0%)
[05/17 17:17:47    483s] #Up-Via Summary (total 25397):
[05/17 17:17:47    483s] #                   single-cut          multi-cut      Total
[05/17 17:17:47    483s] #-----------------------------------------------------------
[05/17 17:17:47    483s] # Metal1         12960 (100.0%)         1 (  0.0%)      12961
[05/17 17:17:47    483s] # Metal2         10486 (100.0%)         5 (  0.0%)      10491
[05/17 17:17:47    483s] # Metal3          1920 ( 99.9%)         2 (  0.1%)       1922
[05/17 17:17:47    483s] # Metal4            10 (100.0%)         0 (  0.0%)         10
[05/17 17:17:47    483s] # Metal5             5 (100.0%)         0 (  0.0%)          5
[05/17 17:17:47    483s] # Metal6             4 (100.0%)         0 (  0.0%)          4
[05/17 17:17:47    483s] # Metal7             4 (100.0%)         0 (  0.0%)          4
[05/17 17:17:47    483s] #-----------------------------------------------------------
[05/17 17:17:47    483s] #                25389 (100.0%)         8 (  0.0%)      25397 
[05/17 17:17:47    483s] #
[05/17 17:17:47    483s] #Total number of DRC violations = 0
[05/17 17:17:47    483s] ### Time Record (Detail Routing) is uninstalled.
[05/17 17:17:47    483s] #Cpu time = 00:00:26
[05/17 17:17:47    483s] #Elapsed time = 00:00:26
[05/17 17:17:47    483s] #Increased memory = 0.28 (MB)
[05/17 17:17:47    483s] #Total memory = 1543.75 (MB)
[05/17 17:17:47    483s] #Peak memory = 1655.00 (MB)
[05/17 17:17:47    483s] ### Time Record (Antenna Fixing) is installed.
[05/17 17:17:47    483s] #
[05/17 17:17:47    483s] #start routing for process antenna violation fix ...
[05/17 17:17:47    483s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[05/17 17:17:47    484s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1544.09 (MB), peak = 1655.00 (MB)
[05/17 17:17:47    484s] #
[05/17 17:17:47    484s] #Total number of nets with non-default rule or having extra spacing = 22
[05/17 17:17:47    484s] #Total wire length = 81120 um.
[05/17 17:17:47    484s] #Total half perimeter of net bounding box = 75269 um.
[05/17 17:17:47    484s] #Total wire length on LAYER Metal1 = 1637 um.
[05/17 17:17:47    484s] #Total wire length on LAYER Metal2 = 30040 um.
[05/17 17:17:47    484s] #Total wire length on LAYER Metal3 = 38387 um.
[05/17 17:17:47    484s] #Total wire length on LAYER Metal4 = 10968 um.
[05/17 17:17:47    484s] #Total wire length on LAYER Metal5 = 32 um.
[05/17 17:17:47    484s] #Total wire length on LAYER Metal6 = 2 um.
[05/17 17:17:47    484s] #Total wire length on LAYER Metal7 = 6 um.
[05/17 17:17:47    484s] #Total wire length on LAYER Metal8 = 47 um.
[05/17 17:17:47    484s] #Total wire length on LAYER Metal9 = 0 um.
[05/17 17:17:47    484s] #Total wire length on LAYER Metal10 = 0 um.
[05/17 17:17:47    484s] #Total wire length on LAYER Metal11 = 0 um.
[05/17 17:17:47    484s] #Total number of vias = 25397
[05/17 17:17:47    484s] #Total number of multi-cut vias = 8 (  0.0%)
[05/17 17:17:47    484s] #Total number of single cut vias = 25389 (100.0%)
[05/17 17:17:47    484s] #Up-Via Summary (total 25397):
[05/17 17:17:47    484s] #                   single-cut          multi-cut      Total
[05/17 17:17:47    484s] #-----------------------------------------------------------
[05/17 17:17:47    484s] # Metal1         12960 (100.0%)         1 (  0.0%)      12961
[05/17 17:17:47    484s] # Metal2         10486 (100.0%)         5 (  0.0%)      10491
[05/17 17:17:47    484s] # Metal3          1920 ( 99.9%)         2 (  0.1%)       1922
[05/17 17:17:47    484s] # Metal4            10 (100.0%)         0 (  0.0%)         10
[05/17 17:17:47    484s] # Metal5             5 (100.0%)         0 (  0.0%)          5
[05/17 17:17:47    484s] # Metal6             4 (100.0%)         0 (  0.0%)          4
[05/17 17:17:47    484s] # Metal7             4 (100.0%)         0 (  0.0%)          4
[05/17 17:17:47    484s] #-----------------------------------------------------------
[05/17 17:17:47    484s] #                25389 (100.0%)         8 (  0.0%)      25397 
[05/17 17:17:47    484s] #
[05/17 17:17:47    484s] #Total number of DRC violations = 0
[05/17 17:17:47    484s] #Total number of process antenna violations = 0
[05/17 17:17:47    484s] #Total number of net violated process antenna rule = 0
[05/17 17:17:47    484s] #
[05/17 17:17:48    484s] #
[05/17 17:17:48    484s] #Total number of nets with non-default rule or having extra spacing = 22
[05/17 17:17:48    484s] #Total wire length = 81120 um.
[05/17 17:17:48    484s] #Total half perimeter of net bounding box = 75269 um.
[05/17 17:17:48    484s] #Total wire length on LAYER Metal1 = 1637 um.
[05/17 17:17:48    484s] #Total wire length on LAYER Metal2 = 30040 um.
[05/17 17:17:48    484s] #Total wire length on LAYER Metal3 = 38387 um.
[05/17 17:17:48    484s] #Total wire length on LAYER Metal4 = 10968 um.
[05/17 17:17:48    484s] #Total wire length on LAYER Metal5 = 32 um.
[05/17 17:17:48    484s] #Total wire length on LAYER Metal6 = 2 um.
[05/17 17:17:48    484s] #Total wire length on LAYER Metal7 = 6 um.
[05/17 17:17:48    484s] #Total wire length on LAYER Metal8 = 47 um.
[05/17 17:17:48    484s] #Total wire length on LAYER Metal9 = 0 um.
[05/17 17:17:48    484s] #Total wire length on LAYER Metal10 = 0 um.
[05/17 17:17:48    484s] #Total wire length on LAYER Metal11 = 0 um.
[05/17 17:17:48    484s] #Total number of vias = 25397
[05/17 17:17:48    484s] #Total number of multi-cut vias = 8 (  0.0%)
[05/17 17:17:48    484s] #Total number of single cut vias = 25389 (100.0%)
[05/17 17:17:48    484s] #Up-Via Summary (total 25397):
[05/17 17:17:48    484s] #                   single-cut          multi-cut      Total
[05/17 17:17:48    484s] #-----------------------------------------------------------
[05/17 17:17:48    484s] # Metal1         12960 (100.0%)         1 (  0.0%)      12961
[05/17 17:17:48    484s] # Metal2         10486 (100.0%)         5 (  0.0%)      10491
[05/17 17:17:48    484s] # Metal3          1920 ( 99.9%)         2 (  0.1%)       1922
[05/17 17:17:48    484s] # Metal4            10 (100.0%)         0 (  0.0%)         10
[05/17 17:17:48    484s] # Metal5             5 (100.0%)         0 (  0.0%)          5
[05/17 17:17:48    484s] # Metal6             4 (100.0%)         0 (  0.0%)          4
[05/17 17:17:48    484s] # Metal7             4 (100.0%)         0 (  0.0%)          4
[05/17 17:17:48    484s] #-----------------------------------------------------------
[05/17 17:17:48    484s] #                25389 (100.0%)         8 (  0.0%)      25397 
[05/17 17:17:48    484s] #
[05/17 17:17:48    484s] #Total number of DRC violations = 0
[05/17 17:17:48    484s] #Total number of process antenna violations = 0
[05/17 17:17:48    484s] #Total number of net violated process antenna rule = 0
[05/17 17:17:48    484s] #
[05/17 17:17:48    484s] ### Time Record (Antenna Fixing) is uninstalled.
[05/17 17:17:48    484s] #detailRoute Statistics:
[05/17 17:17:48    484s] #Cpu time = 00:00:27
[05/17 17:17:48    484s] #Elapsed time = 00:00:27
[05/17 17:17:48    484s] #Increased memory = 0.62 (MB)
[05/17 17:17:48    484s] #Total memory = 1544.10 (MB)
[05/17 17:17:48    484s] #Peak memory = 1655.00 (MB)
[05/17 17:17:48    484s] ### global_detail_route design signature (39): route=795943071 flt_obj=0 vio=1905142130 shield_wire=1
[05/17 17:17:48    484s] ### Time Record (DB Export) is installed.
[05/17 17:17:48    484s] ### export design design signature (40): route=795943071 fixed_route=210992398 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=735424968 dirty_area=0 del_dirty_area=0 cell=2112280741 placement=305022205 pin_access=1927166410 inst_pattern=1
[05/17 17:17:48    484s] #	no debugging net set
[05/17 17:17:48    484s] ### Time Record (DB Export) is uninstalled.
[05/17 17:17:48    484s] ### Time Record (Post Callback) is installed.
[05/17 17:17:48    484s] ### Time Record (Post Callback) is uninstalled.
[05/17 17:17:48    484s] #
[05/17 17:17:48    484s] #globalDetailRoute statistics:
[05/17 17:17:48    484s] #Cpu time = 00:00:54
[05/17 17:17:48    484s] #Elapsed time = 00:00:55
[05/17 17:17:48    484s] #Increased memory = 91.50 (MB)
[05/17 17:17:48    484s] #Total memory = 1526.20 (MB)
[05/17 17:17:48    484s] #Peak memory = 1655.00 (MB)
[05/17 17:17:48    484s] #Number of warnings = 25
[05/17 17:17:48    484s] #Total number of warnings = 67
[05/17 17:17:48    484s] #Number of fails = 0
[05/17 17:17:48    484s] #Total number of fails = 0
[05/17 17:17:48    484s] #Complete globalDetailRoute on Sat May 17 17:17:48 2025
[05/17 17:17:48    484s] #
[05/17 17:17:48    484s] ### import design signature (41): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1927166410 inst_pattern=1
[05/17 17:17:48    484s] ### Time Record (globalDetailRoute) is uninstalled.
[05/17 17:17:48    484s] % End globalDetailRoute (date=05/17 17:17:48, total cpu=0:00:53.9, real=0:00:55.0, peak res=1613.4M, current mem=1525.8M)
[05/17 17:17:48    485s] #***Restoring views
[05/17 17:17:48    485s] #Default setup view is reset to AnalysisView_WC.
[05/17 17:17:48    485s] #Default setup view is reset to AnalysisView_WC.
[05/17 17:17:48    485s] AAE_INFO: Post Route call back at the end of routeDesign
[05/17 17:17:48    485s] #routeDesign: cpu time = 00:00:54, elapsed time = 00:00:56, memory = 1506.71 (MB), peak = 1655.00 (MB)
[05/17 17:17:48    485s] 
[05/17 17:17:48    485s] *** Summary of all messages that are not suppressed in this session:
[05/17 17:17:48    485s] Severity  ID               Count  Summary                                  
[05/17 17:17:48    485s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[05/17 17:17:48    485s] WARNING   TCLCMD-1403          1  '%s'                                     
[05/17 17:17:48    485s] *** Message Summary: 3 warning(s), 0 error(s)
[05/17 17:17:48    485s] 
[05/17 17:17:48    485s] ### Time Record (routeDesign) is uninstalled.
[05/17 17:17:48    485s] ### 
[05/17 17:17:48    485s] ###   Scalability Statistics
[05/17 17:17:48    485s] ### 
[05/17 17:17:48    485s] ### --------------------------------+----------------+----------------+----------------+
[05/17 17:17:48    485s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[05/17 17:17:48    485s] ### --------------------------------+----------------+----------------+----------------+
[05/17 17:17:48    485s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/17 17:17:48    485s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/17 17:17:48    485s] ###   Timing Data Generation        |        00:00:16|        00:00:17|             0.9|
[05/17 17:17:48    485s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[05/17 17:17:48    485s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[05/17 17:17:48    485s] ###   Cell Pin Access               |        00:00:04|        00:00:04|             1.0|
[05/17 17:17:48    485s] ###   Data Preparation              |        00:00:01|        00:00:01|             0.9|
[05/17 17:17:48    485s] ###   Global Routing                |        00:00:03|        00:00:03|             0.9|
[05/17 17:17:48    485s] ###   Track Assignment              |        00:00:02|        00:00:02|             0.9|
[05/17 17:17:48    485s] ###   Detail Routing                |        00:00:26|        00:00:26|             1.0|
[05/17 17:17:48    485s] ###   Antenna Fixing                |        00:00:01|        00:00:01|             1.0|
[05/17 17:17:48    485s] ###   Entire Command                |        00:00:54|        00:00:56|             1.0|
[05/17 17:17:48    485s] ### --------------------------------+----------------+----------------+----------------+
[05/17 17:17:48    485s] ### 
[05/17 17:17:48    485s] #% End routeDesign (date=05/17 17:17:48, total cpu=0:00:54.3, real=0:00:56.0, peak res=1613.4M, current mem=1506.7M)
[05/17 17:17:48    485s] # suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/17 17:18:38    490s] # puts "\n--- Post-Route Timing Analysis ---"
# timeDesign -postRoute -prefix postRoute_setup
<CMD> timeDesign -postRoute -prefix postRoute_setup
[05/17 17:18:38    490s] Switching SI Aware to true by default in postroute mode   
[05/17 17:18:38    490s] AAE_INFO: switching -siAware from false to true ...
[05/17 17:18:38    490s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[05/17 17:18:38    490s] *** timeDesign #11 [begin] : totSession cpu/real = 0:08:10.2/0:45:35.4 (0.2), mem = 1865.2M
[05/17 17:18:38    490s]  Reset EOS DB
[05/17 17:18:38    490s] Ignoring AAE DB Resetting ...
[05/17 17:18:38    490s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[05/17 17:18:38    490s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_clear_pad is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:18:38    490s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_clear_pad is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:18:38    490s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:18:38    490s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:18:38    490s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:18:38    490s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:18:38    490s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:18:38    490s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:18:38    490s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:18:38    490s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:18:38    490s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:18:38    490s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:18:38    490s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:18:38    490s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:18:38    490s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:18:38    490s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:18:38    490s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:18:38    490s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:18:38    490s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_p_out0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:18:38    490s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_p_out0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:18:38    490s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/17 17:18:38    490s] #To increase the message display limit, refer to the product command reference manual.
[05/17 17:18:38    490s] ### Net info: total nets: 4593
[05/17 17:18:38    490s] ### Net info: dirty nets: 0
[05/17 17:18:38    490s] ### Net info: marked as disconnected nets: 0
[05/17 17:18:38    490s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[05/17 17:18:38    490s] #num needed restored net=0
[05/17 17:18:38    490s] #need_extraction net=0 (total=4593)
[05/17 17:18:38    490s] ### Net info: fully routed nets: 4545
[05/17 17:18:38    490s] ### Net info: trivial (< 2 pins) nets: 27
[05/17 17:18:38    490s] ### Net info: unrouted nets: 21
[05/17 17:18:38    490s] ### Net info: re-extraction nets: 0
[05/17 17:18:38    490s] ### Net info: ignored nets: 0
[05/17 17:18:38    490s] ### Net info: skip routing nets: 0
[05/17 17:18:38    490s] #WARNING (NRDB-2120) Special net VSS_IOR is missing wiring shapes, will disable tie-net connections to this net.
[05/17 17:18:38    490s] #WARNING (NRDB-2120) Special net VDD_IOR is missing wiring shapes, will disable tie-net connections to this net.
[05/17 17:18:38    490s] ### import design signature (42): route=369144996 fixed_route=369144996 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=2090203890 dirty_area=0 del_dirty_area=0 cell=2112280741 placement=305022205 pin_access=1927166410 inst_pattern=1
[05/17 17:18:38    490s] #Extract in post route mode
[05/17 17:18:38    490s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[05/17 17:18:38    490s] #Fast data preparation for tQuantus.
[05/17 17:18:38    490s] #Start routing data preparation on Sat May 17 17:18:38 2025
[05/17 17:18:38    490s] #
[05/17 17:18:38    490s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[05/17 17:18:38    490s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/17 17:18:38    490s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/17 17:18:38    490s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/17 17:18:38    490s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/17 17:18:38    490s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/17 17:18:38    490s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/17 17:18:38    490s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/17 17:18:38    490s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/17 17:18:38    490s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[05/17 17:18:38    490s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[05/17 17:18:38    490s] #Regenerating Ggrids automatically.
[05/17 17:18:38    490s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[05/17 17:18:38    490s] #Using automatically generated G-grids.
[05/17 17:18:38    490s] #Done routing data preparation.
[05/17 17:18:38    490s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1509.33 (MB), peak = 1655.00 (MB)
[05/17 17:18:38    490s] #
[05/17 17:18:38    490s] #Start tQuantus RC extraction...
[05/17 17:18:38    490s] #Start building rc corner(s)...
[05/17 17:18:38    490s] #Number of RC Corner = 2
[05/17 17:18:38    490s] #Corner RC_Extraction_WC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
[05/17 17:18:38    490s] #Corner RC_Extraction_BC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
[05/17 17:18:38    490s] #METAL_1 -> Metal1 (1)
[05/17 17:18:38    490s] #METAL_2 -> Metal2 (2)
[05/17 17:18:38    490s] #METAL_3 -> Metal3 (3)
[05/17 17:18:38    490s] #METAL_4 -> Metal4 (4)
[05/17 17:18:38    490s] #METAL_5 -> Metal5 (5)
[05/17 17:18:38    490s] #METAL_6 -> Metal6 (6)
[05/17 17:18:38    490s] #METAL_7 -> Metal7 (7)
[05/17 17:18:38    490s] #METAL_8 -> Metal8 (8)
[05/17 17:18:38    490s] #METAL_9 -> Metal9 (9)
[05/17 17:18:38    490s] #METAL_10 -> Metal10 (10)
[05/17 17:18:38    490s] #METAL_11 -> Metal11 (11)
[05/17 17:18:38    490s] #SADV-On
[05/17 17:18:38    490s] # Corner(s) : 
[05/17 17:18:38    490s] #RC_Extraction_WC [25.00] 
[05/17 17:18:38    490s] #RC_Extraction_BC [25.00]
[05/17 17:18:39    491s] # Corner id: 0
[05/17 17:18:39    491s] # Layout Scale: 1.000000
[05/17 17:18:39    491s] # Has Metal Fill model: yes
[05/17 17:18:39    491s] # Temperature was set
[05/17 17:18:39    491s] # Temperature : 25.000000
[05/17 17:18:39    491s] # Ref. Temp   : 25.000000
[05/17 17:18:39    491s] # Corner id: 1
[05/17 17:18:39    491s] # Layout Scale: 1.000000
[05/17 17:18:39    491s] # Has Metal Fill model: yes
[05/17 17:18:39    491s] # Temperature was set
[05/17 17:18:39    491s] # Temperature : 25.000000
[05/17 17:18:39    491s] # Ref. Temp   : 25.000000
[05/17 17:18:39    491s] #SADV-Off
[05/17 17:18:39    491s] #total pattern=286 [11, 792]
[05/17 17:18:39    491s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/17 17:18:39    491s] #found CAPMODEL /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
[05/17 17:18:39    491s] #found RESMODEL /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 
[05/17 17:18:39    491s] #number model r/c [1,1] [11,792] read
[05/17 17:18:40    491s] #0 rcmodel(s) requires rebuild
[05/17 17:18:40    491s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1512.23 (MB), peak = 1655.00 (MB)
[05/17 17:18:40    491s] #Finish check_net_pin_list step Enter extract
[05/17 17:18:40    491s] #Start init net ripin tree building
[05/17 17:18:40    491s] #Finish init net ripin tree building
[05/17 17:18:40    491s] #Cpu time = 00:00:00
[05/17 17:18:40    491s] #Elapsed time = 00:00:00
[05/17 17:18:40    491s] #Increased memory = 0.00 (MB)
[05/17 17:18:40    491s] #Total memory = 1512.23 (MB)
[05/17 17:18:40    491s] #Peak memory = 1655.00 (MB)
[05/17 17:18:40    491s] #begin processing metal fill model file
[05/17 17:18:40    491s] #end processing metal fill model file
[05/17 17:18:40    491s] #Length limit = 200 pitches
[05/17 17:18:40    491s] #opt mode = 2
[05/17 17:18:40    491s] #Finish check_net_pin_list step Fix net pin list
[05/17 17:18:40    491s] #Start generate extraction boxes.
[05/17 17:18:40    491s] #
[05/17 17:18:40    491s] #Extract using 30 x 30 Hboxes
[05/17 17:18:40    491s] #13x12 initial hboxes
[05/17 17:18:40    491s] #Use area based hbox pruning.
[05/17 17:18:40    491s] #0/0 hboxes pruned.
[05/17 17:18:40    491s] #Complete generating extraction boxes.
[05/17 17:18:40    491s] #Extract 30 hboxes with single thread on machine with  Xeon 2.50GHz 36608KB Cache 4CPU...
[05/17 17:18:40    491s] #Process 0 special clock nets for rc extraction
[05/17 17:18:40    491s] #Total 4540 nets were built. 169 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/17 17:18:46    498s] #Run Statistics for Extraction:
[05/17 17:18:46    498s] #   Cpu time = 00:00:07, elapsed time = 00:00:07 .
[05/17 17:18:46    498s] #   Increased memory =    26.27 (MB), total memory =  1538.52 (MB), peak memory =  1655.00 (MB)
[05/17 17:18:46    498s] #Register nets and terms for rcdb /tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/nr10379_yydkxB.rcdb.d
[05/17 17:18:47    498s] #Finish registering nets and terms for rcdb.
[05/17 17:18:47    498s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1516.86 (MB), peak = 1655.00 (MB)
[05/17 17:18:47    498s] #RC Statistics: 19610 Res, 11341 Ground Cap, 3389 XCap (Edge to Edge)
[05/17 17:18:47    498s] #RC V/H edge ratio: 0.49, Avg V/H Edge Length: 4859.79 (10317), Avg L-Edge Length: 10251.82 (5184)
[05/17 17:18:47    498s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/nr10379_yydkxB.rcdb.d.
[05/17 17:18:47    498s] #Start writing RC data.
[05/17 17:18:47    498s] #Finish writing RC data
[05/17 17:18:47    498s] #Finish writing rcdb with 24176 nodes, 19636 edges, and 6898 xcaps
[05/17 17:18:47    498s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1513.01 (MB), peak = 1655.00 (MB)
[05/17 17:18:47    498s] Restoring parasitic data from file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/nr10379_yydkxB.rcdb.d' ...
[05/17 17:18:47    498s] Opening parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/nr10379_yydkxB.rcdb.d' for reading (mem: 1882.934M)
[05/17 17:18:47    498s] Reading RCDB with compressed RC data.
[05/17 17:18:47    498s] Opening parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/nr10379_yydkxB.rcdb.d' for content verification (mem: 1882.934M)
[05/17 17:18:47    498s] Reading RCDB with compressed RC data.
[05/17 17:18:47    498s] Closing parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/nr10379_yydkxB.rcdb.d': 0 access done (mem: 1882.934M)
[05/17 17:18:47    498s] Closing parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/nr10379_yydkxB.rcdb.d': 0 access done (mem: 1882.934M)
[05/17 17:18:47    498s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1882.934M)
[05/17 17:18:47    498s] Following multi-corner parasitics specified:
[05/17 17:18:47    498s] 	/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/nr10379_yydkxB.rcdb.d (rcdb)
[05/17 17:18:47    498s] Opening parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/nr10379_yydkxB.rcdb.d' for reading (mem: 1882.934M)
[05/17 17:18:47    498s] Reading RCDB with compressed RC data.
[05/17 17:18:47    498s] 		Cell mcs4_pad_frame has rcdb /tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/nr10379_yydkxB.rcdb.d specified
[05/17 17:18:47    498s] Cell mcs4_pad_frame, hinst 
[05/17 17:18:47    498s] processing rcdb (/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/nr10379_yydkxB.rcdb.d) for hinst (top) of cell (mcs4_pad_frame);
[05/17 17:18:47    498s] Closing parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/nr10379_yydkxB.rcdb.d': 0 access done (mem: 1882.934M)
[05/17 17:18:47    498s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1882.934M)
[05/17 17:18:47    498s] Opening parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/mcs4_pad_frame_10379_doi1a1.rcdb.d/mcs4_pad_frame.rcdb.d' for reading (mem: 1882.934M)
[05/17 17:18:47    498s] Reading RCDB with compressed RC data.
[05/17 17:18:47    498s] Closing parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/mcs4_pad_frame_10379_doi1a1.rcdb.d/mcs4_pad_frame.rcdb.d': 0 access done (mem: 1882.934M)
[05/17 17:18:47    498s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:00.0, current mem=1882.934M)
[05/17 17:18:47    498s] Done read_parasitics... (cpu: 0:00:00.4 real: 0:00:00.0 mem: 1882.934M)
[05/17 17:18:47    498s] #
[05/17 17:18:47    498s] #Restore RCDB.
[05/17 17:18:47    498s] #
[05/17 17:18:47    498s] #Complete tQuantus RC extraction.
[05/17 17:18:47    498s] #Cpu time = 00:00:08
[05/17 17:18:47    498s] #Elapsed time = 00:00:09
[05/17 17:18:47    498s] #Increased memory = 3.79 (MB)
[05/17 17:18:47    498s] #Total memory = 1513.12 (MB)
[05/17 17:18:47    498s] #Peak memory = 1655.00 (MB)
[05/17 17:18:47    498s] #
[05/17 17:18:47    498s] #169 inserted nodes are removed
[05/17 17:18:47    498s] ### export design design signature (44): route=2123010478 fixed_route=2123010478 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=414079887 dirty_area=0 del_dirty_area=0 cell=2112280741 placement=305022205 pin_access=1927166410 inst_pattern=1
[05/17 17:18:47    498s] #	no debugging net set
[05/17 17:18:47    499s] ### import design signature (45): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1927166410 inst_pattern=1
[05/17 17:18:47    499s] #Start Inst Signature in MT(0)
[05/17 17:18:47    499s] #Start Net Signature in MT(58099662)
[05/17 17:18:47    499s] #Calculate SNet Signature in MT (106154227)
[05/17 17:18:47    499s] #Run time and memory report for RC extraction:
[05/17 17:18:47    499s] #RC extraction running on  Xeon 2.50GHz 36608KB Cache 4CPU.
[05/17 17:18:47    499s] #Run Statistics for snet signature:
[05/17 17:18:47    499s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/17 17:18:47    499s] #   Increased memory =     0.01 (MB), total memory =  1509.71 (MB), peak memory =  1655.00 (MB)
[05/17 17:18:47    499s] #Run Statistics for Net Final Signature:
[05/17 17:18:47    499s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/17 17:18:47    499s] #   Increased memory =     0.00 (MB), total memory =  1509.70 (MB), peak memory =  1655.00 (MB)
[05/17 17:18:47    499s] #Run Statistics for Net launch:
[05/17 17:18:47    499s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/17 17:18:47    499s] #   Increased memory =     0.00 (MB), total memory =  1509.70 (MB), peak memory =  1655.00 (MB)
[05/17 17:18:47    499s] #Run Statistics for Net init_dbsNet_slist:
[05/17 17:18:47    499s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/17 17:18:47    499s] #   Increased memory =     0.00 (MB), total memory =  1509.69 (MB), peak memory =  1655.00 (MB)
[05/17 17:18:47    499s] #Run Statistics for net signature:
[05/17 17:18:47    499s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/17 17:18:47    499s] #   Increased memory =     0.01 (MB), total memory =  1509.70 (MB), peak memory =  1655.00 (MB)
[05/17 17:18:47    499s] #Run Statistics for inst signature:
[05/17 17:18:47    499s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/17 17:18:47    499s] #   Increased memory =    -0.07 (MB), total memory =  1509.69 (MB), peak memory =  1655.00 (MB)
[05/17 17:18:48    499s] Starting delay calculation for Setup views
[05/17 17:18:48    499s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/17 17:18:48    499s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[05/17 17:18:48    499s] AAE DB initialization (MEM=1890.48 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/17 17:18:48    499s] AAE_INFO: resetNetProps viewIdx 0 
[05/17 17:18:48    499s] Starting SI iteration 1 using Infinite Timing Windows
[05/17 17:18:48    499s] #################################################################################
[05/17 17:18:48    499s] # Design Stage: PostRoute
[05/17 17:18:48    499s] # Design Name: mcs4_pad_frame
[05/17 17:18:48    499s] # Design Mode: 45nm
[05/17 17:18:48    499s] # Analysis Mode: MMMC OCV 
[05/17 17:18:48    499s] # Parasitics Mode: SPEF/RCDB 
[05/17 17:18:48    499s] # Signoff Settings: SI On 
[05/17 17:18:48    499s] #################################################################################
[05/17 17:18:48    499s] AAE_INFO: 1 threads acquired from CTE.
[05/17 17:18:48    499s] Setting infinite Tws ...
[05/17 17:18:48    499s] First Iteration Infinite Tw... 
[05/17 17:18:48    499s] Calculate early delays in OCV mode...
[05/17 17:18:48    499s] Calculate late delays in OCV mode...
[05/17 17:18:48    499s] Topological Sorting (REAL = 0:00:00.0, MEM = 1890.5M, InitMEM = 1890.5M)
[05/17 17:18:48    499s] Start delay calculation (fullDC) (1 T). (MEM=1890.48)
[05/17 17:18:48    499s] Start AAE Lib Loading. (MEM=1902.28)
[05/17 17:18:48    499s] End AAE Lib Loading. (MEM=1921.36 CPU=0:00:00.0 Real=0:00:00.0)
[05/17 17:18:48    499s] End AAE Lib Interpolated Model. (MEM=1921.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:18:48    499s] Opening parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/mcs4_pad_frame_10379_doi1a1.rcdb.d/mcs4_pad_frame.rcdb.d' for reading (mem: 1921.359M)
[05/17 17:18:48    499s] Reading RCDB with compressed RC data.
[05/17 17:18:48    499s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1921.4M)
[05/17 17:18:49    500s] Total number of fetched objects 4577
[05/17 17:18:49    500s] AAE_INFO-618: Total number of nets in the design is 4593,  100.0 percent of the nets selected for SI analysis
[05/17 17:18:49    500s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:18:49    500s] End delay calculation. (MEM=1937.78 CPU=0:00:01.0 REAL=0:00:01.0)
[05/17 17:18:49    500s] End delay calculation (fullDC). (MEM=1901.16 CPU=0:00:01.2 REAL=0:00:01.0)
[05/17 17:18:49    500s] *** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 1901.2M) ***
[05/17 17:18:49    500s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1901.2M)
[05/17 17:18:49    500s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/17 17:18:49    500s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1901.2M)
[05/17 17:18:49    500s] Starting SI iteration 2
[05/17 17:18:49    500s] Calculate early delays in OCV mode...
[05/17 17:18:49    500s] Calculate late delays in OCV mode...
[05/17 17:18:49    500s] Start delay calculation (fullDC) (1 T). (MEM=1852.37)
[05/17 17:18:49    500s] End AAE Lib Interpolated Model. (MEM=1852.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:18:49    500s] Glitch Analysis: View AnalysisView_WC -- Total Number of Nets Skipped = 26. 
[05/17 17:18:49    500s] Glitch Analysis: View AnalysisView_WC -- Total Number of Nets Analyzed = 4577. 
[05/17 17:18:49    500s] Total number of fetched objects 4577
[05/17 17:18:49    500s] AAE_INFO-618: Total number of nets in the design is 4593,  0.4 percent of the nets selected for SI analysis
[05/17 17:18:49    500s] End delay calculation. (MEM=1896.06 CPU=0:00:00.0 REAL=0:00:00.0)
[05/17 17:18:49    500s] End delay calculation (fullDC). (MEM=1896.06 CPU=0:00:00.1 REAL=0:00:00.0)
[05/17 17:18:49    500s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1896.1M) ***
[05/17 17:18:49    500s] *** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:01.0 totSessionCpu=0:08:21 mem=1896.1M)
[05/17 17:18:49    501s] Effort level <high> specified for reg2reg path_group
[05/17 17:18:49    501s] All LLGs are deleted
[05/17 17:18:49    501s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1856.1M, EPOCH TIME: 1747516729.942628
[05/17 17:18:49    501s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.004, MEM:1856.1M, EPOCH TIME: 1747516729.946187
[05/17 17:18:49    501s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1856.1M, EPOCH TIME: 1747516729.947570
[05/17 17:18:49    501s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1856.1M, EPOCH TIME: 1747516729.950865
[05/17 17:18:49    501s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1856.1M, EPOCH TIME: 1747516729.980599
[05/17 17:18:49    501s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1856.1M, EPOCH TIME: 1747516729.981655
[05/17 17:18:49    501s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1856.1M, EPOCH TIME: 1747516729.990776
[05/17 17:18:49    501s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.003, MEM:1856.1M, EPOCH TIME: 1747516729.993876
[05/17 17:18:49    501s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.045, MEM:1856.1M, EPOCH TIME: 1747516729.996221
[05/17 17:18:49    501s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.052, MEM:1856.1M, EPOCH TIME: 1747516729.999662
[05/17 17:18:50    501s] All LLGs are deleted
[05/17 17:18:50    501s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1856.1M, EPOCH TIME: 1747516730.006585
[05/17 17:18:50    501s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1856.1M, EPOCH TIME: 1747516730.009974
[05/17 17:18:51    501s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.188  | 42.591  | 40.188  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      3 (8)       |
|   max_fanout   |      0 (0)       |     0      |      8 (8)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/17 17:18:51    501s] Density: 19.902%
Total number of glitch violations: 0
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/17 17:18:52    501s] Total CPU time: 11.53 sec
[05/17 17:18:52    501s] Total Real time: 14.0 sec
[05/17 17:18:52    501s] Total Memory Usage: 1869.644531 Mbytes
[05/17 17:18:52    501s] Info: pop threads available for lower-level modules during optimization.
[05/17 17:18:52    501s] Reset AAE Options
[05/17 17:18:52    501s] *** timeDesign #11 [finish] : cpu/real = 0:00:11.5/0:00:13.9 (0.8), totSession cpu/real = 0:08:21.7/0:45:49.3 (0.2), mem = 1869.6M
[05/17 17:18:52    501s] 
[05/17 17:18:52    501s] =============================================================================================
[05/17 17:18:52    501s]  Final TAT Report for timeDesign #11                                            21.12-s106_1
[05/17 17:18:52    501s] =============================================================================================
[05/17 17:18:52    501s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:18:52    501s] ---------------------------------------------------------------------------------------------
[05/17 17:18:52    501s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:18:52    501s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.7 % )     0:00:02.1 /  0:00:00.6    0.3
[05/17 17:18:52    501s] [ DrvReport              ]      1   0:00:01.6  (  11.2 % )     0:00:01.6 /  0:00:00.2    0.1
[05/17 17:18:52    501s] [ ExtractRC              ]      1   0:00:09.7  (  69.7 % )     0:00:09.7 /  0:00:08.8    0.9
[05/17 17:18:52    501s] [ TimingUpdate           ]      2   0:00:00.1  (   0.8 % )     0:00:01.7 /  0:00:01.7    1.0
[05/17 17:18:52    501s] [ FullDelayCalc          ]      1   0:00:01.6  (  11.8 % )     0:00:01.6 /  0:00:01.6    1.0
[05/17 17:18:52    501s] [ TimingReport           ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[05/17 17:18:52    501s] [ GenerateReports        ]      1   0:00:00.3  (   2.1 % )     0:00:00.3 /  0:00:00.3    0.9
[05/17 17:18:52    501s] [ MISC                   ]          0:00:00.5  (   3.4 % )     0:00:00.5 /  0:00:00.4    0.9
[05/17 17:18:52    501s] ---------------------------------------------------------------------------------------------
[05/17 17:18:52    501s]  timeDesign #11 TOTAL               0:00:13.9  ( 100.0 % )     0:00:13.9 /  0:00:11.5    0.8
[05/17 17:18:52    501s] ---------------------------------------------------------------------------------------------
[05/17 17:18:52    501s] 
[05/17 17:18:52    501s] # timeDesign -postRoute -prefix postRoute_hold -hold
<CMD> timeDesign -postRoute -prefix postRoute_hold -hold
[05/17 17:18:52    501s] *** timeDesign #12 [begin] : totSession cpu/real = 0:08:21.7/0:45:49.3 (0.2), mem = 1869.6M
[05/17 17:18:52    501s]  Reset EOS DB
[05/17 17:18:52    501s] Ignoring AAE DB Resetting ...
[05/17 17:18:52    501s] Closing parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/mcs4_pad_frame_10379_doi1a1.rcdb.d/mcs4_pad_frame.rcdb.d': 4540 access done (mem: 1869.645M)
[05/17 17:18:52    501s] tQuantus: Use design signature to decide re-extraction is ON
[05/17 17:18:52    501s] #Start Inst Signature in MT(0)
[05/17 17:18:52    501s] #Start Net Signature in MT(58099662)
[05/17 17:18:52    501s] #Calculate SNet Signature in MT (106154227)
[05/17 17:18:52    501s] #Run time and memory report for RC extraction:
[05/17 17:18:52    501s] #RC extraction running on  Xeon 2.50GHz 36608KB Cache 4CPU.
[05/17 17:18:52    501s] #Run Statistics for snet signature:
[05/17 17:18:52    501s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/17 17:18:52    501s] #   Increased memory =     0.00 (MB), total memory =  1551.50 (MB), peak memory =  1655.00 (MB)
[05/17 17:18:52    501s] #Run Statistics for Net Final Signature:
[05/17 17:18:52    501s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/17 17:18:52    501s] #   Increased memory =     0.00 (MB), total memory =  1551.49 (MB), peak memory =  1655.00 (MB)
[05/17 17:18:52    501s] #Run Statistics for Net launch:
[05/17 17:18:52    501s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/17 17:18:52    501s] #   Increased memory =     0.00 (MB), total memory =  1551.49 (MB), peak memory =  1655.00 (MB)
[05/17 17:18:52    501s] #Run Statistics for Net init_dbsNet_slist:
[05/17 17:18:52    501s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/17 17:18:52    501s] #   Increased memory =     0.00 (MB), total memory =  1551.49 (MB), peak memory =  1655.00 (MB)
[05/17 17:18:52    501s] #Run Statistics for net signature:
[05/17 17:18:52    501s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/17 17:18:52    501s] #   Increased memory =     0.00 (MB), total memory =  1551.49 (MB), peak memory =  1655.00 (MB)
[05/17 17:18:52    501s] #Run Statistics for inst signature:
[05/17 17:18:52    501s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/17 17:18:52    501s] #   Increased memory =    -2.57 (MB), total memory =  1551.49 (MB), peak memory =  1655.00 (MB)
[05/17 17:18:52    501s] tQuantus: Original signature = 111964845, new signature = 111964845
[05/17 17:18:52    501s] tQuantus: Design is clean by design signature
[05/17 17:18:52    501s] Opening parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/mcs4_pad_frame_10379_doi1a1.rcdb.d/mcs4_pad_frame.rcdb.d' for reading (mem: 1867.645M)
[05/17 17:18:52    501s] Closing parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/mcs4_pad_frame_10379_doi1a1.rcdb.d/mcs4_pad_frame.rcdb.d': 0 access done (mem: 1867.645M)
[05/17 17:18:52    501s] The design is extracted. Skipping TQuantus.
[05/17 17:18:52    501s] 
[05/17 17:18:52    501s] TimeStamp Deleting Cell Server Begin ...
[05/17 17:18:52    501s] Deleting Lib Analyzer.
[05/17 17:18:52    501s] 
[05/17 17:18:52    501s] TimeStamp Deleting Cell Server End ...
[05/17 17:18:52    501s] Effort level <high> specified for reg2reg path_group
[05/17 17:18:52    501s] *** Enable all active views. ***
[05/17 17:18:52    501s] 
[05/17 17:18:52    501s] Optimization is working on the following views:
[05/17 17:18:52    501s]   Setup views:  AnalysisView_WC
[05/17 17:18:52    501s]   Hold  views: AnalysisView_BC 
[05/17 17:18:52    501s] All LLGs are deleted
[05/17 17:18:52    501s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1837.9M, EPOCH TIME: 1747516732.333611
[05/17 17:18:52    501s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1837.9M, EPOCH TIME: 1747516732.334107
[05/17 17:18:52    501s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1837.9M, EPOCH TIME: 1747516732.338114
[05/17 17:18:52    501s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1837.9M, EPOCH TIME: 1747516732.341756
[05/17 17:18:52    502s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1837.9M, EPOCH TIME: 1747516732.379549
[05/17 17:18:52    502s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1837.9M, EPOCH TIME: 1747516732.380597
[05/17 17:18:52    502s] Fast DP-INIT is on for default
[05/17 17:18:52    502s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.051, MEM:1837.9M, EPOCH TIME: 1747516732.392874
[05/17 17:18:52    502s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.057, MEM:1837.9M, EPOCH TIME: 1747516732.395105
[05/17 17:18:52    502s] All LLGs are deleted
[05/17 17:18:52    502s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1837.9M, EPOCH TIME: 1747516732.401548
[05/17 17:18:52    502s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1837.9M, EPOCH TIME: 1747516732.404820
[05/17 17:18:52    502s] Starting delay calculation for Hold views
[05/17 17:18:52    502s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/17 17:18:52    502s] AAE_INFO: resetNetProps viewIdx 1 
[05/17 17:18:52    502s] Starting SI iteration 1 using Infinite Timing Windows
[05/17 17:18:52    502s] #################################################################################
[05/17 17:18:52    502s] # Design Stage: PostRoute
[05/17 17:18:52    502s] # Design Name: mcs4_pad_frame
[05/17 17:18:52    502s] # Design Mode: 45nm
[05/17 17:18:52    502s] # Analysis Mode: MMMC OCV 
[05/17 17:18:52    502s] # Parasitics Mode: SPEF/RCDB 
[05/17 17:18:52    502s] # Signoff Settings: SI On 
[05/17 17:18:52    502s] #################################################################################
[05/17 17:18:52    502s] AAE_INFO: 1 threads acquired from CTE.
[05/17 17:18:52    502s] Setting infinite Tws ...
[05/17 17:18:52    502s] First Iteration Infinite Tw... 
[05/17 17:18:52    502s] Calculate late delays in OCV mode...
[05/17 17:18:52    502s] Calculate early delays in OCV mode...
[05/17 17:18:52    502s] Topological Sorting (REAL = 0:00:00.0, MEM = 1835.9M, InitMEM = 1835.9M)
[05/17 17:18:52    502s] Start delay calculation (fullDC) (1 T). (MEM=1835.93)
[05/17 17:18:52    502s] End AAE Lib Interpolated Model. (MEM=1847.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:18:52    502s] Opening parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/mcs4_pad_frame_10379_doi1a1.rcdb.d/mcs4_pad_frame.rcdb.d' for reading (mem: 1847.730M)
[05/17 17:18:52    502s] Reading RCDB with compressed RC data.
[05/17 17:18:52    502s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1871.7M)
[05/17 17:18:53    503s] Total number of fetched objects 4577
[05/17 17:18:53    503s] AAE_INFO-618: Total number of nets in the design is 4593,  100.0 percent of the nets selected for SI analysis
[05/17 17:18:53    503s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/17 17:18:53    503s] End delay calculation. (MEM=1875.16 CPU=0:00:01.1 REAL=0:00:01.0)
[05/17 17:18:53    503s] End delay calculation (fullDC). (MEM=1875.16 CPU=0:00:01.2 REAL=0:00:01.0)
[05/17 17:18:53    503s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 1875.2M) ***
[05/17 17:18:53    503s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1875.2M)
[05/17 17:18:53    503s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/17 17:18:53    503s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1875.2M)
[05/17 17:18:53    503s] Starting SI iteration 2
[05/17 17:18:53    503s] Calculate late delays in OCV mode...
[05/17 17:18:53    503s] Calculate early delays in OCV mode...
[05/17 17:18:53    503s] Start delay calculation (fullDC) (1 T). (MEM=1847.37)
[05/17 17:18:53    503s] End AAE Lib Interpolated Model. (MEM=1847.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:18:54    504s] Glitch Analysis: View AnalysisView_BC -- Total Number of Nets Skipped = 78. 
[05/17 17:18:54    504s] Glitch Analysis: View AnalysisView_BC -- Total Number of Nets Analyzed = 4577. 
[05/17 17:18:54    504s] Total number of fetched objects 4577
[05/17 17:18:54    504s] AAE_INFO-618: Total number of nets in the design is 4593,  43.3 percent of the nets selected for SI analysis
[05/17 17:18:54    504s] End delay calculation. (MEM=1891.06 CPU=0:00:00.7 REAL=0:00:01.0)
[05/17 17:18:54    504s] End delay calculation (fullDC). (MEM=1891.06 CPU=0:00:00.7 REAL=0:00:01.0)
[05/17 17:18:54    504s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1891.1M) ***
[05/17 17:18:54    504s] *** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:02.0 totSessionCpu=0:08:24 mem=1891.1M)
[05/17 17:18:55    504s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  1.174  |
|           TNS (ns):| -0.426  | -0.426  |  0.000  |
|    Violating Paths:|   136   |   136   |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/17 17:18:55    504s] Density: 19.902%
------------------------------------------------------------------
*** Enable all active views. ***
[05/17 17:18:55    504s] Reported timing to dir ./timingReports
[05/17 17:18:55    504s] Total CPU time: 2.86 sec
[05/17 17:18:55    504s] Total Real time: 3.0 sec
[05/17 17:18:55    504s] Total Memory Usage: 1814.042969 Mbytes
[05/17 17:18:55    504s] Reset AAE Options
[05/17 17:18:55    504s] *** timeDesign #12 [finish] : cpu/real = 0:00:02.9/0:00:03.0 (0.9), totSession cpu/real = 0:08:24.6/0:45:52.4 (0.2), mem = 1814.0M
[05/17 17:18:55    504s] 
[05/17 17:18:55    504s] =============================================================================================
[05/17 17:18:55    504s]  Final TAT Report for timeDesign #12                                            21.12-s106_1
[05/17 17:18:55    504s] =============================================================================================
[05/17 17:18:55    504s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:18:55    504s] ---------------------------------------------------------------------------------------------
[05/17 17:18:55    504s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:18:55    504s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.2 % )     0:00:02.7 /  0:00:02.6    0.9
[05/17 17:18:55    504s] [ ExtractRC              ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.8
[05/17 17:18:55    504s] [ TimingUpdate           ]      1   0:00:00.1  (   1.9 % )     0:00:02.3 /  0:00:02.2    1.0
[05/17 17:18:55    504s] [ FullDelayCalc          ]      1   0:00:02.2  (  73.4 % )     0:00:02.2 /  0:00:02.2    1.0
[05/17 17:18:55    504s] [ TimingReport           ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[05/17 17:18:55    504s] [ GenerateReports        ]      1   0:00:00.3  (   8.6 % )     0:00:00.3 /  0:00:00.2    0.9
[05/17 17:18:55    504s] [ MISC                   ]          0:00:00.3  (  10.1 % )     0:00:00.3 /  0:00:00.3    0.9
[05/17 17:18:55    504s] ---------------------------------------------------------------------------------------------
[05/17 17:18:55    504s]  timeDesign #12 TOTAL               0:00:03.0  ( 100.0 % )     0:00:03.0 /  0:00:02.9    0.9
[05/17 17:18:55    504s] ---------------------------------------------------------------------------------------------
[05/17 17:18:55    504s] 
[05/17 17:18:55    504s] # suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/17 17:19:15    506s] # optDesign -postRoute -hold
<CMD> optDesign -postRoute -hold
[05/17 17:19:15    506s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1484.8M, totSessionCpu=0:08:27 **
[05/17 17:19:15    506s] Info: 1 threads available for lower-level modules during optimization.
[05/17 17:19:15    506s] GigaOpt running with 1 threads.
[05/17 17:19:15    506s] **INFO: User settings:
[05/17 17:19:15    506s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[05/17 17:19:15    506s] setNanoRouteMode -extractDesignSignature                        111964845
[05/17 17:19:15    506s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[05/17 17:19:15    506s] setNanoRouteMode -extractThirdPartyCompatible                   false
[05/17 17:19:15    506s] setNanoRouteMode -grouteExpTdStdDelay                           41.7
[05/17 17:19:15    506s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[05/17 17:19:15    506s] setNanoRouteMode -routeSiEffort                                 high
[05/17 17:19:15    506s] setNanoRouteMode -routeWithSiDriven                             true
[05/17 17:19:15    506s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[05/17 17:19:15    506s] setNanoRouteMode -routeWithTimingDriven                         true
[05/17 17:19:15    506s] setNanoRouteMode -timingEngine                                  {}
[05/17 17:19:15    506s] setDesignMode -process                                          45
[05/17 17:19:15    506s] setExtractRCMode -coupled                                       true
[05/17 17:19:15    506s] setExtractRCMode -coupling_c_th                                 0.1
[05/17 17:19:15    506s] setExtractRCMode -engine                                        postRoute
[05/17 17:19:15    506s] setExtractRCMode -relative_c_th                                 1
[05/17 17:19:15    506s] setExtractRCMode -total_c_th                                    0
[05/17 17:19:15    506s] setUsefulSkewMode -ecoRoute                                     false
[05/17 17:19:15    506s] setDelayCalMode -enable_high_fanout                             true
[05/17 17:19:15    506s] setDelayCalMode -engine                                         aae
[05/17 17:19:15    506s] setDelayCalMode -ignoreNetLoad                                  false
[05/17 17:19:15    506s] setDelayCalMode -SIAware                                        true
[05/17 17:19:15    506s] setDelayCalMode -socv_accuracy_mode                             low
[05/17 17:19:15    506s] setOptMode -activeHoldViews                                     { AnalysisView_WC AnalysisView_BC }
[05/17 17:19:15    506s] setOptMode -activeSetupViews                                    { AnalysisView_WC AnalysisView_BC }
[05/17 17:19:15    506s] setOptMode -addInstancePrefix                                   postCTShold
[05/17 17:19:15    506s] setOptMode -autoHoldViews                                       { AnalysisView_BC}
[05/17 17:19:15    506s] setOptMode -autoSetupViews                                      { AnalysisView_WC}
[05/17 17:19:15    506s] setOptMode -autoTDGRSetupViews                                  { AnalysisView_WC}
[05/17 17:19:15    506s] setOptMode -autoViewHoldTargetSlack                             0
[05/17 17:19:15    506s] setOptMode -drcMargin                                           0
[05/17 17:19:15    506s] setOptMode -fixDrc                                              true
[05/17 17:19:15    506s] setOptMode -fixFanoutLoad                                       true
[05/17 17:19:15    506s] setOptMode -preserveAllSequential                               false
[05/17 17:19:15    506s] setOptMode -setupTargetSlack                                    0
[05/17 17:19:15    506s] setSIMode -separate_delta_delay_on_data                         true
[05/17 17:19:15    506s] setPlaceMode -honorSoftBlockage                                 true
[05/17 17:19:15    506s] setPlaceMode -place_design_floorplan_mode                       false
[05/17 17:19:15    506s] setPlaceMode -place_detail_check_route                          true
[05/17 17:19:15    506s] setPlaceMode -place_detail_preserve_routing                     true
[05/17 17:19:15    506s] setPlaceMode -place_detail_remove_affected_routing              true
[05/17 17:19:15    506s] setPlaceMode -place_detail_swap_eeq_cells                       false
[05/17 17:19:15    506s] setPlaceMode -place_global_clock_gate_aware                     true
[05/17 17:19:15    506s] setPlaceMode -place_global_cong_effort                          high
[05/17 17:19:15    506s] setPlaceMode -place_global_ignore_scan                          true
[05/17 17:19:15    506s] setPlaceMode -place_global_ignore_spare                         false
[05/17 17:19:15    506s] setPlaceMode -place_global_module_aware_spare                   false
[05/17 17:19:15    506s] setPlaceMode -place_global_place_io_pins                        true
[05/17 17:19:15    506s] setPlaceMode -place_global_reorder_scan                         true
[05/17 17:19:15    506s] setPlaceMode -place_global_uniform_density                      true
[05/17 17:19:15    506s] setPlaceMode -powerDriven                                       false
[05/17 17:19:15    506s] setPlaceMode -timingDriven                                      true
[05/17 17:19:15    506s] setAnalysisMode -analysisType                                   onChipVariation
[05/17 17:19:15    506s] setAnalysisMode -checkType                                      setup
[05/17 17:19:15    506s] setAnalysisMode -clkSrcPath                                     true
[05/17 17:19:15    506s] setAnalysisMode -clockPropagation                               sdcControl
[05/17 17:19:15    506s] setAnalysisMode -skew                                           true
[05/17 17:19:15    506s] setAnalysisMode -virtualIPO                                     false
[05/17 17:19:15    506s] 
[05/17 17:19:15    506s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/17 17:19:15    506s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[05/17 17:19:15    506s] 
[05/17 17:19:15    506s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/17 17:19:15    506s] Summary for sequential cells identification: 
[05/17 17:19:15    506s]   Identified SBFF number: 104
[05/17 17:19:15    506s]   Identified MBFF number: 16
[05/17 17:19:15    506s]   Identified SB Latch number: 0
[05/17 17:19:15    506s]   Identified MB Latch number: 0
[05/17 17:19:15    506s]   Not identified SBFF number: 16
[05/17 17:19:15    506s]   Not identified MBFF number: 0
[05/17 17:19:15    506s]   Not identified SB Latch number: 0
[05/17 17:19:15    506s]   Not identified MB Latch number: 0
[05/17 17:19:15    506s]   Number of sequential cells which are not FFs: 32
[05/17 17:19:15    506s]  Visiting view : AnalysisView_WC
[05/17 17:19:15    506s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:19:15    506s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:19:15    506s]  Visiting view : AnalysisView_BC
[05/17 17:19:15    506s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/17 17:19:15    506s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/17 17:19:15    506s]  Visiting view : AnalysisView_WC
[05/17 17:19:15    506s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:19:15    506s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:19:15    506s]  Visiting view : AnalysisView_BC
[05/17 17:19:15    506s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/17 17:19:15    506s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/17 17:19:15    506s] TLC MultiMap info (StdDelay):
[05/17 17:19:15    506s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/17 17:19:15    506s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/17 17:19:15    506s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/17 17:19:15    506s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/17 17:19:15    506s]  Setting StdDelay to: 38ps
[05/17 17:19:15    506s] 
[05/17 17:19:15    506s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/17 17:19:15    506s] Need call spDPlaceInit before registerPrioInstLoc.
[05/17 17:19:15    506s] *** optDesign #4 [begin] : totSession cpu/real = 0:08:26.9/0:46:12.7 (0.2), mem = 1830.1M
[05/17 17:19:15    506s] *** InitOpt #5 [begin] : totSession cpu/real = 0:08:26.9/0:46:12.7 (0.2), mem = 1830.1M
[05/17 17:19:15    506s] OPERPROF: Starting DPlace-Init at level 1, MEM:1830.1M, EPOCH TIME: 1747516755.418532
[05/17 17:19:15    506s] z: 2, totalTracks: 1
[05/17 17:19:15    506s] z: 4, totalTracks: 1
[05/17 17:19:15    506s] z: 6, totalTracks: 1
[05/17 17:19:15    506s] z: 8, totalTracks: 1
[05/17 17:19:15    506s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/17 17:19:15    506s] All LLGs are deleted
[05/17 17:19:15    506s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1830.1M, EPOCH TIME: 1747516755.424795
[05/17 17:19:15    506s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.003, MEM:1830.1M, EPOCH TIME: 1747516755.428120
[05/17 17:19:15    506s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1830.1M, EPOCH TIME: 1747516755.429419
[05/17 17:19:15    506s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1830.1M, EPOCH TIME: 1747516755.432622
[05/17 17:19:15    506s] Core basic site is CoreSite
[05/17 17:19:15    506s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1830.1M, EPOCH TIME: 1747516755.460019
[05/17 17:19:15    506s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.017, MEM:1830.1M, EPOCH TIME: 1747516755.476933
[05/17 17:19:15    506s] SiteArray: non-trimmed site array dimensions = 189 x 1909
[05/17 17:19:15    506s] SiteArray: use 1,548,288 bytes
[05/17 17:19:15    506s] SiteArray: current memory after site array memory allocation 1830.1M
[05/17 17:19:15    506s] SiteArray: FP blocked sites are writable
[05/17 17:19:15    506s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/17 17:19:15    506s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1830.1M, EPOCH TIME: 1747516755.489734
[05/17 17:19:15    506s] Process 57756 wires and vias for routing blockage and capacity analysis
[05/17 17:19:15    506s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.023, MEM:1830.1M, EPOCH TIME: 1747516755.513137
[05/17 17:19:15    506s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.086, MEM:1830.1M, EPOCH TIME: 1747516755.518445
[05/17 17:19:15    506s] 
[05/17 17:19:15    506s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:19:15    506s] OPERPROF:     Starting CMU at level 3, MEM:1830.1M, EPOCH TIME: 1747516755.523826
[05/17 17:19:15    506s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:1830.1M, EPOCH TIME: 1747516755.525206
[05/17 17:19:15    506s] 
[05/17 17:19:15    506s] Bad Lib Cell Checking (CMU) is done! (0)
[05/17 17:19:15    506s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.099, MEM:1830.1M, EPOCH TIME: 1747516755.527951
[05/17 17:19:15    506s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1830.1M, EPOCH TIME: 1747516755.530512
[05/17 17:19:15    506s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1830.1M, EPOCH TIME: 1747516755.530634
[05/17 17:19:15    506s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1830.1MB).
[05/17 17:19:15    506s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.117, MEM:1830.1M, EPOCH TIME: 1747516755.535148
[05/17 17:19:15    506s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1830.1M, EPOCH TIME: 1747516755.535405
[05/17 17:19:15    506s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.017, MEM:1826.1M, EPOCH TIME: 1747516755.552691
[05/17 17:19:15    506s] 
[05/17 17:19:15    506s] Creating Lib Analyzer ...
[05/17 17:19:15    507s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/17 17:19:15    507s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/17 17:19:15    507s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/17 17:19:15    507s] 
[05/17 17:19:15    507s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/17 17:19:16    507s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:28 mem=1850.1M
[05/17 17:19:16    507s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:28 mem=1850.1M
[05/17 17:19:16    507s] Creating Lib Analyzer, finished. 
[05/17 17:19:16    507s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1520.3M, totSessionCpu=0:08:28 **
[05/17 17:19:16    507s] Existing Dirty Nets : 0
[05/17 17:19:16    507s] New Signature Flow (optDesignCheckOptions) ....
[05/17 17:19:16    507s] #Taking db snapshot
[05/17 17:19:16    507s] #Taking db snapshot ... done
[05/17 17:19:16    507s] OPERPROF: Starting checkPlace at level 1, MEM:1850.1M, EPOCH TIME: 1747516756.511764
[05/17 17:19:16    507s] z: 2, totalTracks: 1
[05/17 17:19:16    507s] z: 4, totalTracks: 1
[05/17 17:19:16    507s] z: 6, totalTracks: 1
[05/17 17:19:16    507s] z: 8, totalTracks: 1
[05/17 17:19:16    507s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/17 17:19:16    507s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1850.1M, EPOCH TIME: 1747516756.518569
[05/17 17:19:16    507s] 
[05/17 17:19:16    507s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:19:16    507s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.028, MEM:1850.1M, EPOCH TIME: 1747516756.546730
[05/17 17:19:16    507s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1850.1M, EPOCH TIME: 1747516756.553097
[05/17 17:19:16    507s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/17 17:19:16    507s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.010, REAL:0.005, MEM:1850.1M, EPOCH TIME: 1747516756.558313
[05/17 17:19:16    507s] Begin checking placement ... (start mem=1850.1M, init mem=1850.1M)
[05/17 17:19:16    507s] Begin checking exclusive groups violation ...
[05/17 17:19:16    507s] There are 0 groups to check, max #box is 0, total #box is 0
[05/17 17:19:16    507s] Finished checking exclusive groups violations. Found 0 Vio.
[05/17 17:19:16    507s] 
[05/17 17:19:16    507s] Running CheckPlace using 1 thread in normal mode...
[05/17 17:19:16    508s] 
[05/17 17:19:16    508s] ...checkPlace normal is done!
[05/17 17:19:16    508s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1850.1M, EPOCH TIME: 1747516756.625099
[05/17 17:19:16    508s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.013, MEM:1850.1M, EPOCH TIME: 1747516756.637774
[05/17 17:19:16    508s] *info: Placed = 4539           (Fixed = 20)
[05/17 17:19:16    508s] *info: Unplaced = 0           
[05/17 17:19:16    508s] Placement Density:19.90%(24558/123394)
[05/17 17:19:16    508s] Placement Density (including fixed std cells):19.90%(24558/123394)
[05/17 17:19:16    508s] All LLGs are deleted
[05/17 17:19:16    508s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1850.1M, EPOCH TIME: 1747516756.640536
[05/17 17:19:16    508s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1850.1M, EPOCH TIME: 1747516756.641930
[05/17 17:19:16    508s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1850.1M)
[05/17 17:19:16    508s] OPERPROF: Finished checkPlace at level 1, CPU:0.110, REAL:0.138, MEM:1850.1M, EPOCH TIME: 1747516756.649529
[05/17 17:19:16    508s]  Initial DC engine is -> aae
[05/17 17:19:16    508s]  
[05/17 17:19:16    508s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[05/17 17:19:16    508s]  
[05/17 17:19:16    508s]  
[05/17 17:19:16    508s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[05/17 17:19:16    508s]  
[05/17 17:19:16    508s] Reset EOS DB
[05/17 17:19:16    508s] Ignoring AAE DB Resetting ...
[05/17 17:19:16    508s]  Set Options for AAE Based Opt flow 
[05/17 17:19:16    508s] *** optDesign -postRoute ***
[05/17 17:19:16    508s] DRC Margin: user margin 0.0; extra margin 0
[05/17 17:19:16    508s] Setup Target Slack: user slack 0
[05/17 17:19:16    508s] Hold Target Slack: user slack 0
[05/17 17:19:16    508s] All LLGs are deleted
[05/17 17:19:16    508s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1850.1M, EPOCH TIME: 1747516756.666758
[05/17 17:19:16    508s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1850.1M, EPOCH TIME: 1747516756.667249
[05/17 17:19:16    508s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1850.1M, EPOCH TIME: 1747516756.668498
[05/17 17:19:16    508s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1850.1M, EPOCH TIME: 1747516756.672101
[05/17 17:19:16    508s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1850.1M, EPOCH TIME: 1747516756.697902
[05/17 17:19:16    508s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1850.1M, EPOCH TIME: 1747516756.699090
[05/17 17:19:16    508s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1850.1M, EPOCH TIME: 1747516756.711893
[05/17 17:19:16    508s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.003, MEM:1850.1M, EPOCH TIME: 1747516756.715074
[05/17 17:19:16    508s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.046, MEM:1850.1M, EPOCH TIME: 1747516756.718301
[05/17 17:19:16    508s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.053, MEM:1850.1M, EPOCH TIME: 1747516756.721806
[05/17 17:19:16    508s] 
[05/17 17:19:16    508s] TimeStamp Deleting Cell Server Begin ...
[05/17 17:19:16    508s] Deleting Lib Analyzer.
[05/17 17:19:16    508s] 
[05/17 17:19:16    508s] TimeStamp Deleting Cell Server End ...
[05/17 17:19:16    508s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/17 17:19:16    508s] 
[05/17 17:19:16    508s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/17 17:19:16    508s] Summary for sequential cells identification: 
[05/17 17:19:16    508s]   Identified SBFF number: 104
[05/17 17:19:16    508s]   Identified MBFF number: 16
[05/17 17:19:16    508s]   Identified SB Latch number: 0
[05/17 17:19:16    508s]   Identified MB Latch number: 0
[05/17 17:19:16    508s]   Not identified SBFF number: 16
[05/17 17:19:16    508s]   Not identified MBFF number: 0
[05/17 17:19:16    508s]   Not identified SB Latch number: 0
[05/17 17:19:16    508s]   Not identified MB Latch number: 0
[05/17 17:19:16    508s]   Number of sequential cells which are not FFs: 32
[05/17 17:19:16    508s]  Visiting view : AnalysisView_WC
[05/17 17:19:16    508s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:19:16    508s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:19:16    508s]  Visiting view : AnalysisView_BC
[05/17 17:19:16    508s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/17 17:19:16    508s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/17 17:19:16    508s]  Visiting view : AnalysisView_WC
[05/17 17:19:16    508s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:19:16    508s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:19:16    508s]  Visiting view : AnalysisView_BC
[05/17 17:19:16    508s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/17 17:19:16    508s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/17 17:19:16    508s] TLC MultiMap info (StdDelay):
[05/17 17:19:16    508s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/17 17:19:16    508s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/17 17:19:16    508s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/17 17:19:16    508s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/17 17:19:16    508s]  Setting StdDelay to: 38ps
[05/17 17:19:16    508s] 
[05/17 17:19:16    508s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/17 17:19:16    508s] 
[05/17 17:19:16    508s] TimeStamp Deleting Cell Server Begin ...
[05/17 17:19:16    508s] 
[05/17 17:19:16    508s] TimeStamp Deleting Cell Server End ...
[05/17 17:19:16    508s] *** InitOpt #5 [finish] : cpu/real = 0:00:01.3/0:00:01.4 (0.9), totSession cpu/real = 0:08:28.1/0:46:14.1 (0.2), mem = 1850.1M
[05/17 17:19:16    508s] 
[05/17 17:19:16    508s] =============================================================================================
[05/17 17:19:16    508s]  Step TAT Report for InitOpt #5                                                 21.12-s106_1
[05/17 17:19:16    508s] =============================================================================================
[05/17 17:19:16    508s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:19:16    508s] ---------------------------------------------------------------------------------------------
[05/17 17:19:16    508s] [ CellServerInit         ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.5
[05/17 17:19:16    508s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  65.9 % )     0:00:00.9 /  0:00:00.9    1.0
[05/17 17:19:16    508s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:19:16    508s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:19:16    508s] [ CheckPlace             ]      1   0:00:00.1  (  10.0 % )     0:00:00.1 /  0:00:00.1    0.8
[05/17 17:19:16    508s] [ MISC                   ]          0:00:00.3  (  22.4 % )     0:00:00.3 /  0:00:00.2    0.7
[05/17 17:19:16    508s] ---------------------------------------------------------------------------------------------
[05/17 17:19:16    508s]  InitOpt #5 TOTAL                   0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.3    0.9
[05/17 17:19:16    508s] ---------------------------------------------------------------------------------------------
[05/17 17:19:16    508s] 
[05/17 17:19:16    508s] ** INFO : this run is activating 'postRoute' automaton
[05/17 17:19:16    508s] **INFO: flowCheckPoint #1 InitialSummary
[05/17 17:19:16    508s] Closing parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/mcs4_pad_frame_10379_doi1a1.rcdb.d/mcs4_pad_frame.rcdb.d': 4540 access done (mem: 1850.117M)
[05/17 17:19:16    508s] tQuantus: Use design signature to decide re-extraction is ON
[05/17 17:19:16    508s] #Start Inst Signature in MT(0)
[05/17 17:19:16    508s] #Start Net Signature in MT(58099662)
[05/17 17:19:16    508s] #Calculate SNet Signature in MT (106154227)
[05/17 17:19:16    508s] #Run time and memory report for RC extraction:
[05/17 17:19:16    508s] #RC extraction running on  Xeon 2.50GHz 36608KB Cache 4CPU.
[05/17 17:19:16    508s] #Run Statistics for snet signature:
[05/17 17:19:16    508s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/17 17:19:16    508s] #   Increased memory =     0.00 (MB), total memory =  1511.60 (MB), peak memory =  1655.00 (MB)
[05/17 17:19:16    508s] #Run Statistics for Net Final Signature:
[05/17 17:19:16    508s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/17 17:19:16    508s] #   Increased memory =     0.00 (MB), total memory =  1511.60 (MB), peak memory =  1655.00 (MB)
[05/17 17:19:16    508s] #Run Statistics for Net launch:
[05/17 17:19:16    508s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/17 17:19:16    508s] #   Increased memory =     0.00 (MB), total memory =  1511.60 (MB), peak memory =  1655.00 (MB)
[05/17 17:19:16    508s] #Run Statistics for Net init_dbsNet_slist:
[05/17 17:19:16    508s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/17 17:19:16    508s] #   Increased memory =     0.00 (MB), total memory =  1511.60 (MB), peak memory =  1655.00 (MB)
[05/17 17:19:16    508s] #Run Statistics for net signature:
[05/17 17:19:16    508s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/17 17:19:16    508s] #   Increased memory =     0.00 (MB), total memory =  1511.60 (MB), peak memory =  1655.00 (MB)
[05/17 17:19:16    508s] #Run Statistics for inst signature:
[05/17 17:19:16    508s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/17 17:19:16    508s] #   Increased memory =    -8.04 (MB), total memory =  1511.60 (MB), peak memory =  1655.00 (MB)
[05/17 17:19:16    508s] tQuantus: Original signature = 111964845, new signature = 111964845
[05/17 17:19:16    508s] tQuantus: Design is clean by design signature
[05/17 17:19:16    508s] Opening parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/mcs4_pad_frame_10379_doi1a1.rcdb.d/mcs4_pad_frame.rcdb.d' for reading (mem: 1840.117M)
[05/17 17:19:16    508s] Closing parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/mcs4_pad_frame_10379_doi1a1.rcdb.d/mcs4_pad_frame.rcdb.d': 0 access done (mem: 1840.117M)
[05/17 17:19:16    508s] The design is extracted. Skipping TQuantus.
[05/17 17:19:16    508s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1840.1M, EPOCH TIME: 1747516756.891590
[05/17 17:19:16    508s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.041, MEM:1840.1M, EPOCH TIME: 1747516756.932964
[05/17 17:19:16    508s] 
[05/17 17:19:16    508s] Optimization is working on the following views:
[05/17 17:19:16    508s]   Setup views: AnalysisView_WC 
[05/17 17:19:16    508s]   Hold  views:  AnalysisView_BC
[05/17 17:19:16    508s] **INFO: flowCheckPoint #2 OptimizationHold
[05/17 17:19:16    508s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1868.7M, EPOCH TIME: 1747516756.974545
[05/17 17:19:17    508s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.032, MEM:1868.7M, EPOCH TIME: 1747516757.006973
[05/17 17:19:17    508s] GigaOpt Hold Optimizer is used
[05/17 17:19:17    508s] Opening parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/mcs4_pad_frame_10379_doi1a1.rcdb.d/mcs4_pad_frame.rcdb.d' for reading (mem: 1868.734M)
[05/17 17:19:17    508s] Reading RCDB with compressed RC data.
[05/17 17:19:17    508s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1878.7M)
[05/17 17:19:17    508s] End AAE Lib Interpolated Model. (MEM=1878.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:19:17    508s] 
[05/17 17:19:17    508s] Creating Lib Analyzer ...
[05/17 17:19:17    508s] 
[05/17 17:19:17    508s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/17 17:19:17    508s] Summary for sequential cells identification: 
[05/17 17:19:17    508s]   Identified SBFF number: 104
[05/17 17:19:17    508s]   Identified MBFF number: 16
[05/17 17:19:17    508s]   Identified SB Latch number: 0
[05/17 17:19:17    508s]   Identified MB Latch number: 0
[05/17 17:19:17    508s]   Not identified SBFF number: 16
[05/17 17:19:17    508s]   Not identified MBFF number: 0
[05/17 17:19:17    508s]   Not identified SB Latch number: 0
[05/17 17:19:17    508s]   Not identified MB Latch number: 0
[05/17 17:19:17    508s]   Number of sequential cells which are not FFs: 32
[05/17 17:19:17    508s]  Visiting view : AnalysisView_WC
[05/17 17:19:17    508s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:19:17    508s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:19:17    508s]  Visiting view : AnalysisView_WC
[05/17 17:19:17    508s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:19:17    508s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:19:17    508s] TLC MultiMap info (StdDelay):
[05/17 17:19:17    508s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/17 17:19:17    508s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/17 17:19:17    508s]  Setting StdDelay to: 38ps
[05/17 17:19:17    508s] 
[05/17 17:19:17    508s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/17 17:19:17    508s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/17 17:19:17    508s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/17 17:19:17    508s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/17 17:19:17    508s] 
[05/17 17:19:17    508s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/17 17:19:17    509s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:29 mem=1896.8M
[05/17 17:19:17    509s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:29 mem=1896.8M
[05/17 17:19:17    509s] Creating Lib Analyzer, finished. 
[05/17 17:19:17    509s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:08:29 mem=1896.8M ***
[05/17 17:19:17    509s] *** BuildHoldData #2 [begin] : totSession cpu/real = 0:08:29.1/0:46:15.1 (0.2), mem = 1896.8M
[05/17 17:19:17    509s] Effort level <high> specified for reg2reg path_group
[05/17 17:19:18    509s] 
[05/17 17:19:18    509s] TimeStamp Deleting Cell Server Begin ...
[05/17 17:19:18    509s] Deleting Lib Analyzer.
[05/17 17:19:18    509s] 
[05/17 17:19:18    509s] TimeStamp Deleting Cell Server End ...
[05/17 17:19:18    509s] Starting delay calculation for Hold views
[05/17 17:19:18    509s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/17 17:19:18    509s] AAE_INFO: resetNetProps viewIdx 1 
[05/17 17:19:18    509s] Starting SI iteration 1 using Infinite Timing Windows
[05/17 17:19:18    509s] #################################################################################
[05/17 17:19:18    509s] # Design Stage: PostRoute
[05/17 17:19:18    509s] # Design Name: mcs4_pad_frame
[05/17 17:19:18    509s] # Design Mode: 45nm
[05/17 17:19:18    509s] # Analysis Mode: MMMC OCV 
[05/17 17:19:18    509s] # Parasitics Mode: SPEF/RCDB 
[05/17 17:19:18    509s] # Signoff Settings: SI On 
[05/17 17:19:18    509s] #################################################################################
[05/17 17:19:18    509s] AAE_INFO: 1 threads acquired from CTE.
[05/17 17:19:18    509s] Setting infinite Tws ...
[05/17 17:19:18    509s] First Iteration Infinite Tw... 
[05/17 17:19:18    509s] Calculate late delays in OCV mode...
[05/17 17:19:18    509s] Calculate early delays in OCV mode...
[05/17 17:19:18    509s] Topological Sorting (REAL = 0:00:00.0, MEM = 1894.8M, InitMEM = 1894.8M)
[05/17 17:19:18    509s] Start delay calculation (fullDC) (1 T). (MEM=1894.77)
[05/17 17:19:18    509s] End AAE Lib Interpolated Model. (MEM=1906.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:19:19    510s] Total number of fetched objects 4577
[05/17 17:19:19    510s] AAE_INFO-618: Total number of nets in the design is 4593,  100.0 percent of the nets selected for SI analysis
[05/17 17:19:19    510s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:19:19    510s] End delay calculation. (MEM=1922.25 CPU=0:00:01.0 REAL=0:00:01.0)
[05/17 17:19:19    510s] End delay calculation (fullDC). (MEM=1922.25 CPU=0:00:01.1 REAL=0:00:01.0)
[05/17 17:19:19    510s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 1922.2M) ***
[05/17 17:19:19    510s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1922.2M)
[05/17 17:19:19    510s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/17 17:19:19    510s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1922.2M)
[05/17 17:19:19    510s] 
[05/17 17:19:19    510s] Executing IPO callback for view pruning ..
[05/17 17:19:19    510s] Starting SI iteration 2
[05/17 17:19:19    511s] Calculate late delays in OCV mode...
[05/17 17:19:19    511s] Calculate early delays in OCV mode...
[05/17 17:19:19    511s] Start delay calculation (fullDC) (1 T). (MEM=1881.46)
[05/17 17:19:19    511s] End AAE Lib Interpolated Model. (MEM=1881.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:19:20    511s] Glitch Analysis: View AnalysisView_BC -- Total Number of Nets Skipped = 78. 
[05/17 17:19:20    511s] Glitch Analysis: View AnalysisView_BC -- Total Number of Nets Analyzed = 4577. 
[05/17 17:19:20    511s] Total number of fetched objects 4577
[05/17 17:19:20    511s] AAE_INFO-618: Total number of nets in the design is 4593,  43.3 percent of the nets selected for SI analysis
[05/17 17:19:20    511s] End delay calculation. (MEM=1925.14 CPU=0:00:00.7 REAL=0:00:01.0)
[05/17 17:19:20    511s] End delay calculation (fullDC). (MEM=1925.14 CPU=0:00:00.7 REAL=0:00:01.0)
[05/17 17:19:20    511s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1925.1M) ***
[05/17 17:19:20    511s] *** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=0:08:32 mem=1925.1M)
[05/17 17:19:20    511s] Done building cte hold timing graph (fixHold) cpu=0:00:02.8 real=0:00:03.0 totSessionCpu=0:08:32 mem=1925.1M ***
[05/17 17:19:21    512s] Done building hold timer [11967 node(s), 13768 edge(s), 1 view(s)] (fixHold) cpu=0:00:03.1 real=0:00:04.0 totSessionCpu=0:08:32 mem=1940.4M ***
[05/17 17:19:21    512s] Starting delay calculation for Setup views
[05/17 17:19:21    512s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/17 17:19:21    512s] AAE_INFO: resetNetProps viewIdx 0 
[05/17 17:19:21    512s] Starting SI iteration 1 using Infinite Timing Windows
[05/17 17:19:21    512s] #################################################################################
[05/17 17:19:21    512s] # Design Stage: PostRoute
[05/17 17:19:21    512s] # Design Name: mcs4_pad_frame
[05/17 17:19:21    512s] # Design Mode: 45nm
[05/17 17:19:21    512s] # Analysis Mode: MMMC OCV 
[05/17 17:19:21    512s] # Parasitics Mode: SPEF/RCDB 
[05/17 17:19:21    512s] # Signoff Settings: SI On 
[05/17 17:19:21    512s] #################################################################################
[05/17 17:19:21    512s] AAE_INFO: 1 threads acquired from CTE.
[05/17 17:19:21    512s] Setting infinite Tws ...
[05/17 17:19:21    512s] First Iteration Infinite Tw... 
[05/17 17:19:21    512s] Calculate early delays in OCV mode...
[05/17 17:19:21    512s] Calculate late delays in OCV mode...
[05/17 17:19:21    512s] Topological Sorting (REAL = 0:00:00.0, MEM = 1920.4M, InitMEM = 1920.4M)
[05/17 17:19:21    512s] Start delay calculation (fullDC) (1 T). (MEM=1920.4)
[05/17 17:19:21    512s] End AAE Lib Interpolated Model. (MEM=1932.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:19:22    513s] Total number of fetched objects 4577
[05/17 17:19:22    513s] AAE_INFO-618: Total number of nets in the design is 4593,  100.0 percent of the nets selected for SI analysis
[05/17 17:19:22    513s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:19:22    513s] End delay calculation. (MEM=1921.46 CPU=0:00:01.1 REAL=0:00:01.0)
[05/17 17:19:22    513s] End delay calculation (fullDC). (MEM=1921.46 CPU=0:00:01.2 REAL=0:00:01.0)
[05/17 17:19:22    513s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 1921.5M) ***
[05/17 17:19:22    513s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1921.5M)
[05/17 17:19:22    513s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/17 17:19:22    514s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1921.5M)
[05/17 17:19:22    514s] 
[05/17 17:19:22    514s] Executing IPO callback for view pruning ..
[05/17 17:19:22    514s] Starting SI iteration 2
[05/17 17:19:22    514s] Calculate early delays in OCV mode...
[05/17 17:19:22    514s] Calculate late delays in OCV mode...
[05/17 17:19:22    514s] Start delay calculation (fullDC) (1 T). (MEM=1887.67)
[05/17 17:19:22    514s] End AAE Lib Interpolated Model. (MEM=1887.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:19:22    514s] Glitch Analysis: View AnalysisView_WC -- Total Number of Nets Skipped = 26. 
[05/17 17:19:22    514s] Glitch Analysis: View AnalysisView_WC -- Total Number of Nets Analyzed = 4577. 
[05/17 17:19:22    514s] Total number of fetched objects 4577
[05/17 17:19:22    514s] AAE_INFO-618: Total number of nets in the design is 4593,  0.4 percent of the nets selected for SI analysis
[05/17 17:19:22    514s] End delay calculation. (MEM=1932.43 CPU=0:00:00.0 REAL=0:00:00.0)
[05/17 17:19:22    514s] End delay calculation (fullDC). (MEM=1932.43 CPU=0:00:00.1 REAL=0:00:00.0)
[05/17 17:19:22    514s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1932.4M) ***
[05/17 17:19:23    514s] *** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:08:34 mem=1932.4M)
[05/17 17:19:23    514s] Done building cte setup timing graph (fixHold) cpu=0:00:05.2 real=0:00:06.0 totSessionCpu=0:08:34 mem=1932.4M ***
[05/17 17:19:23    514s] *info: category slack lower bound [L 0.0] default
[05/17 17:19:23    514s] *info: category slack lower bound [H 0.0] reg2reg 
[05/17 17:19:23    514s] --------------------------------------------------- 
[05/17 17:19:23    514s]    Setup Violation Summary with Target Slack (0.000 ns)
[05/17 17:19:23    514s] --------------------------------------------------- 
[05/17 17:19:23    514s]          WNS    reg2regWNS
[05/17 17:19:23    514s]    40.188 ns     42.591 ns
[05/17 17:19:23    514s] --------------------------------------------------- 
[05/17 17:19:23    514s]   Timing/DRV Snapshot: (REF)
[05/17 17:19:23    514s]      Weighted WNS: 0.000
[05/17 17:19:23    514s]       All  PG WNS: 0.000
[05/17 17:19:23    514s]       High PG WNS: 0.000
[05/17 17:19:23    514s]       All  PG TNS: 0.000
[05/17 17:19:23    514s]       High PG TNS: 0.000
[05/17 17:19:23    514s]       Low  PG TNS: 0.000
[05/17 17:19:23    514s]          Tran DRV: 0 (3)
[05/17 17:19:23    514s]           Cap DRV: 0 (2)
[05/17 17:19:23    514s]        Fanout DRV: 0 (8)
[05/17 17:19:23    514s]            Glitch: 0 (0)
[05/17 17:19:23    514s]    Category Slack: { [L, 40.188] [H, 42.591] }
[05/17 17:19:23    514s] 
[05/17 17:19:23    514s] 
[05/17 17:19:23    514s] Creating Lib Analyzer ...
[05/17 17:19:23    514s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/17 17:19:23    514s] 
[05/17 17:19:23    514s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/17 17:19:23    514s] Summary for sequential cells identification: 
[05/17 17:19:23    514s]   Identified SBFF number: 104
[05/17 17:19:23    514s]   Identified MBFF number: 16
[05/17 17:19:23    514s]   Identified SB Latch number: 0
[05/17 17:19:23    514s]   Identified MB Latch number: 0
[05/17 17:19:23    514s]   Not identified SBFF number: 16
[05/17 17:19:23    514s]   Not identified MBFF number: 0
[05/17 17:19:23    514s]   Not identified SB Latch number: 0
[05/17 17:19:23    514s]   Not identified MB Latch number: 0
[05/17 17:19:23    514s]   Number of sequential cells which are not FFs: 32
[05/17 17:19:23    514s]  Visiting view : AnalysisView_WC
[05/17 17:19:23    514s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:19:23    514s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:19:23    514s]  Visiting view : AnalysisView_WC
[05/17 17:19:23    514s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:19:23    514s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:19:23    514s] TLC MultiMap info (StdDelay):
[05/17 17:19:23    514s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/17 17:19:23    514s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/17 17:19:23    514s]  Setting StdDelay to: 38ps
[05/17 17:19:23    514s] 
[05/17 17:19:23    514s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/17 17:19:23    514s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/17 17:19:23    514s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/17 17:19:23    514s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/17 17:19:23    514s] 
[05/17 17:19:23    514s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/17 17:19:24    515s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:35 mem=1963.7M
[05/17 17:19:24    515s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:35 mem=1963.7M
[05/17 17:19:24    515s] Creating Lib Analyzer, finished. 
[05/17 17:19:24    515s] OPTC: m1 20.0 20.0
[05/17 17:19:24    515s] Setting latch borrow mode to budget during optimization.
[05/17 17:19:24    515s] 
[05/17 17:19:24    515s] TimeStamp Deleting Cell Server Begin ...
[05/17 17:19:24    515s] Deleting Lib Analyzer.
[05/17 17:19:24    515s] 
[05/17 17:19:24    515s] TimeStamp Deleting Cell Server End ...
[05/17 17:19:24    515s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/17 17:19:24    515s] 
[05/17 17:19:24    515s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/17 17:19:24    515s] Summary for sequential cells identification: 
[05/17 17:19:24    515s]   Identified SBFF number: 104
[05/17 17:19:24    515s]   Identified MBFF number: 16
[05/17 17:19:24    515s]   Identified SB Latch number: 0
[05/17 17:19:24    515s]   Identified MB Latch number: 0
[05/17 17:19:24    515s]   Not identified SBFF number: 16
[05/17 17:19:24    515s]   Not identified MBFF number: 0
[05/17 17:19:24    515s]   Not identified SB Latch number: 0
[05/17 17:19:24    515s]   Not identified MB Latch number: 0
[05/17 17:19:24    515s]   Number of sequential cells which are not FFs: 32
[05/17 17:19:24    515s]  Visiting view : AnalysisView_WC
[05/17 17:19:24    515s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:19:24    515s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:19:24    515s]  Visiting view : AnalysisView_WC
[05/17 17:19:24    515s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:19:24    515s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:19:24    515s] TLC MultiMap info (StdDelay):
[05/17 17:19:24    515s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/17 17:19:24    515s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/17 17:19:24    515s]  Setting StdDelay to: 38ps
[05/17 17:19:24    515s] 
[05/17 17:19:24    515s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/17 17:19:24    515s] 
[05/17 17:19:24    515s] TimeStamp Deleting Cell Server Begin ...
[05/17 17:19:24    515s] 
[05/17 17:19:24    515s] TimeStamp Deleting Cell Server End ...
[05/17 17:19:24    515s] 
[05/17 17:19:24    515s] Creating Lib Analyzer ...
[05/17 17:19:24    515s] 
[05/17 17:19:24    515s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/17 17:19:24    515s] Summary for sequential cells identification: 
[05/17 17:19:24    515s]   Identified SBFF number: 104
[05/17 17:19:24    515s]   Identified MBFF number: 16
[05/17 17:19:24    515s]   Identified SB Latch number: 0
[05/17 17:19:24    515s]   Identified MB Latch number: 0
[05/17 17:19:24    515s]   Not identified SBFF number: 16
[05/17 17:19:24    515s]   Not identified MBFF number: 0
[05/17 17:19:24    515s]   Not identified SB Latch number: 0
[05/17 17:19:24    515s]   Not identified MB Latch number: 0
[05/17 17:19:24    515s]   Number of sequential cells which are not FFs: 32
[05/17 17:19:24    515s]  Visiting view : AnalysisView_WC
[05/17 17:19:24    515s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:19:24    515s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:19:24    515s]  Visiting view : AnalysisView_WC
[05/17 17:19:24    515s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:19:24    515s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:19:24    515s] TLC MultiMap info (StdDelay):
[05/17 17:19:24    515s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/17 17:19:24    515s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/17 17:19:24    515s]  Setting StdDelay to: 38ps
[05/17 17:19:24    515s] 
[05/17 17:19:24    515s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/17 17:19:24    515s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/17 17:19:24    515s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/17 17:19:24    515s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/17 17:19:24    515s] 
[05/17 17:19:24    515s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/17 17:19:25    516s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:36 mem=1963.7M
[05/17 17:19:25    516s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:36 mem=1963.7M
[05/17 17:19:25    516s] Creating Lib Analyzer, finished. 
[05/17 17:19:25    516s] 
[05/17 17:19:25    516s] *Info: minBufDelay = 66.8 ps, libStdDelay = 38.0 ps, minBufSize = 6840000 (5.0)
[05/17 17:19:25    516s] *Info: worst delay setup view: AnalysisView_WC
[05/17 17:19:25    516s] Footprint list for hold buffering (delay unit: ps)
[05/17 17:19:25    516s] =================================================================
[05/17 17:19:25    516s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[05/17 17:19:25    516s] ------------------------------------------------------------------
[05/17 17:19:25    516s] *Info:       66.8       1.00     62.33    5.0  62.29 CLKBUFX2 (A,Y)
[05/17 17:19:25    516s] *Info:       66.8       1.00     62.33    5.0  62.29 BUFX2 (A,Y)
[05/17 17:19:25    516s] *Info:       69.7       1.00     41.47    6.0  41.48 CLKBUFX3 (A,Y)
[05/17 17:19:25    516s] *Info:       69.7       1.00     41.47    6.0  41.48 BUFX3 (A,Y)
[05/17 17:19:25    516s] *Info:       79.0       1.00     31.16    7.0  31.18 CLKBUFX4 (A,Y)
[05/17 17:19:25    516s] *Info:       79.0       1.00     31.16    7.0  31.18 BUFX4 (A,Y)
[05/17 17:19:25    516s] *Info:       70.2       1.00     20.86    9.0  21.02 CLKBUFX6 (A,Y)
[05/17 17:19:25    516s] *Info:       70.2       1.00     20.86    9.0  21.02 BUFX6 (A,Y)
[05/17 17:19:25    516s] *Info:      147.7       1.00    124.41    9.0 124.22 DLY1X1 (A,Y)
[05/17 17:19:25    516s] *Info:       79.1       1.00     16.06   11.0  16.01 CLKBUFX8 (A,Y)
[05/17 17:19:25    516s] *Info:       79.1       1.00     16.06   11.0  16.01 BUFX8 (A,Y)
[05/17 17:19:25    516s] *Info:      190.9       1.00     31.16   11.0  31.18 DLY1X4 (A,Y)
[05/17 17:19:25    516s] *Info:       79.1       1.00     11.03   15.0  10.92 CLKBUFX12 (A,Y)
[05/17 17:19:25    516s] *Info:       79.1       1.00     11.03   15.0  10.92 BUFX12 (A,Y)
[05/17 17:19:25    516s] *Info:      298.4       1.00    124.17   17.0 124.22 DLY2X1 (A,Y)
[05/17 17:19:25    516s] *Info:       79.2       1.00      8.15   20.0   8.38 CLKBUFX16 (A,Y)
[05/17 17:19:25    516s] *Info:       79.2       1.00      8.15   20.0   8.38 BUFX16 (A,Y)
[05/17 17:19:25    516s] *Info:      341.7       1.00     31.16   20.0  31.18 DLY2X4 (A,Y)
[05/17 17:19:25    516s] *Info:       80.3       1.00      6.95   24.0   6.79 BUFX20 (A,Y)
[05/17 17:19:25    516s] *Info:       80.3       1.00      6.95   24.0   6.79 CLKBUFX20 (A,Y)
[05/17 17:19:25    516s] *Info:      449.0       1.00    124.41   24.0 124.22 DLY3X1 (A,Y)
[05/17 17:19:25    516s] *Info:      492.3       1.00     31.16   26.0  31.18 DLY3X4 (A,Y)
[05/17 17:19:25    516s] *Info:      599.6       1.00    124.17   29.0 124.22 DLY4X1 (A,Y)
[05/17 17:19:25    516s] *Info:      643.0       1.00     31.16   31.0  31.18 DLY4X4 (A,Y)
[05/17 17:19:25    516s] =================================================================
[05/17 17:19:25    516s] Hold Timer stdDelay = 38.0ps
[05/17 17:19:25    516s]  Visiting view : AnalysisView_BC
[05/17 17:19:25    516s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/17 17:19:25    516s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/17 17:19:25    516s] Hold Timer stdDelay =  9.9ps (AnalysisView_BC)
[05/17 17:19:25    516s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1963.7M, EPOCH TIME: 1747516765.166860
[05/17 17:19:25    516s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.052, MEM:1963.7M, EPOCH TIME: 1747516765.218903
[05/17 17:19:25    516s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC
Hold views included:
 AnalysisView_BC

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.188  | 42.591  | 40.188  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  1.174  |
|           TNS (ns):| -0.426  | -0.426  |  0.000  |
|    Violating Paths:|   136   |   136   |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      3 (8)       |
|   max_fanout   |      0 (0)       |     0      |      8 (8)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.902%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1563.5M, totSessionCpu=0:08:36 **
[05/17 17:19:25    516s] *** BuildHoldData #2 [finish] : cpu/real = 0:00:07.3/0:00:07.4 (1.0), totSession cpu/real = 0:08:36.4/0:46:22.6 (0.2), mem = 1929.8M
[05/17 17:19:25    516s] 
[05/17 17:19:25    516s] =============================================================================================
[05/17 17:19:25    516s]  Step TAT Report for BuildHoldData #2                                           21.12-s106_1
[05/17 17:19:25    516s] =============================================================================================
[05/17 17:19:25    516s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:19:25    516s] ---------------------------------------------------------------------------------------------
[05/17 17:19:25    516s] [ ViewPruning            ]      6   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.5
[05/17 17:19:25    516s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.2 % )     0:00:00.2 /  0:00:00.1    0.8
[05/17 17:19:25    516s] [ DrvReport              ]      2   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.0
[05/17 17:19:25    516s] [ SlackTraversorInit     ]      3   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.0
[05/17 17:19:25    516s] [ CellServerInit         ]      3   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[05/17 17:19:25    516s] [ LibAnalyzerInit        ]      2   0:00:01.5  (  19.8 % )     0:00:01.5 /  0:00:01.5    1.0
[05/17 17:19:25    516s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:19:25    516s] [ HoldTimerInit          ]      1   0:00:00.2  (   2.1 % )     0:00:00.2 /  0:00:00.1    1.0
[05/17 17:19:25    516s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:19:25    516s] [ HoldTimerNodeList      ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.1
[05/17 17:19:25    516s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:19:25    516s] [ TimingUpdate           ]      4   0:00:00.3  (   4.2 % )     0:00:04.3 /  0:00:04.2    1.0
[05/17 17:19:25    516s] [ FullDelayCalc          ]      2   0:00:04.0  (  53.8 % )     0:00:04.0 /  0:00:03.9    1.0
[05/17 17:19:25    516s] [ TimingReport           ]      2   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    0.8
[05/17 17:19:25    516s] [ MISC                   ]          0:00:00.8  (  11.2 % )     0:00:00.8 /  0:00:00.8    0.9
[05/17 17:19:25    516s] ---------------------------------------------------------------------------------------------
[05/17 17:19:25    516s]  BuildHoldData #2 TOTAL             0:00:07.5  ( 100.0 % )     0:00:07.5 /  0:00:07.3    1.0
[05/17 17:19:25    516s] ---------------------------------------------------------------------------------------------
[05/17 17:19:25    516s] 
[05/17 17:19:25    516s] *** HoldOpt #2 [begin] : totSession cpu/real = 0:08:36.4/0:46:22.6 (0.2), mem = 1929.8M
[05/17 17:19:25    516s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.10379.21
[05/17 17:19:25    516s] #optDebug: Start CG creation (mem=1929.8M)
[05/17 17:19:25    516s]  ...initializing CG  maxDriveDist 1351.515500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 135.151500 
[05/17 17:19:25    516s] (cpu=0:00:00.2, mem=2126.7M)
[05/17 17:19:25    516s]  ...processing cgPrt (cpu=0:00:00.2, mem=2126.7M)
[05/17 17:19:25    516s]  ...processing cgEgp (cpu=0:00:00.2, mem=2126.7M)
[05/17 17:19:25    516s]  ...processing cgPbk (cpu=0:00:00.2, mem=2126.7M)
[05/17 17:19:25    516s]  ...processing cgNrb(cpu=0:00:00.2, mem=2126.7M)
[05/17 17:19:25    516s]  ...processing cgObs (cpu=0:00:00.2, mem=2126.7M)
[05/17 17:19:25    516s]  ...processing cgCon (cpu=0:00:00.2, mem=2126.7M)
[05/17 17:19:25    516s]  ...processing cgPdm (cpu=0:00:00.2, mem=2126.7M)
[05/17 17:19:25    516s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2126.7M)
[05/17 17:19:25    516s] HoldSingleBuffer minRootGain=0.000
[05/17 17:19:25    516s] HoldSingleBuffer minRootGain=0.000
[05/17 17:19:25    516s] HoldSingleBuffer minRootGain=0.000
[05/17 17:19:25    516s] HoldSingleBuffer minRootGain=0.000
[05/17 17:19:25    516s] *info: Run optDesign holdfix with 1 thread.
[05/17 17:19:25    516s] Info: 21 io nets excluded
[05/17 17:19:25    516s] Info: 22 clock nets excluded from IPO operation.
[05/17 17:19:25    516s] --------------------------------------------------- 
[05/17 17:19:25    516s]    Hold Timing Summary  - Initial 
[05/17 17:19:25    516s] --------------------------------------------------- 
[05/17 17:19:25    516s]  Target slack:       0.0000 ns
[05/17 17:19:25    516s]  View: AnalysisView_BC 
[05/17 17:19:25    516s]    WNS:      -0.0099
[05/17 17:19:25    516s]    TNS:      -0.4259
[05/17 17:19:25    516s]    VP :          136
[05/17 17:19:25    516s]    Worst hold path end point: mcs4_core_i4004_tio_board_timing_generator_m11_reg/SI 
[05/17 17:19:25    516s] --------------------------------------------------- 
[05/17 17:19:25    516s] Info: Done creating the CCOpt slew target map.
[05/17 17:19:25    516s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/17 17:19:25    516s] ### Creating PhyDesignMc. totSessionCpu=0:08:37 mem=2145.7M
[05/17 17:19:25    516s] OPERPROF: Starting DPlace-Init at level 1, MEM:2145.7M, EPOCH TIME: 1747516765.580477
[05/17 17:19:25    516s] z: 2, totalTracks: 1
[05/17 17:19:25    516s] z: 4, totalTracks: 1
[05/17 17:19:25    516s] z: 6, totalTracks: 1
[05/17 17:19:25    516s] z: 8, totalTracks: 1
[05/17 17:19:25    516s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/17 17:19:25    516s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2145.7M, EPOCH TIME: 1747516765.587315
[05/17 17:19:25    516s] 
[05/17 17:19:25    516s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:19:25    516s] 
[05/17 17:19:25    516s]  Skipping Bad Lib Cell Checking (CMU) !
[05/17 17:19:25    516s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.035, MEM:2145.7M, EPOCH TIME: 1747516765.622811
[05/17 17:19:25    516s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2145.7M, EPOCH TIME: 1747516765.622938
[05/17 17:19:25    516s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2145.7M, EPOCH TIME: 1747516765.623009
[05/17 17:19:25    516s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2145.7MB).
[05/17 17:19:25    516s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.044, MEM:2145.7M, EPOCH TIME: 1747516765.624115
[05/17 17:19:25    516s] TotalInstCnt at PhyDesignMc Initialization: 4,539
[05/17 17:19:25    516s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:37 mem=2145.7M
[05/17 17:19:25    516s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2145.7M, EPOCH TIME: 1747516765.668712
[05/17 17:19:25    516s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2145.7M, EPOCH TIME: 1747516765.668943
[05/17 17:19:25    516s] 
[05/17 17:19:25    516s] *** Starting Core Fixing (fixHold) cpu=0:00:07.6 real=0:00:08.0 totSessionCpu=0:08:37 mem=2145.7M density=19.902% ***
[05/17 17:19:25    516s] Optimizer Target Slack 0.000 StdDelay is 0.03800  
[05/17 17:19:25    516s] ### Creating RouteCongInterface, started
[05/17 17:19:25    516s] ### Creating LA Mngr. totSessionCpu=0:08:37 mem=2145.7M
[05/17 17:19:25    516s] ### Creating LA Mngr, finished. totSessionCpu=0:08:37 mem=2145.7M
[05/17 17:19:25    516s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.188  | 42.591  | 40.188  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

Density: 19.902%
------------------------------------------------------------------
[05/17 17:19:25    517s] *info: Hold Batch Commit is enabled
[05/17 17:19:25    517s] *info: Levelized Batch Commit is enabled
[05/17 17:19:25    517s] 
[05/17 17:19:25    517s] Phase I ......
[05/17 17:19:25    517s] Executing transform: ECO Safe Resize
[05/17 17:19:25    517s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/17 17:19:25    517s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/17 17:19:25    517s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/17 17:19:25    517s] Worst hold path end point:
[05/17 17:19:25    517s]   mcs4_core_i4004_tio_board_timing_generator_m11_reg/SI
[05/17 17:19:25    517s]     net: FE_PHN1703_mcs4_core_i4004_a32 (nrTerm=2)
[05/17 17:19:25    517s] |   0|  -0.010|    -0.43|     136|          0|       0(     0)|   19.90%|   0:00:00.0|  2145.7M|
[05/17 17:19:26    517s] Worst hold path end point:
[05/17 17:19:26    517s]   mcs4_core_i4004_tio_board_timing_generator_m11_reg/SI
[05/17 17:19:26    517s]     net: FE_PHN1703_mcs4_core_i4004_a32 (nrTerm=2)
[05/17 17:19:26    517s] |   1|  -0.010|    -0.43|     136|          0|       0(     0)|   19.90%|   0:00:01.0|  2145.7M|
[05/17 17:19:26    517s] 
[05/17 17:19:26    517s] Capturing REF for hold ...
[05/17 17:19:26    517s]    Hold Timing Snapshot: (REF)
[05/17 17:19:26    517s]              All PG WNS: -0.010
[05/17 17:19:26    517s]              All PG TNS: -0.426
[05/17 17:19:26    517s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/17 17:19:26    517s] Executing transform: AddBuffer + LegalResize
[05/17 17:19:26    517s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/17 17:19:26    517s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/17 17:19:26    517s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/17 17:19:26    517s] Worst hold path end point:
[05/17 17:19:26    517s]   mcs4_core_i4004_tio_board_timing_generator_m11_reg/SI
[05/17 17:19:26    517s]     net: FE_PHN1703_mcs4_core_i4004_a32 (nrTerm=2)
[05/17 17:19:26    517s] |   0|  -0.010|    -0.43|     136|          0|       0(     0)|   19.90%|   0:00:00.0|  2145.7M|
[05/17 17:19:27    518s] |   1|   0.000|     0.00|       0|         78|       1(     0)|   20.01%|   0:00:01.0|  2153.7M|
[05/17 17:19:27    518s] 
[05/17 17:19:27    518s] Capturing REF for hold ...
[05/17 17:19:27    518s]    Hold Timing Snapshot: (REF)
[05/17 17:19:27    518s]              All PG WNS: 0.000
[05/17 17:19:27    518s]              All PG TNS: 0.000
[05/17 17:19:27    518s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/17 17:19:27    518s] 
[05/17 17:19:27    518s] *info:    Total 78 cells added for Phase I
[05/17 17:19:27    518s] *info:        in which 0 is ripple commits (0.000%)
[05/17 17:19:27    518s] *info:    Total 1 instances resized for Phase I
[05/17 17:19:27    518s] *info:        in which 0 FF resizing 
[05/17 17:19:27    518s] *info:        in which 0 ripple resizing (0.000%)
[05/17 17:19:27    518s] --------------------------------------------------- 
[05/17 17:19:27    518s]    Hold Timing Summary  - Phase I 
[05/17 17:19:27    518s] --------------------------------------------------- 
[05/17 17:19:27    518s]  Target slack:       0.0000 ns
[05/17 17:19:27    518s]  View: AnalysisView_BC 
[05/17 17:19:27    518s]    WNS:       0.0000
[05/17 17:19:27    518s]    TNS:       0.0000
[05/17 17:19:27    518s]    VP :            0
[05/17 17:19:27    518s]    Worst hold path end point: mcs4_core_rom_0_data_out_reg[2]/D 
[05/17 17:19:27    518s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.197  | 42.602  | 40.197  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

Density: 20.010%
------------------------------------------------------------------
[05/17 17:19:27    518s] 
[05/17 17:19:27    518s] *** Finished Core Fixing (fixHold) cpu=0:00:09.2 real=0:00:10.0 totSessionCpu=0:08:38 mem=2153.7M density=20.010% ***
[05/17 17:19:27    518s] 
[05/17 17:19:27    518s] *info:
[05/17 17:19:27    518s] *info: Added a total of 78 cells to fix/reduce hold violation
[05/17 17:19:27    518s] *info:          in which 75 termBuffering
[05/17 17:19:27    518s] *info:          in which 0 dummyBuffering
[05/17 17:19:27    518s] *info:
[05/17 17:19:27    518s] *info: Summary: 
[05/17 17:19:27    518s] *info:           78 cells of type 'CLKBUFX2' (5.0, 	62.286) used
[05/17 17:19:27    518s] *info:
[05/17 17:19:27    518s] *info: Total 1 instances resized
[05/17 17:19:27    518s] *info:       in which 0 FF resizing
[05/17 17:19:27    518s] *info:
[05/17 17:19:27    518s] 
[05/17 17:19:27    518s] *** Finish Post Route Hold Fixing (cpu=0:00:09.2 real=0:00:10.0 totSessionCpu=0:08:38 mem=2153.7M density=20.010%) ***
[05/17 17:19:27    518s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.10379.21
[05/17 17:19:27    518s] **INFO: total 79 insts, 0 nets marked don't touch
[05/17 17:19:27    518s] **INFO: total 79 insts, 0 nets marked don't touch DB property
[05/17 17:19:27    518s] **INFO: total 79 insts, 0 nets unmarked don't touch

[05/17 17:19:27    518s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2134.7M, EPOCH TIME: 1747516767.307293
[05/17 17:19:27    518s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.021, MEM:2047.7M, EPOCH TIME: 1747516767.328701
[05/17 17:19:27    518s] TotalInstCnt at PhyDesignMc Destruction: 4,617
[05/17 17:19:27    518s] *** HoldOpt #2 [finish] : cpu/real = 0:00:01.9/0:00:02.0 (1.0), totSession cpu/real = 0:08:38.3/0:46:24.6 (0.2), mem = 2047.7M
[05/17 17:19:27    518s] 
[05/17 17:19:27    518s] =============================================================================================
[05/17 17:19:27    518s]  Step TAT Report for HoldOpt #2                                                 21.12-s106_1
[05/17 17:19:27    518s] =============================================================================================
[05/17 17:19:27    518s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:19:27    518s] ---------------------------------------------------------------------------------------------
[05/17 17:19:27    518s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[05/17 17:19:27    518s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.0
[05/17 17:19:27    518s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:19:27    518s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.4 % )     0:00:00.1 /  0:00:00.1    0.9
[05/17 17:19:27    518s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   7.9 % )     0:00:00.2 /  0:00:00.2    1.0
[05/17 17:19:27    518s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   9.5 % )     0:00:00.2 /  0:00:00.2    1.0
[05/17 17:19:27    518s] [ OptimizationStep       ]      2   0:00:00.0  (   1.0 % )     0:00:01.2 /  0:00:01.2    1.0
[05/17 17:19:27    518s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.2 % )     0:00:01.1 /  0:00:01.1    1.0
[05/17 17:19:27    518s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:19:27    518s] [ OptEval                ]      2   0:00:00.7  (  34.8 % )     0:00:00.7 /  0:00:00.7    1.0
[05/17 17:19:27    518s] [ OptCommit              ]      2   0:00:00.0  (   1.0 % )     0:00:00.4 /  0:00:00.4    1.0
[05/17 17:19:27    518s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[05/17 17:19:27    518s] [ IncrDelayCalc          ]     22   0:00:00.1  (   6.6 % )     0:00:00.1 /  0:00:00.1    0.9
[05/17 17:19:27    518s] [ HoldReEval             ]      2   0:00:00.2  (   9.6 % )     0:00:00.2 /  0:00:00.2    1.1
[05/17 17:19:27    518s] [ HoldDelayCalc          ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:19:27    518s] [ HoldRefreshTiming      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:19:27    518s] [ HoldValidateSetup      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:19:27    518s] [ HoldValidateHold       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:19:27    518s] [ HoldCollectNode        ]      5   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.1
[05/17 17:19:27    518s] [ HoldSortNodeList       ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:19:27    518s] [ HoldBottleneckCount    ]      3   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.0    0.9
[05/17 17:19:27    518s] [ HoldCacheNodeWeight    ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[05/17 17:19:27    518s] [ HoldBuildSlackGraph    ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:19:27    518s] [ HoldDBCommit           ]      5   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.9
[05/17 17:19:27    518s] [ HoldTimerCalcSummary   ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:19:27    518s] [ TimingUpdate           ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:19:27    518s] [ TimingReport           ]      2   0:00:00.1  (   6.4 % )     0:00:00.1 /  0:00:00.1    1.0
[05/17 17:19:27    518s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.0
[05/17 17:19:27    518s] [ MISC                   ]          0:00:00.1  (   6.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/17 17:19:27    518s] ---------------------------------------------------------------------------------------------
[05/17 17:19:27    518s]  HoldOpt #2 TOTAL                   0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:01.9    1.0
[05/17 17:19:27    518s] ---------------------------------------------------------------------------------------------
[05/17 17:19:27    518s] 
[05/17 17:19:27    518s] **INFO: Skipping refine place as no non-legal commits were detected
[05/17 17:19:27    518s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2047.7M, EPOCH TIME: 1747516767.350355
[05/17 17:19:27    518s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.051, MEM:2047.7M, EPOCH TIME: 1747516767.401107
[05/17 17:19:27    518s] Running postRoute recovery in preEcoRoute mode
[05/17 17:19:27    518s] **optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1670.3M, totSessionCpu=0:08:38 **
[05/17 17:19:27    518s]   DRV Snapshot: (TGT)
[05/17 17:19:27    518s]          Tran DRV: 0 (3)
[05/17 17:19:27    518s]           Cap DRV: 0 (2)
[05/17 17:19:27    518s]        Fanout DRV: 0 (8)
[05/17 17:19:27    518s]            Glitch: 0 (0)
[05/17 17:19:27    518s] Checking DRV degradation...
[05/17 17:19:27    518s] 
[05/17 17:19:27    518s] Recovery Manager:
[05/17 17:19:27    518s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/17 17:19:27    518s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/17 17:19:27    518s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/17 17:19:27    518s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[05/17 17:19:27    518s] 
[05/17 17:19:27    518s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/17 17:19:27    518s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2047.81M, totSessionCpu=0:08:39).
[05/17 17:19:27    518s] **optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1670.3M, totSessionCpu=0:08:39 **
[05/17 17:19:27    518s] 
[05/17 17:19:27    518s]   DRV Snapshot: (REF)
[05/17 17:19:27    518s]          Tran DRV: 0 (3)
[05/17 17:19:27    518s]           Cap DRV: 0 (2)
[05/17 17:19:27    518s]        Fanout DRV: 0 (8)
[05/17 17:19:27    518s]            Glitch: 0 (0)
[05/17 17:19:27    518s] Running refinePlace -preserveRouting true -hardFence false
[05/17 17:19:27    518s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2086.0M, EPOCH TIME: 1747516767.616906
[05/17 17:19:27    518s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2086.0M, EPOCH TIME: 1747516767.617025
[05/17 17:19:27    518s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2086.0M, EPOCH TIME: 1747516767.620049
[05/17 17:19:27    518s] z: 2, totalTracks: 1
[05/17 17:19:27    518s] z: 4, totalTracks: 1
[05/17 17:19:27    518s] z: 6, totalTracks: 1
[05/17 17:19:27    518s] z: 8, totalTracks: 1
[05/17 17:19:27    518s] #spOpts: N=45 gp_ipad=5 hrOri=1 hrSnap=1 
[05/17 17:19:27    518s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2086.0M, EPOCH TIME: 1747516767.626969
[05/17 17:19:27    518s] 
[05/17 17:19:27    518s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:19:27    518s] 
[05/17 17:19:27    518s]  Skipping Bad Lib Cell Checking (CMU) !
[05/17 17:19:27    518s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.035, MEM:2086.0M, EPOCH TIME: 1747516767.661937
[05/17 17:19:27    518s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2086.0M, EPOCH TIME: 1747516767.678568
[05/17 17:19:27    518s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.003, MEM:2086.0M, EPOCH TIME: 1747516767.681620
[05/17 17:19:27    518s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2086.0MB).
[05/17 17:19:27    518s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.040, REAL:0.065, MEM:2086.0M, EPOCH TIME: 1747516767.685257
[05/17 17:19:27    518s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.040, REAL:0.068, MEM:2086.0M, EPOCH TIME: 1747516767.685374
[05/17 17:19:27    518s] TDRefine: refinePlace mode is spiral
[05/17 17:19:27    518s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.10379.15
[05/17 17:19:27    518s] OPERPROF:   Starting RefinePlace at level 2, MEM:2086.0M, EPOCH TIME: 1747516767.685472
[05/17 17:19:27    518s] *** Starting refinePlace (0:08:39 mem=2086.0M) ***
[05/17 17:19:27    518s] Total net bbox length = 7.104e+04 (3.615e+04 3.489e+04) (ext = 2.638e+03)
[05/17 17:19:27    518s] 
[05/17 17:19:27    518s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:19:27    518s] OPERPROF:     Starting PlacementInitRegWireSearchTree at level 3, MEM:2086.0M, EPOCH TIME: 1747516767.691323
[05/17 17:19:27    518s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/17 17:19:27    518s] OPERPROF:     Finished PlacementInitRegWireSearchTree at level 3, CPU:0.000, REAL:0.005, MEM:2086.0M, EPOCH TIME: 1747516767.696770
[05/17 17:19:27    518s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:19:27    518s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:19:27    518s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2086.0M, EPOCH TIME: 1747516767.707927
[05/17 17:19:27    518s] Starting refinePlace ...
[05/17 17:19:27    518s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:19:27    518s] One DDP V2 for no tweak run.
[05/17 17:19:27    518s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:19:27    518s]   Spread Effort: high, post-route mode, useDDP on.
[05/17 17:19:27    518s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2086.0MB) @(0:08:39 - 0:08:39).
[05/17 17:19:27    518s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/17 17:19:27    518s] wireLenOptFixPriorityInst 661 inst fixed
[05/17 17:19:27    518s] 
[05/17 17:19:27    518s] Running Spiral with 1 thread in Normal Mode  fetchWidth=99 
[05/17 17:19:27    518s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/17 17:19:27    518s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/17 17:19:27    518s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/17 17:19:27    518s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2086.0MB) @(0:08:39 - 0:08:39).
[05/17 17:19:27    518s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/17 17:19:27    518s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2086.0MB
[05/17 17:19:27    518s] Statistics of distance of Instance movement in refine placement:
[05/17 17:19:27    518s]   maximum (X+Y) =         0.00 um
[05/17 17:19:27    518s]   mean    (X+Y) =         0.00 um
[05/17 17:19:27    518s] Summary Report:
[05/17 17:19:27    518s] Instances move: 0 (out of 4597 movable)
[05/17 17:19:27    518s] Instances flipped: 0
[05/17 17:19:27    518s] Mean displacement: 0.00 um
[05/17 17:19:27    518s] Max displacement: 0.00 um 
[05/17 17:19:27    518s] Total instances moved : 0
[05/17 17:19:27    518s] Ripped up 0 affected routes.
[05/17 17:19:27    518s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.170, REAL:0.186, MEM:2086.0M, EPOCH TIME: 1747516767.894217
[05/17 17:19:27    518s] Total net bbox length = 7.104e+04 (3.615e+04 3.489e+04) (ext = 2.638e+03)
[05/17 17:19:27    518s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2086.0MB
[05/17 17:19:27    518s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2086.0MB) @(0:08:39 - 0:08:39).
[05/17 17:19:27    518s] *** Finished refinePlace (0:08:39 mem=2086.0M) ***
[05/17 17:19:27    518s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.10379.15
[05/17 17:19:27    518s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.190, REAL:0.213, MEM:2086.0M, EPOCH TIME: 1747516767.898147
[05/17 17:19:27    518s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2086.0M, EPOCH TIME: 1747516767.898280
[05/17 17:19:27    518s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.030, REAL:0.024, MEM:2047.0M, EPOCH TIME: 1747516767.922699
[05/17 17:19:27    518s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.260, REAL:0.306, MEM:2047.0M, EPOCH TIME: 1747516767.922893
[05/17 17:19:27    518s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2047.0M, EPOCH TIME: 1747516767.944961
[05/17 17:19:27    518s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.046, MEM:2047.0M, EPOCH TIME: 1747516767.991428
[05/17 17:19:28    519s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.197  | 42.602  | 40.197  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      3 (8)       |
|   max_fanout   |      0 (0)       |     0      |      8 (8)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 20.010%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 1670.9M, totSessionCpu=0:08:39 **
[05/17 17:19:28    519s] **INFO: flowCheckPoint #3 GlobalDetailRoute
[05/17 17:19:28    519s] -routeWithEco false                       # bool, default=false
[05/17 17:19:28    519s] -routeSelectedNetOnly false               # bool, default=false
[05/17 17:19:28    519s] -routeWithTimingDriven true               # bool, default=false, user setting
[05/17 17:19:28    519s] -routeWithSiDriven true                   # bool, default=false, user setting
[05/17 17:19:28    519s] Existing Dirty Nets : 156
[05/17 17:19:28    519s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[05/17 17:19:28    519s] Reset Dirty Nets : 156
[05/17 17:19:28    519s] *** EcoRoute #1 [begin] : totSession cpu/real = 0:08:39.1/0:46:25.4 (0.2), mem = 2037.6M
[05/17 17:19:28    519s] 
[05/17 17:19:28    519s] globalDetailRoute
[05/17 17:19:28    519s] 
[05/17 17:19:28    519s] #Start globalDetailRoute on Sat May 17 17:19:28 2025
[05/17 17:19:28    519s] #
[05/17 17:19:28    519s] ### Time Record (globalDetailRoute) is installed.
[05/17 17:19:28    519s] ### Time Record (Pre Callback) is installed.
[05/17 17:19:28    519s] Closing parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/mcs4_pad_frame_10379_doi1a1.rcdb.d/mcs4_pad_frame.rcdb.d': 9243 access done (mem: 2018.594M)
[05/17 17:19:28    519s] ### Time Record (Pre Callback) is uninstalled.
[05/17 17:19:28    519s] ### Time Record (DB Import) is installed.
[05/17 17:19:28    519s] ### Time Record (Timing Data Generation) is installed.
[05/17 17:19:28    519s] ### Time Record (Timing Data Generation) is uninstalled.
[05/17 17:19:28    519s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_clear_pad is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:19:28    519s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_clear_pad is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:19:28    519s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:19:28    519s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:19:28    519s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:19:28    519s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:19:28    519s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:19:28    519s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:19:28    519s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:19:28    519s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:19:28    519s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:19:28    519s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:19:28    519s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:19:28    519s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:19:28    519s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:19:28    519s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:19:28    519s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:19:28    519s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:19:28    519s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_p_out0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:19:28    519s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_p_out0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:19:28    519s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/17 17:19:28    519s] #To increase the message display limit, refer to the product command reference manual.
[05/17 17:19:28    519s] ### Net info: total nets: 4671
[05/17 17:19:28    519s] ### Net info: dirty nets: 0
[05/17 17:19:28    519s] ### Net info: marked as disconnected nets: 0
[05/17 17:19:28    519s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[05/17 17:19:28    519s] #num needed restored net=0
[05/17 17:19:28    519s] #need_extraction net=0 (total=4671)
[05/17 17:19:28    519s] ### Net info: fully routed nets: 4548
[05/17 17:19:28    519s] ### Net info: trivial (< 2 pins) nets: 27
[05/17 17:19:28    519s] ### Net info: unrouted nets: 96
[05/17 17:19:28    519s] ### Net info: re-extraction nets: 0
[05/17 17:19:28    519s] ### Net info: ignored nets: 0
[05/17 17:19:28    519s] ### Net info: skip routing nets: 0
[05/17 17:19:28    519s] #WARNING (NRDB-2120) Special net VSS_IOR is missing wiring shapes, will disable tie-net connections to this net.
[05/17 17:19:28    519s] #WARNING (NRDB-2120) Special net VDD_IOR is missing wiring shapes, will disable tie-net connections to this net.
[05/17 17:19:28    519s] ### import design signature (46): route=1083254625 fixed_route=1721144990 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=824034979 dirty_area=0 del_dirty_area=0 cell=2112280741 placement=1331220651 pin_access=1927166410 inst_pattern=1
[05/17 17:19:28    519s] ### Time Record (DB Import) is uninstalled.
[05/17 17:19:28    519s] #NanoRoute Version 21.12-s106_1 NR211128-2235/21_12-UB
[05/17 17:19:28    519s] #RTESIG:78da95d2414bc330140770cf7e8a47b643076ee6bd26697a15bcaa0cf55ab235ed0a6d0a
[05/17 17:19:28    519s] #       497af0db5b118449b7b05cf323effdc37fb5fe7cde0323dc216d03725521bcec0911496f
[05/17 17:19:28    519s] #       8972f94858cd571f4fec7eb57e7d7b27ada0317db0901dc6b17f80facb99a13b426d1b33
[05/17 17:19:28    519s] #       f511828db173ede697175c40f4d39f9e82f5ff88161ae679a5125a48c83a176d6bfd222d
[05/17 17:19:28    519s] #       8500e68fd530d6b6df1d3ac7200bd1cf60992b7dbeeb82415e9e6f783d0f222f6ee248b7
[05/17 17:19:28    519s] #       70492508dc15fce740d6f4a389cb6b4ba9d2d9644169a4f23c8db44060211a571b5fcfbf
[05/17 17:19:28    519s] #       6edd345c9204cc8dce26944cf5626e44d2109f13b253d79eae3781908ae45b98ebb42972
[05/17 17:19:28    519s] #       601767dd7d031dc90380
[05/17 17:19:28    519s] #
[05/17 17:19:28    519s] #Skip comparing routing design signature in db-snapshot flow
[05/17 17:19:28    519s] ### Time Record (Data Preparation) is installed.
[05/17 17:19:28    519s] #RTESIG:78da95d2c14ac430100660cf3ec590dd4305b776a6499b5e05af2a8b7a2dd96dda2db429
[05/17 17:19:28    519s] #       24e9c1b7372a082bdd86cd351f337f26b3d97e3ced8111a6483b875951233cef091149ee
[05/17 17:19:28    519s] #       8872f1405887abf74776bbd9bebcbe912ca05583d3901ca669b887e6d3a8b13f42a35b35
[05/17 17:19:28    519s] #       0f1e9cf6be37dddd2f2f330edece7f7a76dafe23924b08fdaa824b2e20e98dd79db68bb4
[05/17 17:19:28    519s] #       e21c983dd6e3d4e8213df48641e2bc0d609917f23ceb82c1ac3a4fb8fe1ec4acbc8a235d
[05/17 17:19:28    519s] #       c30555c0312db3ef03493b4cca2fc716a288bf4d941447459ec791e408cc79651a659b30
[05/17 17:19:28    519s] #       756de6f192246066323aa2446c2f50ca1cd84fb2f56f0eab132d465918053bf5dd69bd16
[05/17 17:19:28    519s] #       2195d15a98cbb82943f88bbd6ebe00c5fc1038
[05/17 17:19:28    519s] #
[05/17 17:19:28    519s] ### Time Record (Data Preparation) is uninstalled.
[05/17 17:19:28    519s] ### Time Record (Global Routing) is installed.
[05/17 17:19:28    519s] ### Time Record (Global Routing) is uninstalled.
[05/17 17:19:28    519s] #Total number of trivial nets (e.g. < 2 pins) = 48 (skipped).
[05/17 17:19:28    519s] #Total number of routable nets = 4623.
[05/17 17:19:28    519s] #Total number of nets in the design = 4671.
[05/17 17:19:28    519s] #158 routable nets do not have any wires.
[05/17 17:19:28    519s] #4465 routable nets have routed wires.
[05/17 17:19:28    519s] #158 nets will be global routed.
[05/17 17:19:28    519s] #21 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/17 17:19:28    519s] ### Time Record (Data Preparation) is installed.
[05/17 17:19:28    519s] #Start routing data preparation on Sat May 17 17:19:28 2025
[05/17 17:19:28    519s] #
[05/17 17:19:28    519s] #Minimum voltage of a net in the design = 0.000.
[05/17 17:19:28    519s] #Maximum voltage of a net in the design = 1.320.
[05/17 17:19:28    519s] #Voltage range [0.000 - 1.320] has 4664 nets.
[05/17 17:19:28    519s] #Voltage range [0.000 - 0.000] has 5 nets.
[05/17 17:19:28    519s] #Voltage range [0.900 - 1.320] has 2 nets.
[05/17 17:19:28    519s] #Build and mark too close pins for the same net.
[05/17 17:19:28    519s] ### Time Record (Cell Pin Access) is installed.
[05/17 17:19:28    519s] #Initial pin access analysis.
[05/17 17:19:28    519s] #Detail pin access analysis.
[05/17 17:19:28    519s] ### Time Record (Cell Pin Access) is uninstalled.
[05/17 17:19:28    519s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[05/17 17:19:28    519s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/17 17:19:28    519s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/17 17:19:28    519s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/17 17:19:28    519s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/17 17:19:28    519s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/17 17:19:28    519s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/17 17:19:28    519s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/17 17:19:28    519s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/17 17:19:28    519s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[05/17 17:19:28    519s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[05/17 17:19:28    519s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1673.99 (MB), peak = 1706.95 (MB)
[05/17 17:19:28    519s] #Processed 79/0 dirty instances, 79/2 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(79 insts marked dirty, reset pre-exisiting dirty flag on 79 insts, 0 nets marked need extraction)
[05/17 17:19:28    519s] #Regenerating Ggrids automatically.
[05/17 17:19:28    519s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[05/17 17:19:28    519s] #Using automatically generated G-grids.
[05/17 17:19:28    519s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[05/17 17:19:29    520s] #Done routing data preparation.
[05/17 17:19:29    520s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1678.57 (MB), peak = 1706.95 (MB)
[05/17 17:19:29    520s] #Found 0 nets for post-route si or timing fixing.
[05/17 17:19:29    520s] #
[05/17 17:19:29    520s] #Finished routing data preparation on Sat May 17 17:19:29 2025
[05/17 17:19:29    520s] #
[05/17 17:19:29    520s] #Cpu time = 00:00:01
[05/17 17:19:29    520s] #Elapsed time = 00:00:01
[05/17 17:19:29    520s] #Increased memory = 9.90 (MB)
[05/17 17:19:29    520s] #Total memory = 1678.57 (MB)
[05/17 17:19:29    520s] #Peak memory = 1706.95 (MB)
[05/17 17:19:29    520s] #
[05/17 17:19:29    520s] ### Time Record (Data Preparation) is uninstalled.
[05/17 17:19:29    520s] ### Time Record (Global Routing) is installed.
[05/17 17:19:29    520s] #
[05/17 17:19:29    520s] #Start global routing on Sat May 17 17:19:29 2025
[05/17 17:19:29    520s] #
[05/17 17:19:29    520s] #
[05/17 17:19:29    520s] #Start global routing initialization on Sat May 17 17:19:29 2025
[05/17 17:19:29    520s] #
[05/17 17:19:29    520s] #Number of eco nets is 83
[05/17 17:19:29    520s] #
[05/17 17:19:29    520s] #Start global routing data preparation on Sat May 17 17:19:29 2025
[05/17 17:19:29    520s] #
[05/17 17:19:29    520s] ### build_merged_routing_blockage_rect_list starts on Sat May 17 17:19:29 2025 with memory = 1678.68 (MB), peak = 1706.95 (MB)
[05/17 17:19:29    520s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/17 17:19:29    520s] #Start routing resource analysis on Sat May 17 17:19:29 2025
[05/17 17:19:29    520s] #
[05/17 17:19:29    520s] ### init_is_bin_blocked starts on Sat May 17 17:19:29 2025 with memory = 1678.68 (MB), peak = 1706.95 (MB)
[05/17 17:19:29    520s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/17 17:19:29    520s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat May 17 17:19:29 2025 with memory = 1695.58 (MB), peak = 1706.95 (MB)
[05/17 17:19:29    520s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:19:29    520s] ### adjust_flow_cap starts on Sat May 17 17:19:29 2025 with memory = 1696.22 (MB), peak = 1706.95 (MB)
[05/17 17:19:29    520s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:19:29    520s] ### adjust_flow_per_partial_route_obs starts on Sat May 17 17:19:29 2025 with memory = 1696.22 (MB), peak = 1706.95 (MB)
[05/17 17:19:29    520s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:19:29    520s] ### set_via_blocked starts on Sat May 17 17:19:29 2025 with memory = 1696.22 (MB), peak = 1706.95 (MB)
[05/17 17:19:29    520s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:19:29    520s] ### copy_flow starts on Sat May 17 17:19:29 2025 with memory = 1696.22 (MB), peak = 1706.95 (MB)
[05/17 17:19:29    520s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:19:29    520s] #Routing resource analysis is done on Sat May 17 17:19:29 2025
[05/17 17:19:29    520s] #
[05/17 17:19:29    520s] ### report_flow_cap starts on Sat May 17 17:19:29 2025 with memory = 1696.22 (MB), peak = 1706.95 (MB)
[05/17 17:19:29    520s] #  Resource Analysis:
[05/17 17:19:29    520s] #
[05/17 17:19:29    520s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/17 17:19:29    520s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/17 17:19:29    520s] #  --------------------------------------------------------------
[05/17 17:19:29    520s] #  Metal1         H        4648         299      115830     2.74%
[05/17 17:19:29    520s] #  Metal2         V        4664         336      115830     4.31%
[05/17 17:19:29    520s] #  Metal3         H        4773         174      115830     1.73%
[05/17 17:19:29    520s] #  Metal4         V        4642         358      115830     5.17%
[05/17 17:19:29    520s] #  Metal5         H        4850          97      115830     1.51%
[05/17 17:19:29    520s] #  Metal6         V        4979          21      115830     0.11%
[05/17 17:19:29    520s] #  Metal7         H        4946           1      115830     0.00%
[05/17 17:19:29    520s] #  Metal8         V        4999           1      115830     0.00%
[05/17 17:19:29    520s] #  Metal9         H        4947           0      115830     0.00%
[05/17 17:19:29    520s] #  Metal10        V        1999           0      115830     0.00%
[05/17 17:19:29    520s] #  Metal11        H        1976           2      115830     0.04%
[05/17 17:19:29    520s] #  --------------------------------------------------------------
[05/17 17:19:29    520s] #  Total                  47425       2.36%     1274130     1.42%
[05/17 17:19:29    520s] #
[05/17 17:19:29    520s] #  22 nets (0.47%) with 1 preferred extra spacing.
[05/17 17:19:29    520s] #
[05/17 17:19:29    520s] #
[05/17 17:19:29    520s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:19:29    520s] ### analyze_m2_tracks starts on Sat May 17 17:19:29 2025 with memory = 1696.22 (MB), peak = 1706.95 (MB)
[05/17 17:19:29    520s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:19:29    520s] ### report_initial_resource starts on Sat May 17 17:19:29 2025 with memory = 1696.22 (MB), peak = 1706.95 (MB)
[05/17 17:19:29    520s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:19:29    520s] ### mark_pg_pins_accessibility starts on Sat May 17 17:19:29 2025 with memory = 1696.22 (MB), peak = 1706.95 (MB)
[05/17 17:19:29    520s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:19:29    520s] ### set_net_region starts on Sat May 17 17:19:29 2025 with memory = 1696.22 (MB), peak = 1706.95 (MB)
[05/17 17:19:29    520s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:19:29    520s] #
[05/17 17:19:29    520s] #Global routing data preparation is done on Sat May 17 17:19:29 2025
[05/17 17:19:29    520s] #
[05/17 17:19:29    520s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1696.22 (MB), peak = 1706.95 (MB)
[05/17 17:19:29    520s] #
[05/17 17:19:29    520s] ### prepare_level starts on Sat May 17 17:19:29 2025 with memory = 1696.22 (MB), peak = 1706.95 (MB)
[05/17 17:19:29    520s] ### init level 1 starts on Sat May 17 17:19:29 2025 with memory = 1696.22 (MB), peak = 1706.95 (MB)
[05/17 17:19:29    520s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:19:29    520s] ### Level 1 hgrid = 351 X 330
[05/17 17:19:29    520s] ### prepare_level_flow starts on Sat May 17 17:19:29 2025 with memory = 1696.22 (MB), peak = 1706.95 (MB)
[05/17 17:19:29    520s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:19:29    520s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:19:29    520s] #
[05/17 17:19:29    520s] #Global routing initialization is done on Sat May 17 17:19:29 2025
[05/17 17:19:29    520s] #
[05/17 17:19:29    520s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1696.22 (MB), peak = 1706.95 (MB)
[05/17 17:19:29    520s] #
[05/17 17:19:29    520s] #start global routing iteration 1...
[05/17 17:19:30    520s] ### init_flow_edge starts on Sat May 17 17:19:30 2025 with memory = 1696.22 (MB), peak = 1706.95 (MB)
[05/17 17:19:30    520s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:19:30    520s] ### routing at level 1 (topmost level) iter 0
[05/17 17:19:30    520s] ### measure_qor starts on Sat May 17 17:19:30 2025 with memory = 1696.86 (MB), peak = 1706.95 (MB)
[05/17 17:19:30    520s] ### measure_congestion starts on Sat May 17 17:19:30 2025 with memory = 1696.86 (MB), peak = 1706.95 (MB)
[05/17 17:19:30    520s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:19:30    520s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:19:30    520s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1696.61 (MB), peak = 1706.95 (MB)
[05/17 17:19:30    520s] #
[05/17 17:19:30    520s] #start global routing iteration 2...
[05/17 17:19:30    520s] ### routing at level 1 (topmost level) iter 1
[05/17 17:19:30    521s] ### measure_qor starts on Sat May 17 17:19:30 2025 with memory = 1696.86 (MB), peak = 1706.95 (MB)
[05/17 17:19:30    521s] ### measure_congestion starts on Sat May 17 17:19:30 2025 with memory = 1696.86 (MB), peak = 1706.95 (MB)
[05/17 17:19:30    521s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:19:30    521s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:19:30    521s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1696.61 (MB), peak = 1706.95 (MB)
[05/17 17:19:30    521s] #
[05/17 17:19:30    521s] ### route_end starts on Sat May 17 17:19:30 2025 with memory = 1696.61 (MB), peak = 1706.95 (MB)
[05/17 17:19:30    521s] #
[05/17 17:19:30    521s] #Total number of trivial nets (e.g. < 2 pins) = 48 (skipped).
[05/17 17:19:30    521s] #Total number of routable nets = 4623.
[05/17 17:19:30    521s] #Total number of nets in the design = 4671.
[05/17 17:19:30    521s] #
[05/17 17:19:30    521s] #4623 routable nets have routed wires.
[05/17 17:19:30    521s] #21 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/17 17:19:30    521s] #
[05/17 17:19:30    521s] #Routed nets constraints summary:
[05/17 17:19:30    521s] #-----------------------------
[05/17 17:19:30    521s] #        Rules   Unconstrained  
[05/17 17:19:30    521s] #-----------------------------
[05/17 17:19:30    521s] #      Default             158  
[05/17 17:19:30    521s] #-----------------------------
[05/17 17:19:30    521s] #        Total             158  
[05/17 17:19:30    521s] #-----------------------------
[05/17 17:19:30    521s] #
[05/17 17:19:30    521s] #Routing constraints summary of the whole design:
[05/17 17:19:30    521s] #------------------------------------------------
[05/17 17:19:30    521s] #        Rules   Pref Extra Space   Unconstrained  
[05/17 17:19:30    521s] #------------------------------------------------
[05/17 17:19:30    521s] #      Default                 21            4602  
[05/17 17:19:30    521s] #------------------------------------------------
[05/17 17:19:30    521s] #        Total                 21            4602  
[05/17 17:19:30    521s] #------------------------------------------------
[05/17 17:19:30    521s] #
[05/17 17:19:30    521s] ### adjust_flow_per_partial_route_obs starts on Sat May 17 17:19:30 2025 with memory = 1696.61 (MB), peak = 1706.95 (MB)
[05/17 17:19:30    521s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:19:30    521s] ### cal_base_flow starts on Sat May 17 17:19:30 2025 with memory = 1696.61 (MB), peak = 1706.95 (MB)
[05/17 17:19:30    521s] ### init_flow_edge starts on Sat May 17 17:19:30 2025 with memory = 1696.61 (MB), peak = 1706.95 (MB)
[05/17 17:19:30    521s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:19:30    521s] ### cal_flow starts on Sat May 17 17:19:30 2025 with memory = 1696.61 (MB), peak = 1706.95 (MB)
[05/17 17:19:30    521s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:19:30    521s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:19:30    521s] ### report_overcon starts on Sat May 17 17:19:30 2025 with memory = 1696.61 (MB), peak = 1706.95 (MB)
[05/17 17:19:30    521s] #
[05/17 17:19:30    521s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/17 17:19:30    521s] #
[05/17 17:19:30    521s] #                 OverCon          
[05/17 17:19:30    521s] #                  #Gcell    %Gcell
[05/17 17:19:30    521s] #     Layer           (1)   OverCon  Flow/Cap
[05/17 17:19:30    521s] #  ----------------------------------------------
[05/17 17:19:30    521s] #  Metal1        0(0.00%)   (0.00%)     0.04  
[05/17 17:19:30    521s] #  Metal2        0(0.00%)   (0.00%)     0.02  
[05/17 17:19:30    521s] #  Metal3        0(0.00%)   (0.00%)     0.01  
[05/17 17:19:30    521s] #  Metal4        0(0.00%)   (0.00%)     0.01  
[05/17 17:19:30    521s] #  Metal5        0(0.00%)   (0.00%)     0.00  
[05/17 17:19:30    521s] #  Metal6        0(0.00%)   (0.00%)     0.00  
[05/17 17:19:30    521s] #  Metal7        0(0.00%)   (0.00%)     0.00  
[05/17 17:19:30    521s] #  Metal8        0(0.00%)   (0.00%)     0.00  
[05/17 17:19:30    521s] #  Metal9        0(0.00%)   (0.00%)     0.00  
[05/17 17:19:30    521s] #  Metal10       0(0.00%)   (0.00%)     0.00  
[05/17 17:19:30    521s] #  Metal11       0(0.00%)   (0.00%)     0.00  
[05/17 17:19:30    521s] #  ----------------------------------------------
[05/17 17:19:30    521s] #     Total      0(0.00%)   (0.00%)
[05/17 17:19:30    521s] #
[05/17 17:19:30    521s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/17 17:19:30    521s] #  Overflow after GR: 0.00% H + 0.00% V
[05/17 17:19:30    521s] #
[05/17 17:19:30    521s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:19:30    521s] ### cal_base_flow starts on Sat May 17 17:19:30 2025 with memory = 1696.61 (MB), peak = 1706.95 (MB)
[05/17 17:19:30    521s] ### init_flow_edge starts on Sat May 17 17:19:30 2025 with memory = 1696.61 (MB), peak = 1706.95 (MB)
[05/17 17:19:30    521s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:19:30    521s] ### cal_flow starts on Sat May 17 17:19:30 2025 with memory = 1696.61 (MB), peak = 1706.95 (MB)
[05/17 17:19:30    521s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:19:30    521s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:19:30    521s] ### generate_cong_map_content starts on Sat May 17 17:19:30 2025 with memory = 1696.61 (MB), peak = 1706.95 (MB)
[05/17 17:19:30    521s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:19:30    521s] ### update starts on Sat May 17 17:19:30 2025 with memory = 1696.95 (MB), peak = 1706.95 (MB)
[05/17 17:19:30    521s] #Complete Global Routing.
[05/17 17:19:30    521s] #Total number of nets with non-default rule or having extra spacing = 22
[05/17 17:19:30    521s] #Total wire length = 81454 um.
[05/17 17:19:30    521s] #Total half perimeter of net bounding box = 75647 um.
[05/17 17:19:30    521s] #Total wire length on LAYER Metal1 = 1638 um.
[05/17 17:19:30    521s] #Total wire length on LAYER Metal2 = 30170 um.
[05/17 17:19:30    521s] #Total wire length on LAYER Metal3 = 38585 um.
[05/17 17:19:30    521s] #Total wire length on LAYER Metal4 = 10974 um.
[05/17 17:19:30    521s] #Total wire length on LAYER Metal5 = 32 um.
[05/17 17:19:30    521s] #Total wire length on LAYER Metal6 = 2 um.
[05/17 17:19:30    521s] #Total wire length on LAYER Metal7 = 6 um.
[05/17 17:19:30    521s] #Total wire length on LAYER Metal8 = 47 um.
[05/17 17:19:30    521s] #Total wire length on LAYER Metal9 = 0 um.
[05/17 17:19:30    521s] #Total wire length on LAYER Metal10 = 0 um.
[05/17 17:19:30    521s] #Total wire length on LAYER Metal11 = 0 um.
[05/17 17:19:30    521s] #Total number of vias = 25615
[05/17 17:19:30    521s] #Total number of multi-cut vias = 8 (  0.0%)
[05/17 17:19:30    521s] #Total number of single cut vias = 25607 (100.0%)
[05/17 17:19:30    521s] #Up-Via Summary (total 25615):
[05/17 17:19:30    521s] #                   single-cut          multi-cut      Total
[05/17 17:19:30    521s] #-----------------------------------------------------------
[05/17 17:19:30    521s] # Metal1         13080 (100.0%)         1 (  0.0%)      13081
[05/17 17:19:30    521s] # Metal2         10582 (100.0%)         5 (  0.0%)      10587
[05/17 17:19:30    521s] # Metal3          1922 ( 99.9%)         2 (  0.1%)       1924
[05/17 17:19:30    521s] # Metal4            10 (100.0%)         0 (  0.0%)         10
[05/17 17:19:30    521s] # Metal5             5 (100.0%)         0 (  0.0%)          5
[05/17 17:19:30    521s] # Metal6             4 (100.0%)         0 (  0.0%)          4
[05/17 17:19:30    521s] # Metal7             4 (100.0%)         0 (  0.0%)          4
[05/17 17:19:30    521s] #-----------------------------------------------------------
[05/17 17:19:30    521s] #                25607 (100.0%)         8 (  0.0%)      25615 
[05/17 17:19:30    521s] #
[05/17 17:19:30    521s] ### update cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:19:30    521s] ### report_overcon starts on Sat May 17 17:19:30 2025 with memory = 1697.37 (MB), peak = 1706.95 (MB)
[05/17 17:19:30    521s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:19:30    521s] ### report_overcon starts on Sat May 17 17:19:30 2025 with memory = 1697.37 (MB), peak = 1706.95 (MB)
[05/17 17:19:30    521s] #Max overcon = 0 track.
[05/17 17:19:30    521s] #Total overcon = 0.00%.
[05/17 17:19:30    521s] #Worst layer Gcell overcon rate = 0.00%.
[05/17 17:19:30    521s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:19:30    521s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:19:30    521s] ### global_route design signature (49): route=1111587568 net_attr=1324943664
[05/17 17:19:30    521s] #
[05/17 17:19:30    521s] #Global routing statistics:
[05/17 17:19:30    521s] #Cpu time = 00:00:01
[05/17 17:19:30    521s] #Elapsed time = 00:00:01
[05/17 17:19:30    521s] #Increased memory = 18.38 (MB)
[05/17 17:19:30    521s] #Total memory = 1696.95 (MB)
[05/17 17:19:30    521s] #Peak memory = 1706.95 (MB)
[05/17 17:19:30    521s] #
[05/17 17:19:30    521s] #Finished global routing on Sat May 17 17:19:30 2025
[05/17 17:19:30    521s] #
[05/17 17:19:30    521s] #
[05/17 17:19:30    521s] ### Time Record (Global Routing) is uninstalled.
[05/17 17:19:30    521s] ### Time Record (Data Preparation) is installed.
[05/17 17:19:30    521s] ### Time Record (Data Preparation) is uninstalled.
[05/17 17:19:30    521s] ### track-assign external-init starts on Sat May 17 17:19:30 2025 with memory = 1680.05 (MB), peak = 1706.95 (MB)
[05/17 17:19:30    521s] ### Time Record (Track Assignment) is installed.
[05/17 17:19:30    521s] ### Time Record (Track Assignment) is uninstalled.
[05/17 17:19:30    521s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/17 17:19:30    521s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1680.05 (MB), peak = 1706.95 (MB)
[05/17 17:19:30    521s] ### track-assign engine-init starts on Sat May 17 17:19:30 2025 with memory = 1680.05 (MB), peak = 1706.95 (MB)
[05/17 17:19:30    521s] ### Time Record (Track Assignment) is installed.
[05/17 17:19:30    521s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/17 17:19:30    521s] ### track-assign core-engine starts on Sat May 17 17:19:30 2025 with memory = 1680.05 (MB), peak = 1706.95 (MB)
[05/17 17:19:30    521s] #Start Track Assignment.
[05/17 17:19:30    521s] #Done with 62 horizontal wires in 11 hboxes and 52 vertical wires in 11 hboxes.
[05/17 17:19:30    521s] #Done with 1 horizontal wires in 11 hboxes and 5 vertical wires in 11 hboxes.
[05/17 17:19:30    521s] #Complete Track Assignment.
[05/17 17:19:30    521s] #Total number of nets with non-default rule or having extra spacing = 22
[05/17 17:19:30    521s] #Total wire length = 81450 um.
[05/17 17:19:30    521s] #Total half perimeter of net bounding box = 75647 um.
[05/17 17:19:30    521s] #Total wire length on LAYER Metal1 = 1638 um.
[05/17 17:19:30    521s] #Total wire length on LAYER Metal2 = 30170 um.
[05/17 17:19:30    521s] #Total wire length on LAYER Metal3 = 38579 um.
[05/17 17:19:30    521s] #Total wire length on LAYER Metal4 = 10974 um.
[05/17 17:19:30    521s] #Total wire length on LAYER Metal5 = 32 um.
[05/17 17:19:30    521s] #Total wire length on LAYER Metal6 = 2 um.
[05/17 17:19:30    521s] #Total wire length on LAYER Metal7 = 6 um.
[05/17 17:19:30    521s] #Total wire length on LAYER Metal8 = 47 um.
[05/17 17:19:30    521s] #Total wire length on LAYER Metal9 = 0 um.
[05/17 17:19:30    521s] #Total wire length on LAYER Metal10 = 0 um.
[05/17 17:19:30    521s] #Total wire length on LAYER Metal11 = 0 um.
[05/17 17:19:30    521s] #Total number of vias = 25615
[05/17 17:19:30    521s] #Total number of multi-cut vias = 8 (  0.0%)
[05/17 17:19:30    521s] #Total number of single cut vias = 25607 (100.0%)
[05/17 17:19:30    521s] #Up-Via Summary (total 25615):
[05/17 17:19:30    521s] #                   single-cut          multi-cut      Total
[05/17 17:19:30    521s] #-----------------------------------------------------------
[05/17 17:19:30    521s] # Metal1         13080 (100.0%)         1 (  0.0%)      13081
[05/17 17:19:30    521s] # Metal2         10582 (100.0%)         5 (  0.0%)      10587
[05/17 17:19:30    521s] # Metal3          1922 ( 99.9%)         2 (  0.1%)       1924
[05/17 17:19:30    521s] # Metal4            10 (100.0%)         0 (  0.0%)         10
[05/17 17:19:30    521s] # Metal5             5 (100.0%)         0 (  0.0%)          5
[05/17 17:19:30    521s] # Metal6             4 (100.0%)         0 (  0.0%)          4
[05/17 17:19:30    521s] # Metal7             4 (100.0%)         0 (  0.0%)          4
[05/17 17:19:30    521s] #-----------------------------------------------------------
[05/17 17:19:30    521s] #                25607 (100.0%)         8 (  0.0%)      25615 
[05/17 17:19:30    521s] #
[05/17 17:19:31    521s] ### track_assign design signature (52): route=1846340298
[05/17 17:19:31    521s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/17 17:19:31    521s] ### Time Record (Track Assignment) is uninstalled.
[05/17 17:19:31    521s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1680.06 (MB), peak = 1706.95 (MB)
[05/17 17:19:31    521s] #
[05/17 17:19:31    521s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/17 17:19:31    521s] #Cpu time = 00:00:02
[05/17 17:19:31    521s] #Elapsed time = 00:00:03
[05/17 17:19:31    521s] #Increased memory = 11.39 (MB)
[05/17 17:19:31    521s] #Total memory = 1680.06 (MB)
[05/17 17:19:31    521s] #Peak memory = 1706.95 (MB)
[05/17 17:19:31    521s] ### Time Record (Detail Routing) is installed.
[05/17 17:19:31    521s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[05/17 17:19:31    521s] #
[05/17 17:19:31    521s] #Start Detail Routing..
[05/17 17:19:31    521s] #start initial detail routing ...
[05/17 17:19:31    521s] ### Design has 0 dirty nets, 377 dirty-areas)
[05/17 17:19:31    521s] #   Improving pin accessing ...
[05/17 17:19:31    521s] #    elapsed time = 00:00:00, memory = 1680.50 (MB)
[05/17 17:19:32    522s] #    completing 20% with 8 violations
[05/17 17:19:32    522s] #    elapsed time = 00:00:01, memory = 1713.46 (MB)
[05/17 17:19:32    522s] #    completing 30% with 8 violations
[05/17 17:19:32    522s] #    elapsed time = 00:00:01, memory = 1713.66 (MB)
[05/17 17:19:32    523s] #    completing 40% with 10 violations
[05/17 17:19:32    523s] #    elapsed time = 00:00:02, memory = 1717.08 (MB)
[05/17 17:19:32    523s] #    completing 50% with 10 violations
[05/17 17:19:32    523s] #    elapsed time = 00:00:02, memory = 1717.08 (MB)
[05/17 17:19:32    523s] #    completing 60% with 10 violations
[05/17 17:19:32    523s] #    elapsed time = 00:00:02, memory = 1717.09 (MB)
[05/17 17:19:33    524s] #    completing 70% with 21 violations
[05/17 17:19:33    524s] #    elapsed time = 00:00:03, memory = 1718.44 (MB)
[05/17 17:19:33    524s] #    completing 80% with 21 violations
[05/17 17:19:33    524s] #    elapsed time = 00:00:03, memory = 1718.63 (MB)
[05/17 17:19:34    525s] #    completing 90% with 19 violations
[05/17 17:19:34    525s] #    elapsed time = 00:00:04, memory = 1718.74 (MB)
[05/17 17:19:34    525s] #    completing 100% with 19 violations
[05/17 17:19:34    525s] #    elapsed time = 00:00:04, memory = 1719.25 (MB)
[05/17 17:19:34    525s] # ECO: 0.2% of the total area was rechecked for DRC, and 1.9% required routing.
[05/17 17:19:34    525s] #   number of violations = 19
[05/17 17:19:34    525s] #
[05/17 17:19:34    525s] #    By Layer and Type :
[05/17 17:19:34    525s] #	          Short   Totals
[05/17 17:19:34    525s] #	Metal1        3        3
[05/17 17:19:34    525s] #	Metal2       16       16
[05/17 17:19:34    525s] #	Totals       19       19
[05/17 17:19:34    525s] #79 out of 4647 instances (1.7%) need to be verified(marked ipoed), dirty area = 0.0%.
[05/17 17:19:34    525s] #0.0% of the total area is being checked for drcs
[05/17 17:19:34    525s] #0.0% of the total area was checked
[05/17 17:19:34    525s] ### Routing stats: routing = 2.14% drc-check-only = 0.21% dirty-area = 0.21%
[05/17 17:19:34    525s] #   number of violations = 0
[05/17 17:19:34    525s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1681.72 (MB), peak = 1719.46 (MB)
[05/17 17:19:34    525s] #Complete Detail Routing.
[05/17 17:19:34    525s] #Total number of nets with non-default rule or having extra spacing = 22
[05/17 17:19:34    525s] #Total wire length = 81428 um.
[05/17 17:19:34    525s] #Total half perimeter of net bounding box = 75647 um.
[05/17 17:19:34    525s] #Total wire length on LAYER Metal1 = 1613 um.
[05/17 17:19:34    525s] #Total wire length on LAYER Metal2 = 30186 um.
[05/17 17:19:34    525s] #Total wire length on LAYER Metal3 = 38593 um.
[05/17 17:19:34    525s] #Total wire length on LAYER Metal4 = 10949 um.
[05/17 17:19:34    525s] #Total wire length on LAYER Metal5 = 32 um.
[05/17 17:19:34    525s] #Total wire length on LAYER Metal6 = 2 um.
[05/17 17:19:34    525s] #Total wire length on LAYER Metal7 = 6 um.
[05/17 17:19:34    525s] #Total wire length on LAYER Metal8 = 47 um.
[05/17 17:19:34    525s] #Total wire length on LAYER Metal9 = 0 um.
[05/17 17:19:34    525s] #Total wire length on LAYER Metal10 = 0 um.
[05/17 17:19:34    525s] #Total wire length on LAYER Metal11 = 0 um.
[05/17 17:19:34    525s] #Total number of vias = 25733
[05/17 17:19:34    525s] #Total number of multi-cut vias = 8 (  0.0%)
[05/17 17:19:34    525s] #Total number of single cut vias = 25725 (100.0%)
[05/17 17:19:34    525s] #Up-Via Summary (total 25733):
[05/17 17:19:34    525s] #                   single-cut          multi-cut      Total
[05/17 17:19:34    525s] #-----------------------------------------------------------
[05/17 17:19:34    525s] # Metal1         13109 (100.0%)         1 (  0.0%)      13110
[05/17 17:19:34    525s] # Metal2         10673 (100.0%)         5 (  0.0%)      10678
[05/17 17:19:34    525s] # Metal3          1920 ( 99.9%)         2 (  0.1%)       1922
[05/17 17:19:34    525s] # Metal4            10 (100.0%)         0 (  0.0%)         10
[05/17 17:19:34    525s] # Metal5             5 (100.0%)         0 (  0.0%)          5
[05/17 17:19:34    525s] # Metal6             4 (100.0%)         0 (  0.0%)          4
[05/17 17:19:34    525s] # Metal7             4 (100.0%)         0 (  0.0%)          4
[05/17 17:19:34    525s] #-----------------------------------------------------------
[05/17 17:19:34    525s] #                25725 (100.0%)         8 (  0.0%)      25733 
[05/17 17:19:34    525s] #
[05/17 17:19:34    525s] #Total number of DRC violations = 0
[05/17 17:19:35    525s] ### Time Record (Detail Routing) is uninstalled.
[05/17 17:19:35    525s] #Cpu time = 00:00:04
[05/17 17:19:35    525s] #Elapsed time = 00:00:04
[05/17 17:19:35    525s] #Increased memory = 1.66 (MB)
[05/17 17:19:35    525s] #Total memory = 1681.72 (MB)
[05/17 17:19:35    525s] #Peak memory = 1719.46 (MB)
[05/17 17:19:35    525s] ### Time Record (Antenna Fixing) is installed.
[05/17 17:19:35    525s] #
[05/17 17:19:35    525s] #start routing for process antenna violation fix ...
[05/17 17:19:35    525s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[05/17 17:19:35    526s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1680.55 (MB), peak = 1719.46 (MB)
[05/17 17:19:35    526s] #
[05/17 17:19:35    526s] #Total number of nets with non-default rule or having extra spacing = 22
[05/17 17:19:35    526s] #Total wire length = 81428 um.
[05/17 17:19:35    526s] #Total half perimeter of net bounding box = 75647 um.
[05/17 17:19:35    526s] #Total wire length on LAYER Metal1 = 1613 um.
[05/17 17:19:35    526s] #Total wire length on LAYER Metal2 = 30186 um.
[05/17 17:19:35    526s] #Total wire length on LAYER Metal3 = 38593 um.
[05/17 17:19:35    526s] #Total wire length on LAYER Metal4 = 10949 um.
[05/17 17:19:35    526s] #Total wire length on LAYER Metal5 = 32 um.
[05/17 17:19:35    526s] #Total wire length on LAYER Metal6 = 2 um.
[05/17 17:19:35    526s] #Total wire length on LAYER Metal7 = 6 um.
[05/17 17:19:35    526s] #Total wire length on LAYER Metal8 = 47 um.
[05/17 17:19:35    526s] #Total wire length on LAYER Metal9 = 0 um.
[05/17 17:19:35    526s] #Total wire length on LAYER Metal10 = 0 um.
[05/17 17:19:35    526s] #Total wire length on LAYER Metal11 = 0 um.
[05/17 17:19:35    526s] #Total number of vias = 25733
[05/17 17:19:35    526s] #Total number of multi-cut vias = 8 (  0.0%)
[05/17 17:19:35    526s] #Total number of single cut vias = 25725 (100.0%)
[05/17 17:19:35    526s] #Up-Via Summary (total 25733):
[05/17 17:19:35    526s] #                   single-cut          multi-cut      Total
[05/17 17:19:35    526s] #-----------------------------------------------------------
[05/17 17:19:35    526s] # Metal1         13109 (100.0%)         1 (  0.0%)      13110
[05/17 17:19:35    526s] # Metal2         10673 (100.0%)         5 (  0.0%)      10678
[05/17 17:19:35    526s] # Metal3          1920 ( 99.9%)         2 (  0.1%)       1922
[05/17 17:19:35    526s] # Metal4            10 (100.0%)         0 (  0.0%)         10
[05/17 17:19:35    526s] # Metal5             5 (100.0%)         0 (  0.0%)          5
[05/17 17:19:35    526s] # Metal6             4 (100.0%)         0 (  0.0%)          4
[05/17 17:19:35    526s] # Metal7             4 (100.0%)         0 (  0.0%)          4
[05/17 17:19:35    526s] #-----------------------------------------------------------
[05/17 17:19:35    526s] #                25725 (100.0%)         8 (  0.0%)      25733 
[05/17 17:19:35    526s] #
[05/17 17:19:35    526s] #Total number of DRC violations = 0
[05/17 17:19:35    526s] #Total number of process antenna violations = 0
[05/17 17:19:35    526s] #Total number of net violated process antenna rule = 0
[05/17 17:19:35    526s] #
[05/17 17:19:35    526s] #
[05/17 17:19:35    526s] #Total number of nets with non-default rule or having extra spacing = 22
[05/17 17:19:35    526s] #Total wire length = 81428 um.
[05/17 17:19:35    526s] #Total half perimeter of net bounding box = 75647 um.
[05/17 17:19:35    526s] #Total wire length on LAYER Metal1 = 1613 um.
[05/17 17:19:35    526s] #Total wire length on LAYER Metal2 = 30186 um.
[05/17 17:19:35    526s] #Total wire length on LAYER Metal3 = 38593 um.
[05/17 17:19:35    526s] #Total wire length on LAYER Metal4 = 10949 um.
[05/17 17:19:35    526s] #Total wire length on LAYER Metal5 = 32 um.
[05/17 17:19:35    526s] #Total wire length on LAYER Metal6 = 2 um.
[05/17 17:19:35    526s] #Total wire length on LAYER Metal7 = 6 um.
[05/17 17:19:35    526s] #Total wire length on LAYER Metal8 = 47 um.
[05/17 17:19:35    526s] #Total wire length on LAYER Metal9 = 0 um.
[05/17 17:19:35    526s] #Total wire length on LAYER Metal10 = 0 um.
[05/17 17:19:35    526s] #Total wire length on LAYER Metal11 = 0 um.
[05/17 17:19:35    526s] #Total number of vias = 25733
[05/17 17:19:35    526s] #Total number of multi-cut vias = 8 (  0.0%)
[05/17 17:19:35    526s] #Total number of single cut vias = 25725 (100.0%)
[05/17 17:19:35    526s] #Up-Via Summary (total 25733):
[05/17 17:19:35    526s] #                   single-cut          multi-cut      Total
[05/17 17:19:35    526s] #-----------------------------------------------------------
[05/17 17:19:35    526s] # Metal1         13109 (100.0%)         1 (  0.0%)      13110
[05/17 17:19:36    526s] # Metal2         10673 (100.0%)         5 (  0.0%)      10678
[05/17 17:19:36    526s] # Metal3          1920 ( 99.9%)         2 (  0.1%)       1922
[05/17 17:19:36    526s] # Metal4            10 (100.0%)         0 (  0.0%)         10
[05/17 17:19:36    526s] # Metal5             5 (100.0%)         0 (  0.0%)          5
[05/17 17:19:36    526s] # Metal6             4 (100.0%)         0 (  0.0%)          4
[05/17 17:19:36    526s] # Metal7             4 (100.0%)         0 (  0.0%)          4
[05/17 17:19:36    526s] #-----------------------------------------------------------
[05/17 17:19:36    526s] #                25725 (100.0%)         8 (  0.0%)      25733 
[05/17 17:19:36    526s] #
[05/17 17:19:36    526s] #Total number of DRC violations = 0
[05/17 17:19:36    526s] #Total number of process antenna violations = 0
[05/17 17:19:36    526s] #Total number of net violated process antenna rule = 0
[05/17 17:19:36    526s] #
[05/17 17:19:36    526s] ### Time Record (Antenna Fixing) is uninstalled.
[05/17 17:19:36    526s] #detailRoute Statistics:
[05/17 17:19:36    526s] #Cpu time = 00:00:05
[05/17 17:19:36    526s] #Elapsed time = 00:00:05
[05/17 17:19:36    526s] #Increased memory = 0.49 (MB)
[05/17 17:19:36    526s] #Total memory = 1680.55 (MB)
[05/17 17:19:36    526s] #Peak memory = 1719.46 (MB)
[05/17 17:19:36    526s] #Skip updating routing design signature in db-snapshot flow
[05/17 17:19:36    526s] ### global_detail_route design signature (61): route=969581728 flt_obj=0 vio=1905142130 shield_wire=1
[05/17 17:19:36    526s] ### Time Record (DB Export) is installed.
[05/17 17:19:36    526s] ### export design design signature (62): route=969581728 fixed_route=1721144990 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=1903105073 dirty_area=0 del_dirty_area=0 cell=2112280741 placement=1331220651 pin_access=1632227143 inst_pattern=1
[05/17 17:19:36    526s] #	no debugging net set
[05/17 17:19:36    526s] ### Time Record (DB Export) is uninstalled.
[05/17 17:19:36    526s] ### Time Record (Post Callback) is installed.
[05/17 17:19:36    526s] ### Time Record (Post Callback) is uninstalled.
[05/17 17:19:36    526s] #
[05/17 17:19:36    526s] #globalDetailRoute statistics:
[05/17 17:19:36    526s] #Cpu time = 00:00:08
[05/17 17:19:36    526s] #Elapsed time = 00:00:08
[05/17 17:19:36    526s] #Increased memory = -56.12 (MB)
[05/17 17:19:36    526s] #Total memory = 1614.75 (MB)
[05/17 17:19:36    526s] #Peak memory = 1719.46 (MB)
[05/17 17:19:36    526s] #Number of warnings = 23
[05/17 17:19:36    526s] #Total number of warnings = 113
[05/17 17:19:36    526s] #Number of fails = 0
[05/17 17:19:36    526s] #Total number of fails = 0
[05/17 17:19:36    526s] #Complete globalDetailRoute on Sat May 17 17:19:36 2025
[05/17 17:19:36    526s] #
[05/17 17:19:36    526s] ### import design signature (63): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1632227143 inst_pattern=1
[05/17 17:19:36    526s] ### Time Record (globalDetailRoute) is uninstalled.
[05/17 17:19:36    526s] ### 
[05/17 17:19:36    526s] ###   Scalability Statistics
[05/17 17:19:36    526s] ### 
[05/17 17:19:36    526s] ### --------------------------------+----------------+----------------+----------------+
[05/17 17:19:36    526s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[05/17 17:19:36    526s] ### --------------------------------+----------------+----------------+----------------+
[05/17 17:19:36    526s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/17 17:19:36    526s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/17 17:19:36    526s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[05/17 17:19:36    526s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[05/17 17:19:36    526s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[05/17 17:19:36    526s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[05/17 17:19:36    526s] ###   Data Preparation              |        00:00:01|        00:00:01|             0.9|
[05/17 17:19:36    526s] ###   Global Routing                |        00:00:01|        00:00:01|             0.9|
[05/17 17:19:36    526s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[05/17 17:19:36    526s] ###   Detail Routing                |        00:00:04|        00:00:04|             1.0|
[05/17 17:19:36    526s] ###   Antenna Fixing                |        00:00:01|        00:00:01|             1.0|
[05/17 17:19:36    526s] ###   Entire Command                |        00:00:08|        00:00:08|             0.9|
[05/17 17:19:36    526s] ### --------------------------------+----------------+----------------+----------------+
[05/17 17:19:36    526s] ### 
[05/17 17:19:36    526s] *** EcoRoute #1 [finish] : cpu/real = 0:00:07.7/0:00:08.1 (0.9), totSession cpu/real = 0:08:46.8/0:46:33.5 (0.2), mem = 1989.1M
[05/17 17:19:36    526s] 
[05/17 17:19:36    526s] =============================================================================================
[05/17 17:19:36    526s]  Step TAT Report for EcoRoute #1                                                21.12-s106_1
[05/17 17:19:36    526s] =============================================================================================
[05/17 17:19:36    526s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:19:36    526s] ---------------------------------------------------------------------------------------------
[05/17 17:19:36    526s] [ GlobalRoute            ]      1   0:00:01.1  (  13.2 % )     0:00:01.1 /  0:00:00.9    0.9
[05/17 17:19:36    526s] [ DetailRoute            ]      1   0:00:03.9  (  48.3 % )     0:00:03.9 /  0:00:03.9    1.0
[05/17 17:19:36    526s] [ MISC                   ]          0:00:03.1  (  38.4 % )     0:00:03.1 /  0:00:02.9    0.9
[05/17 17:19:36    526s] ---------------------------------------------------------------------------------------------
[05/17 17:19:36    526s]  EcoRoute #1 TOTAL                  0:00:08.1  ( 100.0 % )     0:00:08.1 /  0:00:07.7    0.9
[05/17 17:19:36    526s] ---------------------------------------------------------------------------------------------
[05/17 17:19:36    526s] 
[05/17 17:19:36    526s] **optDesign ... cpu = 0:00:20, real = 0:00:21, mem = 1614.6M, totSessionCpu=0:08:47 **
[05/17 17:19:36    526s] New Signature Flow (restoreNanoRouteOptions) ....
[05/17 17:19:36    526s] **INFO: flowCheckPoint #4 PostEcoSummary
[05/17 17:19:36    526s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[05/17 17:19:36    526s] 
[05/17 17:19:36    526s] Trim Metal Layers:
[05/17 17:19:36    526s] LayerId::1 widthSet size::1
[05/17 17:19:36    526s] LayerId::2 widthSet size::1
[05/17 17:19:36    526s] LayerId::3 widthSet size::1
[05/17 17:19:36    526s] LayerId::4 widthSet size::1
[05/17 17:19:36    526s] LayerId::5 widthSet size::1
[05/17 17:19:36    526s] LayerId::6 widthSet size::1
[05/17 17:19:36    526s] LayerId::7 widthSet size::1
[05/17 17:19:36    526s] LayerId::8 widthSet size::1
[05/17 17:19:36    526s] LayerId::9 widthSet size::1
[05/17 17:19:36    526s] LayerId::10 widthSet size::1
[05/17 17:19:36    526s] LayerId::11 widthSet size::1
[05/17 17:19:36    526s] eee: pegSigSF::1.070000
[05/17 17:19:36    526s] Initializing multi-corner resistance tables ...
[05/17 17:19:36    526s] eee: l::1 avDens::0.097720 usedTrk::4678.856430 availTrk::47880.000000 sigTrk::4678.856430
[05/17 17:19:36    526s] eee: l::2 avDens::0.047744 usedTrk::2245.174560 availTrk::47025.000000 sigTrk::2245.174560
[05/17 17:19:36    526s] eee: l::3 avDens::0.053145 usedTrk::2463.256726 availTrk::46350.000000 sigTrk::2463.256726
[05/17 17:19:36    526s] eee: l::4 avDens::0.023651 usedTrk::958.517546 availTrk::40527.000000 sigTrk::958.517546
[05/17 17:19:36    526s] eee: l::5 avDens::0.011373 usedTrk::165.813158 availTrk::14580.000000 sigTrk::165.813158
[05/17 17:19:36    526s] eee: l::6 avDens::0.022373 usedTrk::80.342690 availTrk::3591.000000 sigTrk::80.342690
[05/17 17:19:36    526s] eee: l::7 avDens::0.003011 usedTrk::0.812865 availTrk::270.000000 sigTrk::0.812865
[05/17 17:19:36    526s] eee: l::8 avDens::0.008025 usedTrk::2.744444 availTrk::342.000000 sigTrk::2.744444
[05/17 17:19:36    526s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:19:36    526s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:19:36    526s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:19:36    526s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.100322 ; aWlH: 0.000000 ; Pmax: 0.808100 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/17 17:19:36    526s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_clear_pad is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:19:36    526s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_clear_pad is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:19:36    526s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:19:36    526s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:19:36    526s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:19:36    526s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:19:36    526s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:19:36    526s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:19:36    526s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:19:36    526s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:19:36    526s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:19:36    526s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:19:36    526s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:19:36    526s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:19:36    526s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:19:36    526s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:19:36    526s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:19:36    526s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:19:36    526s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_p_out0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:19:36    526s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_p_out0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:19:36    526s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/17 17:19:36    526s] #To increase the message display limit, refer to the product command reference manual.
[05/17 17:19:36    526s] ### Net info: total nets: 4671
[05/17 17:19:36    526s] ### Net info: dirty nets: 0
[05/17 17:19:36    526s] ### Net info: marked as disconnected nets: 0
[05/17 17:19:36    526s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[05/17 17:19:36    527s] #num needed restored net=0
[05/17 17:19:36    527s] #need_extraction net=0 (total=4671)
[05/17 17:19:36    527s] ### Net info: fully routed nets: 4623
[05/17 17:19:36    527s] ### Net info: trivial (< 2 pins) nets: 27
[05/17 17:19:36    527s] ### Net info: unrouted nets: 21
[05/17 17:19:36    527s] ### Net info: re-extraction nets: 0
[05/17 17:19:36    527s] ### Net info: ignored nets: 0
[05/17 17:19:36    527s] ### Net info: skip routing nets: 0
[05/17 17:19:36    527s] #WARNING (NRDB-2120) Special net VSS_IOR is missing wiring shapes, will disable tie-net connections to this net.
[05/17 17:19:36    527s] #WARNING (NRDB-2120) Special net VDD_IOR is missing wiring shapes, will disable tie-net connections to this net.
[05/17 17:19:36    527s] ### import design signature (64): route=2042921504 fixed_route=2042921504 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=1542682539 dirty_area=0 del_dirty_area=0 cell=2112280741 placement=1331220651 pin_access=1632227143 inst_pattern=1
[05/17 17:19:36    527s] #Extract in post route mode
[05/17 17:19:36    527s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[05/17 17:19:36    527s] #Fast data preparation for tQuantus.
[05/17 17:19:36    527s] #Start routing data preparation on Sat May 17 17:19:36 2025
[05/17 17:19:36    527s] #
[05/17 17:19:36    527s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[05/17 17:19:36    527s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/17 17:19:36    527s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/17 17:19:36    527s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/17 17:19:36    527s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/17 17:19:36    527s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/17 17:19:36    527s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/17 17:19:36    527s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/17 17:19:36    527s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/17 17:19:36    527s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[05/17 17:19:36    527s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[05/17 17:19:36    527s] #Regenerating Ggrids automatically.
[05/17 17:19:36    527s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[05/17 17:19:36    527s] #Using automatically generated G-grids.
[05/17 17:19:36    527s] #Done routing data preparation.
[05/17 17:19:36    527s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1616.25 (MB), peak = 1719.46 (MB)
[05/17 17:19:36    527s] #
[05/17 17:19:36    527s] #Start tQuantus RC extraction...
[05/17 17:19:36    527s] #Start building rc corner(s)...
[05/17 17:19:36    527s] #Number of RC Corner = 2
[05/17 17:19:36    527s] #Corner RC_Extraction_WC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
[05/17 17:19:36    527s] #Corner RC_Extraction_BC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
[05/17 17:19:36    527s] #METAL_1 -> Metal1 (1)
[05/17 17:19:36    527s] #METAL_2 -> Metal2 (2)
[05/17 17:19:36    527s] #METAL_3 -> Metal3 (3)
[05/17 17:19:36    527s] #METAL_4 -> Metal4 (4)
[05/17 17:19:36    527s] #METAL_5 -> Metal5 (5)
[05/17 17:19:36    527s] #METAL_6 -> Metal6 (6)
[05/17 17:19:36    527s] #METAL_7 -> Metal7 (7)
[05/17 17:19:36    527s] #METAL_8 -> Metal8 (8)
[05/17 17:19:36    527s] #METAL_9 -> Metal9 (9)
[05/17 17:19:36    527s] #METAL_10 -> Metal10 (10)
[05/17 17:19:36    527s] #METAL_11 -> Metal11 (11)
[05/17 17:19:36    527s] #SADV-On
[05/17 17:19:36    527s] # Corner(s) : 
[05/17 17:19:36    527s] #RC_Extraction_WC [25.00] 
[05/17 17:19:36    527s] #RC_Extraction_BC [25.00]
[05/17 17:19:37    528s] # Corner id: 0
[05/17 17:19:37    528s] # Layout Scale: 1.000000
[05/17 17:19:37    528s] # Has Metal Fill model: yes
[05/17 17:19:37    528s] # Temperature was set
[05/17 17:19:37    528s] # Temperature : 25.000000
[05/17 17:19:37    528s] # Ref. Temp   : 25.000000
[05/17 17:19:37    528s] # Corner id: 1
[05/17 17:19:37    528s] # Layout Scale: 1.000000
[05/17 17:19:37    528s] # Has Metal Fill model: yes
[05/17 17:19:37    528s] # Temperature was set
[05/17 17:19:37    528s] # Temperature : 25.000000
[05/17 17:19:37    528s] # Ref. Temp   : 25.000000
[05/17 17:19:37    528s] #SADV-Off
[05/17 17:19:37    528s] #total pattern=286 [11, 792]
[05/17 17:19:37    528s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/17 17:19:37    528s] #found CAPMODEL /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
[05/17 17:19:37    528s] #found RESMODEL /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 
[05/17 17:19:37    528s] #number model r/c [1,1] [11,792] read
[05/17 17:19:38    528s] #0 rcmodel(s) requires rebuild
[05/17 17:19:38    528s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1618.23 (MB), peak = 1719.46 (MB)
[05/17 17:19:38    528s] #Finish check_net_pin_list step Enter extract
[05/17 17:19:38    528s] #Start init net ripin tree building
[05/17 17:19:38    528s] #Finish init net ripin tree building
[05/17 17:19:38    528s] #Cpu time = 00:00:00
[05/17 17:19:38    528s] #Elapsed time = 00:00:00
[05/17 17:19:38    528s] #Increased memory = 0.00 (MB)
[05/17 17:19:38    528s] #Total memory = 1618.23 (MB)
[05/17 17:19:38    528s] #Peak memory = 1719.46 (MB)
[05/17 17:19:38    528s] #begin processing metal fill model file
[05/17 17:19:38    528s] #end processing metal fill model file
[05/17 17:19:38    528s] #Length limit = 200 pitches
[05/17 17:19:38    528s] #opt mode = 2
[05/17 17:19:38    528s] #Finish check_net_pin_list step Fix net pin list
[05/17 17:19:38    528s] #Start generate extraction boxes.
[05/17 17:19:38    528s] #
[05/17 17:19:38    528s] #Extract using 30 x 30 Hboxes
[05/17 17:19:38    528s] #13x12 initial hboxes
[05/17 17:19:38    528s] #Use area based hbox pruning.
[05/17 17:19:38    528s] #0/0 hboxes pruned.
[05/17 17:19:38    528s] #Complete generating extraction boxes.
[05/17 17:19:38    528s] #Extract 30 hboxes with single thread on machine with  Xeon 2.50GHz 36608KB Cache 4CPU...
[05/17 17:19:38    528s] #Process 0 special clock nets for rc extraction
[05/17 17:19:38    528s] #Total 4618 nets were built. 168 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/17 17:19:44    534s] #Run Statistics for Extraction:
[05/17 17:19:44    534s] #   Cpu time = 00:00:06, elapsed time = 00:00:06 .
[05/17 17:19:44    534s] #   Increased memory =    34.21 (MB), total memory =  1652.54 (MB), peak memory =  1719.46 (MB)
[05/17 17:19:44    534s] #Register nets and terms for rcdb /tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/nr10379_9WzJ7o.rcdb.d
[05/17 17:19:45    534s] #Finish registering nets and terms for rcdb.
[05/17 17:19:45    534s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1631.18 (MB), peak = 1719.46 (MB)
[05/17 17:19:45    534s] #RC Statistics: 19770 Res, 11423 Ground Cap, 3449 XCap (Edge to Edge)
[05/17 17:19:45    534s] #RC V/H edge ratio: 0.48, Avg V/H Edge Length: 4845.83 (10361), Avg L-Edge Length: 10245.30 (5212)
[05/17 17:19:45    534s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/nr10379_9WzJ7o.rcdb.d.
[05/17 17:19:45    534s] #Start writing RC data.
[05/17 17:19:45    534s] #Finish writing RC data
[05/17 17:19:45    534s] #Finish writing rcdb with 24414 nodes, 19796 edges, and 7020 xcaps
[05/17 17:19:45    534s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1626.96 (MB), peak = 1719.46 (MB)
[05/17 17:19:45    534s] Restoring parasitic data from file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/nr10379_9WzJ7o.rcdb.d' ...
[05/17 17:19:45    534s] Opening parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/nr10379_9WzJ7o.rcdb.d' for reading (mem: 1998.195M)
[05/17 17:19:45    534s] Reading RCDB with compressed RC data.
[05/17 17:19:45    534s] Opening parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/nr10379_9WzJ7o.rcdb.d' for content verification (mem: 1998.195M)
[05/17 17:19:45    534s] Reading RCDB with compressed RC data.
[05/17 17:19:45    534s] Closing parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/nr10379_9WzJ7o.rcdb.d': 0 access done (mem: 1998.195M)
[05/17 17:19:45    534s] Closing parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/nr10379_9WzJ7o.rcdb.d': 0 access done (mem: 1998.195M)
[05/17 17:19:45    534s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1998.195M)
[05/17 17:19:45    534s] Following multi-corner parasitics specified:
[05/17 17:19:45    534s] 	/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/nr10379_9WzJ7o.rcdb.d (rcdb)
[05/17 17:19:45    534s] Opening parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/nr10379_9WzJ7o.rcdb.d' for reading (mem: 1998.195M)
[05/17 17:19:45    534s] Reading RCDB with compressed RC data.
[05/17 17:19:45    534s] 		Cell mcs4_pad_frame has rcdb /tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/nr10379_9WzJ7o.rcdb.d specified
[05/17 17:19:45    534s] Cell mcs4_pad_frame, hinst 
[05/17 17:19:45    534s] processing rcdb (/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/nr10379_9WzJ7o.rcdb.d) for hinst (top) of cell (mcs4_pad_frame);
[05/17 17:19:45    535s] Closing parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/nr10379_9WzJ7o.rcdb.d': 0 access done (mem: 1998.195M)
[05/17 17:19:45    535s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1998.195M)
[05/17 17:19:45    535s] Opening parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/mcs4_pad_frame_10379_ePiGcn.rcdb.d/mcs4_pad_frame.rcdb.d' for reading (mem: 1998.195M)
[05/17 17:19:45    535s] Reading RCDB with compressed RC data.
[05/17 17:19:45    535s] Closing parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/mcs4_pad_frame_10379_ePiGcn.rcdb.d/mcs4_pad_frame.rcdb.d': 0 access done (mem: 2006.199M)
[05/17 17:19:45    535s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:00.0, current mem=2006.199M)
[05/17 17:19:45    535s] Done read_parasitics... (cpu: 0:00:00.4 real: 0:00:00.0 mem: 2006.199M)
[05/17 17:19:45    535s] #
[05/17 17:19:45    535s] #Restore RCDB.
[05/17 17:19:45    535s] #
[05/17 17:19:45    535s] #Complete tQuantus RC extraction.
[05/17 17:19:45    535s] #Cpu time = 00:00:08
[05/17 17:19:45    535s] #Elapsed time = 00:00:09
[05/17 17:19:45    535s] #Increased memory = 11.34 (MB)
[05/17 17:19:45    535s] #Total memory = 1627.59 (MB)
[05/17 17:19:45    535s] #Peak memory = 1719.46 (MB)
[05/17 17:19:45    535s] #
[05/17 17:19:45    535s] #168 inserted nodes are removed
[05/17 17:19:45    535s] ### export design design signature (66): route=2037440617 fixed_route=2037440617 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=1954764339 dirty_area=0 del_dirty_area=0 cell=2112280741 placement=1331220651 pin_access=1632227143 inst_pattern=1
[05/17 17:19:45    535s] #	no debugging net set
[05/17 17:19:45    535s] ### import design signature (67): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1632227143 inst_pattern=1
[05/17 17:19:45    535s] #Start Inst Signature in MT(0)
[05/17 17:19:45    535s] #Start Net Signature in MT(11921109)
[05/17 17:19:45    535s] #Calculate SNet Signature in MT (40316024)
[05/17 17:19:45    535s] #Run time and memory report for RC extraction:
[05/17 17:19:45    535s] #RC extraction running on  Xeon 2.50GHz 36608KB Cache 4CPU.
[05/17 17:19:45    535s] #Run Statistics for snet signature:
[05/17 17:19:45    535s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/17 17:19:45    535s] #   Increased memory =     0.00 (MB), total memory =  1622.07 (MB), peak memory =  1719.46 (MB)
[05/17 17:19:45    535s] #Run Statistics for Net Final Signature:
[05/17 17:19:45    535s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/17 17:19:45    535s] #   Increased memory =     0.00 (MB), total memory =  1622.07 (MB), peak memory =  1719.46 (MB)
[05/17 17:19:45    535s] #Run Statistics for Net launch:
[05/17 17:19:45    535s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/17 17:19:45    535s] #   Increased memory =     0.00 (MB), total memory =  1622.07 (MB), peak memory =  1719.46 (MB)
[05/17 17:19:45    535s] #Run Statistics for Net init_dbsNet_slist:
[05/17 17:19:45    535s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/17 17:19:45    535s] #   Increased memory =     0.00 (MB), total memory =  1622.07 (MB), peak memory =  1719.46 (MB)
[05/17 17:19:45    535s] #Run Statistics for net signature:
[05/17 17:19:45    535s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/17 17:19:45    535s] #   Increased memory =     0.00 (MB), total memory =  1622.07 (MB), peak memory =  1719.46 (MB)
[05/17 17:19:45    535s] #Run Statistics for inst signature:
[05/17 17:19:45    535s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/17 17:19:45    535s] #   Increased memory =    -0.09 (MB), total memory =  1622.07 (MB), peak memory =  1719.46 (MB)
[05/17 17:19:45    535s] **optDesign ... cpu = 0:00:29, real = 0:00:30, mem = 1622.1M, totSessionCpu=0:08:56 **
[05/17 17:19:45    535s] Starting delay calculation for Setup views
[05/17 17:19:45    535s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/17 17:19:45    535s] AAE_INFO: resetNetProps viewIdx 0 
[05/17 17:19:45    535s] Starting SI iteration 1 using Infinite Timing Windows
[05/17 17:19:46    535s] #################################################################################
[05/17 17:19:46    535s] # Design Stage: PostRoute
[05/17 17:19:46    535s] # Design Name: mcs4_pad_frame
[05/17 17:19:46    535s] # Design Mode: 45nm
[05/17 17:19:46    535s] # Analysis Mode: MMMC OCV 
[05/17 17:19:46    535s] # Parasitics Mode: SPEF/RCDB 
[05/17 17:19:46    535s] # Signoff Settings: SI On 
[05/17 17:19:46    535s] #################################################################################
[05/17 17:19:46    535s] AAE_INFO: 1 threads acquired from CTE.
[05/17 17:19:46    535s] Setting infinite Tws ...
[05/17 17:19:46    535s] First Iteration Infinite Tw... 
[05/17 17:19:46    535s] Calculate early delays in OCV mode...
[05/17 17:19:46    535s] Calculate late delays in OCV mode...
[05/17 17:19:46    535s] Topological Sorting (REAL = 0:00:00.0, MEM = 1998.5M, InitMEM = 1998.5M)
[05/17 17:19:46    535s] Start delay calculation (fullDC) (1 T). (MEM=1998.48)
[05/17 17:19:46    535s] End AAE Lib Interpolated Model. (MEM=2010.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:19:46    535s] Opening parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/mcs4_pad_frame_10379_ePiGcn.rcdb.d/mcs4_pad_frame.rcdb.d' for reading (mem: 2010.281M)
[05/17 17:19:46    535s] Reading RCDB with compressed RC data.
[05/17 17:19:46    535s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2010.3M)
[05/17 17:19:47    537s] Total number of fetched objects 4655
[05/17 17:19:47    537s] AAE_INFO-618: Total number of nets in the design is 4671,  100.0 percent of the nets selected for SI analysis
[05/17 17:19:47    537s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:19:47    537s] End delay calculation. (MEM=2023.22 CPU=0:00:01.1 REAL=0:00:01.0)
[05/17 17:19:47    537s] End delay calculation (fullDC). (MEM=2023.22 CPU=0:00:01.2 REAL=0:00:01.0)
[05/17 17:19:47    537s] *** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 2023.2M) ***
[05/17 17:19:47    537s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2023.2M)
[05/17 17:19:47    537s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/17 17:19:47    537s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2023.2M)
[05/17 17:19:47    537s] Starting SI iteration 2
[05/17 17:19:47    537s] Calculate early delays in OCV mode...
[05/17 17:19:47    537s] Calculate late delays in OCV mode...
[05/17 17:19:47    537s] Start delay calculation (fullDC) (1 T). (MEM=1989.43)
[05/17 17:19:47    537s] End AAE Lib Interpolated Model. (MEM=1989.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:19:47    537s] Glitch Analysis: View AnalysisView_WC -- Total Number of Nets Skipped = 20. 
[05/17 17:19:47    537s] Glitch Analysis: View AnalysisView_WC -- Total Number of Nets Analyzed = 4655. 
[05/17 17:19:47    537s] Total number of fetched objects 4655
[05/17 17:19:47    537s] AAE_INFO-618: Total number of nets in the design is 4671,  0.4 percent of the nets selected for SI analysis
[05/17 17:19:47    537s] End delay calculation. (MEM=2032.11 CPU=0:00:00.0 REAL=0:00:00.0)
[05/17 17:19:47    537s] End delay calculation (fullDC). (MEM=2032.11 CPU=0:00:00.1 REAL=0:00:00.0)
[05/17 17:19:47    537s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2032.1M) ***
[05/17 17:19:48    537s] *** Done Building Timing Graph (cpu=0:00:02.0 real=0:00:03.0 totSessionCpu=0:08:58 mem=2032.1M)
[05/17 17:19:48    537s] End AAE Lib Interpolated Model. (MEM=2032.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:19:48    537s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2032.1M, EPOCH TIME: 1747516788.042915
[05/17 17:19:48    537s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.051, MEM:2032.1M, EPOCH TIME: 1747516788.094214
[05/17 17:19:48    537s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.188  | 42.588  | 40.188  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      3 (8)       |
|   max_fanout   |      0 (0)       |     0      |      8 (8)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 20.010%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:31, real = 0:00:33, mem = 1671.2M, totSessionCpu=0:08:58 **
[05/17 17:19:48    537s] Executing marking Critical Nets1
[05/17 17:19:48    537s] GigaOpt: LEF-safe TNS opt is disabled in the current flow
[05/17 17:19:48    537s] **INFO: flowCheckPoint #5 OptimizationRecovery
[05/17 17:19:48    537s] Running postRoute recovery in postEcoRoute mode
[05/17 17:19:48    537s] **optDesign ... cpu = 0:00:31, real = 0:00:33, mem = 1671.3M, totSessionCpu=0:08:58 **
[05/17 17:19:48    537s]   Timing/DRV Snapshot: (TGT)
[05/17 17:19:48    537s]      Weighted WNS: 0.000
[05/17 17:19:48    537s]       All  PG WNS: 0.000
[05/17 17:19:48    537s]       High PG WNS: 0.000
[05/17 17:19:48    537s]       All  PG TNS: 0.000
[05/17 17:19:48    537s]       High PG TNS: 0.000
[05/17 17:19:48    537s]       Low  PG TNS: 0.000
[05/17 17:19:48    537s]          Tran DRV: 0 (3)
[05/17 17:19:48    537s]           Cap DRV: 0 (2)
[05/17 17:19:48    537s]        Fanout DRV: 0 (8)
[05/17 17:19:48    537s]            Glitch: 0 (0)
[05/17 17:19:48    537s]    Category Slack: { [L, 40.188] [H, 42.588] }
[05/17 17:19:48    537s] 
[05/17 17:19:48    537s] Checking setup slack degradation ...
[05/17 17:19:48    537s] 
[05/17 17:19:48    537s] Recovery Manager:
[05/17 17:19:48    537s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.025) - Skip
[05/17 17:19:48    537s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.025) - Skip
[05/17 17:19:48    537s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[05/17 17:19:48    537s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[05/17 17:19:48    537s] 
[05/17 17:19:48    537s] Checking DRV degradation...
[05/17 17:19:48    537s] 
[05/17 17:19:48    537s] Recovery Manager:
[05/17 17:19:48    537s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/17 17:19:48    537s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/17 17:19:48    537s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/17 17:19:48    537s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[05/17 17:19:48    537s] 
[05/17 17:19:48    537s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/17 17:19:48    537s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2033.23M, totSessionCpu=0:08:58).
[05/17 17:19:48    537s] **optDesign ... cpu = 0:00:31, real = 0:00:33, mem = 1671.4M, totSessionCpu=0:08:58 **
[05/17 17:19:48    537s] 
[05/17 17:19:48    537s] Latch borrow mode reset to max_borrow
[05/17 17:19:48    538s] 
[05/17 17:19:48    538s] Optimization is working on the following views:
[05/17 17:19:48    538s]   Setup views: AnalysisView_WC 
[05/17 17:19:48    538s]   Hold  views:  AnalysisView_BC
[05/17 17:19:48    538s] **INFO: flowCheckPoint #6 FinalSummary
[05/17 17:19:48    538s] Reported timing to dir ./timingReports
[05/17 17:19:48    538s] **optDesign ... cpu = 0:00:31, real = 0:00:33, mem = 1671.5M, totSessionCpu=0:08:58 **
[05/17 17:19:48    538s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2033.2M, EPOCH TIME: 1747516788.495358
[05/17 17:19:48    538s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.055, MEM:2033.2M, EPOCH TIME: 1747516788.550529
[05/17 17:19:48    538s] Saving timing graph ...
[05/17 17:19:48    538s] Done save timing graph
[05/17 17:19:48    538s] 
[05/17 17:19:48    538s] TimeStamp Deleting Cell Server Begin ...
[05/17 17:19:48    538s] 
[05/17 17:19:48    538s] TimeStamp Deleting Cell Server End ...
[05/17 17:19:49    538s] Starting delay calculation for Hold views
[05/17 17:19:49    538s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/17 17:19:49    538s] AAE_INFO: resetNetProps viewIdx 1 
[05/17 17:19:49    538s] Starting SI iteration 1 using Infinite Timing Windows
[05/17 17:19:49    538s] #################################################################################
[05/17 17:19:49    538s] # Design Stage: PostRoute
[05/17 17:19:49    538s] # Design Name: mcs4_pad_frame
[05/17 17:19:49    538s] # Design Mode: 45nm
[05/17 17:19:49    538s] # Analysis Mode: MMMC OCV 
[05/17 17:19:49    538s] # Parasitics Mode: SPEF/RCDB 
[05/17 17:19:49    538s] # Signoff Settings: SI On 
[05/17 17:19:49    538s] #################################################################################
[05/17 17:19:49    538s] AAE_INFO: 1 threads acquired from CTE.
[05/17 17:19:49    538s] Setting infinite Tws ...
[05/17 17:19:49    538s] First Iteration Infinite Tw... 
[05/17 17:19:49    538s] Calculate late delays in OCV mode...
[05/17 17:19:49    538s] Calculate early delays in OCV mode...
[05/17 17:19:49    538s] Topological Sorting (REAL = 0:00:00.0, MEM = 2043.8M, InitMEM = 2043.8M)
[05/17 17:19:49    538s] Start delay calculation (fullDC) (1 T). (MEM=2043.76)
[05/17 17:19:49    539s] End AAE Lib Interpolated Model. (MEM=2055.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:19:50    540s] Total number of fetched objects 4655
[05/17 17:19:50    540s] AAE_INFO-618: Total number of nets in the design is 4671,  100.0 percent of the nets selected for SI analysis
[05/17 17:19:50    540s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/17 17:19:50    540s] End delay calculation. (MEM=2059.37 CPU=0:00:01.0 REAL=0:00:01.0)
[05/17 17:19:50    540s] End delay calculation (fullDC). (MEM=2059.37 CPU=0:00:01.2 REAL=0:00:01.0)
[05/17 17:19:50    540s] *** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 2059.4M) ***
[05/17 17:19:50    540s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2059.4M)
[05/17 17:19:50    540s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/17 17:19:50    540s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2059.4M)
[05/17 17:19:50    540s] Starting SI iteration 2
[05/17 17:19:50    540s] Calculate late delays in OCV mode...
[05/17 17:19:50    540s] Calculate early delays in OCV mode...
[05/17 17:19:50    540s] Start delay calculation (fullDC) (1 T). (MEM=2011.58)
[05/17 17:19:50    540s] End AAE Lib Interpolated Model. (MEM=2011.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:19:51    541s] Glitch Analysis: View AnalysisView_BC -- Total Number of Nets Skipped = 82. 
[05/17 17:19:51    541s] Glitch Analysis: View AnalysisView_BC -- Total Number of Nets Analyzed = 4655. 
[05/17 17:19:51    541s] Total number of fetched objects 4655
[05/17 17:19:51    541s] AAE_INFO-618: Total number of nets in the design is 4671,  43.5 percent of the nets selected for SI analysis
[05/17 17:19:51    541s] End delay calculation. (MEM=2055.26 CPU=0:00:00.7 REAL=0:00:01.0)
[05/17 17:19:51    541s] End delay calculation (fullDC). (MEM=2055.26 CPU=0:00:00.7 REAL=0:00:01.0)
[05/17 17:19:51    541s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 2055.3M) ***
[05/17 17:19:51    541s] *** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:02.0 totSessionCpu=0:09:01 mem=2055.3M)
[05/17 17:19:52    541s] Restoring timing graph ...
[05/17 17:19:52    542s] Done restore timing graph
[05/17 17:19:54    542s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 
Hold views included:
 AnalysisView_BC

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.188  | 42.588  | 40.188  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.002  | -0.002  |  1.174  |
|           TNS (ns):| -0.003  | -0.003  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      3 (8)       |
|   max_fanout   |      0 (0)       |     0      |      8 (8)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/17 17:19:54    542s] Density: 20.010%
Total number of glitch violations: 0
------------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:04.8, REAL=0:00:06.0, MEM=2075.8M
[05/17 17:19:54    542s] **optDesign ... cpu = 0:00:36, real = 0:00:39, mem = 1718.4M, totSessionCpu=0:09:03 **
[05/17 17:19:54    542s]  ReSet Options after AAE Based Opt flow 
[05/17 17:19:54    542s] *** Finished optDesign ***
[05/17 17:19:54    542s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2075.8M)
[05/17 17:19:54    542s] Info: Destroy the CCOpt slew target map.
[05/17 17:19:54    542s] clean pInstBBox. size 0
[05/17 17:19:55    543s] All LLGs are deleted
[05/17 17:19:55    543s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2075.8M, EPOCH TIME: 1747516795.020283
[05/17 17:19:55    543s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:2075.8M, EPOCH TIME: 1747516795.023541
[05/17 17:19:55    543s] Info: pop threads available for lower-level modules during optimization.
[05/17 17:19:55    543s] *** optDesign #4 [finish] : cpu/real = 0:00:36.1/0:00:39.6 (0.9), totSession cpu/real = 0:09:03.0/0:46:52.3 (0.2), mem = 2075.8M
[05/17 17:19:55    543s] 
[05/17 17:19:55    543s] =============================================================================================
[05/17 17:19:55    543s]  Final TAT Report for optDesign #4                                              21.12-s106_1
[05/17 17:19:55    543s] =============================================================================================
[05/17 17:19:55    543s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:19:55    543s] ---------------------------------------------------------------------------------------------
[05/17 17:19:55    543s] [ InitOpt                ]      1   0:00:01.2  (   3.1 % )     0:00:01.4 /  0:00:01.3    0.9
[05/17 17:19:55    543s] [ HoldOpt                ]      1   0:00:01.9  (   4.7 % )     0:00:02.0 /  0:00:01.9    1.0
[05/17 17:19:55    543s] [ ViewPruning            ]     11   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.4
[05/17 17:19:55    543s] [ BuildHoldData          ]      1   0:00:02.7  (   6.9 % )     0:00:07.5 /  0:00:07.3    1.0
[05/17 17:19:55    543s] [ OptSummaryReport       ]      6   0:00:01.6  (   4.0 % )     0:00:07.1 /  0:00:05.4    0.8
[05/17 17:19:55    543s] [ DrvReport              ]      8   0:00:02.1  (   5.3 % )     0:00:02.1 /  0:00:00.7    0.3
[05/17 17:19:55    543s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[05/17 17:19:55    543s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[05/17 17:19:55    543s] [ LibAnalyzerInit        ]      1   0:00:00.8  (   2.0 % )     0:00:00.8 /  0:00:00.8    1.0
[05/17 17:19:55    543s] [ CheckPlace             ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.8
[05/17 17:19:55    543s] [ RefinePlace            ]      1   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.3    0.8
[05/17 17:19:55    543s] [ EcoRoute               ]      1   0:00:08.1  (  20.5 % )     0:00:08.1 /  0:00:07.7    0.9
[05/17 17:19:55    543s] [ ExtractRC              ]      2   0:00:09.7  (  24.4 % )     0:00:09.7 /  0:00:08.8    0.9
[05/17 17:19:55    543s] [ TimingUpdate           ]     13   0:00:00.9  (   2.3 % )     0:00:09.2 /  0:00:09.0    1.0
[05/17 17:19:55    543s] [ FullDelayCalc          ]      4   0:00:08.3  (  20.9 % )     0:00:08.3 /  0:00:08.1    1.0
[05/17 17:19:55    543s] [ TimingReport           ]      8   0:00:00.6  (   1.4 % )     0:00:00.6 /  0:00:00.5    1.0
[05/17 17:19:55    543s] [ GenerateReports        ]      2   0:00:00.6  (   1.4 % )     0:00:00.6 /  0:00:00.5    0.9
[05/17 17:19:55    543s] [ MISC                   ]          0:00:00.6  (   1.6 % )     0:00:00.6 /  0:00:00.5    0.8
[05/17 17:19:55    543s] ---------------------------------------------------------------------------------------------
[05/17 17:19:55    543s]  optDesign #4 TOTAL                 0:00:39.6  ( 100.0 % )     0:00:39.6 /  0:00:36.1    0.9
[05/17 17:19:55    543s] ---------------------------------------------------------------------------------------------
[05/17 17:19:55    543s] 
[05/17 17:19:55    543s] # puts "\n--- GDS Output ---"
# set nameGDS "${DESIGN_NAME}_final.gds"
# streamOut ${OUTPUT_DIR}/${nameGDS} -mapFile ${GDS_MAP_FILE} -libName ${GDS_LIB_NAME} -merge ${GDS_MERGE_LIBS} -outputMacros -units 1000 -mode ALL
<CMD> streamOut outputs/mcs4_pad_frame_final.gds -mapFile /media/Ext/libs/IBM_PDK/bicmos8hp/v.20171220/lef/bicmos8hp_soce2gds.map -libName DesignLib -merge {
    "/media/Ext/libs/8HP_IP_CELL_AND_IO_Libs/BiCMOS8HP_Digital_Kit/ibm_cmos8hp/sc_1p2v_12t_rvt/v.20171220/gds2/BICMOS8HP_SC_1P2V_12T_RVT.gds"
    "/opt/libs/IBM_PDK/bicmos8hp/v.20160727/gds2/CMOS8HP_BASE_WB_IO_7LM.gds"
} -outputMacros -units 1000 -mode ALL
[05/17 17:19:55    543s] **ERROR: (IMPOGDS-2):	Cannot open '/media/Ext/libs/IBM_PDK/bicmos8hp/v.20171220/lef/bicmos8hp_soce2gds.map'
**ERROR: (IMPSE-110):	File '../../pnr/Script_mcs4_pnr.tcl' line 231: errors out.
### End verbose source output for '../../pnr/Script_mcs4_pnr.tcl'.
[05/17 17:19:55    543s] 
[05/17 17:21:18    551s] ### Start verbose source output (echo mode) for '../../pnr/Script_mcs4_pnr.tcl' ...
[05/17 17:21:18    551s] # set DESIGN_NAME mcs4_pad_frame
# set PROCESS_MODE 45
# set CORE_SITE "CoreSite"
# set OUTPUT_DIR "outputs" 
# set CLOCK_BUFFER_CELLS {CLKBUFX2 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20}
# set CLOCK_INVERTER_CELLS {CLKINVX1 CLKINVX2 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 CLKINVX12 CLKINVX16 CLKINVX20}
# set TARGET_MAX_TRANS 100ps
# set POWER_NETS {VDD VSS}
# set POWER_RING_LAYERS {top Metal1 bottom Metal1 left Metal2 right Metal2}
# set POWER_STRIPE_LAYER Metal6
# set GDS_MAP_FILE "/media/Ext/libs/IBM_PDK/bicmos8hp/v.20171220/lef/bicmos8hp_soce2gds.map"  ;
[05/17 17:21:18    551s] # set GDS_LIB_NAME "DesignLib"
# set GDS_MERGE_LIBS {
    "/media/Ext/libs/8HP_IP_CELL_AND_IO_Libs/BiCMOS8HP_Digital_Kit/ibm_cmos8hp/sc_1p2v_12t_rvt/v.20171220/gds2/BICMOS8HP_SC_1P2V_12T_RVT.gds"
    "/opt/libs/IBM_PDK/bicmos8hp/v.20160727/gds2/CMOS8HP_BASE_WB_IO_7LM.gds"
}  
# set TOTAL_CELL_AREA 8002.458  ;
[05/17 17:21:18    551s] # set TARGET_UTILIZATION 0.70  ;
[05/17 17:21:18    551s] # set ASPECT_RATIO 1.2        ;
[05/17 17:21:18    551s] # set CORE_MARGIN 4.0         ;
[05/17 17:21:18    551s] # set ESTIMATED_CORE_AREA [expr {$TOTAL_CELL_AREA / $TARGET_UTILIZATION}]
# set ESTIMATED_ROW_DENSITY [expr {$TOTAL_CELL_AREA / $ESTIMATED_CORE_AREA}]
# set CORE_AREA [expr {$TOTAL_CELL_AREA / $TARGET_UTILIZATION}]
# set CORE_HEIGHT_UNFORMATTED [expr {sqrt($CORE_AREA / $ASPECT_RATIO)}]
# set CORE_WIDTH_UNFORMATTED [expr {$CORE_HEIGHT_UNFORMATTED * $ASPECT_RATIO}]
# set CORE_HEIGHT [format "%.2f" $CORE_HEIGHT_UNFORMATTED]
# set CORE_WIDTH [format "%.2f" $CORE_WIDTH_UNFORMATTED]
# puts "  - Total Cell Area: ${TOTAL_CELL_AREA}"
# puts "  - Target Utilization: ${TARGET_UTILIZATION}"
# puts "  - Aspect Ratio (W/H): 1:${ASPECT_RATIO}"
# puts "  - Calculated Core Area: [format \"%.2f\" $CORE_AREA]"  ;
[05/17 17:21:18    551s] # puts "  - Calculated Core Width: ${CORE_WIDTH}"
# puts "  - Calculated Core Height: ${CORE_HEIGHT}"
# file mkdir  ${OUTPUT_DIR}/reports
# file mkdir  ${OUTPUT_DIR}/gds
# puts "\n--- Design Setup ---"
# setDesignMode -process ${PROCESS_MODE}
<CMD> setDesignMode -process 45
[05/17 17:21:18    551s] ##  Process: 45            (User Set)               
[05/17 17:21:18    551s] ##     Node: (not set)                           
[05/17 17:21:18    551s] 
##  Check design process and node:  
##  Design tech node is not set.

[05/17 17:21:18    551s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[05/17 17:21:18    551s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[05/17 17:21:18    551s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[05/17 17:21:18    551s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[05/17 17:21:18    551s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
[05/17 17:21:18    551s] # puts "\n--- Floorplan ---"
# floorPlan -site CoreSite -r 0.932134096484 0.699918 18.0 18.0 20.01 18.21 -adjustToSite 
<CMD> floorPlan -site CoreSite -r 0.932134096484 0.699918 18.0 18.0 20.01 18.21 -adjustToSite
[05/17 17:21:18    551s] Adjusting Core to Bottom to: 18.2100.
[05/17 17:21:18    551s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/17 17:21:18    551s] Type 'man IMPFP-3961' for more detail.
[05/17 17:21:18    551s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/17 17:21:18    551s] Type 'man IMPFP-3961' for more detail.
[05/17 17:21:18    551s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/17 17:21:18    551s] Type 'man IMPFP-3961' for more detail.
[05/17 17:21:18    551s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/17 17:21:18    551s] Type 'man IMPFP-3961' for more detail.
[05/17 17:21:18    551s] Start create_tracks
[05/17 17:21:18    551s] # suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/17 17:21:35    553s] <CMD> optDesign -postRoute -hold
[05/17 17:21:35    553s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1613.8M, totSessionCpu=0:09:14 **
[05/17 17:21:35    553s] Info: 1 threads available for lower-level modules during optimization.
[05/17 17:21:35    553s] GigaOpt running with 1 threads.
[05/17 17:21:35    553s] **INFO: User settings:
[05/17 17:21:35    553s] setNanoRouteMode -drouteStartIteration                          0
[05/17 17:21:35    553s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[05/17 17:21:35    553s] setNanoRouteMode -extractDesignSignature                        46126642
[05/17 17:21:35    553s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[05/17 17:21:35    553s] setNanoRouteMode -extractThirdPartyCompatible                   false
[05/17 17:21:35    553s] setNanoRouteMode -grouteExpTdStdDelay                           41.7
[05/17 17:21:35    553s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[05/17 17:21:35    553s] setNanoRouteMode -routeSiEffort                                 high
[05/17 17:21:35    553s] setNanoRouteMode -routeWithSiDriven                             true
[05/17 17:21:35    553s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[05/17 17:21:35    553s] setNanoRouteMode -routeWithTimingDriven                         true
[05/17 17:21:35    553s] setNanoRouteMode -timingEngine                                  {}
[05/17 17:21:35    553s] setDesignMode -process                                          45
[05/17 17:21:35    553s] setExtractRCMode -coupled                                       true
[05/17 17:21:35    553s] setExtractRCMode -coupling_c_th                                 0.1
[05/17 17:21:35    553s] setExtractRCMode -engine                                        postRoute
[05/17 17:21:35    553s] setExtractRCMode -noCleanRCDB                                   true
[05/17 17:21:35    553s] setExtractRCMode -nrNetInMemory                                 100000
[05/17 17:21:35    553s] setExtractRCMode -relative_c_th                                 1
[05/17 17:21:35    553s] setExtractRCMode -total_c_th                                    0
[05/17 17:21:35    553s] setUsefulSkewMode -ecoRoute                                     false
[05/17 17:21:35    553s] setDelayCalMode -enable_high_fanout                             true
[05/17 17:21:35    553s] setDelayCalMode -engine                                         aae
[05/17 17:21:35    553s] setDelayCalMode -ignoreNetLoad                                  false
[05/17 17:21:35    553s] setDelayCalMode -SIAware                                        true
[05/17 17:21:35    553s] setDelayCalMode -socv_accuracy_mode                             low
[05/17 17:21:35    553s] setOptMode -activeHoldViews                                     { AnalysisView_WC AnalysisView_BC }
[05/17 17:21:35    553s] setOptMode -activeSetupViews                                    { AnalysisView_WC AnalysisView_BC }
[05/17 17:21:35    553s] setOptMode -addInstancePrefix                                   postCTShold
[05/17 17:21:35    553s] setOptMode -autoHoldViews                                       { AnalysisView_BC}
[05/17 17:21:35    553s] setOptMode -autoSetupViews                                      { AnalysisView_WC}
[05/17 17:21:35    553s] setOptMode -autoTDGRSetupViews                                  { AnalysisView_WC}
[05/17 17:21:35    553s] setOptMode -autoViewHoldTargetSlack                             0
[05/17 17:21:35    553s] setOptMode -deleteInst                                          true
[05/17 17:21:35    553s] setOptMode -drcMargin                                           0
[05/17 17:21:35    553s] setOptMode -fixDrc                                              true
[05/17 17:21:35    553s] setOptMode -fixFanoutLoad                                       true
[05/17 17:21:35    553s] setOptMode -preserveAllSequential                               false
[05/17 17:21:35    553s] setOptMode -setupTargetSlack                                    0
[05/17 17:21:35    553s] setSIMode -separate_delta_delay_on_data                         true
[05/17 17:21:35    553s] setPlaceMode -honorSoftBlockage                                 true
[05/17 17:21:35    553s] setPlaceMode -place_design_floorplan_mode                       false
[05/17 17:21:35    553s] setPlaceMode -place_detail_check_route                          true
[05/17 17:21:35    553s] setPlaceMode -place_detail_preserve_routing                     true
[05/17 17:21:35    553s] setPlaceMode -place_detail_remove_affected_routing              true
[05/17 17:21:35    553s] setPlaceMode -place_detail_swap_eeq_cells                       false
[05/17 17:21:35    553s] setPlaceMode -place_global_clock_gate_aware                     true
[05/17 17:21:35    553s] setPlaceMode -place_global_cong_effort                          high
[05/17 17:21:35    553s] setPlaceMode -place_global_ignore_scan                          true
[05/17 17:21:35    553s] setPlaceMode -place_global_ignore_spare                         false
[05/17 17:21:35    553s] setPlaceMode -place_global_module_aware_spare                   false
[05/17 17:21:35    553s] setPlaceMode -place_global_place_io_pins                        true
[05/17 17:21:35    553s] setPlaceMode -place_global_reorder_scan                         true
[05/17 17:21:35    553s] setPlaceMode -place_global_uniform_density                      true
[05/17 17:21:35    553s] setPlaceMode -powerDriven                                       false
[05/17 17:21:35    553s] setPlaceMode -timingDriven                                      true
[05/17 17:21:35    553s] setAnalysisMode -analysisType                                   onChipVariation
[05/17 17:21:35    553s] setAnalysisMode -checkType                                      setup
[05/17 17:21:35    553s] setAnalysisMode -clkSrcPath                                     true
[05/17 17:21:35    553s] setAnalysisMode -clockPropagation                               sdcControl
[05/17 17:21:35    553s] setAnalysisMode -skew                                           true
[05/17 17:21:35    553s] setAnalysisMode -virtualIPO                                     false
[05/17 17:21:35    553s] 
[05/17 17:21:35    553s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/17 17:21:35    553s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[05/17 17:21:35    553s] 
[05/17 17:21:35    553s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/17 17:21:35    553s] Summary for sequential cells identification: 
[05/17 17:21:35    553s]   Identified SBFF number: 104
[05/17 17:21:35    553s]   Identified MBFF number: 16
[05/17 17:21:35    553s]   Identified SB Latch number: 0
[05/17 17:21:35    553s]   Identified MB Latch number: 0
[05/17 17:21:35    553s]   Not identified SBFF number: 16
[05/17 17:21:35    553s]   Not identified MBFF number: 0
[05/17 17:21:35    553s]   Not identified SB Latch number: 0
[05/17 17:21:35    553s]   Not identified MB Latch number: 0
[05/17 17:21:35    553s]   Number of sequential cells which are not FFs: 32
[05/17 17:21:35    553s]  Visiting view : AnalysisView_WC
[05/17 17:21:35    553s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:21:35    553s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:21:35    553s]  Visiting view : AnalysisView_WC
[05/17 17:21:35    553s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:21:35    553s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:21:35    553s] TLC MultiMap info (StdDelay):
[05/17 17:21:35    553s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/17 17:21:35    553s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/17 17:21:35    553s]  Setting StdDelay to: 38ps
[05/17 17:21:35    553s] 
[05/17 17:21:35    553s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/17 17:21:35    553s] Need call spDPlaceInit before registerPrioInstLoc.
[05/17 17:21:35    553s] *** optDesign #5 [begin] : totSession cpu/real = 0:09:13.7/0:48:32.6 (0.2), mem = 1987.8M
[05/17 17:21:35    553s] *** InitOpt #6 [begin] : totSession cpu/real = 0:09:13.7/0:48:32.6 (0.2), mem = 1987.8M
[05/17 17:21:35    553s] OPERPROF: Starting DPlace-Init at level 1, MEM:1987.8M, EPOCH TIME: 1747516895.305746
[05/17 17:21:35    553s] z: 2, totalTracks: 1
[05/17 17:21:35    553s] z: 4, totalTracks: 1
[05/17 17:21:35    553s] z: 6, totalTracks: 1
[05/17 17:21:35    553s] z: 8, totalTracks: 1
[05/17 17:21:35    553s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/17 17:21:35    553s] All LLGs are deleted
[05/17 17:21:35    553s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1987.8M, EPOCH TIME: 1747516895.314684
[05/17 17:21:35    553s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.003, MEM:1987.8M, EPOCH TIME: 1747516895.318052
[05/17 17:21:35    553s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1987.8M, EPOCH TIME: 1747516895.319392
[05/17 17:21:35    553s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1987.8M, EPOCH TIME: 1747516895.323785
[05/17 17:21:35    553s] Core basic site is CoreSite
[05/17 17:21:35    553s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1987.8M, EPOCH TIME: 1747516895.349595
[05/17 17:21:35    553s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.017, MEM:1987.8M, EPOCH TIME: 1747516895.366860
[05/17 17:21:35    553s] SiteArray: non-trimmed site array dimensions = 189 x 1909
[05/17 17:21:35    553s] SiteArray: use 1,548,288 bytes
[05/17 17:21:35    553s] SiteArray: current memory after site array memory allocation 1987.8M
[05/17 17:21:35    553s] SiteArray: FP blocked sites are writable
[05/17 17:21:35    553s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/17 17:21:35    553s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1987.8M, EPOCH TIME: 1747516895.376438
[05/17 17:21:35    553s] Process 58314 wires and vias for routing blockage and capacity analysis
[05/17 17:21:35    553s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.025, MEM:1987.8M, EPOCH TIME: 1747516895.401475
[05/17 17:21:35    553s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.083, MEM:1987.8M, EPOCH TIME: 1747516895.406991
[05/17 17:21:35    553s] 
[05/17 17:21:35    553s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:21:35    553s] OPERPROF:     Starting CMU at level 3, MEM:1987.8M, EPOCH TIME: 1747516895.412494
[05/17 17:21:35    553s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1987.8M, EPOCH TIME: 1747516895.413843
[05/17 17:21:35    553s] 
[05/17 17:21:35    553s] Bad Lib Cell Checking (CMU) is done! (0)
[05/17 17:21:35    553s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.097, MEM:1987.8M, EPOCH TIME: 1747516895.416499
[05/17 17:21:35    553s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1987.8M, EPOCH TIME: 1747516895.419121
[05/17 17:21:35    553s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1987.8M, EPOCH TIME: 1747516895.419237
[05/17 17:21:35    553s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1987.8MB).
[05/17 17:21:35    553s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.118, MEM:1987.8M, EPOCH TIME: 1747516895.423786
[05/17 17:21:35    553s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1987.8M, EPOCH TIME: 1747516895.424041
[05/17 17:21:35    553s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.022, MEM:1942.8M, EPOCH TIME: 1747516895.446213
[05/17 17:21:35    553s] 
[05/17 17:21:35    553s] Creating Lib Analyzer ...
[05/17 17:21:35    553s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/17 17:21:35    553s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/17 17:21:35    553s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/17 17:21:35    553s] 
[05/17 17:21:35    553s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/17 17:21:36    554s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:15 mem=1966.8M
[05/17 17:21:36    554s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:15 mem=1966.8M
[05/17 17:21:36    554s] Creating Lib Analyzer, finished. 
[05/17 17:21:36    554s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1573.8M, totSessionCpu=0:09:15 **
[05/17 17:21:36    554s] Existing Dirty Nets : 0
[05/17 17:21:36    554s] New Signature Flow (optDesignCheckOptions) ....
[05/17 17:21:36    554s] #Taking db snapshot
[05/17 17:21:36    554s] #Taking db snapshot ... done
[05/17 17:21:36    554s] OPERPROF: Starting checkPlace at level 1, MEM:1964.8M, EPOCH TIME: 1747516896.218583
[05/17 17:21:36    554s] z: 2, totalTracks: 1
[05/17 17:21:36    554s] z: 4, totalTracks: 1
[05/17 17:21:36    554s] z: 6, totalTracks: 1
[05/17 17:21:36    554s] z: 8, totalTracks: 1
[05/17 17:21:36    554s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/17 17:21:36    554s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1964.8M, EPOCH TIME: 1747516896.227492
[05/17 17:21:36    554s] 
[05/17 17:21:36    554s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:21:36    554s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.044, MEM:1964.8M, EPOCH TIME: 1747516896.271602
[05/17 17:21:36    554s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1964.8M, EPOCH TIME: 1747516896.271782
[05/17 17:21:36    554s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/17 17:21:36    554s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.006, MEM:1964.8M, EPOCH TIME: 1747516896.277715
[05/17 17:21:36    554s] Begin checking placement ... (start mem=1964.8M, init mem=1964.8M)
[05/17 17:21:36    554s] Begin checking exclusive groups violation ...
[05/17 17:21:36    554s] There are 0 groups to check, max #box is 0, total #box is 0
[05/17 17:21:36    554s] Finished checking exclusive groups violations. Found 0 Vio.
[05/17 17:21:36    554s] 
[05/17 17:21:36    554s] Running CheckPlace using 1 thread in normal mode...
[05/17 17:21:36    554s] 
[05/17 17:21:36    554s] ...checkPlace normal is done!
[05/17 17:21:36    554s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1964.8M, EPOCH TIME: 1747516896.368295
[05/17 17:21:36    554s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.002, MEM:1964.8M, EPOCH TIME: 1747516896.370794
[05/17 17:21:36    554s] *info: Placed = 4617           (Fixed = 20)
[05/17 17:21:36    554s] *info: Unplaced = 0           
[05/17 17:21:36    554s] Placement Density:20.01%(24692/123394)
[05/17 17:21:36    554s] Placement Density (including fixed std cells):20.01%(24692/123394)
[05/17 17:21:36    554s] All LLGs are deleted
[05/17 17:21:36    554s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1964.8M, EPOCH TIME: 1747516896.377085
[05/17 17:21:36    554s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1964.8M, EPOCH TIME: 1747516896.378501
[05/17 17:21:36    554s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1964.8M)
[05/17 17:21:36    554s] OPERPROF: Finished checkPlace at level 1, CPU:0.150, REAL:0.164, MEM:1964.8M, EPOCH TIME: 1747516896.382180
[05/17 17:21:36    554s]  Initial DC engine is -> aae
[05/17 17:21:36    554s]  
[05/17 17:21:36    554s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[05/17 17:21:36    554s]  
[05/17 17:21:36    554s]  
[05/17 17:21:36    554s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[05/17 17:21:36    554s]  
[05/17 17:21:36    554s] Reset EOS DB
[05/17 17:21:36    554s] Ignoring AAE DB Resetting ...
[05/17 17:21:36    554s]  Set Options for AAE Based Opt flow 
[05/17 17:21:36    554s] *** optDesign -postRoute ***
[05/17 17:21:36    554s] DRC Margin: user margin 0.0; extra margin 0
[05/17 17:21:36    554s] Setup Target Slack: user slack 0
[05/17 17:21:36    554s] Hold Target Slack: user slack 0
[05/17 17:21:36    554s] All LLGs are deleted
[05/17 17:21:36    554s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1964.8M, EPOCH TIME: 1747516896.396710
[05/17 17:21:36    554s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1964.8M, EPOCH TIME: 1747516896.397192
[05/17 17:21:36    554s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1964.8M, EPOCH TIME: 1747516896.398380
[05/17 17:21:36    554s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1964.8M, EPOCH TIME: 1747516896.399886
[05/17 17:21:36    554s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1964.8M, EPOCH TIME: 1747516896.426504
[05/17 17:21:36    554s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1964.8M, EPOCH TIME: 1747516896.427569
[05/17 17:21:36    554s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1964.8M, EPOCH TIME: 1747516896.434476
[05/17 17:21:36    554s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.003, MEM:1964.8M, EPOCH TIME: 1747516896.437540
[05/17 17:21:36    554s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.044, MEM:1964.8M, EPOCH TIME: 1747516896.444141
[05/17 17:21:36    554s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.050, MEM:1964.8M, EPOCH TIME: 1747516896.447915
[05/17 17:21:36    554s] 
[05/17 17:21:36    554s] TimeStamp Deleting Cell Server Begin ...
[05/17 17:21:36    554s] Deleting Lib Analyzer.
[05/17 17:21:36    554s] 
[05/17 17:21:36    554s] TimeStamp Deleting Cell Server End ...
[05/17 17:21:36    554s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/17 17:21:36    554s] 
[05/17 17:21:36    554s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/17 17:21:36    554s] Summary for sequential cells identification: 
[05/17 17:21:36    554s]   Identified SBFF number: 104
[05/17 17:21:36    554s]   Identified MBFF number: 16
[05/17 17:21:36    554s]   Identified SB Latch number: 0
[05/17 17:21:36    554s]   Identified MB Latch number: 0
[05/17 17:21:36    554s]   Not identified SBFF number: 16
[05/17 17:21:36    554s]   Not identified MBFF number: 0
[05/17 17:21:36    554s]   Not identified SB Latch number: 0
[05/17 17:21:36    554s]   Not identified MB Latch number: 0
[05/17 17:21:36    554s]   Number of sequential cells which are not FFs: 32
[05/17 17:21:36    554s]  Visiting view : AnalysisView_WC
[05/17 17:21:36    554s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:21:36    554s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:21:36    554s]  Visiting view : AnalysisView_WC
[05/17 17:21:36    554s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:21:36    554s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:21:36    554s] TLC MultiMap info (StdDelay):
[05/17 17:21:36    554s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/17 17:21:36    554s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/17 17:21:36    554s]  Setting StdDelay to: 38ps
[05/17 17:21:36    554s] 
[05/17 17:21:36    554s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/17 17:21:36    554s] 
[05/17 17:21:36    554s] TimeStamp Deleting Cell Server Begin ...
[05/17 17:21:36    554s] 
[05/17 17:21:36    554s] TimeStamp Deleting Cell Server End ...
[05/17 17:21:36    554s] *** InitOpt #6 [finish] : cpu/real = 0:00:01.1/0:00:01.2 (1.0), totSession cpu/real = 0:09:14.9/0:48:33.7 (0.2), mem = 1964.8M
[05/17 17:21:36    554s] 
[05/17 17:21:36    554s] =============================================================================================
[05/17 17:21:36    554s]  Step TAT Report for InitOpt #6                                                 21.12-s106_1
[05/17 17:21:36    554s] =============================================================================================
[05/17 17:21:36    554s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:21:36    554s] ---------------------------------------------------------------------------------------------
[05/17 17:21:36    554s] [ CellServerInit         ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.4
[05/17 17:21:36    554s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  61.0 % )     0:00:00.7 /  0:00:00.7    1.0
[05/17 17:21:36    554s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:21:36    554s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:21:36    554s] [ CheckPlace             ]      1   0:00:00.2  (  13.8 % )     0:00:00.2 /  0:00:00.1    0.9
[05/17 17:21:36    554s] [ MISC                   ]          0:00:00.3  (  23.2 % )     0:00:00.3 /  0:00:00.3    0.9
[05/17 17:21:36    554s] ---------------------------------------------------------------------------------------------
[05/17 17:21:36    554s]  InitOpt #6 TOTAL                   0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.1    0.9
[05/17 17:21:36    554s] ---------------------------------------------------------------------------------------------
[05/17 17:21:36    554s] 
[05/17 17:21:36    554s] ** INFO : this run is activating 'postRoute' automaton
[05/17 17:21:36    554s] **INFO: flowCheckPoint #7 InitialSummary
[05/17 17:21:36    554s] Closing parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/mcs4_pad_frame_10379_ePiGcn.rcdb.d/mcs4_pad_frame.rcdb.d': 9236 access done (mem: 1964.789M)
[05/17 17:21:36    554s] tQuantus: Use design signature to decide re-extraction is ON
[05/17 17:21:36    554s] #Start Inst Signature in MT(0)
[05/17 17:21:36    554s] #Start Net Signature in MT(11921109)
[05/17 17:21:36    554s] #Calculate SNet Signature in MT (40316024)
[05/17 17:21:36    554s] #Run time and memory report for RC extraction:
[05/17 17:21:36    554s] #RC extraction running on  Xeon 2.50GHz 36608KB Cache 4CPU.
[05/17 17:21:36    554s] #Run Statistics for snet signature:
[05/17 17:21:36    554s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/17 17:21:36    554s] #   Increased memory =     0.00 (MB), total memory =  1567.06 (MB), peak memory =  1763.66 (MB)
[05/17 17:21:36    554s] #Run Statistics for Net Final Signature:
[05/17 17:21:36    554s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/17 17:21:36    554s] #   Increased memory =     0.00 (MB), total memory =  1567.06 (MB), peak memory =  1763.66 (MB)
[05/17 17:21:36    554s] #Run Statistics for Net launch:
[05/17 17:21:36    554s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/17 17:21:36    554s] #   Increased memory =     0.00 (MB), total memory =  1567.06 (MB), peak memory =  1763.66 (MB)
[05/17 17:21:36    554s] #Run Statistics for Net init_dbsNet_slist:
[05/17 17:21:36    554s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/17 17:21:36    554s] #   Increased memory =     0.00 (MB), total memory =  1567.06 (MB), peak memory =  1763.66 (MB)
[05/17 17:21:36    554s] #Run Statistics for net signature:
[05/17 17:21:36    554s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/17 17:21:36    554s] #   Increased memory =     0.00 (MB), total memory =  1567.06 (MB), peak memory =  1763.66 (MB)
[05/17 17:21:36    554s] #Run Statistics for inst signature:
[05/17 17:21:36    554s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/17 17:21:36    554s] #   Increased memory =    -6.04 (MB), total memory =  1567.06 (MB), peak memory =  1763.66 (MB)
[05/17 17:21:36    554s] tQuantus: Original signature = 46126642, new signature = 46126642
[05/17 17:21:36    554s] tQuantus: Design is clean by design signature
[05/17 17:21:36    554s] Opening parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/mcs4_pad_frame_10379_ePiGcn.rcdb.d/mcs4_pad_frame.rcdb.d' for reading (mem: 1956.789M)
[05/17 17:21:36    554s] Closing parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/mcs4_pad_frame_10379_ePiGcn.rcdb.d/mcs4_pad_frame.rcdb.d': 0 access done (mem: 1956.789M)
[05/17 17:21:36    554s] The design is extracted. Skipping TQuantus.
[05/17 17:21:36    554s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1956.8M, EPOCH TIME: 1747516896.547788
[05/17 17:21:36    554s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.035, MEM:1956.8M, EPOCH TIME: 1747516896.583128
[05/17 17:21:36    554s] *** Enable all active views. ***
[05/17 17:21:36    554s] 
[05/17 17:21:36    554s] Optimization is working on the following views:
[05/17 17:21:36    554s]   Setup views: AnalysisView_WC 
[05/17 17:21:36    554s]   Hold  views:  AnalysisView_BC
[05/17 17:21:36    554s] **INFO: flowCheckPoint #8 OptimizationHold
[05/17 17:21:36    554s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1956.8M, EPOCH TIME: 1747516896.639895
[05/17 17:21:36    555s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.052, MEM:1956.8M, EPOCH TIME: 1747516896.692144
[05/17 17:21:36    555s] GigaOpt Hold Optimizer is used
[05/17 17:21:36    555s] Opening parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/mcs4_pad_frame_10379_ePiGcn.rcdb.d/mcs4_pad_frame.rcdb.d' for reading (mem: 1956.789M)
[05/17 17:21:36    555s] Reading RCDB with compressed RC data.
[05/17 17:21:36    555s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1959.5M)
[05/17 17:21:36    555s] End AAE Lib Interpolated Model. (MEM=1959.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:21:36    555s] 
[05/17 17:21:36    555s] Creating Lib Analyzer ...
[05/17 17:21:36    555s] 
[05/17 17:21:36    555s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/17 17:21:36    555s] Summary for sequential cells identification: 
[05/17 17:21:36    555s]   Identified SBFF number: 104
[05/17 17:21:36    555s]   Identified MBFF number: 16
[05/17 17:21:36    555s]   Identified SB Latch number: 0
[05/17 17:21:36    555s]   Identified MB Latch number: 0
[05/17 17:21:36    555s]   Not identified SBFF number: 16
[05/17 17:21:36    555s]   Not identified MBFF number: 0
[05/17 17:21:36    555s]   Not identified SB Latch number: 0
[05/17 17:21:36    555s]   Not identified MB Latch number: 0
[05/17 17:21:36    555s]   Number of sequential cells which are not FFs: 32
[05/17 17:21:36    555s]  Visiting view : AnalysisView_WC
[05/17 17:21:36    555s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:21:36    555s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:21:36    555s]  Visiting view : AnalysisView_WC
[05/17 17:21:36    555s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:21:36    555s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:21:36    555s] TLC MultiMap info (StdDelay):
[05/17 17:21:36    555s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/17 17:21:36    555s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/17 17:21:36    555s]  Setting StdDelay to: 38ps
[05/17 17:21:36    555s] 
[05/17 17:21:36    555s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/17 17:21:36    555s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/17 17:21:36    555s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/17 17:21:36    555s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/17 17:21:36    555s] 
[05/17 17:21:36    555s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/17 17:21:37    555s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:16 mem=1969.6M
[05/17 17:21:37    555s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:16 mem=1969.6M
[05/17 17:21:37    555s] Creating Lib Analyzer, finished. 
[05/17 17:21:37    555s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:09:16 mem=1969.6M ***
[05/17 17:21:37    555s] *** BuildHoldData #3 [begin] : totSession cpu/real = 0:09:15.8/0:48:34.7 (0.2), mem = 1969.6M
[05/17 17:21:37    555s] Effort level <high> specified for reg2reg path_group
[05/17 17:21:37    556s] Saving timing graph ...
[05/17 17:21:37    556s] Done save timing graph
[05/17 17:21:37    556s] 
[05/17 17:21:37    556s] TimeStamp Deleting Cell Server Begin ...
[05/17 17:21:37    556s] Deleting Lib Analyzer.
[05/17 17:21:37    556s] 
[05/17 17:21:37    556s] TimeStamp Deleting Cell Server End ...
[05/17 17:21:38    556s] Starting delay calculation for Hold views
[05/17 17:21:38    556s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/17 17:21:38    556s] AAE_INFO: resetNetProps viewIdx 1 
[05/17 17:21:38    556s] Starting SI iteration 1 using Infinite Timing Windows
[05/17 17:21:38    556s] #################################################################################
[05/17 17:21:38    556s] # Design Stage: PostRoute
[05/17 17:21:38    556s] # Design Name: mcs4_pad_frame
[05/17 17:21:38    556s] # Design Mode: 45nm
[05/17 17:21:38    556s] # Analysis Mode: MMMC OCV 
[05/17 17:21:38    556s] # Parasitics Mode: SPEF/RCDB 
[05/17 17:21:38    556s] # Signoff Settings: SI On 
[05/17 17:21:38    556s] #################################################################################
[05/17 17:21:38    556s] AAE_INFO: 1 threads acquired from CTE.
[05/17 17:21:38    556s] Setting infinite Tws ...
[05/17 17:21:38    556s] First Iteration Infinite Tw... 
[05/17 17:21:38    556s] Calculate late delays in OCV mode...
[05/17 17:21:38    556s] Calculate early delays in OCV mode...
[05/17 17:21:38    556s] Topological Sorting (REAL = 0:00:00.0, MEM = 1980.1M, InitMEM = 1980.1M)
[05/17 17:21:38    556s] Start delay calculation (fullDC) (1 T). (MEM=1980.07)
[05/17 17:21:38    556s] End AAE Lib Interpolated Model. (MEM=1991.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:21:39    557s] Total number of fetched objects 4655
[05/17 17:21:39    557s] AAE_INFO-618: Total number of nets in the design is 4671,  100.0 percent of the nets selected for SI analysis
[05/17 17:21:39    557s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/17 17:21:39    557s] End delay calculation. (MEM=1978.93 CPU=0:00:01.0 REAL=0:00:01.0)
[05/17 17:21:39    557s] End delay calculation (fullDC). (MEM=1978.93 CPU=0:00:01.2 REAL=0:00:01.0)
[05/17 17:21:39    557s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 1978.9M) ***
[05/17 17:21:39    557s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1978.9M)
[05/17 17:21:39    557s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/17 17:21:39    557s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1978.9M)
[05/17 17:21:39    557s] 
[05/17 17:21:39    557s] Executing IPO callback for view pruning ..
[05/17 17:21:39    557s] Starting SI iteration 2
[05/17 17:21:39    558s] Calculate late delays in OCV mode...
[05/17 17:21:39    558s] Calculate early delays in OCV mode...
[05/17 17:21:39    558s] Start delay calculation (fullDC) (1 T). (MEM=1927.14)
[05/17 17:21:39    558s] End AAE Lib Interpolated Model. (MEM=1927.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:21:40    558s] Glitch Analysis: View AnalysisView_BC -- Total Number of Nets Skipped = 82. 
[05/17 17:21:40    558s] Glitch Analysis: View AnalysisView_BC -- Total Number of Nets Analyzed = 4655. 
[05/17 17:21:40    558s] Total number of fetched objects 4655
[05/17 17:21:40    558s] AAE_INFO-618: Total number of nets in the design is 4671,  43.5 percent of the nets selected for SI analysis
[05/17 17:21:40    558s] End delay calculation. (MEM=1969.82 CPU=0:00:00.7 REAL=0:00:01.0)
[05/17 17:21:40    558s] End delay calculation (fullDC). (MEM=1969.82 CPU=0:00:00.7 REAL=0:00:01.0)
[05/17 17:21:40    558s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1969.8M) ***
[05/17 17:21:40    558s] *** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:02.0 totSessionCpu=0:09:19 mem=1969.8M)
[05/17 17:21:40    558s] Done building cte hold timing graph (fixHold) cpu=0:00:03.2 real=0:00:03.0 totSessionCpu=0:09:19 mem=1969.8M ***
[05/17 17:21:41    559s] Done building hold timer [12124 node(s), 13929 edge(s), 1 view(s)] (fixHold) cpu=0:00:03.6 real=0:00:04.0 totSessionCpu=0:09:19 mem=1985.1M ***
[05/17 17:21:41    559s] Restoring timing graph ...
[05/17 17:21:41    559s] Done restore timing graph
[05/17 17:21:41    559s] Done building cte setup timing graph (fixHold) cpu=0:00:04.1 real=0:00:04.0 totSessionCpu=0:09:20 mem=2027.6M ***
[05/17 17:21:41    560s] *info: category slack lower bound [L 0.0] default
[05/17 17:21:41    560s] *info: category slack lower bound [H 0.0] reg2reg 
[05/17 17:21:41    560s] --------------------------------------------------- 
[05/17 17:21:41    560s]    Setup Violation Summary with Target Slack (0.000 ns)
[05/17 17:21:41    560s] --------------------------------------------------- 
[05/17 17:21:41    560s]          WNS    reg2regWNS
[05/17 17:21:41    560s]    40.188 ns     42.588 ns
[05/17 17:21:41    560s] --------------------------------------------------- 
[05/17 17:21:41    560s]   Timing/DRV Snapshot: (REF)
[05/17 17:21:41    560s]      Weighted WNS: 0.000
[05/17 17:21:41    560s]       All  PG WNS: 0.000
[05/17 17:21:41    560s]       High PG WNS: 0.000
[05/17 17:21:41    560s]       All  PG TNS: 0.000
[05/17 17:21:41    560s]       High PG TNS: 0.000
[05/17 17:21:41    560s]       Low  PG TNS: 0.000
[05/17 17:21:41    560s]          Tran DRV: 0 (3)
[05/17 17:21:41    560s]           Cap DRV: 0 (2)
[05/17 17:21:41    560s]        Fanout DRV: 0 (8)
[05/17 17:21:41    560s]            Glitch: 0 (0)
[05/17 17:21:41    560s]    Category Slack: { [L, 40.188] [H, 42.588] }
[05/17 17:21:41    560s] 
[05/17 17:21:41    560s] 
[05/17 17:21:41    560s] Creating Lib Analyzer ...
[05/17 17:21:41    560s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/17 17:21:41    560s] 
[05/17 17:21:41    560s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/17 17:21:41    560s] Summary for sequential cells identification: 
[05/17 17:21:41    560s]   Identified SBFF number: 104
[05/17 17:21:41    560s]   Identified MBFF number: 16
[05/17 17:21:41    560s]   Identified SB Latch number: 0
[05/17 17:21:41    560s]   Identified MB Latch number: 0
[05/17 17:21:41    560s]   Not identified SBFF number: 16
[05/17 17:21:41    560s]   Not identified MBFF number: 0
[05/17 17:21:41    560s]   Not identified SB Latch number: 0
[05/17 17:21:41    560s]   Not identified MB Latch number: 0
[05/17 17:21:41    560s]   Number of sequential cells which are not FFs: 32
[05/17 17:21:41    560s]  Visiting view : AnalysisView_WC
[05/17 17:21:41    560s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:21:41    560s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:21:41    560s]  Visiting view : AnalysisView_WC
[05/17 17:21:41    560s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:21:41    560s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:21:41    560s] TLC MultiMap info (StdDelay):
[05/17 17:21:41    560s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/17 17:21:41    560s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/17 17:21:41    560s]  Setting StdDelay to: 38ps
[05/17 17:21:41    560s] 
[05/17 17:21:41    560s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/17 17:21:41    560s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/17 17:21:41    560s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/17 17:21:41    560s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/17 17:21:41    560s] 
[05/17 17:21:41    560s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/17 17:21:42    560s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:21 mem=2062.7M
[05/17 17:21:42    560s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:21 mem=2062.7M
[05/17 17:21:42    560s] Creating Lib Analyzer, finished. 
[05/17 17:21:42    560s] OPTC: m1 20.0 20.0
[05/17 17:21:42    560s] Setting latch borrow mode to budget during optimization.
[05/17 17:21:42    561s] 
[05/17 17:21:42    561s] TimeStamp Deleting Cell Server Begin ...
[05/17 17:21:42    561s] Deleting Lib Analyzer.
[05/17 17:21:42    561s] 
[05/17 17:21:42    561s] TimeStamp Deleting Cell Server End ...
[05/17 17:21:42    561s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/17 17:21:42    561s] 
[05/17 17:21:42    561s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/17 17:21:42    561s] Summary for sequential cells identification: 
[05/17 17:21:42    561s]   Identified SBFF number: 104
[05/17 17:21:42    561s]   Identified MBFF number: 16
[05/17 17:21:42    561s]   Identified SB Latch number: 0
[05/17 17:21:42    561s]   Identified MB Latch number: 0
[05/17 17:21:42    561s]   Not identified SBFF number: 16
[05/17 17:21:42    561s]   Not identified MBFF number: 0
[05/17 17:21:42    561s]   Not identified SB Latch number: 0
[05/17 17:21:42    561s]   Not identified MB Latch number: 0
[05/17 17:21:42    561s]   Number of sequential cells which are not FFs: 32
[05/17 17:21:42    561s]  Visiting view : AnalysisView_WC
[05/17 17:21:42    561s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:21:42    561s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:21:42    561s]  Visiting view : AnalysisView_WC
[05/17 17:21:42    561s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:21:42    561s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:21:42    561s] TLC MultiMap info (StdDelay):
[05/17 17:21:42    561s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/17 17:21:42    561s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/17 17:21:42    561s]  Setting StdDelay to: 38ps
[05/17 17:21:42    561s] 
[05/17 17:21:42    561s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/17 17:21:42    561s] 
[05/17 17:21:42    561s] TimeStamp Deleting Cell Server Begin ...
[05/17 17:21:42    561s] 
[05/17 17:21:42    561s] TimeStamp Deleting Cell Server End ...
[05/17 17:21:42    561s] 
[05/17 17:21:42    561s] Creating Lib Analyzer ...
[05/17 17:21:42    561s] 
[05/17 17:21:42    561s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/17 17:21:42    561s] Summary for sequential cells identification: 
[05/17 17:21:42    561s]   Identified SBFF number: 104
[05/17 17:21:42    561s]   Identified MBFF number: 16
[05/17 17:21:42    561s]   Identified SB Latch number: 0
[05/17 17:21:42    561s]   Identified MB Latch number: 0
[05/17 17:21:42    561s]   Not identified SBFF number: 16
[05/17 17:21:42    561s]   Not identified MBFF number: 0
[05/17 17:21:42    561s]   Not identified SB Latch number: 0
[05/17 17:21:42    561s]   Not identified MB Latch number: 0
[05/17 17:21:42    561s]   Number of sequential cells which are not FFs: 32
[05/17 17:21:42    561s]  Visiting view : AnalysisView_WC
[05/17 17:21:42    561s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:21:42    561s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:21:42    561s]  Visiting view : AnalysisView_WC
[05/17 17:21:42    561s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/17 17:21:42    561s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/17 17:21:42    561s] TLC MultiMap info (StdDelay):
[05/17 17:21:42    561s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/17 17:21:42    561s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/17 17:21:42    561s]  Setting StdDelay to: 38ps
[05/17 17:21:42    561s] 
[05/17 17:21:42    561s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/17 17:21:42    561s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/17 17:21:42    561s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/17 17:21:42    561s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/17 17:21:42    561s] 
[05/17 17:21:42    561s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/17 17:21:43    561s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:22 mem=2062.7M
[05/17 17:21:43    561s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:22 mem=2062.7M
[05/17 17:21:43    561s] Creating Lib Analyzer, finished. 
[05/17 17:21:43    561s] 
[05/17 17:21:43    561s] *Info: minBufDelay = 66.8 ps, libStdDelay = 38.0 ps, minBufSize = 6840000 (5.0)
[05/17 17:21:43    561s] *Info: worst delay setup view: AnalysisView_WC
[05/17 17:21:43    561s] Footprint list for hold buffering (delay unit: ps)
[05/17 17:21:43    561s] =================================================================
[05/17 17:21:43    561s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[05/17 17:21:43    561s] ------------------------------------------------------------------
[05/17 17:21:43    561s] *Info:       66.8       1.00     62.33    5.0  62.29 CLKBUFX2 (A,Y)
[05/17 17:21:43    561s] *Info:       66.8       1.00     62.33    5.0  62.29 BUFX2 (A,Y)
[05/17 17:21:43    561s] *Info:       69.7       1.00     41.47    6.0  41.48 CLKBUFX3 (A,Y)
[05/17 17:21:43    561s] *Info:       69.7       1.00     41.47    6.0  41.48 BUFX3 (A,Y)
[05/17 17:21:43    561s] *Info:       79.0       1.00     31.16    7.0  31.18 CLKBUFX4 (A,Y)
[05/17 17:21:43    561s] *Info:       79.0       1.00     31.16    7.0  31.18 BUFX4 (A,Y)
[05/17 17:21:43    561s] *Info:       70.2       1.00     20.86    9.0  21.02 CLKBUFX6 (A,Y)
[05/17 17:21:43    561s] *Info:       70.2       1.00     20.86    9.0  21.02 BUFX6 (A,Y)
[05/17 17:21:43    561s] *Info:      147.7       1.00    124.41    9.0 124.22 DLY1X1 (A,Y)
[05/17 17:21:43    561s] *Info:       79.1       1.00     16.06   11.0  16.01 CLKBUFX8 (A,Y)
[05/17 17:21:43    561s] *Info:       79.1       1.00     16.06   11.0  16.01 BUFX8 (A,Y)
[05/17 17:21:43    561s] *Info:      190.9       1.00     31.16   11.0  31.18 DLY1X4 (A,Y)
[05/17 17:21:43    561s] *Info:       79.1       1.00     11.03   15.0  10.92 CLKBUFX12 (A,Y)
[05/17 17:21:43    561s] *Info:       79.1       1.00     11.03   15.0  10.92 BUFX12 (A,Y)
[05/17 17:21:43    561s] *Info:      298.4       1.00    124.17   17.0 124.22 DLY2X1 (A,Y)
[05/17 17:21:43    561s] *Info:       79.2       1.00      8.15   20.0   8.38 CLKBUFX16 (A,Y)
[05/17 17:21:43    561s] *Info:       79.2       1.00      8.15   20.0   8.38 BUFX16 (A,Y)
[05/17 17:21:43    561s] *Info:      341.7       1.00     31.16   20.0  31.18 DLY2X4 (A,Y)
[05/17 17:21:43    561s] *Info:       80.3       1.00      6.95   24.0   6.79 BUFX20 (A,Y)
[05/17 17:21:43    561s] *Info:       80.3       1.00      6.95   24.0   6.79 CLKBUFX20 (A,Y)
[05/17 17:21:43    561s] *Info:      449.0       1.00    124.41   24.0 124.22 DLY3X1 (A,Y)
[05/17 17:21:43    561s] *Info:      492.3       1.00     31.16   26.0  31.18 DLY3X4 (A,Y)
[05/17 17:21:43    561s] *Info:      599.6       1.00    124.17   29.0 124.22 DLY4X1 (A,Y)
[05/17 17:21:43    561s] *Info:      643.0       1.00     31.16   31.0  31.18 DLY4X4 (A,Y)
[05/17 17:21:43    561s] =================================================================
[05/17 17:21:43    561s] Hold Timer stdDelay = 38.0ps
[05/17 17:21:43    561s]  Visiting view : AnalysisView_BC
[05/17 17:21:43    561s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/17 17:21:43    561s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/17 17:21:43    561s] Hold Timer stdDelay =  9.9ps (AnalysisView_BC)
[05/17 17:21:43    561s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2062.7M, EPOCH TIME: 1747516903.744700
[05/17 17:21:43    561s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.037, MEM:2062.7M, EPOCH TIME: 1747516903.781717
[05/17 17:21:43    562s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC
Hold views included:
 AnalysisView_BC

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.188  | 42.588  | 40.188  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.002  | -0.002  |  1.174  |
|           TNS (ns):| -0.003  | -0.003  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      3 (8)       |
|   max_fanout   |      0 (0)       |     0      |      8 (8)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 20.010%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1602.0M, totSessionCpu=0:09:22 **
[05/17 17:21:43    562s] *** BuildHoldData #3 [finish] : cpu/real = 0:00:06.3/0:00:06.4 (1.0), totSession cpu/real = 0:09:22.1/0:48:41.1 (0.2), mem = 1968.7M
[05/17 17:21:43    562s] 
[05/17 17:21:43    562s] =============================================================================================
[05/17 17:21:43    562s]  Step TAT Report for BuildHoldData #3                                           21.12-s106_1
[05/17 17:21:43    562s] =============================================================================================
[05/17 17:21:43    562s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:21:43    562s] ---------------------------------------------------------------------------------------------
[05/17 17:21:43    562s] [ ViewPruning            ]      6   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[05/17 17:21:43    562s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    0.9
[05/17 17:21:43    562s] [ DrvReport              ]      2   0:00:00.2  (   2.5 % )     0:00:00.2 /  0:00:00.2    1.0
[05/17 17:21:43    562s] [ SlackTraversorInit     ]      3   0:00:00.2  (   2.5 % )     0:00:00.2 /  0:00:00.2    1.0
[05/17 17:21:43    562s] [ CellServerInit         ]      3   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    0.9
[05/17 17:21:43    562s] [ LibAnalyzerInit        ]      2   0:00:01.5  (  23.4 % )     0:00:01.5 /  0:00:01.5    1.0
[05/17 17:21:43    562s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:21:43    562s] [ HoldTimerInit          ]      1   0:00:00.2  (   2.5 % )     0:00:00.2 /  0:00:00.2    1.0
[05/17 17:21:43    562s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:21:43    562s] [ HoldTimerNodeList      ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[05/17 17:21:43    562s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:21:43    562s] [ TimingUpdate           ]      5   0:00:00.2  (   2.5 % )     0:00:02.5 /  0:00:02.5    1.0
[05/17 17:21:43    562s] [ FullDelayCalc          ]      1   0:00:02.4  (  37.0 % )     0:00:02.4 /  0:00:02.3    1.0
[05/17 17:21:43    562s] [ TimingReport           ]      2   0:00:00.2  (   2.5 % )     0:00:00.2 /  0:00:00.2    1.0
[05/17 17:21:43    562s] [ SaveTimingGraph        ]      1   0:00:00.2  (   3.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/17 17:21:43    562s] [ RestoreTimingGraph     ]      1   0:00:00.3  (   4.4 % )     0:00:00.3 /  0:00:00.3    1.0
[05/17 17:21:43    562s] [ MISC                   ]          0:00:01.0  (  15.4 % )     0:00:01.0 /  0:00:00.9    0.9
[05/17 17:21:43    562s] ---------------------------------------------------------------------------------------------
[05/17 17:21:43    562s]  BuildHoldData #3 TOTAL             0:00:06.4  ( 100.0 % )     0:00:06.4 /  0:00:06.3    1.0
[05/17 17:21:43    562s] ---------------------------------------------------------------------------------------------
[05/17 17:21:43    562s] 
[05/17 17:21:43    562s] *** HoldOpt #3 [begin] : totSession cpu/real = 0:09:22.1/0:48:41.1 (0.2), mem = 1968.7M
[05/17 17:21:43    562s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.10379.22
[05/17 17:21:43    562s] #optDebug: Start CG creation (mem=1968.7M)
[05/17 17:21:43    562s]  ...initializing CG  maxDriveDist 1351.515500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 135.151500 
[05/17 17:21:44    562s] (cpu=0:00:00.2, mem=2160.9M)
[05/17 17:21:44    562s]  ...processing cgPrt (cpu=0:00:00.2, mem=2160.9M)
[05/17 17:21:44    562s]  ...processing cgEgp (cpu=0:00:00.2, mem=2160.9M)
[05/17 17:21:44    562s]  ...processing cgPbk (cpu=0:00:00.2, mem=2160.9M)
[05/17 17:21:44    562s]  ...processing cgNrb(cpu=0:00:00.2, mem=2160.9M)
[05/17 17:21:44    562s]  ...processing cgObs (cpu=0:00:00.2, mem=2160.9M)
[05/17 17:21:44    562s]  ...processing cgCon (cpu=0:00:00.2, mem=2160.9M)
[05/17 17:21:44    562s]  ...processing cgPdm (cpu=0:00:00.2, mem=2160.9M)
[05/17 17:21:44    562s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2160.9M)
[05/17 17:21:44    562s] HoldSingleBuffer minRootGain=0.000
[05/17 17:21:44    562s] HoldSingleBuffer minRootGain=0.000
[05/17 17:21:44    562s] HoldSingleBuffer minRootGain=0.000
[05/17 17:21:44    562s] HoldSingleBuffer minRootGain=0.000
[05/17 17:21:44    562s] *info: Run optDesign holdfix with 1 thread.
[05/17 17:21:44    562s] Info: 21 io nets excluded
[05/17 17:21:44    562s] Info: 22 clock nets excluded from IPO operation.
[05/17 17:21:44    562s] --------------------------------------------------- 
[05/17 17:21:44    562s]    Hold Timing Summary  - Initial 
[05/17 17:21:44    562s] --------------------------------------------------- 
[05/17 17:21:44    562s]  Target slack:       0.0000 ns
[05/17 17:21:44    562s]  View: AnalysisView_BC 
[05/17 17:21:44    562s]    WNS:      -0.0021
[05/17 17:21:44    562s]    TNS:      -0.0031
[05/17 17:21:44    562s]    VP :            4
[05/17 17:21:44    562s]    Worst hold path end point: mcs4_core_ram_0_src_ram_sel_reg/D 
[05/17 17:21:44    562s] --------------------------------------------------- 
[05/17 17:21:44    562s] Info: Done creating the CCOpt slew target map.
[05/17 17:21:44    562s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/17 17:21:44    562s] ### Creating PhyDesignMc. totSessionCpu=0:09:22 mem=2180.0M
[05/17 17:21:44    562s] OPERPROF: Starting DPlace-Init at level 1, MEM:2180.0M, EPOCH TIME: 1747516904.123348
[05/17 17:21:44    562s] z: 2, totalTracks: 1
[05/17 17:21:44    562s] z: 4, totalTracks: 1
[05/17 17:21:44    562s] z: 6, totalTracks: 1
[05/17 17:21:44    562s] z: 8, totalTracks: 1
[05/17 17:21:44    562s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/17 17:21:44    562s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2180.0M, EPOCH TIME: 1747516904.130328
[05/17 17:21:44    562s] 
[05/17 17:21:44    562s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:21:44    562s] 
[05/17 17:21:44    562s]  Skipping Bad Lib Cell Checking (CMU) !
[05/17 17:21:44    562s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2180.0M, EPOCH TIME: 1747516904.163079
[05/17 17:21:44    562s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2180.0M, EPOCH TIME: 1747516904.163203
[05/17 17:21:44    562s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2180.0M, EPOCH TIME: 1747516904.163271
[05/17 17:21:44    562s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2180.0MB).
[05/17 17:21:44    562s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.041, MEM:2180.0M, EPOCH TIME: 1747516904.164309
[05/17 17:21:44    562s] TotalInstCnt at PhyDesignMc Initialization: 4,617
[05/17 17:21:44    562s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:22 mem=2180.0M
[05/17 17:21:44    562s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2180.0M, EPOCH TIME: 1747516904.211236
[05/17 17:21:44    562s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2180.0M, EPOCH TIME: 1747516904.211777
[05/17 17:21:44    562s] 
[05/17 17:21:44    562s] *** Starting Core Fixing (fixHold) cpu=0:00:06.6 real=0:00:07.0 totSessionCpu=0:09:22 mem=2180.0M density=20.010% ***
[05/17 17:21:44    562s] Optimizer Target Slack 0.000 StdDelay is 0.03800  
[05/17 17:21:44    562s] ### Creating RouteCongInterface, started
[05/17 17:21:44    562s] ### Creating LA Mngr. totSessionCpu=0:09:22 mem=2180.0M
[05/17 17:21:44    562s] ### Creating LA Mngr, finished. totSessionCpu=0:09:22 mem=2180.0M
[05/17 17:21:44    562s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.188  | 42.588  | 40.188  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

Density: 20.010%
------------------------------------------------------------------
[05/17 17:21:44    562s] *info: Hold Batch Commit is enabled
[05/17 17:21:44    562s] *info: Levelized Batch Commit is enabled
[05/17 17:21:44    562s] 
[05/17 17:21:44    562s] Phase I ......
[05/17 17:21:44    562s] Executing transform: ECO Safe Resize
[05/17 17:21:44    562s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/17 17:21:44    562s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/17 17:21:44    562s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/17 17:21:44    562s] Worst hold path end point:
[05/17 17:21:44    562s]   mcs4_core_ram_0_src_ram_sel_reg/D
[05/17 17:21:44    562s]     net: FE_PHN876_mcs4_core_n_24606 (nrTerm=2)
[05/17 17:21:44    562s] |   0|  -0.002|    -0.00|       4|          0|       0(     0)|   20.01%|   0:00:00.0|  2180.0M|
[05/17 17:21:44    562s] Worst hold path end point:
[05/17 17:21:44    562s]   mcs4_core_ram_0_src_ram_sel_reg/D
[05/17 17:21:44    562s]     net: FE_PHN876_mcs4_core_n_24606 (nrTerm=2)
[05/17 17:21:44    562s] |   1|  -0.002|    -0.00|       4|          0|       0(     0)|   20.01%|   0:00:00.0|  2180.0M|
[05/17 17:21:44    562s] 
[05/17 17:21:44    562s] Capturing REF for hold ...
[05/17 17:21:44    562s]    Hold Timing Snapshot: (REF)
[05/17 17:21:44    562s]              All PG WNS: -0.002
[05/17 17:21:44    562s]              All PG TNS: -0.003
[05/17 17:21:44    562s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/17 17:21:44    562s] Executing transform: AddBuffer + LegalResize
[05/17 17:21:44    562s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/17 17:21:44    562s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/17 17:21:44    562s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/17 17:21:44    562s] Worst hold path end point:
[05/17 17:21:44    562s]   mcs4_core_ram_0_src_ram_sel_reg/D
[05/17 17:21:44    562s]     net: FE_PHN876_mcs4_core_n_24606 (nrTerm=2)
[05/17 17:21:44    562s] |   0|  -0.002|    -0.00|       4|          0|       0(     0)|   20.01%|   0:00:00.0|  2180.0M|
[05/17 17:21:44    562s] |   1|   0.000|     0.00|       0|          3|       0(     0)|   20.01%|   0:00:00.0|  2180.0M|
[05/17 17:21:44    562s] 
[05/17 17:21:44    562s] Capturing REF for hold ...
[05/17 17:21:44    562s]    Hold Timing Snapshot: (REF)
[05/17 17:21:44    562s]              All PG WNS: 0.000
[05/17 17:21:44    562s]              All PG TNS: 0.000
[05/17 17:21:44    562s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/17 17:21:44    562s] 
[05/17 17:21:44    562s] *info:    Total 3 cells added for Phase I
[05/17 17:21:44    562s] *info:        in which 0 is ripple commits (0.000%)
[05/17 17:21:44    562s] --------------------------------------------------- 
[05/17 17:21:44    562s]    Hold Timing Summary  - Phase I 
[05/17 17:21:44    562s] --------------------------------------------------- 
[05/17 17:21:44    562s]  Target slack:       0.0000 ns
[05/17 17:21:44    562s]  View: AnalysisView_BC 
[05/17 17:21:44    562s]    WNS:       0.0000
[05/17 17:21:44    562s]    TNS:       0.0000
[05/17 17:21:44    562s]    VP :            0
[05/17 17:21:44    562s]    Worst hold path end point: mcs4_core_i4004_ip_board_addr_rfsh_1_master_reg/D 
[05/17 17:21:44    562s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.188  | 42.588  | 40.188  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

Density: 20.015%
------------------------------------------------------------------
[05/17 17:21:44    562s] 
[05/17 17:21:44    562s] *** Finished Core Fixing (fixHold) cpu=0:00:07.1 real=0:00:07.0 totSessionCpu=0:09:23 mem=2180.0M density=20.015% ***
[05/17 17:21:44    562s] 
[05/17 17:21:44    562s] *info:
[05/17 17:21:44    562s] *info: Added a total of 3 cells to fix/reduce hold violation
[05/17 17:21:44    562s] *info:          in which 3 termBuffering
[05/17 17:21:44    562s] *info:          in which 0 dummyBuffering
[05/17 17:21:44    562s] *info:
[05/17 17:21:44    562s] *info: Summary: 
[05/17 17:21:44    562s] *info:            3 cells of type 'CLKBUFX2' (5.0, 	62.286) used
[05/17 17:21:44    562s] 
[05/17 17:21:44    562s] *** Finish Post Route Hold Fixing (cpu=0:00:07.1 real=0:00:07.0 totSessionCpu=0:09:23 mem=2180.0M density=20.015%) ***
[05/17 17:21:44    562s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.10379.22
[05/17 17:21:44    562s] **INFO: total 3 insts, 0 nets marked don't touch
[05/17 17:21:44    562s] **INFO: total 3 insts, 0 nets marked don't touch DB property
[05/17 17:21:44    562s] **INFO: total 3 insts, 0 nets unmarked don't touch

[05/17 17:21:44    562s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2160.9M, EPOCH TIME: 1747516904.787716
[05/17 17:21:44    562s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.020, MEM:2070.9M, EPOCH TIME: 1747516904.807736
[05/17 17:21:44    562s] TotalInstCnt at PhyDesignMc Destruction: 4,620
[05/17 17:21:44    562s] *** HoldOpt #3 [finish] : cpu/real = 0:00:00.8/0:00:00.9 (0.9), totSession cpu/real = 0:09:22.9/0:48:42.1 (0.2), mem = 2070.9M
[05/17 17:21:44    562s] 
[05/17 17:21:44    562s] =============================================================================================
[05/17 17:21:44    562s]  Step TAT Report for HoldOpt #3                                                 21.12-s106_1
[05/17 17:21:44    562s] =============================================================================================
[05/17 17:21:44    562s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:21:44    562s] ---------------------------------------------------------------------------------------------
[05/17 17:21:44    562s] [ OptSummaryReport       ]      2   0:00:00.0  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[05/17 17:21:44    562s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.9
[05/17 17:21:44    562s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:21:44    562s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   9.5 % )     0:00:00.1 /  0:00:00.1    0.9
[05/17 17:21:44    562s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  17.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/17 17:21:44    562s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (  20.1 % )     0:00:00.2 /  0:00:00.2    0.9
[05/17 17:21:44    562s] [ OptimizationStep       ]      2   0:00:00.0  (   2.4 % )     0:00:00.1 /  0:00:00.1    0.8
[05/17 17:21:44    562s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[05/17 17:21:44    562s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:21:44    562s] [ OptEval                ]      2   0:00:00.0  (   5.1 % )     0:00:00.0 /  0:00:00.0    0.6
[05/17 17:21:44    562s] [ OptCommit              ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.5
[05/17 17:21:44    562s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:21:44    562s] [ IncrDelayCalc          ]      4   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:21:44    562s] [ HoldReEval             ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:21:44    562s] [ HoldCollectNode        ]      5   0:00:00.1  (   5.9 % )     0:00:00.1 /  0:00:00.0    0.7
[05/17 17:21:44    562s] [ HoldSortNodeList       ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:21:44    562s] [ HoldBottleneckCount    ]      3   0:00:00.0  (   5.3 % )     0:00:00.0 /  0:00:00.1    1.0
[05/17 17:21:44    562s] [ HoldCacheNodeWeight    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:21:44    562s] [ HoldBuildSlackGraph    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:21:44    562s] [ HoldDBCommit           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:21:44    562s] [ HoldTimerCalcSummary   ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:21:44    562s] [ TimingUpdate           ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:21:44    562s] [ TimingReport           ]      2   0:00:00.1  (  13.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/17 17:21:44    562s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/17 17:21:44    562s] [ MISC                   ]          0:00:00.1  (  14.2 % )     0:00:00.1 /  0:00:00.1    1.0
[05/17 17:21:44    562s] ---------------------------------------------------------------------------------------------
[05/17 17:21:44    562s]  HoldOpt #3 TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.8    0.9
[05/17 17:21:44    562s] ---------------------------------------------------------------------------------------------
[05/17 17:21:44    562s] 
[05/17 17:21:44    562s] **INFO: Skipping refine place as no non-legal commits were detected
[05/17 17:21:44    562s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2070.9M, EPOCH TIME: 1747516904.824032
[05/17 17:21:44    562s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.035, MEM:2070.9M, EPOCH TIME: 1747516904.858887
[05/17 17:21:44    562s] Running postRoute recovery in preEcoRoute mode
[05/17 17:21:44    562s] **optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1709.2M, totSessionCpu=0:09:23 **
[05/17 17:21:44    563s]   DRV Snapshot: (TGT)
[05/17 17:21:44    563s]          Tran DRV: 0 (3)
[05/17 17:21:44    563s]           Cap DRV: 0 (2)
[05/17 17:21:44    563s]        Fanout DRV: 0 (8)
[05/17 17:21:44    563s]            Glitch: 0 (0)
[05/17 17:21:44    563s] Checking DRV degradation...
[05/17 17:21:44    563s] 
[05/17 17:21:44    563s] Recovery Manager:
[05/17 17:21:44    563s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/17 17:21:44    563s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/17 17:21:44    563s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/17 17:21:44    563s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[05/17 17:21:44    563s] 
[05/17 17:21:44    563s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/17 17:21:44    563s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2071.05M, totSessionCpu=0:09:23).
[05/17 17:21:44    563s] **optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1709.2M, totSessionCpu=0:09:23 **
[05/17 17:21:44    563s] 
[05/17 17:21:45    563s]   DRV Snapshot: (REF)
[05/17 17:21:45    563s]          Tran DRV: 0 (3)
[05/17 17:21:45    563s]           Cap DRV: 0 (2)
[05/17 17:21:45    563s]        Fanout DRV: 0 (8)
[05/17 17:21:45    563s]            Glitch: 0 (0)
[05/17 17:21:45    563s] Running refinePlace -preserveRouting true -hardFence false
[05/17 17:21:45    563s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2109.2M, EPOCH TIME: 1747516905.060341
[05/17 17:21:45    563s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2109.2M, EPOCH TIME: 1747516905.060480
[05/17 17:21:45    563s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2109.2M, EPOCH TIME: 1747516905.060589
[05/17 17:21:45    563s] z: 2, totalTracks: 1
[05/17 17:21:45    563s] z: 4, totalTracks: 1
[05/17 17:21:45    563s] z: 6, totalTracks: 1
[05/17 17:21:45    563s] z: 8, totalTracks: 1
[05/17 17:21:45    563s] #spOpts: N=45 gp_ipad=5 hrOri=1 hrSnap=1 
[05/17 17:21:45    563s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2109.2M, EPOCH TIME: 1747516905.070355
[05/17 17:21:45    563s] 
[05/17 17:21:45    563s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:21:45    563s] 
[05/17 17:21:45    563s]  Skipping Bad Lib Cell Checking (CMU) !
[05/17 17:21:45    563s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.040, REAL:0.037, MEM:2109.2M, EPOCH TIME: 1747516905.107033
[05/17 17:21:45    563s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2109.2M, EPOCH TIME: 1747516905.107171
[05/17 17:21:45    563s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2109.2M, EPOCH TIME: 1747516905.107242
[05/17 17:21:45    563s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2109.2MB).
[05/17 17:21:45    563s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.040, REAL:0.048, MEM:2109.2M, EPOCH TIME: 1747516905.108646
[05/17 17:21:45    563s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.040, REAL:0.048, MEM:2109.2M, EPOCH TIME: 1747516905.108706
[05/17 17:21:45    563s] TDRefine: refinePlace mode is spiral
[05/17 17:21:45    563s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.10379.16
[05/17 17:21:45    563s] OPERPROF:   Starting RefinePlace at level 2, MEM:2109.2M, EPOCH TIME: 1747516905.108784
[05/17 17:21:45    563s] *** Starting refinePlace (0:09:23 mem=2109.2M) ***
[05/17 17:21:45    563s] Total net bbox length = 7.105e+04 (3.616e+04 3.489e+04) (ext = 2.638e+03)
[05/17 17:21:45    563s] 
[05/17 17:21:45    563s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/17 17:21:45    563s] OPERPROF:     Starting PlacementInitRegWireSearchTree at level 3, MEM:2109.2M, EPOCH TIME: 1747516905.113075
[05/17 17:21:45    563s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/17 17:21:45    563s] OPERPROF:     Finished PlacementInitRegWireSearchTree at level 3, CPU:0.010, REAL:0.008, MEM:2109.2M, EPOCH TIME: 1747516905.120727
[05/17 17:21:45    563s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:21:45    563s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:21:45    563s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2109.2M, EPOCH TIME: 1747516905.126147
[05/17 17:21:45    563s] Starting refinePlace ...
[05/17 17:21:45    563s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:21:45    563s] One DDP V2 for no tweak run.
[05/17 17:21:45    563s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/17 17:21:45    563s]   Spread Effort: high, post-route mode, useDDP on.
[05/17 17:21:45    563s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2109.2MB) @(0:09:23 - 0:09:23).
[05/17 17:21:45    563s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/17 17:21:45    563s] wireLenOptFixPriorityInst 661 inst fixed
[05/17 17:21:45    563s] 
[05/17 17:21:45    563s] Running Spiral with 1 thread in Normal Mode  fetchWidth=99 
[05/17 17:21:45    563s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/17 17:21:45    563s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/17 17:21:45    563s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/17 17:21:45    563s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2109.2MB) @(0:09:23 - 0:09:23).
[05/17 17:21:45    563s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/17 17:21:45    563s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2109.2MB
[05/17 17:21:45    563s] Statistics of distance of Instance movement in refine placement:
[05/17 17:21:45    563s]   maximum (X+Y) =         0.00 um
[05/17 17:21:45    563s]   mean    (X+Y) =         0.00 um
[05/17 17:21:45    563s] Summary Report:
[05/17 17:21:45    563s] Instances move: 0 (out of 4600 movable)
[05/17 17:21:45    563s] Instances flipped: 0
[05/17 17:21:45    563s] Mean displacement: 0.00 um
[05/17 17:21:45    563s] Max displacement: 0.00 um 
[05/17 17:21:45    563s] Total instances moved : 0
[05/17 17:21:45    563s] Ripped up 0 affected routes.
[05/17 17:21:45    563s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.160, REAL:0.182, MEM:2109.2M, EPOCH TIME: 1747516905.308291
[05/17 17:21:45    563s] Total net bbox length = 7.105e+04 (3.616e+04 3.489e+04) (ext = 2.638e+03)
[05/17 17:21:45    563s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2109.2MB
[05/17 17:21:45    563s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2109.2MB) @(0:09:23 - 0:09:23).
[05/17 17:21:45    563s] *** Finished refinePlace (0:09:23 mem=2109.2M) ***
[05/17 17:21:45    563s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.10379.16
[05/17 17:21:45    563s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.180, REAL:0.203, MEM:2109.2M, EPOCH TIME: 1747516905.312092
[05/17 17:21:45    563s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2109.2M, EPOCH TIME: 1747516905.312156
[05/17 17:21:45    563s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.016, MEM:2071.2M, EPOCH TIME: 1747516905.327774
[05/17 17:21:45    563s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.230, REAL:0.268, MEM:2071.2M, EPOCH TIME: 1747516905.327921
[05/17 17:21:45    563s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2071.2M, EPOCH TIME: 1747516905.345413
[05/17 17:21:45    563s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.034, MEM:2071.2M, EPOCH TIME: 1747516905.379231
[05/17 17:21:45    563s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.188  | 42.588  | 40.188  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      3 (8)       |
|   max_fanout   |      0 (0)       |     0      |      8 (8)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 20.015%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1709.8M, totSessionCpu=0:09:24 **
[05/17 17:21:45    563s] **INFO: flowCheckPoint #9 GlobalDetailRoute
[05/17 17:21:45    563s] -routeWithEco false                       # bool, default=false
[05/17 17:21:45    563s] -routeSelectedNetOnly false               # bool, default=false
[05/17 17:21:45    563s] -routeWithTimingDriven true               # bool, default=false, user setting
[05/17 17:21:45    563s] -routeWithSiDriven true                   # bool, default=false, user setting
[05/17 17:21:45    563s] Existing Dirty Nets : 6
[05/17 17:21:45    563s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[05/17 17:21:45    563s] Reset Dirty Nets : 6
[05/17 17:21:45    563s] *** EcoRoute #2 [begin] : totSession cpu/real = 0:09:23.6/0:48:42.8 (0.2), mem = 2071.4M
[05/17 17:21:45    563s] 
[05/17 17:21:45    563s] globalDetailRoute
[05/17 17:21:45    563s] 
[05/17 17:21:45    563s] #Start globalDetailRoute on Sat May 17 17:21:45 2025
[05/17 17:21:45    563s] #
[05/17 17:21:45    563s] ### Time Record (globalDetailRoute) is installed.
[05/17 17:21:45    563s] ### Time Record (Pre Callback) is installed.
[05/17 17:21:45    563s] Closing parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/mcs4_pad_frame_10379_ePiGcn.rcdb.d/mcs4_pad_frame.rcdb.d': 4639 access done (mem: 2071.375M)
[05/17 17:21:45    563s] ### Time Record (Pre Callback) is uninstalled.
[05/17 17:21:45    563s] ### Time Record (DB Import) is installed.
[05/17 17:21:45    563s] ### Time Record (Timing Data Generation) is installed.
[05/17 17:21:45    563s] ### Time Record (Timing Data Generation) is uninstalled.
[05/17 17:21:45    563s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[05/17 17:21:45    563s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_clear_pad is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:21:45    563s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_clear_pad is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:21:45    563s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:21:45    563s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:21:45    563s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:21:45    563s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:21:45    563s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:21:45    563s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:21:45    563s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:21:45    563s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:21:45    563s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:21:45    563s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:21:45    563s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:21:45    563s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:21:45    563s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:21:45    563s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:21:45    563s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:21:45    563s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:21:45    563s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_p_out0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:21:45    563s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_p_out0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:21:45    563s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/17 17:21:45    563s] #To increase the message display limit, refer to the product command reference manual.
[05/17 17:21:45    563s] ### Net info: total nets: 4674
[05/17 17:21:45    563s] ### Net info: dirty nets: 0
[05/17 17:21:45    563s] ### Net info: marked as disconnected nets: 0
[05/17 17:21:45    563s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[05/17 17:21:45    563s] #num needed restored net=0
[05/17 17:21:45    563s] #need_extraction net=0 (total=4674)
[05/17 17:21:45    563s] ### Net info: fully routed nets: 4623
[05/17 17:21:45    563s] ### Net info: trivial (< 2 pins) nets: 27
[05/17 17:21:45    563s] ### Net info: unrouted nets: 24
[05/17 17:21:45    563s] ### Net info: re-extraction nets: 0
[05/17 17:21:45    563s] ### Net info: ignored nets: 0
[05/17 17:21:45    563s] ### Net info: skip routing nets: 0
[05/17 17:21:45    563s] #WARNING (NRDB-2120) Special net VSS_IOR is missing wiring shapes, will disable tie-net connections to this net.
[05/17 17:21:45    563s] #WARNING (NRDB-2120) Special net VDD_IOR is missing wiring shapes, will disable tie-net connections to this net.
[05/17 17:21:45    563s] ### import design signature (68): route=87198602 fixed_route=1814329169 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=1777982443 dirty_area=0 del_dirty_area=0 cell=2112280741 placement=1177321516 pin_access=1632227143 inst_pattern=1
[05/17 17:21:45    563s] ### Time Record (DB Import) is uninstalled.
[05/17 17:21:45    563s] #NanoRoute Version 21.12-s106_1 NR211128-2235/21_12-UB
[05/17 17:21:45    563s] #RTESIG:78da95d2414bc330140770cf7e8a47b643076ee6bd26697a15bcaa0cf55ab235ed0a6d0a
[05/17 17:21:45    563s] #       497af0db5b118449b7b05cf323f9ff1f6fb5fe7cde0323dc216d03725521bcec0911496f
[05/17 17:21:45    563s] #       8972f94858cd571f4fec7eb57e7d7b27ada0317db0901dc6b17f80facb99a13b426d1b33
[05/17 17:21:45    563s] #       f511828db173ede697175c40f4d39f9e82f5ff88161a8442524a10649d8bb6b57e519642
[05/17 17:21:45    563s] #       00f3c76a186bdbef0e9d639085e867b0cc953e8fba609097e701afd741e4c54d1ce9162e
[05/17 17:21:45    563s] #       a90481bb82ff1cc89a7e347139b6942add4d1694462acfd3480b0416a271b5f1f53c75eb
[05/17 17:21:45    563s] #       a6e19224606e7436a1646a2db05449437c6ec84e5d7bbabe09845424dfc25ca74d9103bb
[05/17 17:21:45    563s] #       f8d7dd375c4e0348
[05/17 17:21:45    563s] #
[05/17 17:21:45    563s] #Skip comparing routing design signature in db-snapshot flow
[05/17 17:21:45    563s] ### Time Record (Data Preparation) is installed.
[05/17 17:21:45    563s] #RTESIG:78da95d2c14ac430100660cf3ec590dd4305b766a6499a5e05af2a8b7a2dd96dda2db429
[05/17 17:21:45    563s] #       a4e9c1b7b72a082bdd86cd351f937f66b2d97e3ced8111a648bb11b92a119ef78488a477
[05/17 17:21:45    563s] #       44997c202ce7abf74776bbd9bebcbe9156509b6eb4901c86a1bb87ead399be3d42656b33
[05/17 17:21:45    563s] #       7501461b42eb9abb5f9e7301c14f7f7a1aadff47b4d0201492528220695db08df58bb210
[05/17 17:21:45    563s] #       02983f96fd50d92e3db48e4132063f8365aef479d40583bc380fb8de0e22cfafe248d770
[05/17 17:21:45    563s] #       4905084c73fe7d20a9bbc184e5d852aa786f32a738525916475a20b0311857195fcd53b7
[05/17 17:21:45    563s] #       6eea2f4902e60667234ac6be056a9d01fb49b6be662c54b418f17914ecd436a7f55a8494
[05/17 17:21:45    563s] #       476b61a6e3269fc35f7cebe60bfb891000
[05/17 17:21:45    563s] #
[05/17 17:21:45    563s] ### Time Record (Data Preparation) is uninstalled.
[05/17 17:21:45    563s] ### Time Record (Global Routing) is installed.
[05/17 17:21:45    563s] ### Time Record (Global Routing) is uninstalled.
[05/17 17:21:45    563s] #Total number of trivial nets (e.g. < 2 pins) = 48 (skipped).
[05/17 17:21:45    563s] #Total number of routable nets = 4626.
[05/17 17:21:45    563s] #Total number of nets in the design = 4674.
[05/17 17:21:45    563s] #6 routable nets do not have any wires.
[05/17 17:21:45    563s] #4620 routable nets have routed wires.
[05/17 17:21:45    563s] #6 nets will be global routed.
[05/17 17:21:45    563s] #21 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/17 17:21:45    563s] ### Time Record (Data Preparation) is installed.
[05/17 17:21:45    563s] #Start routing data preparation on Sat May 17 17:21:45 2025
[05/17 17:21:45    563s] #
[05/17 17:21:45    563s] #Minimum voltage of a net in the design = 0.000.
[05/17 17:21:45    563s] #Maximum voltage of a net in the design = 1.320.
[05/17 17:21:45    563s] #Voltage range [0.000 - 1.320] has 4667 nets.
[05/17 17:21:45    563s] #Voltage range [0.000 - 0.000] has 5 nets.
[05/17 17:21:45    563s] #Voltage range [0.900 - 1.320] has 2 nets.
[05/17 17:21:45    563s] #Build and mark too close pins for the same net.
[05/17 17:21:45    563s] ### Time Record (Cell Pin Access) is installed.
[05/17 17:21:45    563s] #Initial pin access analysis.
[05/17 17:21:45    563s] #Detail pin access analysis.
[05/17 17:21:45    563s] ### Time Record (Cell Pin Access) is uninstalled.
[05/17 17:21:46    564s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[05/17 17:21:46    564s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/17 17:21:46    564s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/17 17:21:46    564s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/17 17:21:46    564s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/17 17:21:46    564s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/17 17:21:46    564s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/17 17:21:46    564s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/17 17:21:46    564s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/17 17:21:46    564s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[05/17 17:21:46    564s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[05/17 17:21:46    564s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1714.03 (MB), peak = 1763.66 (MB)
[05/17 17:21:46    564s] #Processed 3/0 dirty instances, 3/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(3 insts marked dirty, reset pre-exisiting dirty flag on 3 insts, 0 nets marked need extraction)
[05/17 17:21:46    564s] #Regenerating Ggrids automatically.
[05/17 17:21:46    564s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[05/17 17:21:46    564s] #Using automatically generated G-grids.
[05/17 17:21:46    564s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[05/17 17:21:47    564s] #Done routing data preparation.
[05/17 17:21:47    564s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1718.59 (MB), peak = 1763.66 (MB)
[05/17 17:21:47    564s] #Found 0 nets for post-route si or timing fixing.
[05/17 17:21:47    564s] #
[05/17 17:21:47    564s] #Finished routing data preparation on Sat May 17 17:21:47 2025
[05/17 17:21:47    564s] #
[05/17 17:21:47    564s] #Cpu time = 00:00:01
[05/17 17:21:47    564s] #Elapsed time = 00:00:01
[05/17 17:21:47    564s] #Increased memory = 9.60 (MB)
[05/17 17:21:47    564s] #Total memory = 1718.59 (MB)
[05/17 17:21:47    564s] #Peak memory = 1763.66 (MB)
[05/17 17:21:47    564s] #
[05/17 17:21:47    564s] ### Time Record (Data Preparation) is uninstalled.
[05/17 17:21:47    564s] ### Time Record (Global Routing) is installed.
[05/17 17:21:47    564s] #
[05/17 17:21:47    564s] #Start global routing on Sat May 17 17:21:47 2025
[05/17 17:21:47    564s] #
[05/17 17:21:47    564s] #
[05/17 17:21:47    564s] #Start global routing initialization on Sat May 17 17:21:47 2025
[05/17 17:21:47    564s] #
[05/17 17:21:47    564s] #Number of eco nets is 3
[05/17 17:21:47    564s] #
[05/17 17:21:47    564s] #Start global routing data preparation on Sat May 17 17:21:47 2025
[05/17 17:21:47    564s] #
[05/17 17:21:47    565s] ### build_merged_routing_blockage_rect_list starts on Sat May 17 17:21:47 2025 with memory = 1718.71 (MB), peak = 1763.66 (MB)
[05/17 17:21:47    565s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:21:47    565s] #Start routing resource analysis on Sat May 17 17:21:47 2025
[05/17 17:21:47    565s] #
[05/17 17:21:47    565s] ### init_is_bin_blocked starts on Sat May 17 17:21:47 2025 with memory = 1718.71 (MB), peak = 1763.66 (MB)
[05/17 17:21:47    565s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:21:47    565s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat May 17 17:21:47 2025 with memory = 1735.61 (MB), peak = 1763.66 (MB)
[05/17 17:21:47    565s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:21:47    565s] ### adjust_flow_cap starts on Sat May 17 17:21:47 2025 with memory = 1736.36 (MB), peak = 1763.66 (MB)
[05/17 17:21:47    565s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:21:47    565s] ### adjust_flow_per_partial_route_obs starts on Sat May 17 17:21:47 2025 with memory = 1736.36 (MB), peak = 1763.66 (MB)
[05/17 17:21:47    565s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:21:47    565s] ### set_via_blocked starts on Sat May 17 17:21:47 2025 with memory = 1736.36 (MB), peak = 1763.66 (MB)
[05/17 17:21:47    565s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:21:47    565s] ### copy_flow starts on Sat May 17 17:21:47 2025 with memory = 1736.36 (MB), peak = 1763.66 (MB)
[05/17 17:21:47    565s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:21:47    565s] #Routing resource analysis is done on Sat May 17 17:21:47 2025
[05/17 17:21:47    565s] #
[05/17 17:21:47    565s] ### report_flow_cap starts on Sat May 17 17:21:47 2025 with memory = 1736.36 (MB), peak = 1763.66 (MB)
[05/17 17:21:47    565s] #  Resource Analysis:
[05/17 17:21:47    565s] #
[05/17 17:21:47    565s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/17 17:21:47    565s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/17 17:21:47    565s] #  --------------------------------------------------------------
[05/17 17:21:47    565s] #  Metal1         H        4648         299      115830     2.74%
[05/17 17:21:47    565s] #  Metal2         V        4662         338      115830     4.31%
[05/17 17:21:47    565s] #  Metal3         H        4772         175      115830     1.73%
[05/17 17:21:47    565s] #  Metal4         V        4641         359      115830     5.17%
[05/17 17:21:47    565s] #  Metal5         H        4850          97      115830     1.51%
[05/17 17:21:47    565s] #  Metal6         V        4979          21      115830     0.11%
[05/17 17:21:47    565s] #  Metal7         H        4946           1      115830     0.00%
[05/17 17:21:47    565s] #  Metal8         V        4999           1      115830     0.00%
[05/17 17:21:47    565s] #  Metal9         H        4947           0      115830     0.00%
[05/17 17:21:47    565s] #  Metal10        V        1999           0      115830     0.00%
[05/17 17:21:47    565s] #  Metal11        H        1976           2      115830     0.04%
[05/17 17:21:47    565s] #  --------------------------------------------------------------
[05/17 17:21:47    565s] #  Total                  47421       2.36%     1274130     1.42%
[05/17 17:21:47    565s] #
[05/17 17:21:47    565s] #  22 nets (0.47%) with 1 preferred extra spacing.
[05/17 17:21:47    565s] #
[05/17 17:21:47    565s] #
[05/17 17:21:47    565s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:21:47    565s] ### analyze_m2_tracks starts on Sat May 17 17:21:47 2025 with memory = 1736.36 (MB), peak = 1763.66 (MB)
[05/17 17:21:47    565s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:21:47    565s] ### report_initial_resource starts on Sat May 17 17:21:47 2025 with memory = 1736.36 (MB), peak = 1763.66 (MB)
[05/17 17:21:47    565s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:21:47    565s] ### mark_pg_pins_accessibility starts on Sat May 17 17:21:47 2025 with memory = 1736.36 (MB), peak = 1763.66 (MB)
[05/17 17:21:47    565s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:21:47    565s] ### set_net_region starts on Sat May 17 17:21:47 2025 with memory = 1736.36 (MB), peak = 1763.66 (MB)
[05/17 17:21:47    565s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:21:47    565s] #
[05/17 17:21:47    565s] #Global routing data preparation is done on Sat May 17 17:21:47 2025
[05/17 17:21:47    565s] #
[05/17 17:21:47    565s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1736.36 (MB), peak = 1763.66 (MB)
[05/17 17:21:47    565s] #
[05/17 17:21:47    565s] ### prepare_level starts on Sat May 17 17:21:47 2025 with memory = 1736.36 (MB), peak = 1763.66 (MB)
[05/17 17:21:47    565s] ### init level 1 starts on Sat May 17 17:21:47 2025 with memory = 1736.36 (MB), peak = 1763.66 (MB)
[05/17 17:21:47    565s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:21:47    565s] ### Level 1 hgrid = 351 X 330
[05/17 17:21:47    565s] ### prepare_level_flow starts on Sat May 17 17:21:47 2025 with memory = 1736.36 (MB), peak = 1763.66 (MB)
[05/17 17:21:47    565s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:21:47    565s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:21:47    565s] #
[05/17 17:21:47    565s] #Global routing initialization is done on Sat May 17 17:21:47 2025
[05/17 17:21:47    565s] #
[05/17 17:21:47    565s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1736.36 (MB), peak = 1763.66 (MB)
[05/17 17:21:47    565s] #
[05/17 17:21:47    565s] #start global routing iteration 1...
[05/17 17:21:47    565s] ### init_flow_edge starts on Sat May 17 17:21:47 2025 with memory = 1736.36 (MB), peak = 1763.66 (MB)
[05/17 17:21:47    565s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:21:47    565s] ### routing at level 1 (topmost level) iter 0
[05/17 17:21:47    565s] ### measure_qor starts on Sat May 17 17:21:47 2025 with memory = 1736.88 (MB), peak = 1763.66 (MB)
[05/17 17:21:47    565s] ### measure_congestion starts on Sat May 17 17:21:47 2025 with memory = 1736.88 (MB), peak = 1763.66 (MB)
[05/17 17:21:47    565s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:21:47    565s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:21:47    565s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1736.62 (MB), peak = 1763.66 (MB)
[05/17 17:21:47    565s] #
[05/17 17:21:47    565s] #start global routing iteration 2...
[05/17 17:21:47    565s] ### routing at level 1 (topmost level) iter 1
[05/17 17:21:47    565s] ### measure_qor starts on Sat May 17 17:21:47 2025 with memory = 1736.88 (MB), peak = 1763.66 (MB)
[05/17 17:21:47    565s] ### measure_congestion starts on Sat May 17 17:21:47 2025 with memory = 1736.88 (MB), peak = 1763.66 (MB)
[05/17 17:21:47    565s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:21:47    565s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:21:47    565s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1736.62 (MB), peak = 1763.66 (MB)
[05/17 17:21:47    565s] #
[05/17 17:21:47    565s] ### route_end starts on Sat May 17 17:21:47 2025 with memory = 1736.62 (MB), peak = 1763.66 (MB)
[05/17 17:21:47    565s] #
[05/17 17:21:47    565s] #Total number of trivial nets (e.g. < 2 pins) = 48 (skipped).
[05/17 17:21:47    565s] #Total number of routable nets = 4626.
[05/17 17:21:47    565s] #Total number of nets in the design = 4674.
[05/17 17:21:47    565s] #
[05/17 17:21:47    565s] #4626 routable nets have routed wires.
[05/17 17:21:47    565s] #21 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/17 17:21:47    565s] #
[05/17 17:21:47    565s] #Routed nets constraints summary:
[05/17 17:21:47    565s] #-----------------------------
[05/17 17:21:47    565s] #        Rules   Unconstrained  
[05/17 17:21:47    565s] #-----------------------------
[05/17 17:21:47    565s] #      Default               6  
[05/17 17:21:47    565s] #-----------------------------
[05/17 17:21:47    565s] #        Total               6  
[05/17 17:21:47    565s] #-----------------------------
[05/17 17:21:47    565s] #
[05/17 17:21:47    565s] #Routing constraints summary of the whole design:
[05/17 17:21:47    565s] #------------------------------------------------
[05/17 17:21:47    565s] #        Rules   Pref Extra Space   Unconstrained  
[05/17 17:21:47    565s] #------------------------------------------------
[05/17 17:21:47    565s] #      Default                 21            4605  
[05/17 17:21:47    565s] #------------------------------------------------
[05/17 17:21:47    565s] #        Total                 21            4605  
[05/17 17:21:47    565s] #------------------------------------------------
[05/17 17:21:47    565s] #
[05/17 17:21:47    565s] ### adjust_flow_per_partial_route_obs starts on Sat May 17 17:21:47 2025 with memory = 1736.62 (MB), peak = 1763.66 (MB)
[05/17 17:21:47    565s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:21:47    565s] ### cal_base_flow starts on Sat May 17 17:21:47 2025 with memory = 1736.62 (MB), peak = 1763.66 (MB)
[05/17 17:21:47    565s] ### init_flow_edge starts on Sat May 17 17:21:47 2025 with memory = 1736.62 (MB), peak = 1763.66 (MB)
[05/17 17:21:47    565s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:21:47    565s] ### cal_flow starts on Sat May 17 17:21:47 2025 with memory = 1736.62 (MB), peak = 1763.66 (MB)
[05/17 17:21:47    565s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:21:47    565s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:21:47    565s] ### report_overcon starts on Sat May 17 17:21:47 2025 with memory = 1736.62 (MB), peak = 1763.66 (MB)
[05/17 17:21:47    565s] #
[05/17 17:21:47    565s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/17 17:21:47    565s] #
[05/17 17:21:47    565s] #                 OverCon          
[05/17 17:21:47    565s] #                  #Gcell    %Gcell
[05/17 17:21:47    565s] #     Layer           (1)   OverCon  Flow/Cap
[05/17 17:21:47    565s] #  ----------------------------------------------
[05/17 17:21:47    565s] #  Metal1        0(0.00%)   (0.00%)     0.04  
[05/17 17:21:47    565s] #  Metal2        0(0.00%)   (0.00%)     0.02  
[05/17 17:21:47    565s] #  Metal3        0(0.00%)   (0.00%)     0.01  
[05/17 17:21:47    565s] #  Metal4        0(0.00%)   (0.00%)     0.01  
[05/17 17:21:47    565s] #  Metal5        0(0.00%)   (0.00%)     0.00  
[05/17 17:21:47    565s] #  Metal6        0(0.00%)   (0.00%)     0.00  
[05/17 17:21:47    565s] #  Metal7        0(0.00%)   (0.00%)     0.00  
[05/17 17:21:47    565s] #  Metal8        0(0.00%)   (0.00%)     0.00  
[05/17 17:21:47    565s] #  Metal9        0(0.00%)   (0.00%)     0.00  
[05/17 17:21:47    565s] #  Metal10       0(0.00%)   (0.00%)     0.00  
[05/17 17:21:47    565s] #  Metal11       0(0.00%)   (0.00%)     0.00  
[05/17 17:21:47    565s] #  ----------------------------------------------
[05/17 17:21:47    565s] #     Total      0(0.00%)   (0.00%)
[05/17 17:21:47    565s] #
[05/17 17:21:47    565s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/17 17:21:47    565s] #  Overflow after GR: 0.00% H + 0.00% V
[05/17 17:21:47    565s] #
[05/17 17:21:47    565s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:21:47    565s] ### cal_base_flow starts on Sat May 17 17:21:47 2025 with memory = 1736.62 (MB), peak = 1763.66 (MB)
[05/17 17:21:47    565s] ### init_flow_edge starts on Sat May 17 17:21:47 2025 with memory = 1736.62 (MB), peak = 1763.66 (MB)
[05/17 17:21:47    565s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:21:47    565s] ### cal_flow starts on Sat May 17 17:21:47 2025 with memory = 1736.62 (MB), peak = 1763.66 (MB)
[05/17 17:21:47    565s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:21:47    565s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:21:47    565s] ### generate_cong_map_content starts on Sat May 17 17:21:47 2025 with memory = 1736.62 (MB), peak = 1763.66 (MB)
[05/17 17:21:47    565s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:21:47    565s] ### update starts on Sat May 17 17:21:47 2025 with memory = 1736.74 (MB), peak = 1763.66 (MB)
[05/17 17:21:47    565s] #Complete Global Routing.
[05/17 17:21:47    565s] #Total number of nets with non-default rule or having extra spacing = 22
[05/17 17:21:47    565s] #Total wire length = 81439 um.
[05/17 17:21:47    565s] #Total half perimeter of net bounding box = 75660 um.
[05/17 17:21:47    565s] #Total wire length on LAYER Metal1 = 1613 um.
[05/17 17:21:47    565s] #Total wire length on LAYER Metal2 = 30188 um.
[05/17 17:21:47    565s] #Total wire length on LAYER Metal3 = 38602 um.
[05/17 17:21:47    565s] #Total wire length on LAYER Metal4 = 10949 um.
[05/17 17:21:47    565s] #Total wire length on LAYER Metal5 = 32 um.
[05/17 17:21:47    565s] #Total wire length on LAYER Metal6 = 2 um.
[05/17 17:21:47    565s] #Total wire length on LAYER Metal7 = 6 um.
[05/17 17:21:47    565s] #Total wire length on LAYER Metal8 = 47 um.
[05/17 17:21:47    565s] #Total wire length on LAYER Metal9 = 0 um.
[05/17 17:21:47    565s] #Total wire length on LAYER Metal10 = 0 um.
[05/17 17:21:47    565s] #Total wire length on LAYER Metal11 = 0 um.
[05/17 17:21:47    565s] #Total number of vias = 25742
[05/17 17:21:47    565s] #Total number of multi-cut vias = 8 (  0.0%)
[05/17 17:21:47    565s] #Total number of single cut vias = 25734 (100.0%)
[05/17 17:21:47    565s] #Up-Via Summary (total 25742):
[05/17 17:21:47    565s] #                   single-cut          multi-cut      Total
[05/17 17:21:47    565s] #-----------------------------------------------------------
[05/17 17:21:47    565s] # Metal1         13114 (100.0%)         1 (  0.0%)      13115
[05/17 17:21:47    565s] # Metal2         10677 (100.0%)         5 (  0.0%)      10682
[05/17 17:21:47    565s] # Metal3          1920 ( 99.9%)         2 (  0.1%)       1922
[05/17 17:21:47    565s] # Metal4            10 (100.0%)         0 (  0.0%)         10
[05/17 17:21:47    565s] # Metal5             5 (100.0%)         0 (  0.0%)          5
[05/17 17:21:47    565s] # Metal6             4 (100.0%)         0 (  0.0%)          4
[05/17 17:21:47    565s] # Metal7             4 (100.0%)         0 (  0.0%)          4
[05/17 17:21:47    565s] #-----------------------------------------------------------
[05/17 17:21:47    565s] #                25734 (100.0%)         8 (  0.0%)      25742 
[05/17 17:21:47    565s] #
[05/17 17:21:47    565s] ### update cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:21:47    565s] ### report_overcon starts on Sat May 17 17:21:47 2025 with memory = 1737.16 (MB), peak = 1763.66 (MB)
[05/17 17:21:47    565s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:21:47    565s] ### report_overcon starts on Sat May 17 17:21:47 2025 with memory = 1737.16 (MB), peak = 1763.66 (MB)
[05/17 17:21:48    565s] #Max overcon = 0 track.
[05/17 17:21:48    565s] #Total overcon = 0.00%.
[05/17 17:21:48    565s] #Worst layer Gcell overcon rate = 0.00%.
[05/17 17:21:48    565s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:21:48    565s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:21:48    565s] ### global_route design signature (71): route=2138863755 net_attr=1977080433
[05/17 17:21:48    565s] #
[05/17 17:21:48    565s] #Global routing statistics:
[05/17 17:21:48    565s] #Cpu time = 00:00:01
[05/17 17:21:48    565s] #Elapsed time = 00:00:01
[05/17 17:21:48    565s] #Increased memory = 18.14 (MB)
[05/17 17:21:48    565s] #Total memory = 1736.74 (MB)
[05/17 17:21:48    565s] #Peak memory = 1763.66 (MB)
[05/17 17:21:48    565s] #
[05/17 17:21:48    565s] #Finished global routing on Sat May 17 17:21:48 2025
[05/17 17:21:48    565s] #
[05/17 17:21:48    565s] #
[05/17 17:21:48    565s] ### Time Record (Global Routing) is uninstalled.
[05/17 17:21:48    565s] ### Time Record (Data Preparation) is installed.
[05/17 17:21:48    565s] ### Time Record (Data Preparation) is uninstalled.
[05/17 17:21:48    565s] ### track-assign external-init starts on Sat May 17 17:21:48 2025 with memory = 1719.84 (MB), peak = 1763.66 (MB)
[05/17 17:21:48    565s] ### Time Record (Track Assignment) is installed.
[05/17 17:21:48    565s] ### Time Record (Track Assignment) is uninstalled.
[05/17 17:21:48    565s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:21:48    565s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1719.84 (MB), peak = 1763.66 (MB)
[05/17 17:21:48    565s] ### track-assign engine-init starts on Sat May 17 17:21:48 2025 with memory = 1719.84 (MB), peak = 1763.66 (MB)
[05/17 17:21:48    565s] ### Time Record (Track Assignment) is installed.
[05/17 17:21:48    565s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:21:48    565s] ### track-assign core-engine starts on Sat May 17 17:21:48 2025 with memory = 1719.84 (MB), peak = 1763.66 (MB)
[05/17 17:21:48    565s] #Start Track Assignment.
[05/17 17:21:48    566s] #Done with 4 horizontal wires in 11 hboxes and 1 vertical wires in 11 hboxes.
[05/17 17:21:48    566s] #Done with 0 horizontal wires in 11 hboxes and 1 vertical wires in 11 hboxes.
[05/17 17:21:48    566s] #Complete Track Assignment.
[05/17 17:21:48    566s] #Total number of nets with non-default rule or having extra spacing = 22
[05/17 17:21:48    566s] #Total wire length = 81437 um.
[05/17 17:21:48    566s] #Total half perimeter of net bounding box = 75660 um.
[05/17 17:21:48    566s] #Total wire length on LAYER Metal1 = 1613 um.
[05/17 17:21:48    566s] #Total wire length on LAYER Metal2 = 30187 um.
[05/17 17:21:48    566s] #Total wire length on LAYER Metal3 = 38601 um.
[05/17 17:21:48    566s] #Total wire length on LAYER Metal4 = 10949 um.
[05/17 17:21:48    566s] #Total wire length on LAYER Metal5 = 32 um.
[05/17 17:21:48    566s] #Total wire length on LAYER Metal6 = 2 um.
[05/17 17:21:48    566s] #Total wire length on LAYER Metal7 = 6 um.
[05/17 17:21:48    566s] #Total wire length on LAYER Metal8 = 47 um.
[05/17 17:21:48    566s] #Total wire length on LAYER Metal9 = 0 um.
[05/17 17:21:48    566s] #Total wire length on LAYER Metal10 = 0 um.
[05/17 17:21:48    566s] #Total wire length on LAYER Metal11 = 0 um.
[05/17 17:21:48    566s] #Total number of vias = 25742
[05/17 17:21:48    566s] #Total number of multi-cut vias = 8 (  0.0%)
[05/17 17:21:48    566s] #Total number of single cut vias = 25734 (100.0%)
[05/17 17:21:48    566s] #Up-Via Summary (total 25742):
[05/17 17:21:48    566s] #                   single-cut          multi-cut      Total
[05/17 17:21:48    566s] #-----------------------------------------------------------
[05/17 17:21:48    566s] # Metal1         13114 (100.0%)         1 (  0.0%)      13115
[05/17 17:21:48    566s] # Metal2         10677 (100.0%)         5 (  0.0%)      10682
[05/17 17:21:48    566s] # Metal3          1920 ( 99.9%)         2 (  0.1%)       1922
[05/17 17:21:48    566s] # Metal4            10 (100.0%)         0 (  0.0%)         10
[05/17 17:21:48    566s] # Metal5             5 (100.0%)         0 (  0.0%)          5
[05/17 17:21:48    566s] # Metal6             4 (100.0%)         0 (  0.0%)          4
[05/17 17:21:48    566s] # Metal7             4 (100.0%)         0 (  0.0%)          4
[05/17 17:21:48    566s] #-----------------------------------------------------------
[05/17 17:21:48    566s] #                25734 (100.0%)         8 (  0.0%)      25742 
[05/17 17:21:48    566s] #
[05/17 17:21:48    566s] ### track_assign design signature (74): route=1877077286
[05/17 17:21:48    566s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/17 17:21:48    566s] ### Time Record (Track Assignment) is uninstalled.
[05/17 17:21:48    566s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1719.84 (MB), peak = 1763.66 (MB)
[05/17 17:21:48    566s] #
[05/17 17:21:48    566s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/17 17:21:48    566s] #Cpu time = 00:00:02
[05/17 17:21:48    566s] #Elapsed time = 00:00:03
[05/17 17:21:48    566s] #Increased memory = 10.84 (MB)
[05/17 17:21:48    566s] #Total memory = 1719.84 (MB)
[05/17 17:21:48    566s] #Peak memory = 1763.66 (MB)
[05/17 17:21:48    566s] ### Time Record (Detail Routing) is installed.
[05/17 17:21:48    566s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[05/17 17:21:48    566s] #
[05/17 17:21:48    566s] #Start Detail Routing..
[05/17 17:21:48    566s] #start initial detail routing ...
[05/17 17:21:48    566s] ### Design has 0 dirty nets, 21 dirty-areas)
[05/17 17:21:48    566s] #   Improving pin accessing ...
[05/17 17:21:48    566s] #    elapsed time = 00:00:00, memory = 1720.29 (MB)
[05/17 17:21:48    566s] #    completing 20% with 1 violations
[05/17 17:21:48    566s] #    elapsed time = 00:00:00, memory = 1735.97 (MB)
[05/17 17:21:48    566s] #    completing 30% with 1 violations
[05/17 17:21:48    566s] #    elapsed time = 00:00:00, memory = 1736.07 (MB)
[05/17 17:21:48    566s] #    completing 40% with 4 violations
[05/17 17:21:48    566s] #    elapsed time = 00:00:00, memory = 1746.94 (MB)
[05/17 17:21:48    566s] #    completing 50% with 4 violations
[05/17 17:21:48    566s] #    elapsed time = 00:00:00, memory = 1746.96 (MB)
[05/17 17:21:48    566s] #    completing 60% with 4 violations
[05/17 17:21:48    566s] #    elapsed time = 00:00:00, memory = 1746.96 (MB)
[05/17 17:21:48    566s] #    completing 70% with 4 violations
[05/17 17:21:48    566s] #    elapsed time = 00:00:00, memory = 1747.47 (MB)
[05/17 17:21:48    566s] #    completing 80% with 4 violations
[05/17 17:21:48    566s] #    elapsed time = 00:00:00, memory = 1747.66 (MB)
[05/17 17:21:48    566s] #    completing 90% with 4 violations
[05/17 17:21:48    566s] #    elapsed time = 00:00:00, memory = 1747.66 (MB)
[05/17 17:21:48    566s] #    completing 100% with 4 violations
[05/17 17:21:48    566s] #    elapsed time = 00:00:00, memory = 1747.86 (MB)
[05/17 17:21:48    566s] # ECO: 0.0% of the total area was rechecked for DRC, and 0.2% required routing.
[05/17 17:21:48    566s] #   number of violations = 4
[05/17 17:21:48    566s] #
[05/17 17:21:48    566s] #    By Layer and Type :
[05/17 17:21:48    566s] #	          Short   Totals
[05/17 17:21:48    566s] #	Metal1        0        0
[05/17 17:21:48    566s] #	Metal2        4        4
[05/17 17:21:48    566s] #	Totals        4        4
[05/17 17:21:48    566s] #3 out of 4650 instances (0.1%) need to be verified(marked ipoed), dirty area = 0.0%.
[05/17 17:21:48    566s] #0.0% of the total area is being checked for drcs
[05/17 17:21:48    566s] #0.0% of the total area was checked
[05/17 17:21:48    566s] ### Routing stats: routing = 0.19% dirty-area = 0.01%
[05/17 17:21:48    566s] #   number of violations = 0
[05/17 17:21:48    566s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1721.04 (MB), peak = 1763.66 (MB)
[05/17 17:21:49    566s] #Complete Detail Routing.
[05/17 17:21:49    566s] #Total number of nets with non-default rule or having extra spacing = 22
[05/17 17:21:49    566s] #Total wire length = 81438 um.
[05/17 17:21:49    566s] #Total half perimeter of net bounding box = 75660 um.
[05/17 17:21:49    566s] #Total wire length on LAYER Metal1 = 1613 um.
[05/17 17:21:49    566s] #Total wire length on LAYER Metal2 = 30187 um.
[05/17 17:21:49    566s] #Total wire length on LAYER Metal3 = 38602 um.
[05/17 17:21:49    566s] #Total wire length on LAYER Metal4 = 10949 um.
[05/17 17:21:49    566s] #Total wire length on LAYER Metal5 = 32 um.
[05/17 17:21:49    566s] #Total wire length on LAYER Metal6 = 2 um.
[05/17 17:21:49    566s] #Total wire length on LAYER Metal7 = 6 um.
[05/17 17:21:49    566s] #Total wire length on LAYER Metal8 = 47 um.
[05/17 17:21:49    566s] #Total wire length on LAYER Metal9 = 0 um.
[05/17 17:21:49    566s] #Total wire length on LAYER Metal10 = 0 um.
[05/17 17:21:49    566s] #Total wire length on LAYER Metal11 = 0 um.
[05/17 17:21:49    566s] #Total number of vias = 25745
[05/17 17:21:49    566s] #Total number of multi-cut vias = 8 (  0.0%)
[05/17 17:21:49    566s] #Total number of single cut vias = 25737 (100.0%)
[05/17 17:21:49    566s] #Up-Via Summary (total 25745):
[05/17 17:21:49    566s] #                   single-cut          multi-cut      Total
[05/17 17:21:49    566s] #-----------------------------------------------------------
[05/17 17:21:49    566s] # Metal1         13115 (100.0%)         1 (  0.0%)      13116
[05/17 17:21:49    566s] # Metal2         10679 (100.0%)         5 (  0.0%)      10684
[05/17 17:21:49    566s] # Metal3          1920 ( 99.9%)         2 (  0.1%)       1922
[05/17 17:21:49    566s] # Metal4            10 (100.0%)         0 (  0.0%)         10
[05/17 17:21:49    566s] # Metal5             5 (100.0%)         0 (  0.0%)          5
[05/17 17:21:49    566s] # Metal6             4 (100.0%)         0 (  0.0%)          4
[05/17 17:21:49    566s] # Metal7             4 (100.0%)         0 (  0.0%)          4
[05/17 17:21:49    566s] #-----------------------------------------------------------
[05/17 17:21:49    566s] #                25737 (100.0%)         8 (  0.0%)      25745 
[05/17 17:21:49    566s] #
[05/17 17:21:49    566s] #Total number of DRC violations = 0
[05/17 17:21:49    566s] ### Time Record (Detail Routing) is uninstalled.
[05/17 17:21:49    566s] #Cpu time = 00:00:01
[05/17 17:21:49    566s] #Elapsed time = 00:00:01
[05/17 17:21:49    566s] #Increased memory = 1.20 (MB)
[05/17 17:21:49    566s] #Total memory = 1721.04 (MB)
[05/17 17:21:49    566s] #Peak memory = 1763.66 (MB)
[05/17 17:21:49    566s] ### Time Record (Antenna Fixing) is installed.
[05/17 17:21:49    566s] #
[05/17 17:21:49    566s] #start routing for process antenna violation fix ...
[05/17 17:21:49    566s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[05/17 17:21:49    567s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1720.09 (MB), peak = 1763.66 (MB)
[05/17 17:21:49    567s] #
[05/17 17:21:49    567s] #Total number of nets with non-default rule or having extra spacing = 22
[05/17 17:21:49    567s] #Total wire length = 81438 um.
[05/17 17:21:49    567s] #Total half perimeter of net bounding box = 75660 um.
[05/17 17:21:49    567s] #Total wire length on LAYER Metal1 = 1613 um.
[05/17 17:21:49    567s] #Total wire length on LAYER Metal2 = 30187 um.
[05/17 17:21:49    567s] #Total wire length on LAYER Metal3 = 38602 um.
[05/17 17:21:49    567s] #Total wire length on LAYER Metal4 = 10949 um.
[05/17 17:21:49    567s] #Total wire length on LAYER Metal5 = 32 um.
[05/17 17:21:49    567s] #Total wire length on LAYER Metal6 = 2 um.
[05/17 17:21:49    567s] #Total wire length on LAYER Metal7 = 6 um.
[05/17 17:21:49    567s] #Total wire length on LAYER Metal8 = 47 um.
[05/17 17:21:49    567s] #Total wire length on LAYER Metal9 = 0 um.
[05/17 17:21:49    567s] #Total wire length on LAYER Metal10 = 0 um.
[05/17 17:21:49    567s] #Total wire length on LAYER Metal11 = 0 um.
[05/17 17:21:49    567s] #Total number of vias = 25745
[05/17 17:21:49    567s] #Total number of multi-cut vias = 8 (  0.0%)
[05/17 17:21:49    567s] #Total number of single cut vias = 25737 (100.0%)
[05/17 17:21:49    567s] #Up-Via Summary (total 25745):
[05/17 17:21:49    567s] #                   single-cut          multi-cut      Total
[05/17 17:21:49    567s] #-----------------------------------------------------------
[05/17 17:21:49    567s] # Metal1         13115 (100.0%)         1 (  0.0%)      13116
[05/17 17:21:49    567s] # Metal2         10679 (100.0%)         5 (  0.0%)      10684
[05/17 17:21:49    567s] # Metal3          1920 ( 99.9%)         2 (  0.1%)       1922
[05/17 17:21:49    567s] # Metal4            10 (100.0%)         0 (  0.0%)         10
[05/17 17:21:49    567s] # Metal5             5 (100.0%)         0 (  0.0%)          5
[05/17 17:21:49    567s] # Metal6             4 (100.0%)         0 (  0.0%)          4
[05/17 17:21:49    567s] # Metal7             4 (100.0%)         0 (  0.0%)          4
[05/17 17:21:49    567s] #-----------------------------------------------------------
[05/17 17:21:49    567s] #                25737 (100.0%)         8 (  0.0%)      25745 
[05/17 17:21:49    567s] #
[05/17 17:21:49    567s] #Total number of DRC violations = 0
[05/17 17:21:49    567s] #Total number of process antenna violations = 0
[05/17 17:21:49    567s] #Total number of net violated process antenna rule = 0
[05/17 17:21:49    567s] #
[05/17 17:21:50    567s] #
[05/17 17:21:50    567s] #Total number of nets with non-default rule or having extra spacing = 22
[05/17 17:21:50    567s] #Total wire length = 81438 um.
[05/17 17:21:50    567s] #Total half perimeter of net bounding box = 75660 um.
[05/17 17:21:50    567s] #Total wire length on LAYER Metal1 = 1613 um.
[05/17 17:21:50    567s] #Total wire length on LAYER Metal2 = 30187 um.
[05/17 17:21:50    567s] #Total wire length on LAYER Metal3 = 38602 um.
[05/17 17:21:50    567s] #Total wire length on LAYER Metal4 = 10949 um.
[05/17 17:21:50    567s] #Total wire length on LAYER Metal5 = 32 um.
[05/17 17:21:50    567s] #Total wire length on LAYER Metal6 = 2 um.
[05/17 17:21:50    567s] #Total wire length on LAYER Metal7 = 6 um.
[05/17 17:21:50    567s] #Total wire length on LAYER Metal8 = 47 um.
[05/17 17:21:50    567s] #Total wire length on LAYER Metal9 = 0 um.
[05/17 17:21:50    567s] #Total wire length on LAYER Metal10 = 0 um.
[05/17 17:21:50    567s] #Total wire length on LAYER Metal11 = 0 um.
[05/17 17:21:50    567s] #Total number of vias = 25745
[05/17 17:21:50    567s] #Total number of multi-cut vias = 8 (  0.0%)
[05/17 17:21:50    567s] #Total number of single cut vias = 25737 (100.0%)
[05/17 17:21:50    567s] #Up-Via Summary (total 25745):
[05/17 17:21:50    567s] #                   single-cut          multi-cut      Total
[05/17 17:21:50    567s] #-----------------------------------------------------------
[05/17 17:21:50    567s] # Metal1         13115 (100.0%)         1 (  0.0%)      13116
[05/17 17:21:50    567s] # Metal2         10679 (100.0%)         5 (  0.0%)      10684
[05/17 17:21:50    567s] # Metal3          1920 ( 99.9%)         2 (  0.1%)       1922
[05/17 17:21:50    567s] # Metal4            10 (100.0%)         0 (  0.0%)         10
[05/17 17:21:50    567s] # Metal5             5 (100.0%)         0 (  0.0%)          5
[05/17 17:21:50    567s] # Metal6             4 (100.0%)         0 (  0.0%)          4
[05/17 17:21:50    567s] # Metal7             4 (100.0%)         0 (  0.0%)          4
[05/17 17:21:50    567s] #-----------------------------------------------------------
[05/17 17:21:50    567s] #                25737 (100.0%)         8 (  0.0%)      25745 
[05/17 17:21:50    567s] #
[05/17 17:21:50    567s] #Total number of DRC violations = 0
[05/17 17:21:50    567s] #Total number of process antenna violations = 0
[05/17 17:21:50    567s] #Total number of net violated process antenna rule = 0
[05/17 17:21:50    567s] #
[05/17 17:21:50    567s] ### Time Record (Antenna Fixing) is uninstalled.
[05/17 17:21:50    567s] #detailRoute Statistics:
[05/17 17:21:50    567s] #Cpu time = 00:00:02
[05/17 17:21:50    567s] #Elapsed time = 00:00:02
[05/17 17:21:50    567s] #Increased memory = 0.25 (MB)
[05/17 17:21:50    567s] #Total memory = 1720.09 (MB)
[05/17 17:21:50    567s] #Peak memory = 1763.66 (MB)
[05/17 17:21:50    567s] #Skip updating routing design signature in db-snapshot flow
[05/17 17:21:50    567s] ### global_detail_route design signature (83): route=2103173838 flt_obj=0 vio=1905142130 shield_wire=1
[05/17 17:21:50    567s] ### Time Record (DB Export) is installed.
[05/17 17:21:50    567s] ### export design design signature (84): route=2103173838 fixed_route=1814329169 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=650761794 dirty_area=0 del_dirty_area=0 cell=2112280741 placement=1177321516 pin_access=1632227143 inst_pattern=1
[05/17 17:21:50    567s] #	no debugging net set
[05/17 17:21:50    567s] ### Time Record (DB Export) is uninstalled.
[05/17 17:21:50    567s] ### Time Record (Post Callback) is installed.
[05/17 17:21:50    567s] ### Time Record (Post Callback) is uninstalled.
[05/17 17:21:50    567s] #
[05/17 17:21:50    567s] #globalDetailRoute statistics:
[05/17 17:21:50    567s] #Cpu time = 00:00:04
[05/17 17:21:50    567s] #Elapsed time = 00:00:05
[05/17 17:21:50    567s] #Increased memory = -55.11 (MB)
[05/17 17:21:50    567s] #Total memory = 1654.68 (MB)
[05/17 17:21:50    567s] #Peak memory = 1763.66 (MB)
[05/17 17:21:50    567s] #Number of warnings = 24
[05/17 17:21:50    567s] #Total number of warnings = 160
[05/17 17:21:50    567s] #Number of fails = 0
[05/17 17:21:50    567s] #Total number of fails = 0
[05/17 17:21:50    567s] #Complete globalDetailRoute on Sat May 17 17:21:50 2025
[05/17 17:21:50    567s] #
[05/17 17:21:50    567s] ### import design signature (85): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1632227143 inst_pattern=1
[05/17 17:21:50    567s] ### Time Record (globalDetailRoute) is uninstalled.
[05/17 17:21:50    567s] ### 
[05/17 17:21:50    567s] ###   Scalability Statistics
[05/17 17:21:50    567s] ### 
[05/17 17:21:50    567s] ### --------------------------------+----------------+----------------+----------------+
[05/17 17:21:50    567s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[05/17 17:21:50    567s] ### --------------------------------+----------------+----------------+----------------+
[05/17 17:21:50    567s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/17 17:21:50    567s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/17 17:21:50    567s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[05/17 17:21:50    567s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[05/17 17:21:50    567s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[05/17 17:21:50    567s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[05/17 17:21:50    567s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[05/17 17:21:50    567s] ###   Global Routing                |        00:00:01|        00:00:01|             0.9|
[05/17 17:21:50    567s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[05/17 17:21:50    568s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[05/17 17:21:50    568s] ###   Antenna Fixing                |        00:00:01|        00:00:01|             1.0|
[05/17 17:21:50    568s] ###   Entire Command                |        00:00:04|        00:00:05|             0.9|
[05/17 17:21:50    568s] ### --------------------------------+----------------+----------------+----------------+
[05/17 17:21:50    568s] ### 
[05/17 17:21:50    568s] *** EcoRoute #2 [finish] : cpu/real = 0:00:04.4/0:00:04.8 (0.9), totSession cpu/real = 0:09:28.0/0:48:47.6 (0.2), mem = 2044.3M
[05/17 17:21:50    568s] 
[05/17 17:21:50    568s] =============================================================================================
[05/17 17:21:50    568s]  Step TAT Report for EcoRoute #2                                                21.12-s106_1
[05/17 17:21:50    568s] =============================================================================================
[05/17 17:21:50    568s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:21:50    568s] ---------------------------------------------------------------------------------------------
[05/17 17:21:50    568s] [ GlobalRoute            ]      1   0:00:01.0  (  21.4 % )     0:00:01.0 /  0:00:00.9    0.9
[05/17 17:21:50    568s] [ DetailRoute            ]      1   0:00:00.6  (  12.8 % )     0:00:00.6 /  0:00:00.6    0.9
[05/17 17:21:50    568s] [ MISC                   ]          0:00:03.1  (  65.8 % )     0:00:03.1 /  0:00:02.9    0.9
[05/17 17:21:50    568s] ---------------------------------------------------------------------------------------------
[05/17 17:21:50    568s]  EcoRoute #2 TOTAL                  0:00:04.8  ( 100.0 % )     0:00:04.8 /  0:00:04.4    0.9
[05/17 17:21:50    568s] ---------------------------------------------------------------------------------------------
[05/17 17:21:50    568s] 
[05/17 17:21:50    568s] **optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1654.7M, totSessionCpu=0:09:28 **
[05/17 17:21:50    568s] New Signature Flow (restoreNanoRouteOptions) ....
[05/17 17:21:50    568s] **INFO: flowCheckPoint #10 PostEcoSummary
[05/17 17:21:50    568s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[05/17 17:21:50    568s] 
[05/17 17:21:50    568s] Trim Metal Layers:
[05/17 17:21:50    568s] LayerId::1 widthSet size::1
[05/17 17:21:50    568s] LayerId::2 widthSet size::1
[05/17 17:21:50    568s] LayerId::3 widthSet size::1
[05/17 17:21:50    568s] LayerId::4 widthSet size::1
[05/17 17:21:50    568s] LayerId::5 widthSet size::1
[05/17 17:21:50    568s] LayerId::6 widthSet size::1
[05/17 17:21:50    568s] LayerId::7 widthSet size::1
[05/17 17:21:50    568s] LayerId::8 widthSet size::1
[05/17 17:21:50    568s] LayerId::9 widthSet size::1
[05/17 17:21:50    568s] LayerId::10 widthSet size::1
[05/17 17:21:50    568s] LayerId::11 widthSet size::1
[05/17 17:21:50    568s] eee: pegSigSF::1.070000
[05/17 17:21:50    568s] Initializing multi-corner resistance tables ...
[05/17 17:21:50    568s] eee: l::1 avDens::0.097720 usedTrk::4678.856430 availTrk::47880.000000 sigTrk::4678.856430
[05/17 17:21:50    568s] eee: l::2 avDens::0.047746 usedTrk::2245.264620 availTrk::47025.000000 sigTrk::2245.264620
[05/17 17:21:50    568s] eee: l::3 avDens::0.053156 usedTrk::2463.782457 availTrk::46350.000000 sigTrk::2463.782457
[05/17 17:21:50    568s] eee: l::4 avDens::0.023651 usedTrk::958.517546 availTrk::40527.000000 sigTrk::958.517546
[05/17 17:21:50    568s] eee: l::5 avDens::0.011373 usedTrk::165.813158 availTrk::14580.000000 sigTrk::165.813158
[05/17 17:21:50    568s] eee: l::6 avDens::0.022373 usedTrk::80.342690 availTrk::3591.000000 sigTrk::80.342690
[05/17 17:21:50    568s] eee: l::7 avDens::0.003011 usedTrk::0.812865 availTrk::270.000000 sigTrk::0.812865
[05/17 17:21:50    568s] eee: l::8 avDens::0.008025 usedTrk::2.744444 availTrk::342.000000 sigTrk::2.744444
[05/17 17:21:50    568s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:21:50    568s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:21:50    568s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/17 17:21:50    568s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.100307 ; aWlH: 0.000000 ; Pmax: 0.808100 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/17 17:21:50    568s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_clear_pad is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:21:50    568s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_clear_pad is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:21:50    568s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:21:50    568s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:21:50    568s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:21:50    568s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:21:50    568s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:21:50    568s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:21:50    568s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:21:50    568s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:21:50    568s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:21:50    568s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:21:50    568s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:21:50    568s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:21:50    568s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:21:50    568s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:21:50    568s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:21:50    568s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:21:50    568s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_p_out0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:21:50    568s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_p_out0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/17 17:21:50    568s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/17 17:21:50    568s] #To increase the message display limit, refer to the product command reference manual.
[05/17 17:21:50    568s] ### Net info: total nets: 4674
[05/17 17:21:50    568s] ### Net info: dirty nets: 0
[05/17 17:21:50    568s] ### Net info: marked as disconnected nets: 0
[05/17 17:21:50    568s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[05/17 17:21:50    568s] #num needed restored net=0
[05/17 17:21:50    568s] #need_extraction net=0 (total=4674)
[05/17 17:21:50    568s] ### Net info: fully routed nets: 4626
[05/17 17:21:50    568s] ### Net info: trivial (< 2 pins) nets: 27
[05/17 17:21:50    568s] ### Net info: unrouted nets: 21
[05/17 17:21:50    568s] ### Net info: re-extraction nets: 0
[05/17 17:21:50    568s] ### Net info: ignored nets: 0
[05/17 17:21:50    568s] ### Net info: skip routing nets: 0
[05/17 17:21:50    568s] #WARNING (NRDB-2120) Special net VSS_IOR is missing wiring shapes, will disable tie-net connections to this net.
[05/17 17:21:50    568s] #WARNING (NRDB-2120) Special net VDD_IOR is missing wiring shapes, will disable tie-net connections to this net.
[05/17 17:21:50    568s] ### import design signature (86): route=550321356 fixed_route=550321356 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=1933413017 dirty_area=0 del_dirty_area=0 cell=2112280741 placement=1177321516 pin_access=1632227143 inst_pattern=1
[05/17 17:21:50    568s] #Extract in post route mode
[05/17 17:21:50    568s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[05/17 17:21:50    568s] #Fast data preparation for tQuantus.
[05/17 17:21:50    568s] #Start routing data preparation on Sat May 17 17:21:50 2025
[05/17 17:21:50    568s] #
[05/17 17:21:50    568s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[05/17 17:21:50    568s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/17 17:21:50    568s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/17 17:21:50    568s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/17 17:21:50    568s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/17 17:21:50    568s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/17 17:21:50    568s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/17 17:21:50    568s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/17 17:21:50    568s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/17 17:21:50    568s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[05/17 17:21:50    568s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[05/17 17:21:50    568s] #Regenerating Ggrids automatically.
[05/17 17:21:50    568s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[05/17 17:21:50    568s] #Using automatically generated G-grids.
[05/17 17:21:50    568s] #Done routing data preparation.
[05/17 17:21:50    568s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1656.30 (MB), peak = 1763.66 (MB)
[05/17 17:21:50    568s] #
[05/17 17:21:50    568s] #Start tQuantus RC extraction...
[05/17 17:21:50    568s] #Start building rc corner(s)...
[05/17 17:21:50    568s] #Number of RC Corner = 2
[05/17 17:21:50    568s] #Corner RC_Extraction_WC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
[05/17 17:21:50    568s] #Corner RC_Extraction_BC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
[05/17 17:21:50    568s] #METAL_1 -> Metal1 (1)
[05/17 17:21:50    568s] #METAL_2 -> Metal2 (2)
[05/17 17:21:50    568s] #METAL_3 -> Metal3 (3)
[05/17 17:21:50    568s] #METAL_4 -> Metal4 (4)
[05/17 17:21:50    568s] #METAL_5 -> Metal5 (5)
[05/17 17:21:50    568s] #METAL_6 -> Metal6 (6)
[05/17 17:21:50    568s] #METAL_7 -> Metal7 (7)
[05/17 17:21:50    568s] #METAL_8 -> Metal8 (8)
[05/17 17:21:50    568s] #METAL_9 -> Metal9 (9)
[05/17 17:21:50    568s] #METAL_10 -> Metal10 (10)
[05/17 17:21:50    568s] #METAL_11 -> Metal11 (11)
[05/17 17:21:51    568s] #SADV-On
[05/17 17:21:51    568s] # Corner(s) : 
[05/17 17:21:51    568s] #RC_Extraction_WC [25.00] 
[05/17 17:21:51    568s] #RC_Extraction_BC [25.00]
[05/17 17:21:52    569s] # Corner id: 0
[05/17 17:21:52    569s] # Layout Scale: 1.000000
[05/17 17:21:52    569s] # Has Metal Fill model: yes
[05/17 17:21:52    569s] # Temperature was set
[05/17 17:21:52    569s] # Temperature : 25.000000
[05/17 17:21:52    569s] # Ref. Temp   : 25.000000
[05/17 17:21:52    569s] # Corner id: 1
[05/17 17:21:52    569s] # Layout Scale: 1.000000
[05/17 17:21:52    569s] # Has Metal Fill model: yes
[05/17 17:21:52    569s] # Temperature was set
[05/17 17:21:52    569s] # Temperature : 25.000000
[05/17 17:21:52    569s] # Ref. Temp   : 25.000000
[05/17 17:21:52    569s] #SADV-Off
[05/17 17:21:52    569s] #total pattern=286 [11, 792]
[05/17 17:21:52    569s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/17 17:21:52    569s] #found CAPMODEL /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
[05/17 17:21:52    569s] #found RESMODEL /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 
[05/17 17:21:52    569s] #number model r/c [1,1] [11,792] read
[05/17 17:21:52    569s] #0 rcmodel(s) requires rebuild
[05/17 17:21:52    569s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1661.80 (MB), peak = 1763.66 (MB)
[05/17 17:21:52    569s] #Finish check_net_pin_list step Enter extract
[05/17 17:21:52    569s] #Start init net ripin tree building
[05/17 17:21:52    569s] #Finish init net ripin tree building
[05/17 17:21:52    569s] #Cpu time = 00:00:00
[05/17 17:21:52    569s] #Elapsed time = 00:00:00
[05/17 17:21:52    569s] #Increased memory = 0.00 (MB)
[05/17 17:21:52    569s] #Total memory = 1661.80 (MB)
[05/17 17:21:52    569s] #Peak memory = 1763.66 (MB)
[05/17 17:21:52    569s] #begin processing metal fill model file
[05/17 17:21:52    569s] #end processing metal fill model file
[05/17 17:21:52    569s] #Length limit = 200 pitches
[05/17 17:21:52    569s] #opt mode = 2
[05/17 17:21:52    569s] #Finish check_net_pin_list step Fix net pin list
[05/17 17:21:52    569s] #Start generate extraction boxes.
[05/17 17:21:52    569s] #
[05/17 17:21:52    569s] #Extract using 30 x 30 Hboxes
[05/17 17:21:52    569s] #13x12 initial hboxes
[05/17 17:21:52    569s] #Use area based hbox pruning.
[05/17 17:21:52    569s] #0/0 hboxes pruned.
[05/17 17:21:52    569s] #Complete generating extraction boxes.
[05/17 17:21:52    569s] #Extract 30 hboxes with single thread on machine with  Xeon 2.50GHz 36608KB Cache 4CPU...
[05/17 17:21:52    569s] #Process 0 special clock nets for rc extraction
[05/17 17:21:52    569s] #Total 4621 nets were built. 168 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/17 17:21:58    575s] #Run Statistics for Extraction:
[05/17 17:21:58    575s] #   Cpu time = 00:00:06, elapsed time = 00:00:06 .
[05/17 17:21:58    575s] #   Increased memory =    35.22 (MB), total memory =  1697.12 (MB), peak memory =  1763.66 (MB)
[05/17 17:21:58    575s] #Register nets and terms for rcdb /tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/nr10379_yvqCE0.rcdb.d
[05/17 17:21:59    576s] #Finish registering nets and terms for rcdb.
[05/17 17:21:59    576s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1675.68 (MB), peak = 1763.66 (MB)
[05/17 17:21:59    576s] #RC Statistics: 19776 Res, 11426 Ground Cap, 3454 XCap (Edge to Edge)
[05/17 17:21:59    576s] #RC V/H edge ratio: 0.48, Avg V/H Edge Length: 4845.35 (10365), Avg L-Edge Length: 10241.45 (5213)
[05/17 17:21:59    576s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/nr10379_yvqCE0.rcdb.d.
[05/17 17:21:59    576s] #Start writing RC data.
[05/17 17:21:59    576s] #Finish writing RC data
[05/17 17:21:59    576s] #Finish writing rcdb with 24423 nodes, 19802 edges, and 7030 xcaps
[05/17 17:21:59    576s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1671.46 (MB), peak = 1763.66 (MB)
[05/17 17:21:59    576s] Restoring parasitic data from file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/nr10379_yvqCE0.rcdb.d' ...
[05/17 17:21:59    576s] Opening parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/nr10379_yvqCE0.rcdb.d' for reading (mem: 2055.398M)
[05/17 17:21:59    576s] Reading RCDB with compressed RC data.
[05/17 17:21:59    576s] Opening parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/nr10379_yvqCE0.rcdb.d' for content verification (mem: 2055.398M)
[05/17 17:21:59    576s] Reading RCDB with compressed RC data.
[05/17 17:21:59    576s] Closing parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/nr10379_yvqCE0.rcdb.d': 0 access done (mem: 2055.398M)
[05/17 17:21:59    576s] Closing parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/nr10379_yvqCE0.rcdb.d': 0 access done (mem: 2055.398M)
[05/17 17:21:59    576s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2055.398M)
[05/17 17:21:59    576s] Following multi-corner parasitics specified:
[05/17 17:21:59    576s] 	/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/nr10379_yvqCE0.rcdb.d (rcdb)
[05/17 17:21:59    576s] Opening parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/nr10379_yvqCE0.rcdb.d' for reading (mem: 2055.398M)
[05/17 17:21:59    576s] Reading RCDB with compressed RC data.
[05/17 17:21:59    576s] 		Cell mcs4_pad_frame has rcdb /tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/nr10379_yvqCE0.rcdb.d specified
[05/17 17:21:59    576s] Cell mcs4_pad_frame, hinst 
[05/17 17:21:59    576s] processing rcdb (/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/nr10379_yvqCE0.rcdb.d) for hinst (top) of cell (mcs4_pad_frame);
[05/17 17:21:59    576s] Closing parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/nr10379_yvqCE0.rcdb.d': 0 access done (mem: 2055.398M)
[05/17 17:21:59    576s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2055.398M)
[05/17 17:21:59    576s] Opening parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/mcs4_pad_frame_10379_9YepQS.rcdb.d/mcs4_pad_frame.rcdb.d' for reading (mem: 2055.398M)
[05/17 17:21:59    576s] Reading RCDB with compressed RC data.
[05/17 17:21:59    576s] Closing parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/mcs4_pad_frame_10379_9YepQS.rcdb.d/mcs4_pad_frame.rcdb.d': 0 access done (mem: 2063.402M)
[05/17 17:21:59    576s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:00.0, current mem=2063.402M)
[05/17 17:21:59    576s] Done read_parasitics... (cpu: 0:00:00.4 real: 0:00:00.0 mem: 2063.402M)
[05/17 17:21:59    576s] #
[05/17 17:21:59    576s] #Restore RCDB.
[05/17 17:21:59    576s] #
[05/17 17:21:59    576s] #Complete tQuantus RC extraction.
[05/17 17:21:59    576s] #Cpu time = 00:00:08
[05/17 17:21:59    576s] #Elapsed time = 00:00:09
[05/17 17:21:59    576s] #Increased memory = 15.80 (MB)
[05/17 17:21:59    576s] #Total memory = 1672.09 (MB)
[05/17 17:21:59    576s] #Peak memory = 1763.66 (MB)
[05/17 17:21:59    576s] #
[05/17 17:21:59    576s] #168 inserted nodes are removed
[05/17 17:21:59    576s] ### export design design signature (88): route=1411905652 fixed_route=1411905652 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=273607478 dirty_area=0 del_dirty_area=0 cell=2112280741 placement=1177321516 pin_access=1632227143 inst_pattern=1
[05/17 17:21:59    576s] #	no debugging net set
[05/17 17:22:00    576s] ### import design signature (89): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1632227143 inst_pattern=1
[05/17 17:22:00    576s] #Start Inst Signature in MT(0)
[05/17 17:22:00    576s] #Start Net Signature in MT(5356672)
[05/17 17:22:00    576s] #Calculate SNet Signature in MT (65994429)
[05/17 17:22:00    576s] #Run time and memory report for RC extraction:
[05/17 17:22:00    576s] #RC extraction running on  Xeon 2.50GHz 36608KB Cache 4CPU.
[05/17 17:22:00    576s] #Run Statistics for snet signature:
[05/17 17:22:00    576s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/17 17:22:00    576s] #   Increased memory =     0.00 (MB), total memory =  1666.69 (MB), peak memory =  1763.66 (MB)
[05/17 17:22:00    576s] #Run Statistics for Net Final Signature:
[05/17 17:22:00    576s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/17 17:22:00    576s] #   Increased memory =     0.00 (MB), total memory =  1666.69 (MB), peak memory =  1763.66 (MB)
[05/17 17:22:00    576s] #Run Statistics for Net launch:
[05/17 17:22:00    576s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/17 17:22:00    576s] #   Increased memory =     0.00 (MB), total memory =  1666.69 (MB), peak memory =  1763.66 (MB)
[05/17 17:22:00    576s] #Run Statistics for Net init_dbsNet_slist:
[05/17 17:22:00    576s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/17 17:22:00    576s] #   Increased memory =     0.00 (MB), total memory =  1666.69 (MB), peak memory =  1763.66 (MB)
[05/17 17:22:00    576s] #Run Statistics for net signature:
[05/17 17:22:00    576s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/17 17:22:00    576s] #   Increased memory =     0.00 (MB), total memory =  1666.69 (MB), peak memory =  1763.66 (MB)
[05/17 17:22:00    576s] #Run Statistics for inst signature:
[05/17 17:22:00    576s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/17 17:22:00    576s] #   Increased memory =    -0.09 (MB), total memory =  1666.69 (MB), peak memory =  1763.66 (MB)
[05/17 17:22:00    576s] **optDesign ... cpu = 0:00:23, real = 0:00:25, mem = 1666.7M, totSessionCpu=0:09:37 **
[05/17 17:22:00    576s] Starting delay calculation for Setup views
[05/17 17:22:00    576s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/17 17:22:00    576s] AAE_INFO: resetNetProps viewIdx 0 
[05/17 17:22:00    576s] Starting SI iteration 1 using Infinite Timing Windows
[05/17 17:22:00    577s] #################################################################################
[05/17 17:22:00    577s] # Design Stage: PostRoute
[05/17 17:22:00    577s] # Design Name: mcs4_pad_frame
[05/17 17:22:00    577s] # Design Mode: 45nm
[05/17 17:22:00    577s] # Analysis Mode: MMMC OCV 
[05/17 17:22:00    577s] # Parasitics Mode: SPEF/RCDB 
[05/17 17:22:00    577s] # Signoff Settings: SI On 
[05/17 17:22:00    577s] #################################################################################
[05/17 17:22:00    577s] AAE_INFO: 1 threads acquired from CTE.
[05/17 17:22:00    577s] Setting infinite Tws ...
[05/17 17:22:00    577s] First Iteration Infinite Tw... 
[05/17 17:22:00    577s] Calculate early delays in OCV mode...
[05/17 17:22:00    577s] Calculate late delays in OCV mode...
[05/17 17:22:00    577s] Topological Sorting (REAL = 0:00:00.0, MEM = 2063.7M, InitMEM = 2063.7M)
[05/17 17:22:00    577s] Start delay calculation (fullDC) (1 T). (MEM=2063.69)
[05/17 17:22:00    577s] End AAE Lib Interpolated Model. (MEM=2075.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:22:00    577s] Opening parasitic data file '/tmp/innovus_temp_10379_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_sXQP8o/mcs4_pad_frame_10379_9YepQS.rcdb.d/mcs4_pad_frame.rcdb.d' for reading (mem: 2075.484M)
[05/17 17:22:00    577s] Reading RCDB with compressed RC data.
[05/17 17:22:00    577s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2075.5M)
[05/17 17:22:01    578s] Total number of fetched objects 4658
[05/17 17:22:01    578s] AAE_INFO-618: Total number of nets in the design is 4674,  100.0 percent of the nets selected for SI analysis
[05/17 17:22:01    578s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:22:01    578s] End delay calculation. (MEM=2088.43 CPU=0:00:01.1 REAL=0:00:01.0)
[05/17 17:22:01    578s] End delay calculation (fullDC). (MEM=2088.43 CPU=0:00:01.2 REAL=0:00:01.0)
[05/17 17:22:01    578s] *** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 2088.4M) ***
[05/17 17:22:01    578s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2088.4M)
[05/17 17:22:01    578s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/17 17:22:01    578s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2088.4M)
[05/17 17:22:01    578s] Starting SI iteration 2
[05/17 17:22:01    578s] Calculate early delays in OCV mode...
[05/17 17:22:01    578s] Calculate late delays in OCV mode...
[05/17 17:22:01    578s] Start delay calculation (fullDC) (1 T). (MEM=2054.64)
[05/17 17:22:01    578s] End AAE Lib Interpolated Model. (MEM=2054.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:22:01    578s] Glitch Analysis: View AnalysisView_WC -- Total Number of Nets Skipped = 18. 
[05/17 17:22:01    578s] Glitch Analysis: View AnalysisView_WC -- Total Number of Nets Analyzed = 4658. 
[05/17 17:22:01    578s] Total number of fetched objects 4658
[05/17 17:22:01    578s] AAE_INFO-618: Total number of nets in the design is 4674,  0.4 percent of the nets selected for SI analysis
[05/17 17:22:01    578s] End delay calculation. (MEM=2097.39 CPU=0:00:00.1 REAL=0:00:00.0)
[05/17 17:22:01    578s] End delay calculation (fullDC). (MEM=2097.39 CPU=0:00:00.1 REAL=0:00:00.0)
[05/17 17:22:01    578s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2097.4M) ***
[05/17 17:22:02    578s] *** Done Building Timing Graph (cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:09:39 mem=2097.4M)
[05/17 17:22:02    578s] End AAE Lib Interpolated Model. (MEM=2097.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:22:02    578s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2097.4M, EPOCH TIME: 1747516922.190150
[05/17 17:22:02    578s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.046, MEM:2097.4M, EPOCH TIME: 1747516922.235745
[05/17 17:22:02    579s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.188  | 42.588  | 40.188  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      3 (8)       |
|   max_fanout   |      0 (0)       |     0      |      8 (8)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 20.015%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:26, real = 0:00:27, mem = 1696.7M, totSessionCpu=0:09:39 **
[05/17 17:22:02    579s] Executing marking Critical Nets1
[05/17 17:22:02    579s] GigaOpt: LEF-safe TNS opt is disabled in the current flow
[05/17 17:22:02    579s] **INFO: flowCheckPoint #11 OptimizationRecovery
[05/17 17:22:02    579s] Running postRoute recovery in postEcoRoute mode
[05/17 17:22:02    579s] **optDesign ... cpu = 0:00:26, real = 0:00:27, mem = 1696.7M, totSessionCpu=0:09:39 **
[05/17 17:22:02    579s]   Timing/DRV Snapshot: (TGT)
[05/17 17:22:02    579s]      Weighted WNS: 0.000
[05/17 17:22:02    579s]       All  PG WNS: 0.000
[05/17 17:22:02    579s]       High PG WNS: 0.000
[05/17 17:22:02    579s]       All  PG TNS: 0.000
[05/17 17:22:02    579s]       High PG TNS: 0.000
[05/17 17:22:02    579s]       Low  PG TNS: 0.000
[05/17 17:22:02    579s]          Tran DRV: 0 (3)
[05/17 17:22:02    579s]           Cap DRV: 0 (2)
[05/17 17:22:02    579s]        Fanout DRV: 0 (8)
[05/17 17:22:02    579s]            Glitch: 0 (0)
[05/17 17:22:02    579s]    Category Slack: { [L, 40.188] [H, 42.588] }
[05/17 17:22:02    579s] 
[05/17 17:22:02    579s] Checking setup slack degradation ...
[05/17 17:22:02    579s] 
[05/17 17:22:02    579s] Recovery Manager:
[05/17 17:22:02    579s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.025) - Skip
[05/17 17:22:02    579s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.025) - Skip
[05/17 17:22:02    579s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[05/17 17:22:02    579s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[05/17 17:22:02    579s] 
[05/17 17:22:02    579s] Checking DRV degradation...
[05/17 17:22:02    579s] 
[05/17 17:22:02    579s] Recovery Manager:
[05/17 17:22:02    579s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/17 17:22:02    579s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/17 17:22:02    579s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/17 17:22:02    579s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[05/17 17:22:02    579s] 
[05/17 17:22:02    579s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/17 17:22:02    579s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2069.82M, totSessionCpu=0:09:39).
[05/17 17:22:02    579s] **optDesign ... cpu = 0:00:26, real = 0:00:27, mem = 1696.9M, totSessionCpu=0:09:39 **
[05/17 17:22:02    579s] 
[05/17 17:22:02    579s] Latch borrow mode reset to max_borrow
[05/17 17:22:02    579s] 
[05/17 17:22:02    579s] Optimization is working on the following views:
[05/17 17:22:02    579s]   Setup views: AnalysisView_WC 
[05/17 17:22:02    579s]   Hold  views:  AnalysisView_BC
[05/17 17:22:02    579s] **INFO: flowCheckPoint #12 FinalSummary
[05/17 17:22:02    579s] Reported timing to dir ./timingReports
[05/17 17:22:02    579s] **optDesign ... cpu = 0:00:26, real = 0:00:27, mem = 1697.0M, totSessionCpu=0:09:39 **
[05/17 17:22:02    579s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2069.8M, EPOCH TIME: 1747516922.610683
[05/17 17:22:02    579s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2069.8M, EPOCH TIME: 1747516922.643705
[05/17 17:22:02    579s] Saving timing graph ...
[05/17 17:22:02    579s] Done save timing graph
[05/17 17:22:02    579s] 
[05/17 17:22:02    579s] TimeStamp Deleting Cell Server Begin ...
[05/17 17:22:02    579s] 
[05/17 17:22:02    579s] TimeStamp Deleting Cell Server End ...
[05/17 17:22:03    579s] Starting delay calculation for Hold views
[05/17 17:22:03    579s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/17 17:22:03    579s] AAE_INFO: resetNetProps viewIdx 1 
[05/17 17:22:03    579s] Starting SI iteration 1 using Infinite Timing Windows
[05/17 17:22:03    580s] #################################################################################
[05/17 17:22:03    580s] # Design Stage: PostRoute
[05/17 17:22:03    580s] # Design Name: mcs4_pad_frame
[05/17 17:22:03    580s] # Design Mode: 45nm
[05/17 17:22:03    580s] # Analysis Mode: MMMC OCV 
[05/17 17:22:03    580s] # Parasitics Mode: SPEF/RCDB 
[05/17 17:22:03    580s] # Signoff Settings: SI On 
[05/17 17:22:03    580s] #################################################################################
[05/17 17:22:03    580s] AAE_INFO: 1 threads acquired from CTE.
[05/17 17:22:03    580s] Setting infinite Tws ...
[05/17 17:22:03    580s] First Iteration Infinite Tw... 
[05/17 17:22:03    580s] Calculate late delays in OCV mode...
[05/17 17:22:03    580s] Calculate early delays in OCV mode...
[05/17 17:22:03    580s] Topological Sorting (REAL = 0:00:00.0, MEM = 2080.3M, InitMEM = 2080.3M)
[05/17 17:22:03    580s] Start delay calculation (fullDC) (1 T). (MEM=2080.35)
[05/17 17:22:03    580s] End AAE Lib Interpolated Model. (MEM=2092.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:22:04    581s] Total number of fetched objects 4658
[05/17 17:22:04    581s] AAE_INFO-618: Total number of nets in the design is 4674,  100.0 percent of the nets selected for SI analysis
[05/17 17:22:04    581s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:22:04    581s] End delay calculation. (MEM=2095.96 CPU=0:00:01.1 REAL=0:00:01.0)
[05/17 17:22:04    581s] End delay calculation (fullDC). (MEM=2095.96 CPU=0:00:01.2 REAL=0:00:01.0)
[05/17 17:22:04    581s] *** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 2096.0M) ***
[05/17 17:22:04    581s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2096.0M)
[05/17 17:22:04    581s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/17 17:22:04    581s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2096.0M)
[05/17 17:22:04    581s] Starting SI iteration 2
[05/17 17:22:04    581s] Calculate late delays in OCV mode...
[05/17 17:22:04    581s] Calculate early delays in OCV mode...
[05/17 17:22:04    581s] Start delay calculation (fullDC) (1 T). (MEM=2050.17)
[05/17 17:22:04    581s] End AAE Lib Interpolated Model. (MEM=2050.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 17:22:05    582s] Glitch Analysis: View AnalysisView_BC -- Total Number of Nets Skipped = 80. 
[05/17 17:22:05    582s] Glitch Analysis: View AnalysisView_BC -- Total Number of Nets Analyzed = 4658. 
[05/17 17:22:05    582s] Total number of fetched objects 4658
[05/17 17:22:05    582s] AAE_INFO-618: Total number of nets in the design is 4674,  43.5 percent of the nets selected for SI analysis
[05/17 17:22:05    582s] End delay calculation. (MEM=2093.85 CPU=0:00:00.8 REAL=0:00:01.0)
[05/17 17:22:05    582s] End delay calculation (fullDC). (MEM=2093.85 CPU=0:00:00.8 REAL=0:00:01.0)
[05/17 17:22:05    582s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 2093.8M) ***
[05/17 17:22:05    582s] *** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:02.0 totSessionCpu=0:09:42 mem=2093.8M)
[05/17 17:22:06    583s] Restoring timing graph ...
[05/17 17:22:06    583s] Done restore timing graph
[05/17 17:22:08    584s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 
Hold views included:
 AnalysisView_BC

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.188  | 42.588  | 40.188  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  1.174  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1813   |  1785   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      3 (8)       |
|   max_fanout   |      0 (0)       |     0      |      8 (8)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/17 17:22:08    584s] Density: 20.015%
Total number of glitch violations: 0
------------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:04.7, REAL=0:00:06.0, MEM=2118.3M
[05/17 17:22:08    584s] **optDesign ... cpu = 0:00:30, real = 0:00:33, mem = 1742.7M, totSessionCpu=0:09:44 **
[05/17 17:22:08    584s]  ReSet Options after AAE Based Opt flow 
[05/17 17:22:08    584s] *** Finished optDesign ***
[05/17 17:22:08    584s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2118.3M)
[05/17 17:22:08    584s] Info: Destroy the CCOpt slew target map.
[05/17 17:22:08    584s] clean pInstBBox. size 0
[05/17 17:22:09    584s] All LLGs are deleted
[05/17 17:22:09    584s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2118.3M, EPOCH TIME: 1747516929.042981
[05/17 17:22:09    584s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2118.3M, EPOCH TIME: 1747516929.043168
[05/17 17:22:09    584s] Info: pop threads available for lower-level modules during optimization.
[05/17 17:22:09    584s] *** optDesign #5 [finish] : cpu/real = 0:00:30.4/0:00:33.7 (0.9), totSession cpu/real = 0:09:44.1/0:49:06.3 (0.2), mem = 2118.3M
[05/17 17:22:09    584s] 
[05/17 17:22:09    584s] =============================================================================================
[05/17 17:22:09    584s]  Final TAT Report for optDesign #5                                              21.12-s106_1
[05/17 17:22:09    584s] =============================================================================================
[05/17 17:22:09    584s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 17:22:09    584s] ---------------------------------------------------------------------------------------------
[05/17 17:22:09    584s] [ InitOpt                ]      1   0:00:01.0  (   3.0 % )     0:00:01.2 /  0:00:01.1    0.9
[05/17 17:22:09    584s] [ HoldOpt                ]      1   0:00:00.8  (   2.3 % )     0:00:00.9 /  0:00:00.8    0.9
[05/17 17:22:09    584s] [ ViewPruning            ]     11   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[05/17 17:22:09    584s] [ BuildHoldData          ]      1   0:00:03.5  (  10.3 % )     0:00:06.4 /  0:00:06.3    1.0
[05/17 17:22:09    584s] [ OptSummaryReport       ]      6   0:00:01.5  (   4.5 % )     0:00:06.9 /  0:00:05.3    0.8
[05/17 17:22:09    584s] [ DrvReport              ]      8   0:00:02.1  (   6.3 % )     0:00:02.1 /  0:00:00.7    0.3
[05/17 17:22:09    584s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[05/17 17:22:09    584s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[05/17 17:22:09    584s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   2.1 % )     0:00:00.7 /  0:00:00.7    1.0
[05/17 17:22:09    584s] [ CheckPlace             ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.1    0.9
[05/17 17:22:09    584s] [ RefinePlace            ]      1   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.2    0.9
[05/17 17:22:09    584s] [ EcoRoute               ]      1   0:00:04.8  (  14.2 % )     0:00:04.8 /  0:00:04.4    0.9
[05/17 17:22:09    584s] [ ExtractRC              ]      2   0:00:09.8  (  29.0 % )     0:00:09.8 /  0:00:08.9    0.9
[05/17 17:22:09    584s] [ TimingUpdate           ]     14   0:00:00.7  (   2.0 % )     0:00:07.3 /  0:00:07.2    1.0
[05/17 17:22:09    584s] [ FullDelayCalc          ]      3   0:00:06.6  (  19.7 % )     0:00:06.6 /  0:00:06.6    1.0
[05/17 17:22:09    584s] [ TimingReport           ]      8   0:00:00.6  (   1.6 % )     0:00:00.6 /  0:00:00.5    1.0
[05/17 17:22:09    584s] [ GenerateReports        ]      2   0:00:00.6  (   1.7 % )     0:00:00.6 /  0:00:00.5    0.9
[05/17 17:22:09    584s] [ MISC                   ]          0:00:00.6  (   1.7 % )     0:00:00.6 /  0:00:00.4    0.8
[05/17 17:22:09    584s] ---------------------------------------------------------------------------------------------
[05/17 17:22:09    584s]  optDesign #5 TOTAL                 0:00:33.7  ( 100.0 % )     0:00:33.7 /  0:00:30.4    0.9
[05/17 17:22:09    584s] ---------------------------------------------------------------------------------------------
[05/17 17:22:09    584s] 
[05/17 17:23:20    591s] **INFO (INTERRUPT): The current script will stop before next command.
[05/17 17:23:20    591s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[05/17 17:23:31    592s] 
[05/17 17:23:31    592s] *** Memory Usage v#1 (Current mem = 2030.324M, initial mem = 311.355M) ***
[05/17 17:23:31    592s] 
[05/17 17:23:31    592s] *** Summary of all messages that are not suppressed in this session:
[05/17 17:23:31    592s] Severity  ID               Count  Summary                                  
[05/17 17:23:31    592s] WARNING   IMPLF-58            16  MACRO '%s' has been found in the databas...
[05/17 17:23:31    592s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[05/17 17:23:31    592s] WARNING   IMPLF-200           25  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/17 17:23:31    592s] WARNING   IMPLF-201            6  Pin '%s' in macro '%s' has no ANTENNADIF...
[05/17 17:23:31    592s] ERROR     IMPSE-110            1  File '%s' line %s: %s.                   
[05/17 17:23:31    592s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[05/17 17:23:31    592s] WARNING   IMPFP-3961          12  The techSite '%s' has no related standar...
[05/17 17:23:31    592s] WARNING   IMPFP-4008           1  The ring number '%d' is specified at sid...
[05/17 17:23:31    592s] ERROR     IMPOGDS-2            1  Cannot open '%s'                         
[05/17 17:23:31    592s] WARNING   IMPSYC-2             5  Timing information is not defined for ce...
[05/17 17:23:31    592s] WARNING   IMPVL-159           16  Pin '%s' of cell '%s' is defined in LEF ...
[05/17 17:23:31    592s] WARNING   IMPDB-2078          54  Output pin %s of instance %s is connecte...
[05/17 17:23:31    592s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[05/17 17:23:31    592s] WARNING   IMPDC-348           90  The output pin %s is connected to power/...
[05/17 17:23:31    592s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[05/17 17:23:31    592s] WARNING   IMPSR-1255           2  Cannot find any non 'CLASS CORE' pad pin...
[05/17 17:23:31    592s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[05/17 17:23:31    592s] WARNING   IMPSP-196            1  User sets both -place_global_uniform_den...
[05/17 17:23:31    592s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[05/17 17:23:31    592s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[05/17 17:23:31    592s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[05/17 17:23:31    592s] WARNING   IMPCCOPT-1026        1  Did not meet the insertion delay target ...
[05/17 17:23:31    592s] WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
[05/17 17:23:31    592s] WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
[05/17 17:23:31    592s] WARNING   IMPCCOPT-2406       13  Clock halo disabled on instance '%s'. Cl...
[05/17 17:23:31    592s] WARNING   IMPCCOPT-2171       11  Unable to get/extract RC parasitics for ...
[05/17 17:23:31    592s] WARNING   IMPCCOPT-2169       11  Cannot extract parasitics for %s net '%s...
[05/17 17:23:31    592s] WARNING   IMPCCOPT-4313        1  %s cannot determine the drive strength o...
[05/17 17:23:31    592s] WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
[05/17 17:23:31    592s] WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
[05/17 17:23:31    592s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[05/17 17:23:31    592s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[05/17 17:23:31    592s] WARNING   TCLCMD-1403          1  '%s'                                     
[05/17 17:23:31    592s] WARNING   TCLCMD-1461          4  Skipped unsupported command: %s          
[05/17 17:23:31    592s] WARNING   TECHLIB-302         40  No function defined for cell '%s'. The c...
[05/17 17:23:31    592s] WARNING   TECHLIB-459          2  Appending library '%s' to the previously...
[05/17 17:23:31    592s] *** Message Summary: 331 warning(s), 4 error(s)
[05/17 17:23:31    592s] 
[05/17 17:23:31    592s] --- Ending "Innovus" (totcpu=0:09:53, real=0:50:30, mem=2030.3M) ---
