INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Jan  9 15:54:11 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing
| Design       : stencil_2d
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 buffer21/outs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            buffer47/dataReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 1.039ns (26.090%)  route 2.943ns (73.910%))
  Logic Levels:           11  (CARRY4=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.321ns = ( 5.321 - 4.000 ) 
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=896, unset)          1.454     1.454    buffer21/clk
    SLICE_X14Y87         FDRE                                         r  buffer21/outs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y87         FDRE (Prop_fdre_C_Q)         0.259     1.713 r  buffer21/outs_reg[2]/Q
                         net (fo=3, routed)           0.306     2.019    buffer22/control/D[2]
    SLICE_X13Y87         LUT3 (Prop_lut3_I2_O)        0.043     2.062 r  buffer22/control/sol_storeAddr[2]_INST_0_i_1/O
                         net (fo=12, routed)          0.538     2.599    buffer22/control/dataReg_reg[2]
    SLICE_X15Y87         LUT6 (Prop_lut6_I1_O)        0.043     2.642 f  buffer22/control/Memory[0][5]_i_1__1/O
                         net (fo=8, routed)           0.113     2.756    buffer99/fifo/D[3]
    SLICE_X15Y87         LUT5 (Prop_lut5_I0_O)        0.043     2.799 r  buffer99/fifo/result0_carry_i_7/O
                         net (fo=2, routed)           0.196     2.995    buffer99/fifo/result0_carry_i_7_n_0
    SLICE_X13Y88         LUT6 (Prop_lut6_I5_O)        0.043     3.038 r  buffer99/fifo/result0_carry_i_1/O
                         net (fo=1, routed)           0.109     3.147    cmpi2/DI[1]
    SLICE_X12Y88         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.265     3.412 r  cmpi2/result0_carry/CO[2]
                         net (fo=16, routed)          0.287     3.699    fork18/control/generateBlocks[1].regblock/CO[0]
    SLICE_X11Y88         LUT5 (Prop_lut5_I3_O)        0.128     3.827 f  fork18/control/generateBlocks[1].regblock/transmitValue_i_3__2/O
                         net (fo=3, routed)           0.110     3.937    fork18/control/generateBlocks[0].regblock/transmitValue_reg_5
    SLICE_X11Y88         LUT6 (Prop_lut6_I5_O)        0.043     3.980 r  fork18/control/generateBlocks[0].regblock/Head[2]_i_5/O
                         net (fo=3, routed)           0.227     4.208    fork18/control/generateBlocks[0].regblock/transmitValue_reg_3
    SLICE_X10Y88         LUT5 (Prop_lut5_I0_O)        0.043     4.251 f  fork18/control/generateBlocks[0].regblock/Head[2]_i_3/O
                         net (fo=8, routed)           0.374     4.624    fork20/control/generateBlocks[3].regblock/transmitValue_reg_8
    SLICE_X13Y88         LUT4 (Prop_lut4_I2_O)        0.043     4.667 f  fork20/control/generateBlocks[3].regblock/fullReg_i_7/O
                         net (fo=4, routed)           0.374     5.041    buffer38/dataReg_reg[1]
    SLICE_X10Y87         LUT6 (Prop_lut6_I2_O)        0.043     5.084 r  buffer38/dataReg[1]_i_2__0/O
                         net (fo=2, routed)           0.309     5.393    buffer47/dataReg_reg[1]_3
    SLICE_X10Y87         LUT6 (Prop_lut6_I3_O)        0.043     5.436 r  buffer47/dataReg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.436    buffer47/dataReg[0]_i_1_n_0
    SLICE_X10Y87         FDRE                                         r  buffer47/dataReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=896, unset)          1.321     5.321    buffer47/clk
    SLICE_X10Y87         FDRE                                         r  buffer47/dataReg_reg[0]/C
                         clock pessimism              0.087     5.408    
                         clock uncertainty           -0.035     5.373    
    SLICE_X10Y87         FDRE (Setup_fdre_C_D)        0.064     5.437    buffer47/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.437    
                         arrival time                          -5.436    
  -------------------------------------------------------------------
                         slack                                  0.000    




