
---------- Begin Simulation Statistics ----------
final_tick                               162484047000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 208081                       # Simulator instruction rate (inst/s)
host_mem_usage                                 717276                       # Number of bytes of host memory used
host_op_rate                                   208496                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   480.58                       # Real time elapsed on the host
host_tick_rate                              338098876                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199497                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.162484                       # Number of seconds simulated
sim_ticks                                162484047000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199497                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.624840                       # CPI: cycles per instruction
system.cpu.discardedOps                        197526                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        29612431                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.615445                       # IPC: instructions per cycle
system.cpu.numCycles                        162484047                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46438740     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42753845     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10986191     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199497                       # Class of committed instruction
system.cpu.tickCycles                       132871616                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       213778                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        444365                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          198                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       683944                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          678                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1369351                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            682                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4397359                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3642727                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             83177                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2112889                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2110695                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.896161                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   66041                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             682                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                295                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              387                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          165                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51421858                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51421858                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51422362                       # number of overall hits
system.cpu.dcache.overall_hits::total        51422362                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       729113                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         729113                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       737028                       # number of overall misses
system.cpu.dcache.overall_misses::total        737028                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  37971269000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  37971269000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  37971269000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  37971269000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52150971                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52150971                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52159390                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52159390                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013981                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013981                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014130                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014130                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 52078.716194                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52078.716194                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51519.438882                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51519.438882                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       108421                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3288                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.974757                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       598532                       # number of writebacks
system.cpu.dcache.writebacks::total            598532                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52390                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52390                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52390                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52390                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       676723                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       676723                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       684632                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       684632                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  34996657000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  34996657000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  35838052999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  35838052999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012976                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012976                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013126                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013126                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 51714.892208                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51714.892208                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 52346.447433                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52346.447433                       # average overall mshr miss latency
system.cpu.dcache.replacements                 683611                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40784375                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40784375                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       389541                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        389541                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16129290000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16129290000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41173916                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41173916                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009461                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009461                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41405.885388                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41405.885388                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          154                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          154                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       389387                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       389387                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  15344228000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15344228000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009457                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009457                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39406.112685                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39406.112685                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10637483                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10637483                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       339572                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       339572                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  21841979000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21841979000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10977055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10977055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030935                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030935                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64322.084860                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64322.084860                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52236                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52236                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       287336                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       287336                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  19652429000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  19652429000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026176                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026176                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68395.289835                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68395.289835                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          504                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           504                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7915                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7915                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.940135                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.940135                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7909                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7909                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    841395999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    841395999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939423                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939423                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 106384.624984                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 106384.624984                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       575000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       575000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       143750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       143750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       567000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       567000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       141750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       141750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 162484047000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.541172                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52107069                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            684635                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.109268                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.541172                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988810                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988810                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          131                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          261                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          615                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105003567                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105003567                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 162484047000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 162484047000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 162484047000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42703653                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43555075                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11057157                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10235504                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10235504                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10235504                       # number of overall hits
system.cpu.icache.overall_hits::total        10235504                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          773                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            773                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          773                       # number of overall misses
system.cpu.icache.overall_misses::total           773                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     73238000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     73238000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     73238000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     73238000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10236277                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10236277                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10236277                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10236277                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000076                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000076                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000076                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000076                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 94745.148771                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94745.148771                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 94745.148771                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94745.148771                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          331                       # number of writebacks
system.cpu.icache.writebacks::total               331                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          773                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          773                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          773                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          773                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     71692000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     71692000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     71692000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     71692000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000076                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000076                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 92745.148771                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92745.148771                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 92745.148771                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92745.148771                       # average overall mshr miss latency
system.cpu.icache.replacements                    331                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10235504                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10235504                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          773                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           773                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     73238000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     73238000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10236277                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10236277                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 94745.148771                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94745.148771                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     71692000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     71692000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 92745.148771                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92745.148771                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 162484047000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           364.368433                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10236277                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               773                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13242.272962                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   364.368433                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.711657                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.711657                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          442                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20473327                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20473327                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 162484047000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 162484047000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 162484047000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 162484047000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100199497                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   99                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               454709                       # number of demand (read+write) hits
system.l2.demand_hits::total                   454808                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  99                       # number of overall hits
system.l2.overall_hits::.cpu.data              454709                       # number of overall hits
system.l2.overall_hits::total                  454808                       # number of overall hits
system.l2.demand_misses::.cpu.inst                674                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             229927                       # number of demand (read+write) misses
system.l2.demand_misses::total                 230601                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               674                       # number of overall misses
system.l2.overall_misses::.cpu.data            229927                       # number of overall misses
system.l2.overall_misses::total                230601                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     67257000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  24220273000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24287530000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     67257000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  24220273000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24287530000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              773                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           684636                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               685409                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             773                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          684636                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              685409                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.871928                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.335838                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.336443                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.871928                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.335838                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.336443                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99787.833828                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 105338.968455                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105322.743613                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99787.833828                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 105338.968455                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105322.743613                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              143524                       # number of writebacks
system.l2.writebacks::total                    143524                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           674                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        229922                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            230596                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          674                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       229922                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           230596                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     53777000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  19621442000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  19675219000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     53777000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  19621442000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  19675219000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.871928                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.335831                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.336436                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.871928                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.335831                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.336436                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79787.833828                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 85339.558633                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85323.331714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79787.833828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 85339.558633                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85323.331714                       # average overall mshr miss latency
system.l2.replacements                         214431                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       598532                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           598532                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       598532                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       598532                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          326                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              326                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          326                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          326                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           20                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            20                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            139686                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                139686                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          147650                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              147650                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  15847007000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15847007000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        287336                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            287336                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.513858                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.513858                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107328.188283                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107328.188283                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       147650                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         147650                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  12894027000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12894027000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.513858                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.513858                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87328.323739                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87328.323739                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             99                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 99                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          674                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              674                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     67257000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     67257000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.871928                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.871928                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99787.833828                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99787.833828                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          674                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          674                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     53777000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53777000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.871928                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.871928                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79787.833828                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79787.833828                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        315023                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            315023                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        82277                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           82277                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   8373266000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8373266000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       397300                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        397300                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.207090                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.207090                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 101769.218615                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101769.218615                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        82272                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        82272                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6727415000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6727415000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.207078                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.207078                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81770.407915                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81770.407915                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 162484047000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16130.412172                       # Cycle average of tags in use
system.l2.tags.total_refs                     1369127                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    230815                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.931707                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      36.457850                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        47.213204                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16046.741117                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002225                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002882                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.979415                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984522                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1440                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8841                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5906                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5707427                       # Number of tag accesses
system.l2.tags.data_accesses                  5707427                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 162484047000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    143524.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       674.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    229747.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007178210500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8492                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8492                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              635554                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             135221                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      230596                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     143524                       # Number of write requests accepted
system.mem_ctrls.readBursts                    230596                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   143524                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    175                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.72                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                230596                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               143524                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  179699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   50273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         8492                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.132478                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.240399                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     49.891301                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          8404     98.96%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           20      0.24%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           64      0.75%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8492                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8492                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.898610                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.867723                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.028490                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4736     55.77%     55.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              102      1.20%     56.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3441     40.52%     97.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              205      2.41%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8492                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   11200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                14758144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9185536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     90.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     56.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  162483968000                       # Total gap between requests
system.mem_ctrls.avgGap                     434309.76                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        43136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     14703808                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      9184192                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 265478.370316564047                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 90493856.298397108912                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 56523653.672904886305                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          674                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       229922                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       143524                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     19172750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   7794622000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3834504037750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28446.22                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33901.16                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  26716814.18                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        43136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     14715008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      14758144                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        43136                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        43136                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      9185536                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      9185536                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          674                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       229922                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         230596                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       143524                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        143524                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       265478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     90562786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         90828265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       265478                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       265478                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     56531925                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        56531925                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     56531925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       265478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     90562786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       147360190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               230421                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              143503                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        14360                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        14325                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        14671                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        14077                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        14574                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        14621                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        14422                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13720                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13943                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        14652                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        14436                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        14830                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        14589                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        14569                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        14343                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        14289                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         8822                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8876                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9216                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         9285                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         9276                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         9169                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         8467                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         8543                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         9182                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8838                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         9247                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         9024                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         9094                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         8820                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8837                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3493401000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1152105000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7813794750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15160.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33910.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              137628                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              86152                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            59.73                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           60.03                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       150142                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   159.389165                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    98.150838                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   227.509695                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       109315     72.81%     72.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        17509     11.66%     84.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5116      3.41%     87.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1203      0.80%     88.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9026      6.01%     94.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          587      0.39%     95.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          452      0.30%     95.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          555      0.37%     95.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6379      4.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       150142                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              14746944                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            9184192                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               90.759335                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               56.523654                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.15                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               59.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 162484047000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       539655480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       286833690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      819457800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     375411960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12826307520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  36139936860                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  31960243200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   82947846510                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   510.498403                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  82704225500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5425680000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  74354141500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       532372680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       282955200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      825748140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     373673700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12826307520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  37229738100                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  31042515840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   83113311180                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   511.516747                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  80307863500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5425680000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  76750503500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 162484047000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              82946                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       143524                       # Transaction distribution
system.membus.trans_dist::CleanEvict            70245                       # Transaction distribution
system.membus.trans_dist::ReadExReq            147650                       # Transaction distribution
system.membus.trans_dist::ReadExResp           147649                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         82946                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       674960                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 674960                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     23943616                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                23943616                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            230596                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  230596    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              230596                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 162484047000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1018461000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1249644250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            398073                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       742056                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          331                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          155986                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           287336                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          287335                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           773                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       397300                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1877                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2052882                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2054759                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        70656                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     82122688                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               82193344                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          214431                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9185536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           899840                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000985                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031505                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 898958     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    878      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             899840                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 162484047000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2567077000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2319000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2053909995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
