
Exemplo-Bot-ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008848  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00408848  00408848  00018848  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000008ac  20000000  00408850  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000004b4  200008ac  004090fc  000208ac  2**2
                  ALLOC
  4 .stack        00003000  20000d60  004095b0  000208ac  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  000208ac  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000208d6  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000d3d3  00000000  00000000  0002092f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001f99  00000000  00000000  0002dd02  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00005f5f  00000000  00000000  0002fc9b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000009e0  00000000  00000000  00035bfa  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000998  00000000  00000000  000365da  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00014fe6  00000000  00000000  00036f72  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000c0d8  00000000  00000000  0004bf58  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00059472  00000000  00000000  00058030  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  0000266c  00000000  00000000  000b14a4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20003d60 	.word	0x20003d60
  400004:	004012d5 	.word	0x004012d5
  400008:	004012d1 	.word	0x004012d1
  40000c:	004012d1 	.word	0x004012d1
  400010:	004012d1 	.word	0x004012d1
  400014:	004012d1 	.word	0x004012d1
  400018:	004012d1 	.word	0x004012d1
	...
  40002c:	004012d1 	.word	0x004012d1
  400030:	004012d1 	.word	0x004012d1
  400034:	00000000 	.word	0x00000000
  400038:	004012d1 	.word	0x004012d1
  40003c:	004012d1 	.word	0x004012d1
  400040:	004012d1 	.word	0x004012d1
  400044:	004012d1 	.word	0x004012d1
  400048:	004012d1 	.word	0x004012d1
  40004c:	004012d1 	.word	0x004012d1
  400050:	004012d1 	.word	0x004012d1
  400054:	004012d1 	.word	0x004012d1
  400058:	004012d1 	.word	0x004012d1
  40005c:	004012d1 	.word	0x004012d1
  400060:	004012d1 	.word	0x004012d1
  400064:	004012d1 	.word	0x004012d1
  400068:	00000000 	.word	0x00000000
  40006c:	00401155 	.word	0x00401155
  400070:	00401169 	.word	0x00401169
  400074:	0040117d 	.word	0x0040117d
  400078:	004012d1 	.word	0x004012d1
  40007c:	004012d1 	.word	0x004012d1
	...
  400088:	004012d1 	.word	0x004012d1
  40008c:	004012d1 	.word	0x004012d1
  400090:	004012d1 	.word	0x004012d1
  400094:	004012d1 	.word	0x004012d1
  400098:	004012d1 	.word	0x004012d1
  40009c:	00401591 	.word	0x00401591
  4000a0:	004012d1 	.word	0x004012d1
  4000a4:	004012d1 	.word	0x004012d1
  4000a8:	004012d1 	.word	0x004012d1
  4000ac:	004012d1 	.word	0x004012d1
  4000b0:	004012d1 	.word	0x004012d1
  4000b4:	004015b5 	.word	0x004015b5
  4000b8:	004012d1 	.word	0x004012d1
  4000bc:	004012d1 	.word	0x004012d1
  4000c0:	004012d1 	.word	0x004012d1
  4000c4:	004012d1 	.word	0x004012d1
  4000c8:	004012d1 	.word	0x004012d1

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	200008ac 	.word	0x200008ac
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00408850 	.word	0x00408850

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4908      	ldr	r1, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4808      	ldr	r0, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	200008b0 	.word	0x200008b0
  40011c:	00408850 	.word	0x00408850
  400120:	00408850 	.word	0x00408850
  400124:	00000000 	.word	0x00000000

00400128 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
  400128:	b990      	cbnz	r0, 400150 <_read+0x28>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40012a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40012e:	460c      	mov	r4, r1
  400130:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400132:	2a00      	cmp	r2, #0
  400134:	dd0f      	ble.n	400156 <_read+0x2e>
  400136:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400138:	4e08      	ldr	r6, [pc, #32]	; (40015c <_read+0x34>)
  40013a:	4d09      	ldr	r5, [pc, #36]	; (400160 <_read+0x38>)
  40013c:	6830      	ldr	r0, [r6, #0]
  40013e:	4621      	mov	r1, r4
  400140:	682b      	ldr	r3, [r5, #0]
  400142:	4798      	blx	r3
		ptr++;
  400144:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400146:	42a7      	cmp	r7, r4
  400148:	d1f8      	bne.n	40013c <_read+0x14>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
  40014a:	4640      	mov	r0, r8
  40014c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  400150:	f04f 30ff 	mov.w	r0, #4294967295
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  400154:	4770      	bx	lr

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400156:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  400158:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40015c:	20000d44 	.word	0x20000d44
  400160:	20000d3c 	.word	0x20000d3c

00400164 <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  400164:	b470      	push	{r4, r5, r6}
  400166:	b083      	sub	sp, #12
	volatile uint32_t ul_delay;
	uint32_t i;

#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  400168:	f1c0 0011 	rsb	r0, r0, #17
#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  40016c:	2810      	cmp	r0, #16
  40016e:	bf28      	it	cs
  400170:	2010      	movcs	r0, #16
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  400172:	2800      	cmp	r0, #0
  400174:	bf08      	it	eq
  400176:	2001      	moveq	r0, #1
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  400178:	2100      	movs	r1, #0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40017a:	4e10      	ldr	r6, [pc, #64]	; (4001bc <aat31xx_set_backlight+0x58>)
  40017c:	f44f 5500 	mov.w	r5, #8192	; 0x2000
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
		ul_delay = DELAY_PULSE;
  400180:	2418      	movs	r4, #24
  400182:	6375      	str	r5, [r6, #52]	; 0x34
  400184:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  400186:	9b01      	ldr	r3, [sp, #4]
  400188:	1e5a      	subs	r2, r3, #1
  40018a:	9201      	str	r2, [sp, #4]
  40018c:	2b00      	cmp	r3, #0
  40018e:	d1fa      	bne.n	400186 <aat31xx_set_backlight+0x22>
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400190:	6335      	str	r5, [r6, #48]	; 0x30
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);

		ul_delay = DELAY_PULSE;
  400192:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  400194:	9b01      	ldr	r3, [sp, #4]
  400196:	1e5a      	subs	r2, r3, #1
  400198:	9201      	str	r2, [sp, #4]
  40019a:	2b00      	cmp	r3, #0
  40019c:	d1fa      	bne.n	400194 <aat31xx_set_backlight+0x30>
	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  40019e:	3101      	adds	r1, #1
  4001a0:	4281      	cmp	r1, r0
  4001a2:	d3ee      	bcc.n	400182 <aat31xx_set_backlight+0x1e>
		ul_delay = DELAY_PULSE;
		while (ul_delay--) {
		}
	}

	ul_delay = DELAY_ENABLE;
  4001a4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  4001a8:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  4001aa:	9b01      	ldr	r3, [sp, #4]
  4001ac:	1e5a      	subs	r2, r3, #1
  4001ae:	9201      	str	r2, [sp, #4]
  4001b0:	2b00      	cmp	r3, #0
  4001b2:	d1fa      	bne.n	4001aa <aat31xx_set_backlight+0x46>
	}
}
  4001b4:	b003      	add	sp, #12
  4001b6:	bc70      	pop	{r4, r5, r6}
  4001b8:	4770      	bx	lr
  4001ba:	bf00      	nop
  4001bc:	400e1200 	.word	0x400e1200

004001c0 <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  4001c0:	b082      	sub	sp, #8
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4001c2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4001c6:	4b06      	ldr	r3, [pc, #24]	; (4001e0 <aat31xx_disable_backlight+0x20>)
  4001c8:	635a      	str	r2, [r3, #52]	; 0x34
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);

	ul_delay = DELAY_DISABLE;
  4001ca:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  4001ce:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  4001d0:	9b01      	ldr	r3, [sp, #4]
  4001d2:	1e5a      	subs	r2, r3, #1
  4001d4:	9201      	str	r2, [sp, #4]
  4001d6:	2b00      	cmp	r3, #0
  4001d8:	d1fa      	bne.n	4001d0 <aat31xx_disable_backlight+0x10>
	}
}
  4001da:	b002      	add	sp, #8
  4001dc:	4770      	bx	lr
  4001de:	bf00      	nop
  4001e0:	400e1200 	.word	0x400e1200

004001e4 <smc_set_setup_timing>:
 * \param ul_setup_timing Setup timing for NWE, NCS, NRD.
 */
void smc_set_setup_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_setup_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_SETUP = ul_setup_timing;
  4001e4:	0109      	lsls	r1, r1, #4
  4001e6:	5042      	str	r2, [r0, r1]
  4001e8:	4770      	bx	lr
  4001ea:	bf00      	nop

004001ec <smc_set_pulse_timing>:
 * \param ul_pulse_timing Pulse timing for NWE,NCS,NRD.
 */
void smc_set_pulse_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_pulse_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_PULSE = ul_pulse_timing;
  4001ec:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  4001f0:	604a      	str	r2, [r1, #4]
  4001f2:	4770      	bx	lr

004001f4 <smc_set_cycle_timing>:
 * \param ul_cycle_timing Cycle timing for NWE and NRD.
 */
void smc_set_cycle_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_cycle_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_CYCLE = ul_cycle_timing;
  4001f4:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  4001f8:	608a      	str	r2, [r1, #8]
  4001fa:	4770      	bx	lr

004001fc <smc_set_mode>:
 * \param ul_cs Chip select number to be set.
 * \param ul_mode SMC mode.
 */
void smc_set_mode(Smc *p_smc, uint32_t ul_cs, uint32_t ul_mode)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_MODE = ul_mode;
  4001fc:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400200:	60ca      	str	r2, [r1, #12]
  400202:	4770      	bx	lr

00400204 <ili93xx_write_ram_prepare>:
/**
 * \brief Prepare to write GRAM data for ili93xx.
 */
static void ili93xx_write_ram_prepare(void)
{
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400204:	4b0a      	ldr	r3, [pc, #40]	; (400230 <ili93xx_write_ram_prepare+0x2c>)
  400206:	781b      	ldrb	r3, [r3, #0]
  400208:	2b01      	cmp	r3, #1
  40020a:	d106      	bne.n	40021a <ili93xx_write_ram_prepare+0x16>
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  40020c:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400210:	2200      	movs	r2, #0
  400212:	701a      	strb	r2, [r3, #0]
  400214:	2222      	movs	r2, #34	; 0x22
  400216:	701a      	strb	r2, [r3, #0]
  400218:	4770      	bx	lr
		/** Write Data to GRAM (R22h) */
		LCD_IR(0);
		LCD_IR(ILI9325_GRAM_DATA_REG);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  40021a:	2b02      	cmp	r3, #2
  40021c:	d107      	bne.n	40022e <ili93xx_write_ram_prepare+0x2a>
  40021e:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400222:	222c      	movs	r2, #44	; 0x2c
  400224:	701a      	strb	r2, [r3, #0]
  400226:	2200      	movs	r2, #0
  400228:	701a      	strb	r2, [r3, #0]
  40022a:	223c      	movs	r2, #60	; 0x3c
  40022c:	701a      	strb	r2, [r3, #0]
  40022e:	4770      	bx	lr
  400230:	20000c88 	.word	0x20000c88

00400234 <ili93xx_write_ram>:
 *
 * \param ul_color 24-bits RGB color.
 */
static void ili93xx_write_ram(ili93xx_color_t ul_color)
{
	LCD_WD((ul_color >> 16) & 0xFF);
  400234:	f3c0 4207 	ubfx	r2, r0, #16, #8
}

static inline void LCD_WD(uint8_t lcd_data)
{
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  400238:	4b03      	ldr	r3, [pc, #12]	; (400248 <ili93xx_write_ram+0x14>)
  40023a:	701a      	strb	r2, [r3, #0]
	LCD_WD((ul_color >> 8) & 0xFF);
  40023c:	f3c0 2207 	ubfx	r2, r0, #8, #8
  400240:	701a      	strb	r2, [r3, #0]
	LCD_WD(ul_color & 0xFF);
  400242:	b2c0      	uxtb	r0, r0
  400244:	7018      	strb	r0, [r3, #0]
  400246:	4770      	bx	lr
  400248:	61000002 	.word	0x61000002

0040024c <ili93xx_write_ram_buffer>:
 * \param p_ul_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
  40024c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400250:	4607      	mov	r7, r0
  400252:	4688      	mov	r8, r1
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  400254:	f031 0907 	bics.w	r9, r1, #7
  400258:	d018      	beq.n	40028c <ili93xx_write_ram_buffer+0x40>
  40025a:	4604      	mov	r4, r0
  40025c:	2600      	movs	r6, #0
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  40025e:	4d12      	ldr	r5, [pc, #72]	; (4002a8 <ili93xx_write_ram_buffer+0x5c>)
  400260:	f857 0026 	ldr.w	r0, [r7, r6, lsl #2]
  400264:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 1]);
  400266:	6860      	ldr	r0, [r4, #4]
  400268:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 2]);
  40026a:	68a0      	ldr	r0, [r4, #8]
  40026c:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 3]);
  40026e:	68e0      	ldr	r0, [r4, #12]
  400270:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
  400272:	6920      	ldr	r0, [r4, #16]
  400274:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
  400276:	6960      	ldr	r0, [r4, #20]
  400278:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
  40027a:	69a0      	ldr	r0, [r4, #24]
  40027c:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
  40027e:	69e0      	ldr	r0, [r4, #28]
  400280:	47a8      	blx	r5
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  400282:	3608      	adds	r6, #8
  400284:	3420      	adds	r4, #32
  400286:	454e      	cmp	r6, r9
  400288:	d3ea      	bcc.n	400260 <ili93xx_write_ram_buffer+0x14>
  40028a:	e000      	b.n	40028e <ili93xx_write_ram_buffer+0x42>
  40028c:	2600      	movs	r6, #0
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
	}
	for (; ul_addr < ul_size; ul_addr++) {
  40028e:	45b0      	cmp	r8, r6
  400290:	d908      	bls.n	4002a4 <ili93xx_write_ram_buffer+0x58>
  400292:	eb07 0486 	add.w	r4, r7, r6, lsl #2
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  400296:	4d04      	ldr	r5, [pc, #16]	; (4002a8 <ili93xx_write_ram_buffer+0x5c>)
  400298:	f854 0b04 	ldr.w	r0, [r4], #4
  40029c:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
	}
	for (; ul_addr < ul_size; ul_addr++) {
  40029e:	3601      	adds	r6, #1
  4002a0:	45b0      	cmp	r8, r6
  4002a2:	d8f9      	bhi.n	400298 <ili93xx_write_ram_buffer+0x4c>
  4002a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4002a8:	00400235 	.word	0x00400235

004002ac <ili93xx_write_register_word>:
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  4002ac:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4002b0:	2200      	movs	r2, #0
  4002b2:	701a      	strb	r2, [r3, #0]
  4002b4:	7018      	strb	r0, [r3, #0]
 */
static void ili93xx_write_register_word(uint8_t uc_reg, uint16_t us_data)
{
	LCD_IR(0);
	LCD_IR(uc_reg);
	LCD_WD((us_data >> 8) & 0xFF);
  4002b6:	0a0a      	lsrs	r2, r1, #8
}

static inline void LCD_WD(uint8_t lcd_data)
{
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  4002b8:	3302      	adds	r3, #2
  4002ba:	701a      	strb	r2, [r3, #0]
	LCD_WD(us_data & 0xFF);
  4002bc:	b2c9      	uxtb	r1, r1
  4002be:	7019      	strb	r1, [r3, #0]
  4002c0:	4770      	bx	lr
  4002c2:	bf00      	nop

004002c4 <ili93xx_write_register>:
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
  4002c4:	b410      	push	{r4}
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  4002c6:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4002ca:	2400      	movs	r4, #0
  4002cc:	701c      	strb	r4, [r3, #0]
  4002ce:	7018      	strb	r0, [r3, #0]
	LCD_IR(0);
	LCD_IR(uc_reg);
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  4002d0:	b14a      	cbz	r2, 4002e6 <ili93xx_write_register+0x22>
  4002d2:	1e4b      	subs	r3, r1, #1
  4002d4:	1e50      	subs	r0, r2, #1
  4002d6:	fa51 f180 	uxtab	r1, r1, r0
}

static inline void LCD_WD(uint8_t lcd_data)
{
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  4002da:	4804      	ldr	r0, [pc, #16]	; (4002ec <ili93xx_write_register+0x28>)
		LCD_WD(p_data[i]);
  4002dc:	f813 2f01 	ldrb.w	r2, [r3, #1]!
  4002e0:	7002      	strb	r2, [r0, #0]
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
	LCD_IR(0);
	LCD_IR(uc_reg);
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  4002e2:	428b      	cmp	r3, r1
  4002e4:	d1fa      	bne.n	4002dc <ili93xx_write_register+0x18>
		LCD_WD(p_data[i]);
	}
}
  4002e6:	bc10      	pop	{r4}
  4002e8:	4770      	bx	lr
  4002ea:	bf00      	nop
  4002ec:	61000002 	.word	0x61000002

004002f0 <ili93xx_delay>:

/**
 * \brief Delay function.
 */
static void ili93xx_delay(uint32_t ul_ms)
{
  4002f0:	b082      	sub	sp, #8
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  4002f2:	2300      	movs	r3, #0
  4002f4:	9301      	str	r3, [sp, #4]
  4002f6:	9b01      	ldr	r3, [sp, #4]
  4002f8:	4298      	cmp	r0, r3
  4002fa:	d911      	bls.n	400320 <ili93xx_delay+0x30>
		for (i = 0; i < 100000; i++) {
  4002fc:	2100      	movs	r1, #0
  4002fe:	4a09      	ldr	r2, [pc, #36]	; (400324 <ili93xx_delay+0x34>)
  400300:	9101      	str	r1, [sp, #4]
  400302:	9b01      	ldr	r3, [sp, #4]
  400304:	4293      	cmp	r3, r2
  400306:	d805      	bhi.n	400314 <ili93xx_delay+0x24>
  400308:	9b01      	ldr	r3, [sp, #4]
  40030a:	3301      	adds	r3, #1
  40030c:	9301      	str	r3, [sp, #4]
  40030e:	9b01      	ldr	r3, [sp, #4]
  400310:	4293      	cmp	r3, r2
  400312:	d9f9      	bls.n	400308 <ili93xx_delay+0x18>
 */
static void ili93xx_delay(uint32_t ul_ms)
{
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  400314:	9b01      	ldr	r3, [sp, #4]
  400316:	3301      	adds	r3, #1
  400318:	9301      	str	r3, [sp, #4]
  40031a:	9b01      	ldr	r3, [sp, #4]
  40031c:	4283      	cmp	r3, r0
  40031e:	d3ef      	bcc.n	400300 <ili93xx_delay+0x10>
		for (i = 0; i < 100000; i++) {
		}
	}
}
  400320:	b002      	add	sp, #8
  400322:	4770      	bx	lr
  400324:	0001869f 	.word	0x0001869f

00400328 <ili93xx_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili93xx_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  400328:	b430      	push	{r4, r5}
	uint32_t dw;

	if (*p_ul_x1 >= g_ul_lcd_x_length) {
  40032a:	4c15      	ldr	r4, [pc, #84]	; (400380 <ili93xx_check_box_coordinates+0x58>)
  40032c:	6824      	ldr	r4, [r4, #0]
  40032e:	6805      	ldr	r5, [r0, #0]
  400330:	42a5      	cmp	r5, r4
		*p_ul_x1 = g_ul_lcd_x_length - 1;
  400332:	bf24      	itt	cs
  400334:	f104 35ff 	addcs.w	r5, r4, #4294967295
  400338:	6005      	strcs	r5, [r0, #0]
	}

	if (*p_ul_x2 >= g_ul_lcd_x_length) {
  40033a:	6815      	ldr	r5, [r2, #0]
  40033c:	42ac      	cmp	r4, r5
		*p_ul_x2 = g_ul_lcd_x_length - 1;
  40033e:	bf9c      	itt	ls
  400340:	f104 34ff 	addls.w	r4, r4, #4294967295
  400344:	6014      	strls	r4, [r2, #0]
	}

	if (*p_ul_y1 >= g_ul_lcd_y_length) {
  400346:	4c0f      	ldr	r4, [pc, #60]	; (400384 <ili93xx_check_box_coordinates+0x5c>)
  400348:	6824      	ldr	r4, [r4, #0]
  40034a:	680d      	ldr	r5, [r1, #0]
  40034c:	42a5      	cmp	r5, r4
		*p_ul_y1 = g_ul_lcd_y_length - 1;
  40034e:	bf24      	itt	cs
  400350:	f104 35ff 	addcs.w	r5, r4, #4294967295
  400354:	600d      	strcs	r5, [r1, #0]
	}

	if (*p_ul_y2 >= g_ul_lcd_y_length) {
  400356:	681d      	ldr	r5, [r3, #0]
  400358:	42ac      	cmp	r4, r5
		*p_ul_y2 = g_ul_lcd_y_length - 1;
  40035a:	bf9c      	itt	ls
  40035c:	f104 34ff 	addls.w	r4, r4, #4294967295
  400360:	601c      	strls	r4, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  400362:	6804      	ldr	r4, [r0, #0]
  400364:	6815      	ldr	r5, [r2, #0]
  400366:	42ac      	cmp	r4, r5
		dw = *p_ul_x1;
		*p_ul_x1 = *p_ul_x2;
  400368:	bf84      	itt	hi
  40036a:	6005      	strhi	r5, [r0, #0]
		*p_ul_x2 = dw;
  40036c:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  40036e:	680a      	ldr	r2, [r1, #0]
  400370:	6818      	ldr	r0, [r3, #0]
  400372:	4282      	cmp	r2, r0
		dw = *p_ul_y1;
		*p_ul_y1 = *p_ul_y2;
  400374:	bf84      	itt	hi
  400376:	6008      	strhi	r0, [r1, #0]
		*p_ul_y2 = dw;
  400378:	601a      	strhi	r2, [r3, #0]
	}
}
  40037a:	bc30      	pop	{r4, r5}
  40037c:	4770      	bx	lr
  40037e:	bf00      	nop
  400380:	20000000 	.word	0x20000000
  400384:	20000004 	.word	0x20000004

00400388 <ili93xx_device_type_identify>:
 *        ILI9341 device ID locates in Read ID4 (RD3h) register.
 *
 * \return 0 if secceed in identifying device; otherwise fails.
 */
uint8_t ili93xx_device_type_identify(void)
{
  400388:	b082      	sub	sp, #8
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  40038a:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  40038e:	2200      	movs	r2, #0
  400390:	701a      	strb	r2, [r3, #0]
  400392:	22d3      	movs	r2, #211	; 0xd3
  400394:	701a      	strb	r2, [r3, #0]
																lcd_data;
}

static inline uint8_t LCD_RD(void)
{
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  400396:	3302      	adds	r3, #2
  400398:	781a      	ldrb	r2, [r3, #0]
{
	LCD_IR(0);
	LCD_IR(uc_reg);

	for (uint8_t i = 0; i < uc_datacnt; i++) {
		p_data[i] = LCD_RD();
  40039a:	f88d 2000 	strb.w	r2, [sp]
  40039e:	781a      	ldrb	r2, [r3, #0]
  4003a0:	f88d 2001 	strb.w	r2, [sp, #1]
  4003a4:	781a      	ldrb	r2, [r3, #0]
  4003a6:	f88d 2002 	strb.w	r2, [sp, #2]
  4003aa:	781b      	ldrb	r3, [r3, #0]
  4003ac:	b2db      	uxtb	r3, r3
  4003ae:	f88d 3003 	strb.w	r3, [sp, #3]

	/** Read ID4 (RD4h) register to get device code for ILI9341*/
	ili93xx_read_register(ILI9341_CMD_READ_ID4, paratable, 4);
	chipid = ((uint16_t)paratable[2] << 8) + paratable[3];

	if (chipid == ILI9341_DEVICE_CODE) {
  4003b2:	b2d2      	uxtb	r2, r2
  4003b4:	eb03 2302 	add.w	r3, r3, r2, lsl #8
  4003b8:	b29b      	uxth	r3, r3
  4003ba:	f249 3241 	movw	r2, #37697	; 0x9341
  4003be:	4293      	cmp	r3, r2
  4003c0:	d104      	bne.n	4003cc <ili93xx_device_type_identify+0x44>
		g_uc_device_type = DEVICE_TYPE_ILI9341;
  4003c2:	2202      	movs	r2, #2
  4003c4:	4b0e      	ldr	r3, [pc, #56]	; (400400 <ili93xx_device_type_identify+0x78>)
  4003c6:	701a      	strb	r2, [r3, #0]
		return 0;
  4003c8:	2000      	movs	r0, #0
  4003ca:	e017      	b.n	4003fc <ili93xx_device_type_identify+0x74>
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  4003cc:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4003d0:	2200      	movs	r2, #0
  4003d2:	701a      	strb	r2, [r3, #0]
  4003d4:	701a      	strb	r2, [r3, #0]
																lcd_data;
}

static inline uint8_t LCD_RD(void)
{
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  4003d6:	3302      	adds	r3, #2
  4003d8:	781a      	ldrb	r2, [r3, #0]
{
	LCD_IR(0);
	LCD_IR(uc_reg);

	for (uint8_t i = 0; i < uc_datacnt; i++) {
		p_data[i] = LCD_RD();
  4003da:	f88d 2000 	strb.w	r2, [sp]
  4003de:	781b      	ldrb	r3, [r3, #0]
	}

	/** Driver Code Read (R00h) for ILI9325*/
	ili93xx_read_register(ILI9325_DEVICE_CODE_REG, paratable, 2);
	chipid = ((uint16_t)paratable[0] << 8) + paratable[1];
	if (chipid == ILI9325_DEVICE_CODE) {
  4003e0:	b2d2      	uxtb	r2, r2
  4003e2:	eb03 2302 	add.w	r3, r3, r2, lsl #8
  4003e6:	b29b      	uxth	r3, r3
  4003e8:	f249 3225 	movw	r2, #37669	; 0x9325
  4003ec:	4293      	cmp	r3, r2
  4003ee:	d104      	bne.n	4003fa <ili93xx_device_type_identify+0x72>
		g_uc_device_type = DEVICE_TYPE_ILI9325;
  4003f0:	2201      	movs	r2, #1
  4003f2:	4b03      	ldr	r3, [pc, #12]	; (400400 <ili93xx_device_type_identify+0x78>)
  4003f4:	701a      	strb	r2, [r3, #0]
		return 0;
  4003f6:	2000      	movs	r0, #0
  4003f8:	e000      	b.n	4003fc <ili93xx_device_type_identify+0x74>
	}

	return 1;
  4003fa:	2001      	movs	r0, #1
}
  4003fc:	b002      	add	sp, #8
  4003fe:	4770      	bx	lr
  400400:	20000c88 	.word	0x20000c88

00400404 <ili93xx_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili93xx_display_on(void)
{
  400404:	b508      	push	{r3, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400406:	4b09      	ldr	r3, [pc, #36]	; (40042c <ili93xx_display_on+0x28>)
  400408:	781b      	ldrb	r3, [r3, #0]
  40040a:	2b01      	cmp	r3, #1
  40040c:	d105      	bne.n	40041a <ili93xx_display_on+0x16>
		ili93xx_write_register_word(ILI9325_DISP_CTRL1,
  40040e:	f240 1133 	movw	r1, #307	; 0x133
  400412:	2007      	movs	r0, #7
  400414:	4b06      	ldr	r3, [pc, #24]	; (400430 <ili93xx_display_on+0x2c>)
  400416:	4798      	blx	r3
  400418:	bd08      	pop	{r3, pc}
				ILI9325_DISP_CTRL1_BASEE |
				ILI9325_DISP_CTRL1_GON |
				ILI9325_DISP_CTRL1_DTE |
				ILI9325_DISP_CTRL1_D(0x03));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  40041a:	2b02      	cmp	r3, #2
  40041c:	d104      	bne.n	400428 <ili93xx_display_on+0x24>
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, NULL, 0);
  40041e:	2200      	movs	r2, #0
  400420:	4611      	mov	r1, r2
  400422:	2029      	movs	r0, #41	; 0x29
  400424:	4b03      	ldr	r3, [pc, #12]	; (400434 <ili93xx_display_on+0x30>)
  400426:	4798      	blx	r3
  400428:	bd08      	pop	{r3, pc}
  40042a:	bf00      	nop
  40042c:	20000c88 	.word	0x20000c88
  400430:	004002ad 	.word	0x004002ad
  400434:	004002c5 	.word	0x004002c5

00400438 <ili93xx_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_color foreground color.
 */
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
  400438:	4a04      	ldr	r2, [pc, #16]	; (40044c <ili93xx_set_foreground_color+0x14>)
  40043a:	1f13      	subs	r3, r2, #4
  40043c:	f502 726f 	add.w	r2, r2, #956	; 0x3bc
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
		g_ul_pixel_cache[i] = ul_color;
  400440:	f843 0f04 	str.w	r0, [r3, #4]!
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  400444:	4293      	cmp	r3, r2
  400446:	d1fb      	bne.n	400440 <ili93xx_set_foreground_color+0x8>
		g_ul_pixel_cache[i] = ul_color;
	}
}
  400448:	4770      	bx	lr
  40044a:	bf00      	nop
  40044c:	200008c8 	.word	0x200008c8

00400450 <ili93xx_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili93xx_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  400450:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400454:	b082      	sub	sp, #8
  400456:	460c      	mov	r4, r1
  400458:	4617      	mov	r7, r2
  40045a:	461e      	mov	r6, r3
	Assert(ul_x <= (g_ul_lcd_x_length - 1));
	Assert(ul_y <= (g_ul_lcd_y_length - 1));
	Assert(ul_width <= (g_ul_lcd_x_length - ul_x));
	Assert(ul_height <= (g_ul_lcd_y_length - ul_y));
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  40045c:	4b23      	ldr	r3, [pc, #140]	; (4004ec <ili93xx_set_window+0x9c>)
  40045e:	781b      	ldrb	r3, [r3, #0]
  400460:	2b01      	cmp	r3, #1
  400462:	d114      	bne.n	40048e <ili93xx_set_window+0x3e>
		/** Set Horizontal Address Start Position */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_START,
  400464:	b285      	uxth	r5, r0
  400466:	4629      	mov	r1, r5
  400468:	2050      	movs	r0, #80	; 0x50
  40046a:	f8df 8088 	ldr.w	r8, [pc, #136]	; 4004f4 <ili93xx_set_window+0xa4>
  40046e:	47c0      	blx	r8
				(uint16_t)ul_x);

		/** Set Horizontal Address End Position */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_END,
  400470:	1e78      	subs	r0, r7, #1
  400472:	1829      	adds	r1, r5, r0
  400474:	b289      	uxth	r1, r1
  400476:	2051      	movs	r0, #81	; 0x51
  400478:	47c0      	blx	r8
				(uint16_t)(ul_x + ul_width - 1));

		/** Set Vertical Address Start Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_START,
  40047a:	b2a4      	uxth	r4, r4
  40047c:	4621      	mov	r1, r4
  40047e:	2052      	movs	r0, #82	; 0x52
  400480:	47c0      	blx	r8
				(uint16_t)ul_y);

		/** Set Vertical Address End Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_END,
  400482:	1e71      	subs	r1, r6, #1
  400484:	4421      	add	r1, r4
  400486:	b289      	uxth	r1, r1
  400488:	2053      	movs	r0, #83	; 0x53
  40048a:	47c0      	blx	r8
  40048c:	e02a      	b.n	4004e4 <ili93xx_set_window+0x94>
				(uint16_t)(ul_y + ul_height - 1));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  40048e:	2b02      	cmp	r3, #2
  400490:	d128      	bne.n	4004e4 <ili93xx_set_window+0x94>
		uint8_t paratable[4];

		/** Set Column Address Position */
		paratable[0] = (ul_x >> 8) & 0xFF;
  400492:	0a03      	lsrs	r3, r0, #8
  400494:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_x & 0xFF;
  400498:	b2c3      	uxtb	r3, r0
  40049a:	f88d 3005 	strb.w	r3, [sp, #5]
		paratable[2] = ((ul_x + ul_width - 1) >> 8) & 0xFF;
  40049e:	3a01      	subs	r2, #1
  4004a0:	4410      	add	r0, r2
  4004a2:	0a00      	lsrs	r0, r0, #8
  4004a4:	f88d 0006 	strb.w	r0, [sp, #6]
		paratable[3] = (ul_x + ul_width - 1) & 0xFF;
  4004a8:	4617      	mov	r7, r2
  4004aa:	441f      	add	r7, r3
  4004ac:	f88d 7007 	strb.w	r7, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_COLUMN_ADDRESS_SET,
  4004b0:	2204      	movs	r2, #4
  4004b2:	eb0d 0102 	add.w	r1, sp, r2
  4004b6:	202a      	movs	r0, #42	; 0x2a
  4004b8:	4d0d      	ldr	r5, [pc, #52]	; (4004f0 <ili93xx_set_window+0xa0>)
  4004ba:	47a8      	blx	r5
				paratable, 4);

		/** Set Page Address Position */
		paratable[0] = (ul_y >> 8) & 0xFF;
  4004bc:	0a23      	lsrs	r3, r4, #8
  4004be:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_y & 0xFF;
  4004c2:	b2e3      	uxtb	r3, r4
  4004c4:	f88d 3005 	strb.w	r3, [sp, #5]
		paratable[2] = ((ul_y + ul_height - 1) >> 8) & 0xFF;
  4004c8:	1e72      	subs	r2, r6, #1
  4004ca:	4414      	add	r4, r2
  4004cc:	0a24      	lsrs	r4, r4, #8
  4004ce:	f88d 4006 	strb.w	r4, [sp, #6]
		paratable[3] = (ul_y + ul_height - 1) & 0xFF;
  4004d2:	4616      	mov	r6, r2
  4004d4:	441e      	add	r6, r3
  4004d6:	f88d 6007 	strb.w	r6, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_PAGE_ADDRESS_SET,
  4004da:	2204      	movs	r2, #4
  4004dc:	eb0d 0102 	add.w	r1, sp, r2
  4004e0:	202b      	movs	r0, #43	; 0x2b
  4004e2:	47a8      	blx	r5
				       paratable, 4);
	}
}
  4004e4:	b002      	add	sp, #8
  4004e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4004ea:	bf00      	nop
  4004ec:	20000c88 	.word	0x20000c88
  4004f0:	004002c5 	.word	0x004002c5
  4004f4:	004002ad 	.word	0x004002ad

004004f8 <ili93xx_set_cursor_position>:
 *
 * \param us_x X coordinate of upper-left corner on LCD.
 * \param us_y Y coordinate of upper-left corner on LCD.
 */
void ili93xx_set_cursor_position(uint16_t us_x, uint16_t us_y)
{
  4004f8:	b538      	push	{r3, r4, r5, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4004fa:	4b06      	ldr	r3, [pc, #24]	; (400514 <ili93xx_set_cursor_position+0x1c>)
  4004fc:	781b      	ldrb	r3, [r3, #0]
  4004fe:	2b01      	cmp	r3, #1
  400500:	d107      	bne.n	400512 <ili93xx_set_cursor_position+0x1a>
  400502:	460c      	mov	r4, r1
  400504:	4601      	mov	r1, r0
		/** GRAM Horizontal/Vertical Address Set (R20h, R21h) */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_GRAM_ADDR_SET, us_x);
  400506:	2020      	movs	r0, #32
  400508:	4d03      	ldr	r5, [pc, #12]	; (400518 <ili93xx_set_cursor_position+0x20>)
  40050a:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_VERTICAL_GRAM_ADDR_SET, us_y);
  40050c:	4621      	mov	r1, r4
  40050e:	2021      	movs	r0, #33	; 0x21
  400510:	47a8      	blx	r5
  400512:	bd38      	pop	{r3, r4, r5, pc}
  400514:	20000c88 	.word	0x20000c88
  400518:	004002ad 	.word	0x004002ad

0040051c <ili93xx_init>:
 * \param p_opt pointer to ILI93xx option structure.
 *
 * \return 0 if initialization succeeds, otherwise fails.
 */
uint32_t ili93xx_init(struct ili93xx_opt_t *p_opt)
{
  40051c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400520:	b083      	sub	sp, #12
  400522:	4606      	mov	r6, r0
	uint8_t paratable[6];

	/** Identify the LCD driver device*/
	if (ili93xx_device_type_identify() != 0) {
  400524:	4bac      	ldr	r3, [pc, #688]	; (4007d8 <ili93xx_init+0x2bc>)
  400526:	4798      	blx	r3
  400528:	2800      	cmp	r0, #0
  40052a:	f040 814f 	bne.w	4007cc <ili93xx_init+0x2b0>
		return 1;
	}

	g_ul_lcd_x_length = ILI93XX_LCD_WIDTH;
  40052e:	22f0      	movs	r2, #240	; 0xf0
  400530:	4baa      	ldr	r3, [pc, #680]	; (4007dc <ili93xx_init+0x2c0>)
  400532:	601a      	str	r2, [r3, #0]
	g_ul_lcd_y_length = ILI93XX_LCD_HEIGHT;
  400534:	f44f 72a0 	mov.w	r2, #320	; 0x140
  400538:	4ba9      	ldr	r3, [pc, #676]	; (4007e0 <ili93xx_init+0x2c4>)
  40053a:	601a      	str	r2, [r3, #0]

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  40053c:	4ba9      	ldr	r3, [pc, #676]	; (4007e4 <ili93xx_init+0x2c8>)
  40053e:	781b      	ldrb	r3, [r3, #0]
  400540:	2b01      	cmp	r3, #1
  400542:	f040 80b1 	bne.w	4006a8 <ili93xx_init+0x18c>
		/** Turn off LCD */
		ili93xx_write_register_word(ILI9325_DISP_CTRL1, ILI9325_DISP_CTRL1_GON |
  400546:	2133      	movs	r1, #51	; 0x33
  400548:	2007      	movs	r0, #7
  40054a:	4ca7      	ldr	r4, [pc, #668]	; (4007e8 <ili93xx_init+0x2cc>)
  40054c:	47a0      	blx	r4
				ILI9325_DISP_CTRL1_DTE | ILI9325_DISP_CTRL1_D(0x03));

		/** Start initial sequence */
		/** Disable sleep and standby mode*/
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  40054e:	2100      	movs	r1, #0
  400550:	2010      	movs	r0, #16
  400552:	47a0      	blx	r4
		/** Start internal OSC */
		ili93xx_write_register_word(ILI9325_START_OSC_CTRL,
  400554:	2101      	movs	r1, #1
  400556:	2000      	movs	r0, #0
  400558:	47a0      	blx	r4
				ILI9325_START_OSC_CTRL_EN);
		/** Set SS bit and direction output from S720 to S1 */
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL1,
  40055a:	f44f 7180 	mov.w	r1, #256	; 0x100
  40055e:	2001      	movs	r0, #1
  400560:	47a0      	blx	r4
				ILI9325_DRIVER_OUTPUT_CTRL1_SS);
		/** Set 1 line inversion */
		ili93xx_write_register_word(ILI9325_LCD_DRIVING_CTRL,
  400562:	f44f 61e0 	mov.w	r1, #1792	; 0x700
  400566:	2002      	movs	r0, #2
  400568:	47a0      	blx	r4
				ILI9325_LCD_DRIVING_CTRL_BIT10 | ILI9325_LCD_DRIVING_CTRL_EOR
				| ILI9325_LCD_DRIVING_CTRL_BC0);
		/** Disable resizing feature */
		ili93xx_write_register_word(ILI9325_RESIZE_CTRL, 0x0000);
  40056a:	2100      	movs	r1, #0
  40056c:	2004      	movs	r0, #4
  40056e:	47a0      	blx	r4
		/** Set the back porch and front porch */
		ili93xx_write_register_word(ILI9325_DISP_CTRL2,
  400570:	f240 2107 	movw	r1, #519	; 0x207
  400574:	2008      	movs	r0, #8
  400576:	47a0      	blx	r4
				ILI9325_DISP_CTRL2_BP(
				0x07) | ILI9325_DISP_CTRL2_FP(0x02));
		/** Set non-display area refresh cycle ISC[3:0] */
		ili93xx_write_register_word(ILI9325_DISP_CTRL3, 0x0000);
  400578:	2100      	movs	r1, #0
  40057a:	2009      	movs	r0, #9
  40057c:	47a0      	blx	r4
		/** Disable FMARK function */
		ili93xx_write_register_word(ILI9325_DISP_CTRL4, 0x0000);
  40057e:	2100      	movs	r1, #0
  400580:	200a      	movs	r0, #10
  400582:	47a0      	blx	r4
		/** 18-bit RGB interface and writing display data by system
		 *interface */
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL1,
  400584:	2100      	movs	r1, #0
  400586:	200c      	movs	r0, #12
  400588:	47a0      	blx	r4
				0x0000);
		/** Set the output position of frame cycle */
		ili93xx_write_register_word(ILI9325_FRAME_MAKER_POS, 0x0000);
  40058a:	2100      	movs	r1, #0
  40058c:	200d      	movs	r0, #13
  40058e:	47a0      	blx	r4
		/** RGB interface polarity */
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL2,
  400590:	2100      	movs	r1, #0
  400592:	200f      	movs	r0, #15
  400594:	47a0      	blx	r4
				0x0000);

		/** Power on sequence */
		/** Disable sleep and standby mode */
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  400596:	2100      	movs	r1, #0
  400598:	2010      	movs	r0, #16
  40059a:	47a0      	blx	r4

		/**
		 * Selects the operating frequency of the step-up circuit 1,2
		 * and Sets the ratio factor of Vci.
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL2, 0x0000);
  40059c:	2100      	movs	r1, #0
  40059e:	2011      	movs	r0, #17
  4005a0:	47a0      	blx	r4
		/** Set VREG1OUT voltage */
		ili93xx_write_register_word(ILI9325_POWER_CTRL3, 0x0000);
  4005a2:	2100      	movs	r1, #0
  4005a4:	2012      	movs	r0, #18
  4005a6:	47a0      	blx	r4
		/** Set VCOM amplitude */
		ili93xx_write_register_word(ILI9325_POWER_CTRL4, 0x0000);
  4005a8:	2100      	movs	r1, #0
  4005aa:	2013      	movs	r0, #19
  4005ac:	47a0      	blx	r4
		ili93xx_delay(200);
  4005ae:	20c8      	movs	r0, #200	; 0xc8
  4005b0:	4d8e      	ldr	r5, [pc, #568]	; (4007ec <ili93xx_init+0x2d0>)
  4005b2:	47a8      	blx	r5

		/**
		 * Adjusts the constant current and Sets the factor used
		 * in the step-up circuits.
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL1,
  4005b4:	f241 2190 	movw	r1, #4752	; 0x1290
  4005b8:	2010      	movs	r0, #16
  4005ba:	47a0      	blx	r4

		/**
		 * Select the operating frequency of the step-up circuit 1,2 and
		 * Sets the ratio factor of Vci
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL2,
  4005bc:	f240 2127 	movw	r1, #551	; 0x227
  4005c0:	2011      	movs	r0, #17
  4005c2:	47a0      	blx	r4
				ILI9325_POWER_CTRL2_DC1(0x02) |
				ILI9325_POWER_CTRL2_DC0(0x02) | ILI9325_POWER_CTRL2_VC(0x07));
		ili93xx_delay(50);
  4005c4:	2032      	movs	r0, #50	; 0x32
  4005c6:	47a8      	blx	r5
		/** Internal reference voltage= Vci */
		ili93xx_write_register_word(ILI9325_POWER_CTRL3,
  4005c8:	211b      	movs	r1, #27
  4005ca:	2012      	movs	r0, #18
  4005cc:	47a0      	blx	r4
				ILI9325_POWER_CTRL3_PON | ILI9325_POWER_CTRL3_VRH(0x0B));
		ili93xx_delay(50);
  4005ce:	2032      	movs	r0, #50	; 0x32
  4005d0:	47a8      	blx	r5
		/** Set VDV[4:0] for VCOM amplitude */
		ili93xx_write_register_word(ILI9325_POWER_CTRL4,
  4005d2:	f44f 5188 	mov.w	r1, #4352	; 0x1100
  4005d6:	2013      	movs	r0, #19
  4005d8:	47a0      	blx	r4
				ILI9325_POWER_CTRL4_VDV(0x11));
		/** Set VCM[5:0] for VCOMH */
		ili93xx_write_register_word(ILI9325_POWER_CTRL7,
  4005da:	2119      	movs	r1, #25
  4005dc:	2029      	movs	r0, #41	; 0x29
  4005de:	47a0      	blx	r4
				ILI9325_POWER_CTRL7_VCM(0x19));
		/** Set Frame Rate */
		ili93xx_write_register_word(ILI9325_FRAME_RATE_AND_COLOR_CTRL,
  4005e0:	210d      	movs	r1, #13
  4005e2:	202b      	movs	r0, #43	; 0x2b
  4005e4:	47a0      	blx	r4
				ILI9325_FRAME_RATE_AND_COLOR_CTRL_FRS(0x0D));
		ili93xx_delay(50);
  4005e6:	2032      	movs	r0, #50	; 0x32
  4005e8:	47a8      	blx	r5

		/** Adjust the Gamma Curve */
		ili93xx_write_register_word(ILI9325_GAMMA_CTL1, 0x0000);
  4005ea:	2100      	movs	r1, #0
  4005ec:	2030      	movs	r0, #48	; 0x30
  4005ee:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL2,
  4005f0:	f44f 7101 	mov.w	r1, #516	; 0x204
  4005f4:	2031      	movs	r0, #49	; 0x31
  4005f6:	47a0      	blx	r4
				ILI9325_GAMMA_CTL2_KP3(0x02) |
				ILI9325_GAMMA_CTL2_KP2(0x04));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL3,
  4005f8:	f44f 7100 	mov.w	r1, #512	; 0x200
  4005fc:	2032      	movs	r0, #50	; 0x32
  4005fe:	47a0      	blx	r4
				ILI9325_GAMMA_CTL3_KP5(0x02) |
				ILI9325_GAMMA_CTL3_KP4(0x00));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL4,
  400600:	2107      	movs	r1, #7
  400602:	2035      	movs	r0, #53	; 0x35
  400604:	47a0      	blx	r4
				ILI9325_GAMMA_CTL4_RP1(0x00) |
				ILI9325_GAMMA_CTL4_RP0(0x07));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL5,
  400606:	f241 4104 	movw	r1, #5124	; 0x1404
  40060a:	2036      	movs	r0, #54	; 0x36
  40060c:	47a0      	blx	r4
				ILI9325_GAMMA_CTL5_VRP1(0x14) |
				ILI9325_GAMMA_CTL5_VRP0(0x04));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL6,
  40060e:	f240 7105 	movw	r1, #1797	; 0x705
  400612:	2037      	movs	r0, #55	; 0x37
  400614:	47a0      	blx	r4
				ILI9325_GAMMA_CTL6_KN1(0x07) |
				ILI9325_GAMMA_CTL6_KN0(0x05));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL7,
  400616:	f240 3105 	movw	r1, #773	; 0x305
  40061a:	2038      	movs	r0, #56	; 0x38
  40061c:	47a0      	blx	r4
				ILI9325_GAMMA_CTL7_KN3(0x03) |
				ILI9325_GAMMA_CTL7_KN2(0x05));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL8,
  40061e:	f240 7107 	movw	r1, #1799	; 0x707
  400622:	2039      	movs	r0, #57	; 0x39
  400624:	47a0      	blx	r4
				ILI9325_GAMMA_CTL8_KN5(0x07) |
				ILI9325_GAMMA_CTL8_KN4(0x07));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL9,
  400626:	f240 7101 	movw	r1, #1793	; 0x701
  40062a:	203c      	movs	r0, #60	; 0x3c
  40062c:	47a0      	blx	r4
				ILI9325_GAMMA_CTL9_RN1(0x07) |
				ILI9325_GAMMA_CTL9_RN0(0x01));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL10,
  40062e:	210e      	movs	r1, #14
  400630:	203d      	movs	r0, #61	; 0x3d
  400632:	47a0      	blx	r4
		 * DFM Set the mode of transferring data to the internal RAM
		 * when TRI = 1.
		 * I/D[1:0] = 11 Horizontal : increment Vertical : increment,
		 * AM=0:Horizontal
		 */
		ili93xx_write_register_word(ILI9325_ENTRY_MODE,
  400634:	f24d 0110 	movw	r1, #53264	; 0xd010
  400638:	2003      	movs	r0, #3
  40063a:	47a0      	blx	r4
				ILI9325_ENTRY_MODE_ID(0x01) | ILI9325_ENTRY_MODE_BGR);
		/**
		 * Sets the number of lines to drive the LCD at an interval of 8
		 * lines. The scan direction is from G320 to G1
		 */
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL2,
  40063c:	f44f 4127 	mov.w	r1, #42752	; 0xa700
  400640:	2060      	movs	r0, #96	; 0x60
  400642:	47a0      	blx	r4
				ILI9325_DRIVER_OUTPUT_CTRL2_GS |
				ILI9325_DRIVER_OUTPUT_CTRL2_NL(0x27));

		/** Vertical Scrolling */
		/** Disable scrolling and enable the grayscale inversion */
		ili93xx_write_register_word(ILI9325_BASE_IMG_DISP_CTRL,
  400644:	2101      	movs	r1, #1
  400646:	2061      	movs	r0, #97	; 0x61
  400648:	47a0      	blx	r4
				ILI9325_BASE_IMG_DISP_CTRL_REV);
		ili93xx_write_register_word(ILI9325_VERTICAL_SCROLL_CTRL,
  40064a:	2100      	movs	r1, #0
  40064c:	206a      	movs	r0, #106	; 0x6a
  40064e:	47a0      	blx	r4
				0x0000);

		/** Disable Partial Display */
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_DISP_POS,
  400650:	2100      	movs	r1, #0
  400652:	2080      	movs	r0, #128	; 0x80
  400654:	47a0      	blx	r4
				0x0000);
		ili93xx_write_register_word(
  400656:	2100      	movs	r1, #0
  400658:	2081      	movs	r0, #129	; 0x81
  40065a:	47a0      	blx	r4
				ILI9325_PARTIAL_IMG1_AREA_START_LINE,
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_AREA_END_LINE,
  40065c:	2100      	movs	r1, #0
  40065e:	2082      	movs	r0, #130	; 0x82
  400660:	47a0      	blx	r4
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_DISP_POS,
  400662:	2100      	movs	r1, #0
  400664:	2083      	movs	r0, #131	; 0x83
  400666:	47a0      	blx	r4
				0x0000);
		ili93xx_write_register_word(
  400668:	2100      	movs	r1, #0
  40066a:	2084      	movs	r0, #132	; 0x84
  40066c:	47a0      	blx	r4
				ILI9325_PARTIAL_IMG2_AREA_START_LINE,
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_AREA_END_LINE,
  40066e:	2100      	movs	r1, #0
  400670:	2085      	movs	r0, #133	; 0x85
  400672:	47a0      	blx	r4
				0x0000);

		/** Panel Control */
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL1,
  400674:	2110      	movs	r1, #16
  400676:	2090      	movs	r0, #144	; 0x90
  400678:	47a0      	blx	r4
				ILI9325_PANEL_INTERFACE_CTRL1_RTNI(0x10));
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL2,
  40067a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  40067e:	2092      	movs	r0, #146	; 0x92
  400680:	47a0      	blx	r4
				ILI9325_PANEL_INTERFACE_CTRL2_NOWI(0x06));
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL4,
  400682:	f44f 7188 	mov.w	r1, #272	; 0x110
  400686:	2095      	movs	r0, #149	; 0x95
  400688:	47a0      	blx	r4
				ILI9325_PANEL_INTERFACE_CTRL4_DIVE(0x01) |
				ILI9325_PANEL_INTERFACE_CTRL4_RTNE(0x10));

		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  40068a:	6873      	ldr	r3, [r6, #4]
  40068c:	6832      	ldr	r2, [r6, #0]
  40068e:	2100      	movs	r1, #0
  400690:	4608      	mov	r0, r1
  400692:	4c57      	ldr	r4, [pc, #348]	; (4007f0 <ili93xx_init+0x2d4>)
  400694:	47a0      	blx	r4
		ili93xx_set_foreground_color(p_opt->foreground_color);
  400696:	68b0      	ldr	r0, [r6, #8]
  400698:	4b56      	ldr	r3, [pc, #344]	; (4007f4 <ili93xx_init+0x2d8>)
  40069a:	4798      	blx	r3
		ili93xx_set_cursor_position(0, 0);
  40069c:	2100      	movs	r1, #0
  40069e:	4608      	mov	r0, r1
  4006a0:	4b55      	ldr	r3, [pc, #340]	; (4007f8 <ili93xx_init+0x2dc>)
  4006a2:	4798      	blx	r3
	} else {
		/** exit with return value 1 if device type is not supported.*/
		return 1;
	}

	return 0;
  4006a4:	2000      	movs	r0, #0
  4006a6:	e094      	b.n	4007d2 <ili93xx_init+0x2b6>
				ILI9325_PANEL_INTERFACE_CTRL4_RTNE(0x10));

		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
		ili93xx_set_foreground_color(p_opt->foreground_color);
		ili93xx_set_cursor_position(0, 0);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4006a8:	2b02      	cmp	r3, #2
  4006aa:	f040 8091 	bne.w	4007d0 <ili93xx_init+0x2b4>
		/** init for ILI9341 **/
		/** power control A configuration*/
		paratable[0] = 0x39;
  4006ae:	2339      	movs	r3, #57	; 0x39
  4006b0:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x2C;
  4006b4:	232c      	movs	r3, #44	; 0x2c
  4006b6:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x00;
  4006ba:	2400      	movs	r4, #0
  4006bc:	f88d 4002 	strb.w	r4, [sp, #2]
		paratable[3] = 0x34;
  4006c0:	2334      	movs	r3, #52	; 0x34
  4006c2:	f88d 3003 	strb.w	r3, [sp, #3]
		paratable[4] = 0x02;
  4006c6:	2702      	movs	r7, #2
  4006c8:	f88d 7004 	strb.w	r7, [sp, #4]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_A, paratable, 5);
  4006cc:	2205      	movs	r2, #5
  4006ce:	4669      	mov	r1, sp
  4006d0:	20cb      	movs	r0, #203	; 0xcb
  4006d2:	4d4a      	ldr	r5, [pc, #296]	; (4007fc <ili93xx_init+0x2e0>)
  4006d4:	47a8      	blx	r5

		/** power control B configuration */
		paratable[0] = 0;
  4006d6:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0xAA;
  4006da:	23aa      	movs	r3, #170	; 0xaa
  4006dc:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0xB0;
  4006e0:	23b0      	movs	r3, #176	; 0xb0
  4006e2:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_B, paratable, 3);
  4006e6:	2203      	movs	r2, #3
  4006e8:	4669      	mov	r1, sp
  4006ea:	20cf      	movs	r0, #207	; 0xcf
  4006ec:	47a8      	blx	r5

		/** Pump Ratio Control configuration */
		paratable[0] = 0x30;
  4006ee:	2330      	movs	r3, #48	; 0x30
  4006f0:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PUMP_RATIO_CONTROL,
  4006f4:	2201      	movs	r2, #1
  4006f6:	4669      	mov	r1, sp
  4006f8:	20f7      	movs	r0, #247	; 0xf7
  4006fa:	47a8      	blx	r5
				paratable, 1);

		/** Power Control 1 configuration*/
		paratable[0] = 0x25;
  4006fc:	2325      	movs	r3, #37	; 0x25
  4006fe:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_1, paratable, 1);
  400702:	2201      	movs	r2, #1
  400704:	4669      	mov	r1, sp
  400706:	20c0      	movs	r0, #192	; 0xc0
  400708:	47a8      	blx	r5

		/** Power Control 2 configuration*/
		paratable[0] = 0x11;
  40070a:	f04f 0911 	mov.w	r9, #17
  40070e:	f88d 9000 	strb.w	r9, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_2, paratable, 1);
  400712:	2201      	movs	r2, #1
  400714:	4669      	mov	r1, sp
  400716:	20c1      	movs	r0, #193	; 0xc1
  400718:	47a8      	blx	r5

		/** VOM Control 1 configuration*/
		paratable[0] = 0x5C;
  40071a:	235c      	movs	r3, #92	; 0x5c
  40071c:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x4C;
  400720:	234c      	movs	r3, #76	; 0x4c
  400722:	f88d 3001 	strb.w	r3, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_1, paratable, 2);
  400726:	463a      	mov	r2, r7
  400728:	4669      	mov	r1, sp
  40072a:	20c5      	movs	r0, #197	; 0xc5
  40072c:	47a8      	blx	r5

		/** VOM control 2 configuration*/
		paratable[0] = 0x94;
  40072e:	2394      	movs	r3, #148	; 0x94
  400730:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_2, paratable, 1);
  400734:	2201      	movs	r2, #1
  400736:	4669      	mov	r1, sp
  400738:	20c7      	movs	r0, #199	; 0xc7
  40073a:	47a8      	blx	r5

		/** Driver Timing Control A configuration*/
		paratable[0] = 0x85;
  40073c:	2385      	movs	r3, #133	; 0x85
  40073e:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x01;
  400742:	f04f 0801 	mov.w	r8, #1
  400746:	f88d 8001 	strb.w	r8, [sp, #1]
		paratable[2] = 0x78;
  40074a:	2378      	movs	r3, #120	; 0x78
  40074c:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_A, paratable, 3);
  400750:	2203      	movs	r2, #3
  400752:	4669      	mov	r1, sp
  400754:	20e8      	movs	r0, #232	; 0xe8
  400756:	47a8      	blx	r5

		/** Driver Timing Control B configuration*/
		paratable[0] = 0x00;
  400758:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0x00;
  40075c:	f88d 4001 	strb.w	r4, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_B, paratable, 2);
  400760:	463a      	mov	r2, r7
  400762:	4669      	mov	r1, sp
  400764:	20ea      	movs	r0, #234	; 0xea
  400766:	47a8      	blx	r5

		/** Memory Access Control configuration*/
		paratable[0] = ILI9341_CMD_MEMORY_ACCESS_CONTROL_MX |
  400768:	2348      	movs	r3, #72	; 0x48
  40076a:	f88d 3000 	strb.w	r3, [sp]
				ILI9341_CMD_MEMORY_ACCESS_CONTROL_BGR;
		ili93xx_write_register(ILI9341_CMD_MEMORY_ACCESS_CONTROL,
  40076e:	4642      	mov	r2, r8
  400770:	4669      	mov	r1, sp
  400772:	2036      	movs	r0, #54	; 0x36
  400774:	47a8      	blx	r5
				paratable, 1);

		/** Colmod Pixel Format Set configuation*/
		paratable[0] = 0x06;
  400776:	2306      	movs	r3, #6
  400778:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PIXEL_FORMAT_SET, paratable, 1);
  40077c:	4642      	mov	r2, r8
  40077e:	4669      	mov	r1, sp
  400780:	203a      	movs	r0, #58	; 0x3a
  400782:	47a8      	blx	r5

		/** Display Function Control */
		paratable[0] = 0x02;
  400784:	f88d 7000 	strb.w	r7, [sp]
		paratable[1] = 0x82;
  400788:	2382      	movs	r3, #130	; 0x82
  40078a:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x27;
  40078e:	2327      	movs	r3, #39	; 0x27
  400790:	f88d 3002 	strb.w	r3, [sp, #2]
		paratable[3] = 0x00;
  400794:	f88d 4003 	strb.w	r4, [sp, #3]
		ili93xx_write_register(ILI9341_CMD_DISPLAY_FUNCTION_CTL, paratable, 4);
  400798:	2204      	movs	r2, #4
  40079a:	4669      	mov	r1, sp
  40079c:	20b6      	movs	r0, #182	; 0xb6
  40079e:	47a8      	blx	r5
		
		/** set window area*/
		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  4007a0:	6873      	ldr	r3, [r6, #4]
  4007a2:	6832      	ldr	r2, [r6, #0]
  4007a4:	4621      	mov	r1, r4
  4007a6:	4620      	mov	r0, r4
  4007a8:	4f11      	ldr	r7, [pc, #68]	; (4007f0 <ili93xx_init+0x2d4>)
  4007aa:	47b8      	blx	r7
		ili93xx_set_foreground_color(p_opt->foreground_color);
  4007ac:	68b0      	ldr	r0, [r6, #8]
  4007ae:	4b11      	ldr	r3, [pc, #68]	; (4007f4 <ili93xx_init+0x2d8>)
  4007b0:	4798      	blx	r3
		/** Leave sleep mode*/
		ili93xx_write_register(ILI9341_CMD_SLEEP_OUT, paratable, 0);
  4007b2:	4622      	mov	r2, r4
  4007b4:	4669      	mov	r1, sp
  4007b6:	4648      	mov	r0, r9
  4007b8:	47a8      	blx	r5
		ili93xx_delay(10);
  4007ba:	200a      	movs	r0, #10
  4007bc:	4b0b      	ldr	r3, [pc, #44]	; (4007ec <ili93xx_init+0x2d0>)
  4007be:	4798      	blx	r3
		/** Display on*/
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, paratable, 0);
  4007c0:	4622      	mov	r2, r4
  4007c2:	4669      	mov	r1, sp
  4007c4:	2029      	movs	r0, #41	; 0x29
  4007c6:	47a8      	blx	r5
	} else {
		/** exit with return value 1 if device type is not supported.*/
		return 1;
	}

	return 0;
  4007c8:	4620      	mov	r0, r4
  4007ca:	e002      	b.n	4007d2 <ili93xx_init+0x2b6>
{
	uint8_t paratable[6];

	/** Identify the LCD driver device*/
	if (ili93xx_device_type_identify() != 0) {
		return 1;
  4007cc:	2001      	movs	r0, #1
  4007ce:	e000      	b.n	4007d2 <ili93xx_init+0x2b6>
		ili93xx_delay(10);
		/** Display on*/
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, paratable, 0);
	} else {
		/** exit with return value 1 if device type is not supported.*/
		return 1;
  4007d0:	2001      	movs	r0, #1
	}

	return 0;
}
  4007d2:	b003      	add	sp, #12
  4007d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4007d8:	00400389 	.word	0x00400389
  4007dc:	20000000 	.word	0x20000000
  4007e0:	20000004 	.word	0x20000004
  4007e4:	20000c88 	.word	0x20000c88
  4007e8:	004002ad 	.word	0x004002ad
  4007ec:	004002f1 	.word	0x004002f1
  4007f0:	00400451 	.word	0x00400451
  4007f4:	00400439 	.word	0x00400439
  4007f8:	004004f9 	.word	0x004004f9
  4007fc:	004002c5 	.word	0x004002c5

00400800 <ili93xx_draw_pixel>:
 * \param ul_y Y coordinate of pixel.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
  400800:	b510      	push	{r4, lr}
	if ((ul_x >= g_ul_lcd_x_length) || (ul_y >= g_ul_lcd_y_length)) {
  400802:	4b16      	ldr	r3, [pc, #88]	; (40085c <ili93xx_draw_pixel+0x5c>)
  400804:	681b      	ldr	r3, [r3, #0]
  400806:	4283      	cmp	r3, r0
  400808:	d921      	bls.n	40084e <ili93xx_draw_pixel+0x4e>
  40080a:	4b15      	ldr	r3, [pc, #84]	; (400860 <ili93xx_draw_pixel+0x60>)
  40080c:	681b      	ldr	r3, [r3, #0]
  40080e:	428b      	cmp	r3, r1
  400810:	d91f      	bls.n	400852 <ili93xx_draw_pixel+0x52>
		return 1;
	}

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400812:	4b14      	ldr	r3, [pc, #80]	; (400864 <ili93xx_draw_pixel+0x64>)
  400814:	781b      	ldrb	r3, [r3, #0]
  400816:	2b01      	cmp	r3, #1
  400818:	d10b      	bne.n	400832 <ili93xx_draw_pixel+0x32>
		/** Set cursor */
		ili93xx_set_cursor_position(ul_x, ul_y);
  40081a:	b289      	uxth	r1, r1
  40081c:	b280      	uxth	r0, r0
  40081e:	4b12      	ldr	r3, [pc, #72]	; (400868 <ili93xx_draw_pixel+0x68>)
  400820:	4798      	blx	r3
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
  400822:	4b12      	ldr	r3, [pc, #72]	; (40086c <ili93xx_draw_pixel+0x6c>)
  400824:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  400826:	4b12      	ldr	r3, [pc, #72]	; (400870 <ili93xx_draw_pixel+0x70>)
  400828:	6818      	ldr	r0, [r3, #0]
  40082a:	4b12      	ldr	r3, [pc, #72]	; (400874 <ili93xx_draw_pixel+0x74>)
  40082c:	4798      	blx	r3
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	}

	return 0;
  40082e:	2000      	movs	r0, #0
  400830:	bd10      	pop	{r4, pc}
		/** Set cursor */
		ili93xx_set_cursor_position(ul_x, ul_y);
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400832:	2b02      	cmp	r3, #2
  400834:	d10f      	bne.n	400856 <ili93xx_draw_pixel+0x56>
		ili93xx_set_window(ul_x, ul_y, 0, 0);
  400836:	2300      	movs	r3, #0
  400838:	461a      	mov	r2, r3
  40083a:	4c0f      	ldr	r4, [pc, #60]	; (400878 <ili93xx_draw_pixel+0x78>)
  40083c:	47a0      	blx	r4
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
  40083e:	4b0b      	ldr	r3, [pc, #44]	; (40086c <ili93xx_draw_pixel+0x6c>)
  400840:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  400842:	4b0b      	ldr	r3, [pc, #44]	; (400870 <ili93xx_draw_pixel+0x70>)
  400844:	6818      	ldr	r0, [r3, #0]
  400846:	4b0b      	ldr	r3, [pc, #44]	; (400874 <ili93xx_draw_pixel+0x74>)
  400848:	4798      	blx	r3
	}

	return 0;
  40084a:	2000      	movs	r0, #0
  40084c:	bd10      	pop	{r4, pc}
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
	if ((ul_x >= g_ul_lcd_x_length) || (ul_y >= g_ul_lcd_y_length)) {
		return 1;
  40084e:	2001      	movs	r0, #1
  400850:	bd10      	pop	{r4, pc}
  400852:	2001      	movs	r0, #1
  400854:	bd10      	pop	{r4, pc}
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	}

	return 0;
  400856:	2000      	movs	r0, #0
}
  400858:	bd10      	pop	{r4, pc}
  40085a:	bf00      	nop
  40085c:	20000000 	.word	0x20000000
  400860:	20000004 	.word	0x20000004
  400864:	20000c88 	.word	0x20000c88
  400868:	004004f9 	.word	0x004004f9
  40086c:	00400205 	.word	0x00400205
  400870:	200008c8 	.word	0x200008c8
  400874:	00400235 	.word	0x00400235
  400878:	00400451 	.word	0x00400451

0040087c <ili93xx_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili93xx_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  40087c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400880:	b084      	sub	sp, #16
  400882:	9003      	str	r0, [sp, #12]
  400884:	9102      	str	r1, [sp, #8]
  400886:	9201      	str	r2, [sp, #4]
  400888:	aa04      	add	r2, sp, #16
  40088a:	f842 3d10 	str.w	r3, [r2, #-16]!
	uint32_t size, blocks;

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  40088e:	4613      	mov	r3, r2
  400890:	aa01      	add	r2, sp, #4
  400892:	a902      	add	r1, sp, #8
  400894:	a803      	add	r0, sp, #12
  400896:	4c21      	ldr	r4, [pc, #132]	; (40091c <ili93xx_draw_filled_rectangle+0xa0>)
  400898:	47a0      	blx	r4

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  40089a:	9803      	ldr	r0, [sp, #12]
			(ul_y2 - ul_y1) + 1);
  40089c:	9902      	ldr	r1, [sp, #8]

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  40089e:	9b00      	ldr	r3, [sp, #0]
  4008a0:	3301      	adds	r3, #1
  4008a2:	9a01      	ldr	r2, [sp, #4]
  4008a4:	3201      	adds	r2, #1
  4008a6:	1a5b      	subs	r3, r3, r1
  4008a8:	1a12      	subs	r2, r2, r0
  4008aa:	4c1d      	ldr	r4, [pc, #116]	; (400920 <ili93xx_draw_filled_rectangle+0xa4>)
  4008ac:	47a0      	blx	r4
			(ul_y2 - ul_y1) + 1);

	/** Set cursor */
	ili93xx_set_cursor_position(ul_x1, ul_y1);
  4008ae:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  4008b2:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  4008b6:	4b1b      	ldr	r3, [pc, #108]	; (400924 <ili93xx_draw_filled_rectangle+0xa8>)
  4008b8:	4798      	blx	r3

	/** Prepare to write in Graphic RAM */
	ili93xx_write_ram_prepare();
  4008ba:	4b1b      	ldr	r3, [pc, #108]	; (400928 <ili93xx_draw_filled_rectangle+0xac>)
  4008bc:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  4008be:	9a03      	ldr	r2, [sp, #12]
  4008c0:	9b01      	ldr	r3, [sp, #4]
  4008c2:	1a9a      	subs	r2, r3, r2
  4008c4:	9b00      	ldr	r3, [sp, #0]
  4008c6:	f103 0801 	add.w	r8, r3, #1
  4008ca:	9b02      	ldr	r3, [sp, #8]
  4008cc:	ebc3 0808 	rsb	r8, r3, r8
  4008d0:	fb02 8808 	mla	r8, r2, r8, r8

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  4008d4:	4c15      	ldr	r4, [pc, #84]	; (40092c <ili93xx_draw_filled_rectangle+0xb0>)
  4008d6:	fba4 3408 	umull	r3, r4, r4, r8
	while (blocks--) {
  4008da:	09e4      	lsrs	r4, r4, #7
  4008dc:	d007      	beq.n	4008ee <ili93xx_draw_filled_rectangle+0x72>
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
  4008de:	4f14      	ldr	r7, [pc, #80]	; (400930 <ili93xx_draw_filled_rectangle+0xb4>)
  4008e0:	26f0      	movs	r6, #240	; 0xf0
  4008e2:	4d14      	ldr	r5, [pc, #80]	; (400934 <ili93xx_draw_filled_rectangle+0xb8>)
  4008e4:	4631      	mov	r1, r6
  4008e6:	4638      	mov	r0, r7
  4008e8:	47a8      	blx	r5

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
	while (blocks--) {
  4008ea:	3c01      	subs	r4, #1
  4008ec:	d1fa      	bne.n	4008e4 <ili93xx_draw_filled_rectangle+0x68>
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
								LCD_DATA_CACHE_SIZE);
	}

	/** Send remaining pixels */
	ili93xx_write_ram_buffer(g_ul_pixel_cache,
  4008ee:	490f      	ldr	r1, [pc, #60]	; (40092c <ili93xx_draw_filled_rectangle+0xb0>)
  4008f0:	fba1 3108 	umull	r3, r1, r1, r8
  4008f4:	09c9      	lsrs	r1, r1, #7
  4008f6:	ebc1 1101 	rsb	r1, r1, r1, lsl #4
  4008fa:	eba8 1101 	sub.w	r1, r8, r1, lsl #4
  4008fe:	480c      	ldr	r0, [pc, #48]	; (400930 <ili93xx_draw_filled_rectangle+0xb4>)
  400900:	4b0c      	ldr	r3, [pc, #48]	; (400934 <ili93xx_draw_filled_rectangle+0xb8>)
  400902:	4798      	blx	r3
					size % LCD_DATA_CACHE_SIZE);

	/** Reset the refresh window area */
	ili93xx_set_window(0, 0, g_ul_lcd_x_length, g_ul_lcd_y_length);
  400904:	4b0c      	ldr	r3, [pc, #48]	; (400938 <ili93xx_draw_filled_rectangle+0xbc>)
  400906:	681b      	ldr	r3, [r3, #0]
  400908:	4a0c      	ldr	r2, [pc, #48]	; (40093c <ili93xx_draw_filled_rectangle+0xc0>)
  40090a:	6812      	ldr	r2, [r2, #0]
  40090c:	2100      	movs	r1, #0
  40090e:	4608      	mov	r0, r1
  400910:	4c03      	ldr	r4, [pc, #12]	; (400920 <ili93xx_draw_filled_rectangle+0xa4>)
  400912:	47a0      	blx	r4
}
  400914:	b004      	add	sp, #16
  400916:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40091a:	bf00      	nop
  40091c:	00400329 	.word	0x00400329
  400920:	00400451 	.word	0x00400451
  400924:	004004f9 	.word	0x004004f9
  400928:	00400205 	.word	0x00400205
  40092c:	88888889 	.word	0x88888889
  400930:	200008c8 	.word	0x200008c8
  400934:	0040024d 	.word	0x0040024d
  400938:	20000004 	.word	0x20000004
  40093c:	20000000 	.word	0x20000000

00400940 <ili93xx_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  400940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400944:	b085      	sub	sp, #20
  400946:	9003      	str	r0, [sp, #12]
  400948:	9202      	str	r2, [sp, #8]
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  40094a:	7813      	ldrb	r3, [r2, #0]
  40094c:	2b00      	cmp	r3, #0
  40094e:	d045      	beq.n	4009dc <ili93xx_draw_string+0x9c>
  400950:	468a      	mov	sl, r1
  400952:	9001      	str	r0, [sp, #4]
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  400954:	f8df 8090 	ldr.w	r8, [pc, #144]	; 4009e8 <ili93xx_draw_string+0xa8>
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
		/** If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
  400958:	2b0a      	cmp	r3, #10
  40095a:	d104      	bne.n	400966 <ili93xx_draw_string+0x26>
			ul_y += gfont.height + 2;
  40095c:	f10a 0a10 	add.w	sl, sl, #16
			ul_x = xorg;
  400960:	9b03      	ldr	r3, [sp, #12]
  400962:	9301      	str	r3, [sp, #4]
  400964:	e034      	b.n	4009d0 <ili93xx_draw_string+0x90>
  400966:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40096a:	4e1e      	ldr	r6, [pc, #120]	; (4009e4 <ili93xx_draw_string+0xa4>)
  40096c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
  400970:	f2a3 267f 	subw	r6, r3, #639	; 0x27f
  400974:	9f01      	ldr	r7, [sp, #4]
  400976:	463b      	mov	r3, r7
  400978:	330a      	adds	r3, #10
  40097a:	9300      	str	r3, [sp, #0]
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  40097c:	f10a 0907 	add.w	r9, sl, #7

	/**
	 * Compute offset according of the specified ASCII character
	 *  Note: the first 32 characters of the ASCII table are not handled
	 */
	offset = ((uint32_t)uc_c - 0x20) * 20;
  400980:	2407      	movs	r4, #7
  400982:	46b3      	mov	fp, r6
  400984:	465d      	mov	r5, fp
		/**
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  400986:	f816 3c01 	ldrb.w	r3, [r6, #-1]
  40098a:	4123      	asrs	r3, r4
  40098c:	f013 0f01 	tst.w	r3, #1
  400990:	d003      	beq.n	40099a <ili93xx_draw_string+0x5a>
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  400992:	ebc4 0109 	rsb	r1, r4, r9
  400996:	4638      	mov	r0, r7
  400998:	47c0      	blx	r8
  40099a:	3c01      	subs	r4, #1

		/**
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
  40099c:	f1b4 3fff 	cmp.w	r4, #4294967295
  4009a0:	d1f0      	bne.n	400984 <ili93xx_draw_string+0x44>
  4009a2:	2407      	movs	r4, #7
			}
		}

		for (row = 0; row < 6; row++) {
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
  4009a4:	f10a 0b0f 	add.w	fp, sl, #15
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  4009a8:	782b      	ldrb	r3, [r5, #0]
  4009aa:	4123      	asrs	r3, r4
  4009ac:	f013 0f01 	tst.w	r3, #1
  4009b0:	d003      	beq.n	4009ba <ili93xx_draw_string+0x7a>
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
  4009b2:	ebc4 010b 	rsb	r1, r4, fp
  4009b6:	4638      	mov	r0, r7
  4009b8:	47c0      	blx	r8
  4009ba:	3c01      	subs	r4, #1
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  4009bc:	2c01      	cmp	r4, #1
  4009be:	d1f3      	bne.n	4009a8 <ili93xx_draw_string+0x68>
  4009c0:	3602      	adds	r6, #2
  4009c2:	3701      	adds	r7, #1
	 * Compute offset according of the specified ASCII character
	 *  Note: the first 32 characters of the ASCII table are not handled
	 */
	offset = ((uint32_t)uc_c - 0x20) * 20;

	for (col = 0; col < 10; col++) {
  4009c4:	9b00      	ldr	r3, [sp, #0]
  4009c6:	42bb      	cmp	r3, r7
  4009c8:	d1da      	bne.n	400980 <ili93xx_draw_string+0x40>
			/**
			 * Draw the character and place cursor right after (font
			 * width + 2)
			 */
			ili93xx_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
  4009ca:	9b01      	ldr	r3, [sp, #4]
  4009cc:	330c      	adds	r3, #12
  4009ce:	9301      	str	r3, [sp, #4]
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  4009d0:	9a02      	ldr	r2, [sp, #8]
  4009d2:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  4009d6:	9202      	str	r2, [sp, #8]
  4009d8:	2b00      	cmp	r3, #0
  4009da:	d1bd      	bne.n	400958 <ili93xx_draw_string+0x18>
			ul_x += gfont.width + 2;
		}

		p_str++;
	}
}
  4009dc:	b005      	add	sp, #20
  4009de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4009e2:	bf00      	nop
  4009e4:	00407ebc 	.word	0x00407ebc
  4009e8:	00400801 	.word	0x00400801

004009ec <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
  4009ec:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
  4009ee:	2401      	movs	r4, #1
  4009f0:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
  4009f2:	2500      	movs	r5, #0
  4009f4:	6045      	str	r5, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
  4009f6:	f240 2402 	movw	r4, #514	; 0x202
  4009fa:	f8c0 4120 	str.w	r4, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
  4009fe:	f8c0 5104 	str.w	r5, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
  400a02:	f8c0 5114 	str.w	r5, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
  400a06:	6844      	ldr	r4, [r0, #4]
  400a08:	0052      	lsls	r2, r2, #1
  400a0a:	fbb1 f1f2 	udiv	r1, r1, r2
  400a0e:	1e4a      	subs	r2, r1, #1
  400a10:	0212      	lsls	r2, r2, #8
  400a12:	b292      	uxth	r2, r2
  400a14:	4323      	orrs	r3, r4
  400a16:	431a      	orrs	r2, r3
  400a18:	6042      	str	r2, [r0, #4]
	return 0;
}
  400a1a:	4628      	mov	r0, r5
  400a1c:	bc30      	pop	{r4, r5}
  400a1e:	4770      	bx	lr

00400a20 <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
  400a20:	6843      	ldr	r3, [r0, #4]
  400a22:	01d2      	lsls	r2, r2, #7
  400a24:	b2d2      	uxtb	r2, r2
  400a26:	4319      	orrs	r1, r3
  400a28:	4311      	orrs	r1, r2
  400a2a:	6041      	str	r1, [r0, #4]
  400a2c:	4770      	bx	lr
  400a2e:	bf00      	nop

00400a30 <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
  400a30:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  400a32:	6844      	ldr	r4, [r0, #4]
  400a34:	0609      	lsls	r1, r1, #24
  400a36:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
  400a3a:	4322      	orrs	r2, r4
  400a3c:	430a      	orrs	r2, r1
  400a3e:	071b      	lsls	r3, r3, #28
  400a40:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
  400a44:	4313      	orrs	r3, r2
  400a46:	6043      	str	r3, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
}
  400a48:	bc10      	pop	{r4}
  400a4a:	4770      	bx	lr

00400a4c <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
  400a4c:	2302      	movs	r3, #2
  400a4e:	6003      	str	r3, [r0, #0]
  400a50:	4770      	bx	lr
  400a52:	bf00      	nop

00400a54 <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
  400a54:	2301      	movs	r3, #1
  400a56:	fa03 f101 	lsl.w	r1, r3, r1
  400a5a:	6101      	str	r1, [r0, #16]
  400a5c:	4770      	bx	lr
  400a5e:	bf00      	nop

00400a60 <adc_get_latest_value>:
 *
 * \return ADC latest value.
 */
uint32_t adc_get_latest_value(const Adc *p_adc)
{
	return p_adc->ADC_LCDR;
  400a60:	6a00      	ldr	r0, [r0, #32]
}
  400a62:	4770      	bx	lr

00400a64 <adc_enable_interrupt>:
 * \param p_adc Pointer to an ADC instance.
 * \param ul_source Interrupts to be enabled.
 */
void adc_enable_interrupt(Adc *p_adc, const uint32_t ul_source)
{
	p_adc->ADC_IER = ul_source;
  400a64:	6241      	str	r1, [r0, #36]	; 0x24
  400a66:	4770      	bx	lr

00400a68 <adc_get_status>:
 *
 * \return ADC status structure.
 */
uint32_t adc_get_status(const Adc *p_adc)
{
	return p_adc->ADC_ISR;
  400a68:	6b00      	ldr	r0, [r0, #48]	; 0x30
}
  400a6a:	4770      	bx	lr

00400a6c <adc_enable_ts>:
 *
 * \param p_adc Pointer to an ADC instance.
 */
void adc_enable_ts(Adc *p_adc)
{
	p_adc->ADC_ACR |= ADC_ACR_TSON;
  400a6c:	f8d0 3094 	ldr.w	r3, [r0, #148]	; 0x94
  400a70:	f043 0310 	orr.w	r3, r3, #16
  400a74:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
  400a78:	4770      	bx	lr
  400a7a:	bf00      	nop

00400a7c <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400a7c:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400a7e:	0189      	lsls	r1, r1, #6
  400a80:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400a82:	2402      	movs	r4, #2
  400a84:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400a86:	f04f 31ff 	mov.w	r1, #4294967295
  400a8a:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400a8c:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400a8e:	605a      	str	r2, [r3, #4]
}
  400a90:	bc10      	pop	{r4}
  400a92:	4770      	bx	lr

00400a94 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400a94:	0189      	lsls	r1, r1, #6
  400a96:	2305      	movs	r3, #5
  400a98:	5043      	str	r3, [r0, r1]
  400a9a:	4770      	bx	lr

00400a9c <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400a9c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400aa0:	61ca      	str	r2, [r1, #28]
  400aa2:	4770      	bx	lr

00400aa4 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400aa4:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  400aa8:	624a      	str	r2, [r1, #36]	; 0x24
  400aaa:	4770      	bx	lr

00400aac <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400aac:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  400ab0:	6a08      	ldr	r0, [r1, #32]
}
  400ab2:	4770      	bx	lr

00400ab4 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400ab4:	b4f0      	push	{r4, r5, r6, r7}
  400ab6:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400ab8:	2402      	movs	r4, #2
  400aba:	9401      	str	r4, [sp, #4]
  400abc:	2408      	movs	r4, #8
  400abe:	9402      	str	r4, [sp, #8]
  400ac0:	2420      	movs	r4, #32
  400ac2:	9403      	str	r4, [sp, #12]
  400ac4:	2480      	movs	r4, #128	; 0x80
  400ac6:	9404      	str	r4, [sp, #16]
  400ac8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  400aca:	0be4      	lsrs	r4, r4, #15
  400acc:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  400ace:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  400ad2:	d81c      	bhi.n	400b0e <tc_find_mck_divisor+0x5a>
  400ad4:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  400ad6:	42a0      	cmp	r0, r4
  400ad8:	d21f      	bcs.n	400b1a <tc_find_mck_divisor+0x66>
  400ada:	ae01      	add	r6, sp, #4
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
  400adc:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  400ade:	f856 4f04 	ldr.w	r4, [r6, #4]!
  400ae2:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  400ae6:	0c27      	lsrs	r7, r4, #16
		if (ul_freq > ul_high) {
  400ae8:	4284      	cmp	r4, r0
  400aea:	d312      	bcc.n	400b12 <tc_find_mck_divisor+0x5e>
			return 0;
		} else if (ul_freq >= ul_low) {
  400aec:	4287      	cmp	r7, r0
  400aee:	d915      	bls.n	400b1c <tc_find_mck_divisor+0x68>
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
  400af0:	3501      	adds	r5, #1
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  400af2:	2d05      	cmp	r5, #5
  400af4:	d1f3      	bne.n	400ade <tc_find_mck_divisor+0x2a>
		} else if (ul_freq >= ul_low) {
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  400af6:	2000      	movs	r0, #0
  400af8:	e013      	b.n	400b22 <tc_find_mck_divisor+0x6e>
	}

	/*  Store results. */
	if (p_uldiv) {
		*p_uldiv = divisors[ul_index];
  400afa:	a906      	add	r1, sp, #24
  400afc:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  400b00:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400b04:	6011      	str	r1, [r2, #0]
	}

	if (p_ultcclks) {
  400b06:	b133      	cbz	r3, 400b16 <tc_find_mck_divisor+0x62>
		*p_ultcclks = ul_index;
  400b08:	601d      	str	r5, [r3, #0]
	}

	return 1;
  400b0a:	2001      	movs	r0, #1
  400b0c:	e009      	b.n	400b22 <tc_find_mck_divisor+0x6e>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
			return 0;
  400b0e:	2000      	movs	r0, #0
  400b10:	e007      	b.n	400b22 <tc_find_mck_divisor+0x6e>
  400b12:	2000      	movs	r0, #0
  400b14:	e005      	b.n	400b22 <tc_find_mck_divisor+0x6e>

	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
  400b16:	2001      	movs	r0, #1
  400b18:	e003      	b.n	400b22 <tc_find_mck_divisor+0x6e>
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  400b1a:	2500      	movs	r5, #0
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
	}

	/*  Store results. */
	if (p_uldiv) {
  400b1c:	2a00      	cmp	r2, #0
  400b1e:	d1ec      	bne.n	400afa <tc_find_mck_divisor+0x46>
  400b20:	e7f1      	b.n	400b06 <tc_find_mck_divisor+0x52>
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  400b22:	b006      	add	sp, #24
  400b24:	bcf0      	pop	{r4, r5, r6, r7}
  400b26:	4770      	bx	lr

00400b28 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400b28:	3801      	subs	r0, #1
  400b2a:	2802      	cmp	r0, #2
  400b2c:	d815      	bhi.n	400b5a <_write+0x32>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  400b2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400b32:	460e      	mov	r6, r1
  400b34:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400b36:	b19a      	cbz	r2, 400b60 <_write+0x38>
  400b38:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400b3a:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400b74 <_write+0x4c>
  400b3e:	4f0c      	ldr	r7, [pc, #48]	; (400b70 <_write+0x48>)
  400b40:	f8d8 0000 	ldr.w	r0, [r8]
  400b44:	f815 1b01 	ldrb.w	r1, [r5], #1
  400b48:	683b      	ldr	r3, [r7, #0]
  400b4a:	4798      	blx	r3
  400b4c:	2800      	cmp	r0, #0
  400b4e:	db0a      	blt.n	400b66 <_write+0x3e>
  400b50:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400b52:	3c01      	subs	r4, #1
  400b54:	d1f4      	bne.n	400b40 <_write+0x18>
  400b56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  400b5a:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  400b5e:	4770      	bx	lr

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400b60:	2000      	movs	r0, #0
  400b62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  400b66:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400b6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400b6e:	bf00      	nop
  400b70:	20000d40 	.word	0x20000d40
  400b74:	20000d44 	.word	0x20000d44

00400b78 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400b78:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400b7a:	480e      	ldr	r0, [pc, #56]	; (400bb4 <sysclk_init+0x3c>)
  400b7c:	4b0e      	ldr	r3, [pc, #56]	; (400bb8 <sysclk_init+0x40>)
  400b7e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400b80:	213e      	movs	r1, #62	; 0x3e
  400b82:	2000      	movs	r0, #0
  400b84:	4b0d      	ldr	r3, [pc, #52]	; (400bbc <sysclk_init+0x44>)
  400b86:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400b88:	4c0d      	ldr	r4, [pc, #52]	; (400bc0 <sysclk_init+0x48>)
  400b8a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400b8c:	2800      	cmp	r0, #0
  400b8e:	d0fc      	beq.n	400b8a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400b90:	4b0c      	ldr	r3, [pc, #48]	; (400bc4 <sysclk_init+0x4c>)
  400b92:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400b94:	4a0c      	ldr	r2, [pc, #48]	; (400bc8 <sysclk_init+0x50>)
  400b96:	4b0d      	ldr	r3, [pc, #52]	; (400bcc <sysclk_init+0x54>)
  400b98:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  400b9a:	4c0d      	ldr	r4, [pc, #52]	; (400bd0 <sysclk_init+0x58>)
  400b9c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400b9e:	2800      	cmp	r0, #0
  400ba0:	d0fc      	beq.n	400b9c <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400ba2:	2010      	movs	r0, #16
  400ba4:	4b0b      	ldr	r3, [pc, #44]	; (400bd4 <sysclk_init+0x5c>)
  400ba6:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400ba8:	4b0b      	ldr	r3, [pc, #44]	; (400bd8 <sysclk_init+0x60>)
  400baa:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400bac:	4801      	ldr	r0, [pc, #4]	; (400bb4 <sysclk_init+0x3c>)
  400bae:	4b02      	ldr	r3, [pc, #8]	; (400bb8 <sysclk_init+0x40>)
  400bb0:	4798      	blx	r3
  400bb2:	bd10      	pop	{r4, pc}
  400bb4:	07270e00 	.word	0x07270e00
  400bb8:	00401499 	.word	0x00401499
  400bbc:	004011f9 	.word	0x004011f9
  400bc0:	0040124d 	.word	0x0040124d
  400bc4:	0040125d 	.word	0x0040125d
  400bc8:	20133f01 	.word	0x20133f01
  400bcc:	400e0400 	.word	0x400e0400
  400bd0:	0040126d 	.word	0x0040126d
  400bd4:	00401191 	.word	0x00401191
  400bd8:	00401385 	.word	0x00401385

00400bdc <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  400bdc:	b538      	push	{r3, r4, r5, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400bde:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400be2:	4b46      	ldr	r3, [pc, #280]	; (400cfc <board_init+0x120>)
  400be4:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400be6:	200b      	movs	r0, #11
  400be8:	4c45      	ldr	r4, [pc, #276]	; (400d00 <board_init+0x124>)
  400bea:	47a0      	blx	r4
  400bec:	200c      	movs	r0, #12
  400bee:	47a0      	blx	r4
  400bf0:	200d      	movs	r0, #13
  400bf2:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  400bf4:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400bf8:	2013      	movs	r0, #19
  400bfa:	4c42      	ldr	r4, [pc, #264]	; (400d04 <board_init+0x128>)
  400bfc:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  400bfe:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400c02:	2014      	movs	r0, #20
  400c04:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  400c06:	4940      	ldr	r1, [pc, #256]	; (400d08 <board_init+0x12c>)
  400c08:	2023      	movs	r0, #35	; 0x23
  400c0a:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  400c0c:	493f      	ldr	r1, [pc, #252]	; (400d0c <board_init+0x130>)
  400c0e:	204c      	movs	r0, #76	; 0x4c
  400c10:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  400c12:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400c16:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400c1a:	483d      	ldr	r0, [pc, #244]	; (400d10 <board_init+0x134>)
  400c1c:	4b3d      	ldr	r3, [pc, #244]	; (400d14 <board_init+0x138>)
  400c1e:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
  400c20:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400c24:	2000      	movs	r0, #0
  400c26:	47a0      	blx	r4

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
  400c28:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400c2c:	2008      	movs	r0, #8
  400c2e:	47a0      	blx	r4

	/* PWMH0 configuration */
	gpio_configure_pin(PIN_PWMC_PWMH0_TRIG, PIN_PWMC_PWMH0_TRIG_FLAG);
  400c30:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400c34:	2052      	movs	r0, #82	; 0x52
  400c36:	47a0      	blx	r4
	gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

	/* Configure SPI pins */
#ifdef CONF_BOARD_SPI
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400c38:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400c3c:	200c      	movs	r0, #12
  400c3e:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  400c40:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400c44:	200d      	movs	r0, #13
  400c46:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400c48:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400c4c:	200e      	movs	r0, #14
  400c4e:	47a0      	blx	r4
	 * Hence a different PIN should be selected using the CONF_BOARD_SPI_NPCS_GPIO and
	 * CONF_BOARD_SPI_NPCS_FLAGS macros.
	 */

#  ifdef CONF_BOARD_SPI_NPCS0
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  400c50:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400c54:	200b      	movs	r0, #11
  400c56:	47a0      	blx	r4
#  endif
#endif /* CONF_BOARD_SPI */

#ifdef CONF_BOARD_USART_RXD
	/* Configure USART RXD pin */
	gpio_configure_pin(PIN_USART1_RXD_IDX, PIN_USART1_RXD_FLAGS);
  400c58:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400c5c:	2015      	movs	r0, #21
  400c5e:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_USART_TXD
	/* Configure USART TXD pin */
	gpio_configure_pin(PIN_USART1_TXD_IDX, PIN_USART1_TXD_FLAGS);
  400c60:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400c64:	2016      	movs	r0, #22
  400c66:	47a0      	blx	r4
	gpio_configure_pin(PIN_USART1_SCK_IDX, PIN_USART1_SCK_FLAGS);
#endif

#ifdef CONF_BOARD_ADM3312_EN
	/* Configure ADM33312 enable pin */
	gpio_configure_pin(PIN_USART1_EN_IDX, PIN_USART1_EN_FLAGS);
  400c68:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400c6c:	2017      	movs	r0, #23
  400c6e:	47a0      	blx	r4
	gpio_set_pin_low(PIN_USART1_EN_IDX);
  400c70:	2017      	movs	r0, #23
  400c72:	4b29      	ldr	r3, [pc, #164]	; (400d18 <board_init+0x13c>)
  400c74:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#if defined(CONF_BOARD_ILI9325) || defined(CONF_BOARD_ILI93XX)
	/* Configure LCD EBI pins */
	gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAGS);
  400c76:	4d29      	ldr	r5, [pc, #164]	; (400d1c <board_init+0x140>)
  400c78:	4629      	mov	r1, r5
  400c7a:	2040      	movs	r0, #64	; 0x40
  400c7c:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAGS);
  400c7e:	4629      	mov	r1, r5
  400c80:	2041      	movs	r0, #65	; 0x41
  400c82:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAGS);
  400c84:	4629      	mov	r1, r5
  400c86:	2042      	movs	r0, #66	; 0x42
  400c88:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAGS);
  400c8a:	4629      	mov	r1, r5
  400c8c:	2043      	movs	r0, #67	; 0x43
  400c8e:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAGS);
  400c90:	4629      	mov	r1, r5
  400c92:	2044      	movs	r0, #68	; 0x44
  400c94:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAGS);
  400c96:	4629      	mov	r1, r5
  400c98:	2045      	movs	r0, #69	; 0x45
  400c9a:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAGS);
  400c9c:	4629      	mov	r1, r5
  400c9e:	2046      	movs	r0, #70	; 0x46
  400ca0:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAGS);
  400ca2:	4629      	mov	r1, r5
  400ca4:	2047      	movs	r0, #71	; 0x47
  400ca6:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
  400ca8:	4629      	mov	r1, r5
  400caa:	204b      	movs	r0, #75	; 0x4b
  400cac:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
  400cae:	4629      	mov	r1, r5
  400cb0:	2048      	movs	r0, #72	; 0x48
  400cb2:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NCS1, PIN_EBI_NCS1_FLAGS);
  400cb4:	4629      	mov	r1, r5
  400cb6:	204f      	movs	r0, #79	; 0x4f
  400cb8:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_LCD_RS, PIN_EBI_LCD_RS_FLAGS);
  400cba:	4629      	mov	r1, r5
  400cbc:	2053      	movs	r0, #83	; 0x53
  400cbe:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3155
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  400cc0:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400cc4:	204d      	movs	r0, #77	; 0x4d
  400cc6:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_ADS7843
	/* Configure Touchscreen SPI pins */
	gpio_configure_pin(BOARD_ADS7843_IRQ_GPIO,BOARD_ADS7843_IRQ_FLAGS);
  400cc8:	f105 5500 	add.w	r5, r5, #536870912	; 0x20000000
  400ccc:	4629      	mov	r1, r5
  400cce:	2010      	movs	r0, #16
  400cd0:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ADS7843_BUSY_GPIO, BOARD_ADS7843_BUSY_FLAGS);
  400cd2:	4629      	mov	r1, r5
  400cd4:	2011      	movs	r0, #17
  400cd6:	47a0      	blx	r4
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400cd8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400cdc:	200c      	movs	r0, #12
  400cde:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  400ce0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400ce4:	200d      	movs	r0, #13
  400ce6:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400ce8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400cec:	200e      	movs	r0, #14
  400cee:	47a0      	blx	r4
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  400cf0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400cf4:	200b      	movs	r0, #11
  400cf6:	47a0      	blx	r4
  400cf8:	bd38      	pop	{r3, r4, r5, pc}
  400cfa:	bf00      	nop
  400cfc:	400e1450 	.word	0x400e1450
  400d00:	0040127d 	.word	0x0040127d
  400d04:	00400e81 	.word	0x00400e81
  400d08:	28000079 	.word	0x28000079
  400d0c:	28000059 	.word	0x28000059
  400d10:	400e0e00 	.word	0x400e0e00
  400d14:	00400fa5 	.word	0x00400fa5
  400d18:	00400e65 	.word	0x00400e65
  400d1c:	08000001 	.word	0x08000001

00400d20 <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  400d20:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  400d24:	0052      	lsls	r2, r2, #1
  400d26:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400d2a:	fbb3 f2f2 	udiv	r2, r3, r2
  400d2e:	3a01      	subs	r2, #1
  400d30:	f3c2 020d 	ubfx	r2, r2, #0, #14
  400d34:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  400d38:	4770      	bx	lr
  400d3a:	bf00      	nop

00400d3c <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400d3c:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400d3e:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400d42:	d02f      	beq.n	400da4 <pio_set_peripheral+0x68>
  400d44:	d807      	bhi.n	400d56 <pio_set_peripheral+0x1a>
  400d46:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400d4a:	d014      	beq.n	400d76 <pio_set_peripheral+0x3a>
  400d4c:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400d50:	d01e      	beq.n	400d90 <pio_set_peripheral+0x54>
  400d52:	b939      	cbnz	r1, 400d64 <pio_set_peripheral+0x28>
  400d54:	4770      	bx	lr
  400d56:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400d5a:	d036      	beq.n	400dca <pio_set_peripheral+0x8e>
  400d5c:	d804      	bhi.n	400d68 <pio_set_peripheral+0x2c>
  400d5e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400d62:	d029      	beq.n	400db8 <pio_set_peripheral+0x7c>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400d64:	6042      	str	r2, [r0, #4]
  400d66:	4770      	bx	lr

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400d68:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400d6c:	d02d      	beq.n	400dca <pio_set_peripheral+0x8e>
  400d6e:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400d72:	d02a      	beq.n	400dca <pio_set_peripheral+0x8e>
  400d74:	e7f6      	b.n	400d64 <pio_set_peripheral+0x28>
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  400d76:	b410      	push	{r4}
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400d78:	6f04      	ldr	r4, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400d7a:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400d7c:	43d3      	mvns	r3, r2
  400d7e:	4021      	ands	r1, r4
  400d80:	4019      	ands	r1, r3
  400d82:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400d84:	6f44      	ldr	r4, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400d86:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400d88:	4021      	ands	r1, r4
  400d8a:	400b      	ands	r3, r1
  400d8c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400d8e:	e01a      	b.n	400dc6 <pio_set_peripheral+0x8a>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400d90:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400d92:	4313      	orrs	r3, r2
  400d94:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400d96:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400d98:	6f43      	ldr	r3, [r0, #116]	; 0x74
  400d9a:	400b      	ands	r3, r1
  400d9c:	ea23 0302 	bic.w	r3, r3, r2
  400da0:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400da2:	e7df      	b.n	400d64 <pio_set_peripheral+0x28>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400da4:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400da6:	6f03      	ldr	r3, [r0, #112]	; 0x70
  400da8:	400b      	ands	r3, r1
  400daa:	ea23 0302 	bic.w	r3, r3, r2
  400dae:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400db0:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400db2:	4313      	orrs	r3, r2
  400db4:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400db6:	e7d5      	b.n	400d64 <pio_set_peripheral+0x28>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400db8:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400dba:	4313      	orrs	r3, r2
  400dbc:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400dbe:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400dc0:	4313      	orrs	r3, r2
  400dc2:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400dc4:	e7ce      	b.n	400d64 <pio_set_peripheral+0x28>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400dc6:	6042      	str	r2, [r0, #4]
}
  400dc8:	bc10      	pop	{r4}
  400dca:	4770      	bx	lr

00400dcc <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400dcc:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400dce:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  400dd2:	bf14      	ite	ne
  400dd4:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400dd6:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400dd8:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  400ddc:	bf14      	ite	ne
  400dde:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  400de0:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  400de2:	f012 0f02 	tst.w	r2, #2
  400de6:	d002      	beq.n	400dee <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  400de8:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  400dec:	e004      	b.n	400df8 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  400dee:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  400df2:	bf18      	it	ne
  400df4:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  400df8:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400dfa:	6001      	str	r1, [r0, #0]
  400dfc:	4770      	bx	lr
  400dfe:	bf00      	nop

00400e00 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  400e00:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400e02:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400e04:	9c01      	ldr	r4, [sp, #4]
  400e06:	b10c      	cbz	r4, 400e0c <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  400e08:	6641      	str	r1, [r0, #100]	; 0x64
  400e0a:	e000      	b.n	400e0e <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400e0c:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  400e0e:	b10b      	cbz	r3, 400e14 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  400e10:	6501      	str	r1, [r0, #80]	; 0x50
  400e12:	e000      	b.n	400e16 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  400e14:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400e16:	b10a      	cbz	r2, 400e1c <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  400e18:	6301      	str	r1, [r0, #48]	; 0x30
  400e1a:	e000      	b.n	400e1e <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  400e1c:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400e1e:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400e20:	6001      	str	r1, [r0, #0]
}
  400e22:	bc10      	pop	{r4}
  400e24:	4770      	bx	lr
  400e26:	bf00      	nop

00400e28 <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  400e28:	f012 0f10 	tst.w	r2, #16
  400e2c:	d010      	beq.n	400e50 <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  400e2e:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400e32:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  400e36:	bf14      	ite	ne
  400e38:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  400e3c:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  400e40:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  400e44:	bf14      	ite	ne
  400e46:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  400e4a:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
  400e4e:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  400e50:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400e54:	4770      	bx	lr
  400e56:	bf00      	nop

00400e58 <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IER = ul_mask;
  400e58:	6401      	str	r1, [r0, #64]	; 0x40
  400e5a:	4770      	bx	lr

00400e5c <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400e5c:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400e5e:	4770      	bx	lr

00400e60 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400e60:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400e62:	4770      	bx	lr

00400e64 <pio_set_pin_low>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400e64:	0943      	lsrs	r3, r0, #5
  400e66:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400e6a:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400e6e:	025b      	lsls	r3, r3, #9
void pio_set_pin_low(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 0. */
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  400e70:	f000 001f 	and.w	r0, r0, #31
  400e74:	2201      	movs	r2, #1
  400e76:	fa02 f000 	lsl.w	r0, r2, r0
  400e7a:	6358      	str	r0, [r3, #52]	; 0x34
  400e7c:	4770      	bx	lr
  400e7e:	bf00      	nop

00400e80 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  400e80:	b570      	push	{r4, r5, r6, lr}
  400e82:	b082      	sub	sp, #8
  400e84:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400e86:	0943      	lsrs	r3, r0, #5
  400e88:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400e8c:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400e90:	025c      	lsls	r4, r3, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  400e92:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  400e96:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400e9a:	d047      	beq.n	400f2c <pio_configure_pin+0xac>
  400e9c:	d809      	bhi.n	400eb2 <pio_configure_pin+0x32>
  400e9e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400ea2:	d021      	beq.n	400ee8 <pio_configure_pin+0x68>
  400ea4:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400ea8:	d02f      	beq.n	400f0a <pio_configure_pin+0x8a>
  400eaa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400eae:	d16f      	bne.n	400f90 <pio_configure_pin+0x110>
  400eb0:	e009      	b.n	400ec6 <pio_configure_pin+0x46>
  400eb2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400eb6:	d055      	beq.n	400f64 <pio_configure_pin+0xe4>
  400eb8:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400ebc:	d052      	beq.n	400f64 <pio_configure_pin+0xe4>
  400ebe:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400ec2:	d044      	beq.n	400f4e <pio_configure_pin+0xce>
  400ec4:	e064      	b.n	400f90 <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  400ec6:	f000 001f 	and.w	r0, r0, #31
  400eca:	2601      	movs	r6, #1
  400ecc:	4086      	lsls	r6, r0
  400ece:	4632      	mov	r2, r6
  400ed0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400ed4:	4620      	mov	r0, r4
  400ed6:	4b30      	ldr	r3, [pc, #192]	; (400f98 <pio_configure_pin+0x118>)
  400ed8:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400eda:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400ede:	bf14      	ite	ne
  400ee0:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400ee2:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400ee4:	2001      	movs	r0, #1
  400ee6:	e054      	b.n	400f92 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  400ee8:	f000 001f 	and.w	r0, r0, #31
  400eec:	2601      	movs	r6, #1
  400eee:	4086      	lsls	r6, r0
  400ef0:	4632      	mov	r2, r6
  400ef2:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400ef6:	4620      	mov	r0, r4
  400ef8:	4b27      	ldr	r3, [pc, #156]	; (400f98 <pio_configure_pin+0x118>)
  400efa:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400efc:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400f00:	bf14      	ite	ne
  400f02:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400f04:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400f06:	2001      	movs	r0, #1
  400f08:	e043      	b.n	400f92 <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  400f0a:	f000 001f 	and.w	r0, r0, #31
  400f0e:	2601      	movs	r6, #1
  400f10:	4086      	lsls	r6, r0
  400f12:	4632      	mov	r2, r6
  400f14:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400f18:	4620      	mov	r0, r4
  400f1a:	4b1f      	ldr	r3, [pc, #124]	; (400f98 <pio_configure_pin+0x118>)
  400f1c:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400f1e:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400f22:	bf14      	ite	ne
  400f24:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400f26:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400f28:	2001      	movs	r0, #1
  400f2a:	e032      	b.n	400f92 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400f2c:	f000 001f 	and.w	r0, r0, #31
  400f30:	2601      	movs	r6, #1
  400f32:	4086      	lsls	r6, r0
  400f34:	4632      	mov	r2, r6
  400f36:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400f3a:	4620      	mov	r0, r4
  400f3c:	4b16      	ldr	r3, [pc, #88]	; (400f98 <pio_configure_pin+0x118>)
  400f3e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400f40:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400f44:	bf14      	ite	ne
  400f46:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400f48:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400f4a:	2001      	movs	r0, #1
  400f4c:	e021      	b.n	400f92 <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  400f4e:	f000 011f 	and.w	r1, r0, #31
  400f52:	2601      	movs	r6, #1
  400f54:	462a      	mov	r2, r5
  400f56:	fa06 f101 	lsl.w	r1, r6, r1
  400f5a:	4620      	mov	r0, r4
  400f5c:	4b0f      	ldr	r3, [pc, #60]	; (400f9c <pio_configure_pin+0x11c>)
  400f5e:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  400f60:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  400f62:	e016      	b.n	400f92 <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400f64:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
  400f68:	f000 011f 	and.w	r1, r0, #31
  400f6c:	2601      	movs	r6, #1
  400f6e:	ea05 0306 	and.w	r3, r5, r6
  400f72:	9300      	str	r3, [sp, #0]
  400f74:	f3c5 0380 	ubfx	r3, r5, #2, #1
  400f78:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400f7c:	bf14      	ite	ne
  400f7e:	2200      	movne	r2, #0
  400f80:	2201      	moveq	r2, #1
  400f82:	fa06 f101 	lsl.w	r1, r6, r1
  400f86:	4620      	mov	r0, r4
  400f88:	4c05      	ldr	r4, [pc, #20]	; (400fa0 <pio_configure_pin+0x120>)
  400f8a:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  400f8c:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  400f8e:	e000      	b.n	400f92 <pio_configure_pin+0x112>

	default:
		return 0;
  400f90:	2000      	movs	r0, #0
	}

	return 1;
}
  400f92:	b002      	add	sp, #8
  400f94:	bd70      	pop	{r4, r5, r6, pc}
  400f96:	bf00      	nop
  400f98:	00400d3d 	.word	0x00400d3d
  400f9c:	00400dcd 	.word	0x00400dcd
  400fa0:	00400e01 	.word	0x00400e01

00400fa4 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  400fa4:	b570      	push	{r4, r5, r6, lr}
  400fa6:	b082      	sub	sp, #8
  400fa8:	4605      	mov	r5, r0
  400faa:	460e      	mov	r6, r1
  400fac:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  400fae:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  400fb2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400fb6:	d038      	beq.n	40102a <pio_configure_pin_group+0x86>
  400fb8:	d809      	bhi.n	400fce <pio_configure_pin_group+0x2a>
  400fba:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400fbe:	d01c      	beq.n	400ffa <pio_configure_pin_group+0x56>
  400fc0:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400fc4:	d025      	beq.n	401012 <pio_configure_pin_group+0x6e>
  400fc6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400fca:	d150      	bne.n	40106e <pio_configure_pin_group+0xca>
  400fcc:	e009      	b.n	400fe2 <pio_configure_pin_group+0x3e>
  400fce:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400fd2:	d03a      	beq.n	40104a <pio_configure_pin_group+0xa6>
  400fd4:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400fd8:	d037      	beq.n	40104a <pio_configure_pin_group+0xa6>
  400fda:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400fde:	d030      	beq.n	401042 <pio_configure_pin_group+0x9e>
  400fe0:	e045      	b.n	40106e <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  400fe2:	460a      	mov	r2, r1
  400fe4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400fe8:	4b22      	ldr	r3, [pc, #136]	; (401074 <pio_configure_pin_group+0xd0>)
  400fea:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400fec:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400ff0:	bf14      	ite	ne
  400ff2:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400ff4:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400ff6:	2001      	movs	r0, #1
  400ff8:	e03a      	b.n	401070 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  400ffa:	460a      	mov	r2, r1
  400ffc:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401000:	4b1c      	ldr	r3, [pc, #112]	; (401074 <pio_configure_pin_group+0xd0>)
  401002:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401004:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  401008:	bf14      	ite	ne
  40100a:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40100c:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40100e:	2001      	movs	r0, #1
  401010:	e02e      	b.n	401070 <pio_configure_pin_group+0xcc>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  401012:	460a      	mov	r2, r1
  401014:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401018:	4b16      	ldr	r3, [pc, #88]	; (401074 <pio_configure_pin_group+0xd0>)
  40101a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40101c:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  401020:	bf14      	ite	ne
  401022:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401024:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401026:	2001      	movs	r0, #1
  401028:	e022      	b.n	401070 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  40102a:	460a      	mov	r2, r1
  40102c:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401030:	4b10      	ldr	r3, [pc, #64]	; (401074 <pio_configure_pin_group+0xd0>)
  401032:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401034:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  401038:	bf14      	ite	ne
  40103a:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40103c:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40103e:	2001      	movs	r0, #1
  401040:	e016      	b.n	401070 <pio_configure_pin_group+0xcc>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  401042:	4b0d      	ldr	r3, [pc, #52]	; (401078 <pio_configure_pin_group+0xd4>)
  401044:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  401046:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
  401048:	e012      	b.n	401070 <pio_configure_pin_group+0xcc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  40104a:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
  40104e:	f004 0301 	and.w	r3, r4, #1
  401052:	9300      	str	r3, [sp, #0]
  401054:	f3c4 0380 	ubfx	r3, r4, #2, #1
  401058:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  40105c:	bf14      	ite	ne
  40105e:	2200      	movne	r2, #0
  401060:	2201      	moveq	r2, #1
  401062:	4631      	mov	r1, r6
  401064:	4628      	mov	r0, r5
  401066:	4c05      	ldr	r4, [pc, #20]	; (40107c <pio_configure_pin_group+0xd8>)
  401068:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  40106a:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  40106c:	e000      	b.n	401070 <pio_configure_pin_group+0xcc>

	default:
		return 0;
  40106e:	2000      	movs	r0, #0
	}

	return 1;
}
  401070:	b002      	add	sp, #8
  401072:	bd70      	pop	{r4, r5, r6, pc}
  401074:	00400d3d 	.word	0x00400d3d
  401078:	00400dcd 	.word	0x00400dcd
  40107c:	00400e01 	.word	0x00400e01

00401080 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401080:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401084:	4681      	mov	r9, r0
  401086:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401088:	4b12      	ldr	r3, [pc, #72]	; (4010d4 <pio_handler_process+0x54>)
  40108a:	4798      	blx	r3
  40108c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  40108e:	4648      	mov	r0, r9
  401090:	4b11      	ldr	r3, [pc, #68]	; (4010d8 <pio_handler_process+0x58>)
  401092:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  401094:	4005      	ands	r5, r0
  401096:	d013      	beq.n	4010c0 <pio_handler_process+0x40>
  401098:	4c10      	ldr	r4, [pc, #64]	; (4010dc <pio_handler_process+0x5c>)
  40109a:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  40109e:	6823      	ldr	r3, [r4, #0]
  4010a0:	4543      	cmp	r3, r8
  4010a2:	d108      	bne.n	4010b6 <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4010a4:	6861      	ldr	r1, [r4, #4]
  4010a6:	4229      	tst	r1, r5
  4010a8:	d005      	beq.n	4010b6 <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4010aa:	68e3      	ldr	r3, [r4, #12]
  4010ac:	4640      	mov	r0, r8
  4010ae:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4010b0:	6863      	ldr	r3, [r4, #4]
  4010b2:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  4010b6:	42b4      	cmp	r4, r6
  4010b8:	d002      	beq.n	4010c0 <pio_handler_process+0x40>
  4010ba:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  4010bc:	2d00      	cmp	r5, #0
  4010be:	d1ee      	bne.n	40109e <pio_handler_process+0x1e>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  4010c0:	4b07      	ldr	r3, [pc, #28]	; (4010e0 <pio_handler_process+0x60>)
  4010c2:	681b      	ldr	r3, [r3, #0]
  4010c4:	b123      	cbz	r3, 4010d0 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  4010c6:	4b07      	ldr	r3, [pc, #28]	; (4010e4 <pio_handler_process+0x64>)
  4010c8:	681b      	ldr	r3, [r3, #0]
  4010ca:	b10b      	cbz	r3, 4010d0 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  4010cc:	4648      	mov	r0, r9
  4010ce:	4798      	blx	r3
  4010d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4010d4:	00400e5d 	.word	0x00400e5d
  4010d8:	00400e61 	.word	0x00400e61
  4010dc:	20000c94 	.word	0x20000c94
  4010e0:	20000d48 	.word	0x20000d48
  4010e4:	20000c90 	.word	0x20000c90

004010e8 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  4010e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  4010ea:	4c17      	ldr	r4, [pc, #92]	; (401148 <pio_handler_set+0x60>)
  4010ec:	6826      	ldr	r6, [r4, #0]
  4010ee:	2e06      	cmp	r6, #6
  4010f0:	d828      	bhi.n	401144 <pio_handler_set+0x5c>
  4010f2:	f04f 0c00 	mov.w	ip, #0
  4010f6:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  4010f8:	4f14      	ldr	r7, [pc, #80]	; (40114c <pio_handler_set+0x64>)
	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
  4010fa:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  4010fc:	0125      	lsls	r5, r4, #4
  4010fe:	597d      	ldr	r5, [r7, r5]
  401100:	428d      	cmp	r5, r1
  401102:	d104      	bne.n	40110e <pio_handler_set+0x26>
  401104:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  401108:	686d      	ldr	r5, [r5, #4]
  40110a:	4295      	cmp	r5, r2
  40110c:	d004      	beq.n	401118 <pio_handler_set+0x30>

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  40110e:	3401      	adds	r4, #1
  401110:	b2e4      	uxtb	r4, r4
  401112:	46a4      	mov	ip, r4
  401114:	42a6      	cmp	r6, r4
  401116:	d2f0      	bcs.n	4010fa <pio_handler_set+0x12>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  401118:	4d0c      	ldr	r5, [pc, #48]	; (40114c <pio_handler_set+0x64>)
  40111a:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  40111e:	eb05 040e 	add.w	r4, r5, lr
  401122:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  401126:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  401128:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  40112a:	9906      	ldr	r1, [sp, #24]
  40112c:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  40112e:	3601      	adds	r6, #1
  401130:	4566      	cmp	r6, ip
		gs_ul_nb_sources++;
  401132:	bf04      	itt	eq
  401134:	4904      	ldreq	r1, [pc, #16]	; (401148 <pio_handler_set+0x60>)
  401136:	600e      	streq	r6, [r1, #0]
  401138:	4611      	mov	r1, r2
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  40113a:	461a      	mov	r2, r3
  40113c:	4b04      	ldr	r3, [pc, #16]	; (401150 <pio_handler_set+0x68>)
  40113e:	4798      	blx	r3

	return 0;
  401140:	2000      	movs	r0, #0
  401142:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
{
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
  401144:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
  401146:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401148:	20000c8c 	.word	0x20000c8c
  40114c:	20000c94 	.word	0x20000c94
  401150:	00400e29 	.word	0x00400e29

00401154 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401154:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  401156:	210b      	movs	r1, #11
  401158:	4801      	ldr	r0, [pc, #4]	; (401160 <PIOA_Handler+0xc>)
  40115a:	4b02      	ldr	r3, [pc, #8]	; (401164 <PIOA_Handler+0x10>)
  40115c:	4798      	blx	r3
  40115e:	bd08      	pop	{r3, pc}
  401160:	400e0e00 	.word	0x400e0e00
  401164:	00401081 	.word	0x00401081

00401168 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401168:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  40116a:	210c      	movs	r1, #12
  40116c:	4801      	ldr	r0, [pc, #4]	; (401174 <PIOB_Handler+0xc>)
  40116e:	4b02      	ldr	r3, [pc, #8]	; (401178 <PIOB_Handler+0x10>)
  401170:	4798      	blx	r3
  401172:	bd08      	pop	{r3, pc}
  401174:	400e1000 	.word	0x400e1000
  401178:	00401081 	.word	0x00401081

0040117c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  40117c:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  40117e:	210d      	movs	r1, #13
  401180:	4801      	ldr	r0, [pc, #4]	; (401188 <PIOC_Handler+0xc>)
  401182:	4b02      	ldr	r3, [pc, #8]	; (40118c <PIOC_Handler+0x10>)
  401184:	4798      	blx	r3
  401186:	bd08      	pop	{r3, pc}
  401188:	400e1200 	.word	0x400e1200
  40118c:	00401081 	.word	0x00401081

00401190 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401190:	4a18      	ldr	r2, [pc, #96]	; (4011f4 <pmc_switch_mck_to_pllack+0x64>)
  401192:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401194:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  401198:	4318      	orrs	r0, r3
  40119a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40119c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40119e:	f013 0f08 	tst.w	r3, #8
  4011a2:	d003      	beq.n	4011ac <pmc_switch_mck_to_pllack+0x1c>
  4011a4:	e009      	b.n	4011ba <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4011a6:	3b01      	subs	r3, #1
  4011a8:	d103      	bne.n	4011b2 <pmc_switch_mck_to_pllack+0x22>
  4011aa:	e01e      	b.n	4011ea <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4011ac:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4011b0:	4910      	ldr	r1, [pc, #64]	; (4011f4 <pmc_switch_mck_to_pllack+0x64>)
  4011b2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4011b4:	f012 0f08 	tst.w	r2, #8
  4011b8:	d0f5      	beq.n	4011a6 <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4011ba:	4a0e      	ldr	r2, [pc, #56]	; (4011f4 <pmc_switch_mck_to_pllack+0x64>)
  4011bc:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4011be:	f023 0303 	bic.w	r3, r3, #3
  4011c2:	f043 0302 	orr.w	r3, r3, #2
  4011c6:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4011c8:	6e90      	ldr	r0, [r2, #104]	; 0x68
  4011ca:	f010 0008 	ands.w	r0, r0, #8
  4011ce:	d004      	beq.n	4011da <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  4011d0:	2000      	movs	r0, #0
  4011d2:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  4011d4:	3b01      	subs	r3, #1
  4011d6:	d103      	bne.n	4011e0 <pmc_switch_mck_to_pllack+0x50>
  4011d8:	e009      	b.n	4011ee <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4011da:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4011de:	4905      	ldr	r1, [pc, #20]	; (4011f4 <pmc_switch_mck_to_pllack+0x64>)
  4011e0:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4011e2:	f012 0f08 	tst.w	r2, #8
  4011e6:	d0f5      	beq.n	4011d4 <pmc_switch_mck_to_pllack+0x44>
  4011e8:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4011ea:	2001      	movs	r0, #1
  4011ec:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4011ee:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4011f0:	4770      	bx	lr
  4011f2:	bf00      	nop
  4011f4:	400e0400 	.word	0x400e0400

004011f8 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4011f8:	b138      	cbz	r0, 40120a <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4011fa:	4911      	ldr	r1, [pc, #68]	; (401240 <pmc_switch_mainck_to_xtal+0x48>)
  4011fc:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4011fe:	4a11      	ldr	r2, [pc, #68]	; (401244 <pmc_switch_mainck_to_xtal+0x4c>)
  401200:	401a      	ands	r2, r3
  401202:	4b11      	ldr	r3, [pc, #68]	; (401248 <pmc_switch_mainck_to_xtal+0x50>)
  401204:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401206:	620b      	str	r3, [r1, #32]
  401208:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40120a:	480d      	ldr	r0, [pc, #52]	; (401240 <pmc_switch_mainck_to_xtal+0x48>)
  40120c:	6a02      	ldr	r2, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40120e:	0209      	lsls	r1, r1, #8
  401210:	b289      	uxth	r1, r1
  401212:	f422 135c 	bic.w	r3, r2, #3604480	; 0x370000
  401216:	f023 0303 	bic.w	r3, r3, #3
  40121a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40121e:	f043 0301 	orr.w	r3, r3, #1
  401222:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401224:	6203      	str	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401226:	4602      	mov	r2, r0
  401228:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40122a:	f013 0f01 	tst.w	r3, #1
  40122e:	d0fb      	beq.n	401228 <pmc_switch_mainck_to_xtal+0x30>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401230:	4a03      	ldr	r2, [pc, #12]	; (401240 <pmc_switch_mainck_to_xtal+0x48>)
  401232:	6a13      	ldr	r3, [r2, #32]
  401234:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  401238:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  40123c:	6213      	str	r3, [r2, #32]
  40123e:	4770      	bx	lr
  401240:	400e0400 	.word	0x400e0400
  401244:	fec8fffc 	.word	0xfec8fffc
  401248:	01370002 	.word	0x01370002

0040124c <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  40124c:	4b02      	ldr	r3, [pc, #8]	; (401258 <pmc_osc_is_ready_mainck+0xc>)
  40124e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401250:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401254:	4770      	bx	lr
  401256:	bf00      	nop
  401258:	400e0400 	.word	0x400e0400

0040125c <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  40125c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401260:	4b01      	ldr	r3, [pc, #4]	; (401268 <pmc_disable_pllack+0xc>)
  401262:	629a      	str	r2, [r3, #40]	; 0x28
  401264:	4770      	bx	lr
  401266:	bf00      	nop
  401268:	400e0400 	.word	0x400e0400

0040126c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  40126c:	4b02      	ldr	r3, [pc, #8]	; (401278 <pmc_is_locked_pllack+0xc>)
  40126e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401270:	f000 0002 	and.w	r0, r0, #2
  401274:	4770      	bx	lr
  401276:	bf00      	nop
  401278:	400e0400 	.word	0x400e0400

0040127c <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  40127c:	2822      	cmp	r0, #34	; 0x22
  40127e:	d81e      	bhi.n	4012be <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  401280:	281f      	cmp	r0, #31
  401282:	d80c      	bhi.n	40129e <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401284:	4b11      	ldr	r3, [pc, #68]	; (4012cc <pmc_enable_periph_clk+0x50>)
  401286:	699a      	ldr	r2, [r3, #24]
  401288:	2301      	movs	r3, #1
  40128a:	4083      	lsls	r3, r0
  40128c:	4393      	bics	r3, r2
  40128e:	d018      	beq.n	4012c2 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  401290:	2301      	movs	r3, #1
  401292:	fa03 f000 	lsl.w	r0, r3, r0
  401296:	4b0d      	ldr	r3, [pc, #52]	; (4012cc <pmc_enable_periph_clk+0x50>)
  401298:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40129a:	2000      	movs	r0, #0
  40129c:	4770      	bx	lr
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  40129e:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4012a0:	4b0a      	ldr	r3, [pc, #40]	; (4012cc <pmc_enable_periph_clk+0x50>)
  4012a2:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  4012a6:	2301      	movs	r3, #1
  4012a8:	4083      	lsls	r3, r0
  4012aa:	4393      	bics	r3, r2
  4012ac:	d00b      	beq.n	4012c6 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  4012ae:	2301      	movs	r3, #1
  4012b0:	fa03 f000 	lsl.w	r0, r3, r0
  4012b4:	4b05      	ldr	r3, [pc, #20]	; (4012cc <pmc_enable_periph_clk+0x50>)
  4012b6:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
  4012ba:	2000      	movs	r0, #0
  4012bc:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  4012be:	2001      	movs	r0, #1
  4012c0:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4012c2:	2000      	movs	r0, #0
  4012c4:	4770      	bx	lr
  4012c6:	2000      	movs	r0, #0
}
  4012c8:	4770      	bx	lr
  4012ca:	bf00      	nop
  4012cc:	400e0400 	.word	0x400e0400

004012d0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4012d0:	e7fe      	b.n	4012d0 <Dummy_Handler>
  4012d2:	bf00      	nop

004012d4 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4012d4:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
  4012d6:	4b20      	ldr	r3, [pc, #128]	; (401358 <Reset_Handler+0x84>)
  4012d8:	4a20      	ldr	r2, [pc, #128]	; (40135c <Reset_Handler+0x88>)
  4012da:	429a      	cmp	r2, r3
  4012dc:	d912      	bls.n	401304 <Reset_Handler+0x30>
		for (; pDest < &_erelocate;) {
  4012de:	4b20      	ldr	r3, [pc, #128]	; (401360 <Reset_Handler+0x8c>)
  4012e0:	4a1d      	ldr	r2, [pc, #116]	; (401358 <Reset_Handler+0x84>)
  4012e2:	429a      	cmp	r2, r3
  4012e4:	d21e      	bcs.n	401324 <Reset_Handler+0x50>
  4012e6:	4611      	mov	r1, r2
  4012e8:	3b01      	subs	r3, #1
  4012ea:	1a9b      	subs	r3, r3, r2
  4012ec:	f023 0303 	bic.w	r3, r3, #3
  4012f0:	3304      	adds	r3, #4
  4012f2:	4a1a      	ldr	r2, [pc, #104]	; (40135c <Reset_Handler+0x88>)
  4012f4:	4413      	add	r3, r2
			*pDest++ = *pSrc++;
  4012f6:	f852 0b04 	ldr.w	r0, [r2], #4
  4012fa:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  4012fe:	429a      	cmp	r2, r3
  401300:	d1f9      	bne.n	4012f6 <Reset_Handler+0x22>
  401302:	e00f      	b.n	401324 <Reset_Handler+0x50>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  401304:	4b14      	ldr	r3, [pc, #80]	; (401358 <Reset_Handler+0x84>)
  401306:	4a15      	ldr	r2, [pc, #84]	; (40135c <Reset_Handler+0x88>)
  401308:	429a      	cmp	r2, r3
  40130a:	d20b      	bcs.n	401324 <Reset_Handler+0x50>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  40130c:	4b14      	ldr	r3, [pc, #80]	; (401360 <Reset_Handler+0x8c>)
  40130e:	4a12      	ldr	r2, [pc, #72]	; (401358 <Reset_Handler+0x84>)
  401310:	1a9a      	subs	r2, r3, r2
  401312:	4814      	ldr	r0, [pc, #80]	; (401364 <Reset_Handler+0x90>)
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  401314:	1811      	adds	r1, r2, r0
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  401316:	b12a      	cbz	r2, 401324 <Reset_Handler+0x50>
			*pDest-- = *pSrc--;
  401318:	f851 2904 	ldr.w	r2, [r1], #-4
  40131c:	f843 2d04 	str.w	r2, [r3, #-4]!
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  401320:	4281      	cmp	r1, r0
  401322:	d1f9      	bne.n	401318 <Reset_Handler+0x44>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  401324:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  401326:	4b10      	ldr	r3, [pc, #64]	; (401368 <Reset_Handler+0x94>)
  401328:	4a10      	ldr	r2, [pc, #64]	; (40136c <Reset_Handler+0x98>)
  40132a:	429a      	cmp	r2, r3
  40132c:	d20b      	bcs.n	401346 <Reset_Handler+0x72>
  40132e:	1d13      	adds	r3, r2, #4
  401330:	4a0f      	ldr	r2, [pc, #60]	; (401370 <Reset_Handler+0x9c>)
  401332:	1ad2      	subs	r2, r2, r3
  401334:	f022 0203 	bic.w	r2, r2, #3
  401338:	441a      	add	r2, r3
  40133a:	3b04      	subs	r3, #4
		*pDest++ = 0;
  40133c:	2100      	movs	r1, #0
  40133e:	f843 1b04 	str.w	r1, [r3], #4
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  401342:	429a      	cmp	r2, r3
  401344:	d1fb      	bne.n	40133e <Reset_Handler+0x6a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc);
  401346:	4b0b      	ldr	r3, [pc, #44]	; (401374 <Reset_Handler+0xa0>)
  401348:	4a0b      	ldr	r2, [pc, #44]	; (401378 <Reset_Handler+0xa4>)
  40134a:	609a      	str	r2, [r3, #8]

	/* Initialize the C library */
	__libc_init_array();
  40134c:	4b0b      	ldr	r3, [pc, #44]	; (40137c <Reset_Handler+0xa8>)
  40134e:	4798      	blx	r3

	/* Branch to main function */
	main();
  401350:	4b0b      	ldr	r3, [pc, #44]	; (401380 <Reset_Handler+0xac>)
  401352:	4798      	blx	r3
  401354:	e7fe      	b.n	401354 <Reset_Handler+0x80>
  401356:	bf00      	nop
  401358:	20000000 	.word	0x20000000
  40135c:	00408850 	.word	0x00408850
  401360:	200008ac 	.word	0x200008ac
  401364:	0040884c 	.word	0x0040884c
  401368:	20000d60 	.word	0x20000d60
  40136c:	200008ac 	.word	0x200008ac
  401370:	20000d63 	.word	0x20000d63
  401374:	e000ed00 	.word	0xe000ed00
  401378:	00400000 	.word	0x00400000
  40137c:	004018b9 	.word	0x004018b9
  401380:	004017d1 	.word	0x004017d1

00401384 <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  401384:	4b3d      	ldr	r3, [pc, #244]	; (40147c <SystemCoreClockUpdate+0xf8>)
  401386:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401388:	f003 0303 	and.w	r3, r3, #3
  40138c:	2b03      	cmp	r3, #3
  40138e:	d85d      	bhi.n	40144c <SystemCoreClockUpdate+0xc8>
  401390:	e8df f003 	tbb	[pc, r3]
  401394:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  401398:	4b39      	ldr	r3, [pc, #228]	; (401480 <SystemCoreClockUpdate+0xfc>)
  40139a:	695b      	ldr	r3, [r3, #20]
  40139c:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4013a0:	bf14      	ite	ne
  4013a2:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4013a6:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4013aa:	4b36      	ldr	r3, [pc, #216]	; (401484 <SystemCoreClockUpdate+0x100>)
  4013ac:	601a      	str	r2, [r3, #0]
  4013ae:	e04d      	b.n	40144c <SystemCoreClockUpdate+0xc8>
			}
		break;
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4013b0:	4b32      	ldr	r3, [pc, #200]	; (40147c <SystemCoreClockUpdate+0xf8>)
  4013b2:	6a1b      	ldr	r3, [r3, #32]
  4013b4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4013b8:	d003      	beq.n	4013c2 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL;
  4013ba:	4a33      	ldr	r2, [pc, #204]	; (401488 <SystemCoreClockUpdate+0x104>)
  4013bc:	4b31      	ldr	r3, [pc, #196]	; (401484 <SystemCoreClockUpdate+0x100>)
  4013be:	601a      	str	r2, [r3, #0]
  4013c0:	e044      	b.n	40144c <SystemCoreClockUpdate+0xc8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4013c2:	4a32      	ldr	r2, [pc, #200]	; (40148c <SystemCoreClockUpdate+0x108>)
  4013c4:	4b2f      	ldr	r3, [pc, #188]	; (401484 <SystemCoreClockUpdate+0x100>)
  4013c6:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4013c8:	4b2c      	ldr	r3, [pc, #176]	; (40147c <SystemCoreClockUpdate+0xf8>)
  4013ca:	6a1b      	ldr	r3, [r3, #32]
  4013cc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4013d0:	2b10      	cmp	r3, #16
  4013d2:	d002      	beq.n	4013da <SystemCoreClockUpdate+0x56>
  4013d4:	2b20      	cmp	r3, #32
  4013d6:	d004      	beq.n	4013e2 <SystemCoreClockUpdate+0x5e>
  4013d8:	e038      	b.n	40144c <SystemCoreClockUpdate+0xc8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			break;
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  4013da:	4a2d      	ldr	r2, [pc, #180]	; (401490 <SystemCoreClockUpdate+0x10c>)
  4013dc:	4b29      	ldr	r3, [pc, #164]	; (401484 <SystemCoreClockUpdate+0x100>)
  4013de:	601a      	str	r2, [r3, #0]
			break;
  4013e0:	e034      	b.n	40144c <SystemCoreClockUpdate+0xc8>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  4013e2:	4a29      	ldr	r2, [pc, #164]	; (401488 <SystemCoreClockUpdate+0x104>)
  4013e4:	4b27      	ldr	r3, [pc, #156]	; (401484 <SystemCoreClockUpdate+0x100>)
  4013e6:	601a      	str	r2, [r3, #0]
			break;
  4013e8:	e030      	b.n	40144c <SystemCoreClockUpdate+0xc8>
		}
		break;
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4013ea:	4b24      	ldr	r3, [pc, #144]	; (40147c <SystemCoreClockUpdate+0xf8>)
  4013ec:	6a1b      	ldr	r3, [r3, #32]
  4013ee:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4013f2:	d003      	beq.n	4013fc <SystemCoreClockUpdate+0x78>
				SystemCoreClock = CHIP_FREQ_XTAL;
  4013f4:	4a24      	ldr	r2, [pc, #144]	; (401488 <SystemCoreClockUpdate+0x104>)
  4013f6:	4b23      	ldr	r3, [pc, #140]	; (401484 <SystemCoreClockUpdate+0x100>)
  4013f8:	601a      	str	r2, [r3, #0]
  4013fa:	e012      	b.n	401422 <SystemCoreClockUpdate+0x9e>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4013fc:	4a23      	ldr	r2, [pc, #140]	; (40148c <SystemCoreClockUpdate+0x108>)
  4013fe:	4b21      	ldr	r3, [pc, #132]	; (401484 <SystemCoreClockUpdate+0x100>)
  401400:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  401402:	4b1e      	ldr	r3, [pc, #120]	; (40147c <SystemCoreClockUpdate+0xf8>)
  401404:	6a1b      	ldr	r3, [r3, #32]
  401406:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40140a:	2b10      	cmp	r3, #16
  40140c:	d002      	beq.n	401414 <SystemCoreClockUpdate+0x90>
  40140e:	2b20      	cmp	r3, #32
  401410:	d004      	beq.n	40141c <SystemCoreClockUpdate+0x98>
  401412:	e006      	b.n	401422 <SystemCoreClockUpdate+0x9e>
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
					break;
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  401414:	4a1e      	ldr	r2, [pc, #120]	; (401490 <SystemCoreClockUpdate+0x10c>)
  401416:	4b1b      	ldr	r3, [pc, #108]	; (401484 <SystemCoreClockUpdate+0x100>)
  401418:	601a      	str	r2, [r3, #0]
					break;
  40141a:	e002      	b.n	401422 <SystemCoreClockUpdate+0x9e>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  40141c:	4a1a      	ldr	r2, [pc, #104]	; (401488 <SystemCoreClockUpdate+0x104>)
  40141e:	4b19      	ldr	r3, [pc, #100]	; (401484 <SystemCoreClockUpdate+0x100>)
  401420:	601a      	str	r2, [r3, #0]
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  401422:	4b16      	ldr	r3, [pc, #88]	; (40147c <SystemCoreClockUpdate+0xf8>)
  401424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401426:	f003 0303 	and.w	r3, r3, #3
  40142a:	2b02      	cmp	r3, #2
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  40142c:	4a13      	ldr	r2, [pc, #76]	; (40147c <SystemCoreClockUpdate+0xf8>)
  40142e:	bf07      	ittee	eq
  401430:	6a93      	ldreq	r3, [r2, #40]	; 0x28
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  401432:	6a92      	ldreq	r2, [r2, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  401434:	6ad3      	ldrne	r3, [r2, #44]	; 0x2c
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  401436:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  401438:	4812      	ldr	r0, [pc, #72]	; (401484 <SystemCoreClockUpdate+0x100>)
  40143a:	f3c3 410a 	ubfx	r1, r3, #16, #11
  40143e:	6803      	ldr	r3, [r0, #0]
  401440:	fb01 3303 	mla	r3, r1, r3, r3
  401444:	b2d2      	uxtb	r2, r2
  401446:	fbb3 f3f2 	udiv	r3, r3, r2
  40144a:	6003      	str	r3, [r0, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  40144c:	4b0b      	ldr	r3, [pc, #44]	; (40147c <SystemCoreClockUpdate+0xf8>)
  40144e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401450:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401454:	2b70      	cmp	r3, #112	; 0x70
  401456:	d107      	bne.n	401468 <SystemCoreClockUpdate+0xe4>
		SystemCoreClock /= 3U;
  401458:	4a0a      	ldr	r2, [pc, #40]	; (401484 <SystemCoreClockUpdate+0x100>)
  40145a:	6813      	ldr	r3, [r2, #0]
  40145c:	490d      	ldr	r1, [pc, #52]	; (401494 <SystemCoreClockUpdate+0x110>)
  40145e:	fba1 1303 	umull	r1, r3, r1, r3
  401462:	085b      	lsrs	r3, r3, #1
  401464:	6013      	str	r3, [r2, #0]
  401466:	4770      	bx	lr
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401468:	4b04      	ldr	r3, [pc, #16]	; (40147c <SystemCoreClockUpdate+0xf8>)
  40146a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  40146c:	4905      	ldr	r1, [pc, #20]	; (401484 <SystemCoreClockUpdate+0x100>)
  40146e:	f3c3 1202 	ubfx	r2, r3, #4, #3
  401472:	680b      	ldr	r3, [r1, #0]
  401474:	40d3      	lsrs	r3, r2
  401476:	600b      	str	r3, [r1, #0]
  401478:	4770      	bx	lr
  40147a:	bf00      	nop
  40147c:	400e0400 	.word	0x400e0400
  401480:	400e1410 	.word	0x400e1410
  401484:	20000008 	.word	0x20000008
  401488:	00b71b00 	.word	0x00b71b00
  40148c:	003d0900 	.word	0x003d0900
  401490:	007a1200 	.word	0x007a1200
  401494:	aaaaaaab 	.word	0xaaaaaaab

00401498 <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  401498:	4b1a      	ldr	r3, [pc, #104]	; (401504 <system_init_flash+0x6c>)
  40149a:	4298      	cmp	r0, r3
  40149c:	d807      	bhi.n	4014ae <system_init_flash+0x16>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40149e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  4014a2:	4a19      	ldr	r2, [pc, #100]	; (401508 <system_init_flash+0x70>)
  4014a4:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4014a6:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4014aa:	6013      	str	r3, [r2, #0]
  4014ac:	4770      	bx	lr
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  4014ae:	4b17      	ldr	r3, [pc, #92]	; (40150c <system_init_flash+0x74>)
  4014b0:	4298      	cmp	r0, r3
  4014b2:	d806      	bhi.n	4014c2 <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4014b4:	4b16      	ldr	r3, [pc, #88]	; (401510 <system_init_flash+0x78>)
  4014b6:	4a14      	ldr	r2, [pc, #80]	; (401508 <system_init_flash+0x70>)
  4014b8:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4014ba:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4014be:	6013      	str	r3, [r2, #0]
  4014c0:	4770      	bx	lr
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  4014c2:	4b14      	ldr	r3, [pc, #80]	; (401514 <system_init_flash+0x7c>)
  4014c4:	4298      	cmp	r0, r3
  4014c6:	d806      	bhi.n	4014d6 <system_init_flash+0x3e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4014c8:	4b13      	ldr	r3, [pc, #76]	; (401518 <system_init_flash+0x80>)
  4014ca:	4a0f      	ldr	r2, [pc, #60]	; (401508 <system_init_flash+0x70>)
  4014cc:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4014ce:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4014d2:	6013      	str	r3, [r2, #0]
  4014d4:	4770      	bx	lr
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  4014d6:	4b11      	ldr	r3, [pc, #68]	; (40151c <system_init_flash+0x84>)
  4014d8:	4298      	cmp	r0, r3
  4014da:	d806      	bhi.n	4014ea <system_init_flash+0x52>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4014dc:	4b10      	ldr	r3, [pc, #64]	; (401520 <system_init_flash+0x88>)
  4014de:	4a0a      	ldr	r2, [pc, #40]	; (401508 <system_init_flash+0x70>)
  4014e0:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4014e2:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4014e6:	6013      	str	r3, [r2, #0]
  4014e8:	4770      	bx	lr
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  4014ea:	4b0e      	ldr	r3, [pc, #56]	; (401524 <system_init_flash+0x8c>)
  4014ec:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4014ee:	bf94      	ite	ls
  4014f0:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4014f4:	4b0c      	ldrhi	r3, [pc, #48]	; (401528 <system_init_flash+0x90>)
  4014f6:	4a04      	ldr	r2, [pc, #16]	; (401508 <system_init_flash+0x70>)
  4014f8:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4014fa:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4014fe:	6013      	str	r3, [r2, #0]
  401500:	4770      	bx	lr
  401502:	bf00      	nop
  401504:	01312cff 	.word	0x01312cff
  401508:	400e0a00 	.word	0x400e0a00
  40150c:	026259ff 	.word	0x026259ff
  401510:	04000100 	.word	0x04000100
  401514:	039386ff 	.word	0x039386ff
  401518:	04000200 	.word	0x04000200
  40151c:	04c4b3ff 	.word	0x04c4b3ff
  401520:	04000300 	.word	0x04000300
  401524:	05f5e0ff 	.word	0x05f5e0ff
  401528:	04000500 	.word	0x04000500

0040152c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  40152c:	4b09      	ldr	r3, [pc, #36]	; (401554 <_sbrk+0x28>)
  40152e:	681b      	ldr	r3, [r3, #0]
  401530:	b913      	cbnz	r3, 401538 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  401532:	4a09      	ldr	r2, [pc, #36]	; (401558 <_sbrk+0x2c>)
  401534:	4b07      	ldr	r3, [pc, #28]	; (401554 <_sbrk+0x28>)
  401536:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  401538:	4b06      	ldr	r3, [pc, #24]	; (401554 <_sbrk+0x28>)
  40153a:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  40153c:	181a      	adds	r2, r3, r0
  40153e:	4907      	ldr	r1, [pc, #28]	; (40155c <_sbrk+0x30>)
  401540:	4291      	cmp	r1, r2
  401542:	db04      	blt.n	40154e <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  401544:	4610      	mov	r0, r2
  401546:	4a03      	ldr	r2, [pc, #12]	; (401554 <_sbrk+0x28>)
  401548:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  40154a:	4618      	mov	r0, r3
  40154c:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  40154e:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  401552:	4770      	bx	lr
  401554:	20000d04 	.word	0x20000d04
  401558:	20003d60 	.word	0x20003d60
  40155c:	20027ffc 	.word	0x20027ffc

00401560 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  401560:	f04f 30ff 	mov.w	r0, #4294967295
  401564:	4770      	bx	lr
  401566:	bf00      	nop

00401568 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  401568:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  40156c:	604b      	str	r3, [r1, #4]

	return 0;
}
  40156e:	2000      	movs	r0, #0
  401570:	4770      	bx	lr
  401572:	bf00      	nop

00401574 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  401574:	2001      	movs	r0, #1
  401576:	4770      	bx	lr

00401578 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  401578:	2000      	movs	r0, #0
  40157a:	4770      	bx	lr

0040157c <push_button_handle>:
/************************************************************************/
/* HANDLER                                                              */
/************************************************************************/

static void push_button_handle(uint32_t id, uint32_t mask)
{
  40157c:	b508      	push	{r3, lr}
	adc_start(ADC);
  40157e:	4802      	ldr	r0, [pc, #8]	; (401588 <push_button_handle+0xc>)
  401580:	4b02      	ldr	r3, [pc, #8]	; (40158c <push_button_handle+0x10>)
  401582:	4798      	blx	r3
  401584:	bd08      	pop	{r3, pc}
  401586:	bf00      	nop
  401588:	40038000 	.word	0x40038000
  40158c:	00400a4d 	.word	0x00400a4d

00401590 <TC0_Handler>:
}

void TC0_Handler(void)
{
  401590:	b508      	push	{r3, lr}
	tc_get_status(TC0,0);
  401592:	2100      	movs	r1, #0
  401594:	4803      	ldr	r0, [pc, #12]	; (4015a4 <TC0_Handler+0x14>)
  401596:	4b04      	ldr	r3, [pc, #16]	; (4015a8 <TC0_Handler+0x18>)
  401598:	4798      	blx	r3
	adc_start(ADC);
  40159a:	4804      	ldr	r0, [pc, #16]	; (4015ac <TC0_Handler+0x1c>)
  40159c:	4b04      	ldr	r3, [pc, #16]	; (4015b0 <TC0_Handler+0x20>)
  40159e:	4798      	blx	r3
  4015a0:	bd08      	pop	{r3, pc}
  4015a2:	bf00      	nop
  4015a4:	40010000 	.word	0x40010000
  4015a8:	00400aad 	.word	0x00400aad
  4015ac:	40038000 	.word	0x40038000
  4015b0:	00400a4d 	.word	0x00400a4d

004015b4 <ADC_Handler>:

/**
* \brief ADC interrupt handler.
*/
void ADC_Handler(void)
{
  4015b4:	b530      	push	{r4, r5, lr}
  4015b6:	b085      	sub	sp, #20
	uint16_t result;

	if ((adc_get_status(ADC) & ADC_ISR_DRDY) == ADC_ISR_DRDY)
  4015b8:	4810      	ldr	r0, [pc, #64]	; (4015fc <ADC_Handler+0x48>)
  4015ba:	4b11      	ldr	r3, [pc, #68]	; (401600 <ADC_Handler+0x4c>)
  4015bc:	4798      	blx	r3
  4015be:	f010 7f80 	tst.w	r0, #16777216	; 0x1000000
  4015c2:	d018      	beq.n	4015f6 <ADC_Handler+0x42>
	{
		// Recupera o ltimo valor da converso
		result = adc_get_latest_value(ADC);
  4015c4:	480d      	ldr	r0, [pc, #52]	; (4015fc <ADC_Handler+0x48>)
  4015c6:	4b0f      	ldr	r3, [pc, #60]	; (401604 <ADC_Handler+0x50>)
  4015c8:	4798      	blx	r3
		
		char buffer[10];
		sprintf (buffer, "%d", result);
  4015ca:	b282      	uxth	r2, r0
  4015cc:	490e      	ldr	r1, [pc, #56]	; (401608 <ADC_Handler+0x54>)
  4015ce:	a801      	add	r0, sp, #4
  4015d0:	4b0e      	ldr	r3, [pc, #56]	; (40160c <ADC_Handler+0x58>)
  4015d2:	4798      	blx	r3
		
		// Desenha retngulo
		ili93xx_set_foreground_color(COLOR_WHITE);
  4015d4:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  4015d8:	4c0d      	ldr	r4, [pc, #52]	; (401610 <ADC_Handler+0x5c>)
  4015da:	47a0      	blx	r4
		ili93xx_draw_filled_rectangle(135, 175, 240, 200);
  4015dc:	23c8      	movs	r3, #200	; 0xc8
  4015de:	22f0      	movs	r2, #240	; 0xf0
  4015e0:	21af      	movs	r1, #175	; 0xaf
  4015e2:	2087      	movs	r0, #135	; 0x87
  4015e4:	4d0b      	ldr	r5, [pc, #44]	; (401614 <ADC_Handler+0x60>)
  4015e6:	47a8      	blx	r5
		
		// Escreve uma String no LCD na posio 140, 180
		ili93xx_set_foreground_color(COLOR_BLACK);
  4015e8:	2000      	movs	r0, #0
  4015ea:	47a0      	blx	r4
		ili93xx_draw_string(140, 180, (uint8_t*) buffer);
  4015ec:	aa01      	add	r2, sp, #4
  4015ee:	21b4      	movs	r1, #180	; 0xb4
  4015f0:	208c      	movs	r0, #140	; 0x8c
  4015f2:	4b09      	ldr	r3, [pc, #36]	; (401618 <ADC_Handler+0x64>)
  4015f4:	4798      	blx	r3
	}
}
  4015f6:	b005      	add	sp, #20
  4015f8:	bd30      	pop	{r4, r5, pc}
  4015fa:	bf00      	nop
  4015fc:	40038000 	.word	0x40038000
  401600:	00400a69 	.word	0x00400a69
  401604:	00400a61 	.word	0x00400a61
  401608:	0040863c 	.word	0x0040863c
  40160c:	004019cd 	.word	0x004019cd
  401610:	00400439 	.word	0x00400439
  401614:	0040087d 	.word	0x0040087d
  401618:	00400941 	.word	0x00400941

0040161c <configure_lcd>:
	TC_IER_CPCS);				// Enable interrupt.
	tc_start(TC,CHANNEL);			// Start the TC.
}

void configure_lcd()
{
  40161c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	/** Enable peripheral clock */
	pmc_enable_periph_clk(ID_SMC);
  401620:	200a      	movs	r0, #10
  401622:	4b1e      	ldr	r3, [pc, #120]	; (40169c <configure_lcd+0x80>)
  401624:	4798      	blx	r3

	/** Configure SMC interface for Lcd */
	smc_set_setup_timing(SMC, ILI93XX_LCD_CS, SMC_SETUP_NWE_SETUP(2)
  401626:	4c1e      	ldr	r4, [pc, #120]	; (4016a0 <configure_lcd+0x84>)
  401628:	f04f 3202 	mov.w	r2, #33686018	; 0x2020202
  40162c:	2101      	movs	r1, #1
  40162e:	4620      	mov	r0, r4
  401630:	4b1c      	ldr	r3, [pc, #112]	; (4016a4 <configure_lcd+0x88>)
  401632:	4798      	blx	r3
	| SMC_SETUP_NCS_WR_SETUP(2)
	| SMC_SETUP_NRD_SETUP(2)
	| SMC_SETUP_NCS_RD_SETUP(2));
	
	smc_set_pulse_timing(SMC, ILI93XX_LCD_CS, SMC_PULSE_NWE_PULSE(4)
  401634:	4a1c      	ldr	r2, [pc, #112]	; (4016a8 <configure_lcd+0x8c>)
  401636:	2101      	movs	r1, #1
  401638:	4620      	mov	r0, r4
  40163a:	4b1c      	ldr	r3, [pc, #112]	; (4016ac <configure_lcd+0x90>)
  40163c:	4798      	blx	r3
	| SMC_PULSE_NCS_WR_PULSE(4)
	| SMC_PULSE_NRD_PULSE(10)
	| SMC_PULSE_NCS_RD_PULSE(10));
	
	smc_set_cycle_timing(SMC, ILI93XX_LCD_CS, SMC_CYCLE_NWE_CYCLE(10)
  40163e:	4a1c      	ldr	r2, [pc, #112]	; (4016b0 <configure_lcd+0x94>)
  401640:	2101      	movs	r1, #1
  401642:	4620      	mov	r0, r4
  401644:	4b1b      	ldr	r3, [pc, #108]	; (4016b4 <configure_lcd+0x98>)
  401646:	4798      	blx	r3
	| SMC_CYCLE_NRD_CYCLE(22));
	
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
  401648:	2203      	movs	r2, #3
  40164a:	2101      	movs	r1, #1
  40164c:	4620      	mov	r0, r4
  40164e:	4b1a      	ldr	r3, [pc, #104]	; (4016b8 <configure_lcd+0x9c>)
  401650:	4798      	blx	r3
	| SMC_MODE_WRITE_MODE);

	/** Initialize display parameter */
	g_ili93xx_display_opt.ul_width = ILI93XX_LCD_WIDTH;
  401652:	4d1a      	ldr	r5, [pc, #104]	; (4016bc <configure_lcd+0xa0>)
  401654:	26f0      	movs	r6, #240	; 0xf0
  401656:	602e      	str	r6, [r5, #0]
	g_ili93xx_display_opt.ul_height = ILI93XX_LCD_HEIGHT;
  401658:	f44f 77a0 	mov.w	r7, #320	; 0x140
  40165c:	606f      	str	r7, [r5, #4]
	g_ili93xx_display_opt.foreground_color = COLOR_BLACK;
  40165e:	2400      	movs	r4, #0
  401660:	60ac      	str	r4, [r5, #8]
	g_ili93xx_display_opt.background_color = COLOR_WHITE;
  401662:	f06f 487f 	mvn.w	r8, #4278190080	; 0xff000000
  401666:	f8c5 800c 	str.w	r8, [r5, #12]

	/** Switch off backlight */
	aat31xx_disable_backlight();
  40166a:	4b15      	ldr	r3, [pc, #84]	; (4016c0 <configure_lcd+0xa4>)
  40166c:	4798      	blx	r3

	/** Initialize LCD */
	ili93xx_init(&g_ili93xx_display_opt);
  40166e:	4628      	mov	r0, r5
  401670:	4b14      	ldr	r3, [pc, #80]	; (4016c4 <configure_lcd+0xa8>)
  401672:	4798      	blx	r3

	/** Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  401674:	2008      	movs	r0, #8
  401676:	4b14      	ldr	r3, [pc, #80]	; (4016c8 <configure_lcd+0xac>)
  401678:	4798      	blx	r3

	ili93xx_set_foreground_color(COLOR_WHITE);
  40167a:	4640      	mov	r0, r8
  40167c:	4b13      	ldr	r3, [pc, #76]	; (4016cc <configure_lcd+0xb0>)
  40167e:	4798      	blx	r3
	ili93xx_draw_filled_rectangle(0, 0, ILI93XX_LCD_WIDTH,
  401680:	463b      	mov	r3, r7
  401682:	4632      	mov	r2, r6
  401684:	4621      	mov	r1, r4
  401686:	4620      	mov	r0, r4
  401688:	4d11      	ldr	r5, [pc, #68]	; (4016d0 <configure_lcd+0xb4>)
  40168a:	47a8      	blx	r5
	ILI93XX_LCD_HEIGHT);
	/** Turn on LCD */
	ili93xx_display_on();
  40168c:	4b11      	ldr	r3, [pc, #68]	; (4016d4 <configure_lcd+0xb8>)
  40168e:	4798      	blx	r3
	ili93xx_set_cursor_position(0, 0);
  401690:	4621      	mov	r1, r4
  401692:	4620      	mov	r0, r4
  401694:	4b10      	ldr	r3, [pc, #64]	; (4016d8 <configure_lcd+0xbc>)
  401696:	4798      	blx	r3
  401698:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40169c:	0040127d 	.word	0x0040127d
  4016a0:	400e0000 	.word	0x400e0000
  4016a4:	004001e5 	.word	0x004001e5
  4016a8:	0a0a0404 	.word	0x0a0a0404
  4016ac:	004001ed 	.word	0x004001ed
  4016b0:	0016000a 	.word	0x0016000a
  4016b4:	004001f5 	.word	0x004001f5
  4016b8:	004001fd 	.word	0x004001fd
  4016bc:	20000d4c 	.word	0x20000d4c
  4016c0:	004001c1 	.word	0x004001c1
  4016c4:	0040051d 	.word	0x0040051d
  4016c8:	00400165 	.word	0x00400165
  4016cc:	00400439 	.word	0x00400439
  4016d0:	0040087d 	.word	0x0040087d
  4016d4:	00400405 	.word	0x00400405
  4016d8:	004004f9 	.word	0x004004f9

004016dc <configure_botao>:
}

void configure_botao(void)
{
  4016dc:	b530      	push	{r4, r5, lr}
  4016de:	b083      	sub	sp, #12
	pmc_enable_periph_clk(ID_PIOB);
  4016e0:	200c      	movs	r0, #12
  4016e2:	4b11      	ldr	r3, [pc, #68]	; (401728 <configure_botao+0x4c>)
  4016e4:	4798      	blx	r3
	
	pio_set_input(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK, PIN_PUSHBUTTON_1_ATTR);
  4016e6:	4c11      	ldr	r4, [pc, #68]	; (40172c <configure_botao+0x50>)
  4016e8:	2279      	movs	r2, #121	; 0x79
  4016ea:	2108      	movs	r1, #8
  4016ec:	4620      	mov	r0, r4
  4016ee:	4b10      	ldr	r3, [pc, #64]	; (401730 <configure_botao+0x54>)
  4016f0:	4798      	blx	r3
	pio_set_debounce_filter(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK, 10);
  4016f2:	220a      	movs	r2, #10
  4016f4:	2108      	movs	r1, #8
  4016f6:	4620      	mov	r0, r4
  4016f8:	4b0e      	ldr	r3, [pc, #56]	; (401734 <configure_botao+0x58>)
  4016fa:	4798      	blx	r3
	pio_handler_set(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_ID,PIN_PUSHBUTTON_1_MASK, PIN_PUSHBUTTON_1_ATTR ,push_button_handle);
  4016fc:	4b0e      	ldr	r3, [pc, #56]	; (401738 <configure_botao+0x5c>)
  4016fe:	9300      	str	r3, [sp, #0]
  401700:	2379      	movs	r3, #121	; 0x79
  401702:	2208      	movs	r2, #8
  401704:	210c      	movs	r1, #12
  401706:	4620      	mov	r0, r4
  401708:	4d0c      	ldr	r5, [pc, #48]	; (40173c <configure_botao+0x60>)
  40170a:	47a8      	blx	r5
	pio_enable_interrupt(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK);
  40170c:	2108      	movs	r1, #8
  40170e:	4620      	mov	r0, r4
  401710:	4b0b      	ldr	r3, [pc, #44]	; (401740 <configure_botao+0x64>)
  401712:	4798      	blx	r3
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  401714:	4b0b      	ldr	r3, [pc, #44]	; (401744 <configure_botao+0x68>)
  401716:	2250      	movs	r2, #80	; 0x50
  401718:	f883 230c 	strb.w	r2, [r3, #780]	; 0x30c
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40171c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  401720:	601a      	str	r2, [r3, #0]
	NVIC_SetPriority( PIN_PUSHBUTTON_1_ID, 5);
	NVIC_EnableIRQ( PIN_PUSHBUTTON_1_ID);
}
  401722:	b003      	add	sp, #12
  401724:	bd30      	pop	{r4, r5, pc}
  401726:	bf00      	nop
  401728:	0040127d 	.word	0x0040127d
  40172c:	400e1000 	.word	0x400e1000
  401730:	00400dcd 	.word	0x00400dcd
  401734:	00400d21 	.word	0x00400d21
  401738:	0040157d 	.word	0x0040157d
  40173c:	004010e9 	.word	0x004010e9
  401740:	00400e59 	.word	0x00400e59
  401744:	e000e100 	.word	0xe000e100

00401748 <configure_adc>:


void configure_adc(void)
{
  401748:	b538      	push	{r3, r4, r5, lr}
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(ID_ADC);
  40174a:	201d      	movs	r0, #29
  40174c:	4b14      	ldr	r3, [pc, #80]	; (4017a0 <configure_adc+0x58>)
  40174e:	4798      	blx	r3
	*/
	/* Formula:
	*     Startup  Time = startup value / ADCClock
	*     Startup time = 64 / 6.4MHz = 10 us
	*/
	adc_init(ADC, sysclk_get_cpu_hz(), 6400000, STARTUP_TIME);
  401750:	4c14      	ldr	r4, [pc, #80]	; (4017a4 <configure_adc+0x5c>)
  401752:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  401756:	4a14      	ldr	r2, [pc, #80]	; (4017a8 <configure_adc+0x60>)
  401758:	4914      	ldr	r1, [pc, #80]	; (4017ac <configure_adc+0x64>)
  40175a:	4620      	mov	r0, r4
  40175c:	4d14      	ldr	r5, [pc, #80]	; (4017b0 <configure_adc+0x68>)
  40175e:	47a8      	blx	r5
	*
	*     Transfer Time = (1 * 2 + 3) / 6.4MHz = 781 ns
	*     Tracking Time = (1 + 1) / 6.4MHz = 312 ns
	*     Settling Time = 3 / 6.4MHz = 469 ns
	*/
	adc_configure_timing(ADC, TRACKING_TIME	, ADC_SETTLING_TIME_3, TRANSFER_PERIOD);
  401760:	2301      	movs	r3, #1
  401762:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
  401766:	4619      	mov	r1, r3
  401768:	4620      	mov	r0, r4
  40176a:	4d12      	ldr	r5, [pc, #72]	; (4017b4 <configure_adc+0x6c>)
  40176c:	47a8      	blx	r5

	adc_configure_trigger(ADC, ADC_TRIG_SW, 0);
  40176e:	2200      	movs	r2, #0
  401770:	4611      	mov	r1, r2
  401772:	4620      	mov	r0, r4
  401774:	4b10      	ldr	r3, [pc, #64]	; (4017b8 <configure_adc+0x70>)
  401776:	4798      	blx	r3

	/* Enable channel for potentiometer. */
	adc_enable_channel(ADC, ADC_POT_CHANNEL);
  401778:	2105      	movs	r1, #5
  40177a:	4620      	mov	r0, r4
  40177c:	4b0f      	ldr	r3, [pc, #60]	; (4017bc <configure_adc+0x74>)
  40177e:	4798      	blx	r3

	/* Enable the temperature sensor. */
	adc_enable_ts(ADC);
  401780:	4620      	mov	r0, r4
  401782:	4b0f      	ldr	r3, [pc, #60]	; (4017c0 <configure_adc+0x78>)
  401784:	4798      	blx	r3
  401786:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40178a:	4b0e      	ldr	r3, [pc, #56]	; (4017c4 <configure_adc+0x7c>)
  40178c:	601a      	str	r2, [r3, #0]

	/* Enable ADC interrupt. */
	NVIC_EnableIRQ(ADC_IRQn);

	/* Start conversion. */
	adc_start(ADC);
  40178e:	4620      	mov	r0, r4
  401790:	4b0d      	ldr	r3, [pc, #52]	; (4017c8 <configure_adc+0x80>)
  401792:	4798      	blx	r3

	/* Enable ADC channel interrupt. */
	adc_enable_interrupt(ADC, ADC_IER_DRDY);
  401794:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
  401798:	4620      	mov	r0, r4
  40179a:	4b0c      	ldr	r3, [pc, #48]	; (4017cc <configure_adc+0x84>)
  40179c:	4798      	blx	r3
  40179e:	bd38      	pop	{r3, r4, r5, pc}
  4017a0:	0040127d 	.word	0x0040127d
  4017a4:	40038000 	.word	0x40038000
  4017a8:	0061a800 	.word	0x0061a800
  4017ac:	07270e00 	.word	0x07270e00
  4017b0:	004009ed 	.word	0x004009ed
  4017b4:	00400a31 	.word	0x00400a31
  4017b8:	00400a21 	.word	0x00400a21
  4017bc:	00400a55 	.word	0x00400a55
  4017c0:	00400a6d 	.word	0x00400a6d
  4017c4:	e000e100 	.word	0xe000e100
  4017c8:	00400a4d 	.word	0x00400a4d
  4017cc:	00400a65 	.word	0x00400a65

004017d0 <main>:

/************************************************************************/
/* MAIN                                                                 */
/************************************************************************/
int main(void)
{
  4017d0:	b500      	push	{lr}
  4017d2:	b085      	sub	sp, #20
	sysclk_init();
  4017d4:	4b24      	ldr	r3, [pc, #144]	; (401868 <main+0x98>)
  4017d6:	4798      	blx	r3
	board_init();
  4017d8:	4b24      	ldr	r3, [pc, #144]	; (40186c <main+0x9c>)
  4017da:	4798      	blx	r3

	configure_lcd();
  4017dc:	4b24      	ldr	r3, [pc, #144]	; (401870 <main+0xa0>)
  4017de:	4798      	blx	r3
	configure_botao();
  4017e0:	4b24      	ldr	r3, [pc, #144]	; (401874 <main+0xa4>)
  4017e2:	4798      	blx	r3
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t counts;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
	
	pmc_enable_periph_clk(ID_TC0);
  4017e4:	2017      	movs	r0, #23
  4017e6:	4b24      	ldr	r3, [pc, #144]	; (401878 <main+0xa8>)
  4017e8:	4798      	blx	r3
	
	tc_find_mck_divisor( freq_desejada, ul_sysclk, &ul_div, &ul_tcclks,	ul_sysclk);
  4017ea:	4c24      	ldr	r4, [pc, #144]	; (40187c <main+0xac>)
  4017ec:	9400      	str	r4, [sp, #0]
  4017ee:	ab03      	add	r3, sp, #12
  4017f0:	aa02      	add	r2, sp, #8
  4017f2:	4621      	mov	r1, r4
  4017f4:	2001      	movs	r0, #1
  4017f6:	4d22      	ldr	r5, [pc, #136]	; (401880 <main+0xb0>)
  4017f8:	47a8      	blx	r5
	
	tc_init(TC0, 0, ul_tcclks | TC_CMR_CPCTRG);
  4017fa:	4d22      	ldr	r5, [pc, #136]	; (401884 <main+0xb4>)
  4017fc:	9a03      	ldr	r2, [sp, #12]
  4017fe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  401802:	2100      	movs	r1, #0
  401804:	4628      	mov	r0, r5
  401806:	4b20      	ldr	r3, [pc, #128]	; (401888 <main+0xb8>)
  401808:	4798      	blx	r3

	unsigned int clock_timer = sysclk_get_peripheral_bus_hz(TC0);
	printf("Clock do periferico SCLK: %u \n\r", clock_timer);
  40180a:	4621      	mov	r1, r4
  40180c:	481f      	ldr	r0, [pc, #124]	; (40188c <main+0xbc>)
  40180e:	4e20      	ldr	r6, [pc, #128]	; (401890 <main+0xc0>)
  401810:	47b0      	blx	r6
	
	counts = (ul_sysclk/ul_div)/freq_desejada;
  401812:	9b02      	ldr	r3, [sp, #8]
  401814:	fbb4 f4f3 	udiv	r4, r4, r3
	
	printf("counts: %u \n\r", counts);
  401818:	4621      	mov	r1, r4
  40181a:	481e      	ldr	r0, [pc, #120]	; (401894 <main+0xc4>)
  40181c:	47b0      	blx	r6
	tc_write_rc(TC0, 0, counts);
  40181e:	4622      	mov	r2, r4
  401820:	2100      	movs	r1, #0
  401822:	4628      	mov	r0, r5
  401824:	4b1c      	ldr	r3, [pc, #112]	; (401898 <main+0xc8>)
  401826:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  401828:	4b1c      	ldr	r3, [pc, #112]	; (40189c <main+0xcc>)
  40182a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  40182e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  401832:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  401836:	2120      	movs	r1, #32
  401838:	f883 1317 	strb.w	r1, [r3, #791]	; 0x317
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40183c:	601a      	str	r2, [r3, #0]
	NVIC_ClearPendingIRQ(TC0_IRQn);
	NVIC_SetPriority(TC0_IRQn,2);
	NVIC_EnableIRQ(TC0_IRQn);
	
	// Enable interrupts for this TC, and start the TC.
	tc_enable_interrupt(TC,	CHANNEL,
  40183e:	2210      	movs	r2, #16
  401840:	2100      	movs	r1, #0
  401842:	4628      	mov	r0, r5
  401844:	4b16      	ldr	r3, [pc, #88]	; (4018a0 <main+0xd0>)
  401846:	4798      	blx	r3
	TC_IER_CPCS);				// Enable interrupt.
	tc_start(TC,CHANNEL);			// Start the TC.
  401848:	2100      	movs	r1, #0
  40184a:	4628      	mov	r0, r5
  40184c:	4b15      	ldr	r3, [pc, #84]	; (4018a4 <main+0xd4>)
  40184e:	4798      	blx	r3
	board_init();

	configure_lcd();
	configure_botao();
	tc_config(1);
	configure_adc();
  401850:	4b15      	ldr	r3, [pc, #84]	; (4018a8 <main+0xd8>)
  401852:	4798      	blx	r3
	

	/** Draw text, image and basic shapes on the LCD */
	ili93xx_set_foreground_color(COLOR_BLACK);
  401854:	2000      	movs	r0, #0
  401856:	4b15      	ldr	r3, [pc, #84]	; (4018ac <main+0xdc>)
  401858:	4798      	blx	r3
	ili93xx_draw_string(10, 20, (uint8_t *)"Aula - ADC");
  40185a:	4a15      	ldr	r2, [pc, #84]	; (4018b0 <main+0xe0>)
  40185c:	2114      	movs	r1, #20
  40185e:	200a      	movs	r0, #10
  401860:	4b14      	ldr	r3, [pc, #80]	; (4018b4 <main+0xe4>)
  401862:	4798      	blx	r3
  401864:	e7fe      	b.n	401864 <main+0x94>
  401866:	bf00      	nop
  401868:	00400b79 	.word	0x00400b79
  40186c:	00400bdd 	.word	0x00400bdd
  401870:	0040161d 	.word	0x0040161d
  401874:	004016dd 	.word	0x004016dd
  401878:	0040127d 	.word	0x0040127d
  40187c:	07270e00 	.word	0x07270e00
  401880:	00400ab5 	.word	0x00400ab5
  401884:	40010000 	.word	0x40010000
  401888:	00400a7d 	.word	0x00400a7d
  40188c:	00408640 	.word	0x00408640
  401890:	00401909 	.word	0x00401909
  401894:	00408660 	.word	0x00408660
  401898:	00400a9d 	.word	0x00400a9d
  40189c:	e000e100 	.word	0xe000e100
  4018a0:	00400aa5 	.word	0x00400aa5
  4018a4:	00400a95 	.word	0x00400a95
  4018a8:	00401749 	.word	0x00401749
  4018ac:	00400439 	.word	0x00400439
  4018b0:	00408670 	.word	0x00408670
  4018b4:	00400941 	.word	0x00400941

004018b8 <__libc_init_array>:
  4018b8:	b570      	push	{r4, r5, r6, lr}
  4018ba:	4e0f      	ldr	r6, [pc, #60]	; (4018f8 <__libc_init_array+0x40>)
  4018bc:	4d0f      	ldr	r5, [pc, #60]	; (4018fc <__libc_init_array+0x44>)
  4018be:	1b76      	subs	r6, r6, r5
  4018c0:	10b6      	asrs	r6, r6, #2
  4018c2:	bf18      	it	ne
  4018c4:	2400      	movne	r4, #0
  4018c6:	d005      	beq.n	4018d4 <__libc_init_array+0x1c>
  4018c8:	3401      	adds	r4, #1
  4018ca:	f855 3b04 	ldr.w	r3, [r5], #4
  4018ce:	4798      	blx	r3
  4018d0:	42a6      	cmp	r6, r4
  4018d2:	d1f9      	bne.n	4018c8 <__libc_init_array+0x10>
  4018d4:	4e0a      	ldr	r6, [pc, #40]	; (401900 <__libc_init_array+0x48>)
  4018d6:	4d0b      	ldr	r5, [pc, #44]	; (401904 <__libc_init_array+0x4c>)
  4018d8:	1b76      	subs	r6, r6, r5
  4018da:	f006 ffa3 	bl	408824 <_init>
  4018de:	10b6      	asrs	r6, r6, #2
  4018e0:	bf18      	it	ne
  4018e2:	2400      	movne	r4, #0
  4018e4:	d006      	beq.n	4018f4 <__libc_init_array+0x3c>
  4018e6:	3401      	adds	r4, #1
  4018e8:	f855 3b04 	ldr.w	r3, [r5], #4
  4018ec:	4798      	blx	r3
  4018ee:	42a6      	cmp	r6, r4
  4018f0:	d1f9      	bne.n	4018e6 <__libc_init_array+0x2e>
  4018f2:	bd70      	pop	{r4, r5, r6, pc}
  4018f4:	bd70      	pop	{r4, r5, r6, pc}
  4018f6:	bf00      	nop
  4018f8:	00408830 	.word	0x00408830
  4018fc:	00408830 	.word	0x00408830
  401900:	00408838 	.word	0x00408838
  401904:	00408830 	.word	0x00408830

00401908 <iprintf>:
  401908:	b40f      	push	{r0, r1, r2, r3}
  40190a:	b500      	push	{lr}
  40190c:	4907      	ldr	r1, [pc, #28]	; (40192c <iprintf+0x24>)
  40190e:	b083      	sub	sp, #12
  401910:	ab04      	add	r3, sp, #16
  401912:	6808      	ldr	r0, [r1, #0]
  401914:	f853 2b04 	ldr.w	r2, [r3], #4
  401918:	6881      	ldr	r1, [r0, #8]
  40191a:	9301      	str	r3, [sp, #4]
  40191c:	f001 fc88 	bl	403230 <_vfiprintf_r>
  401920:	b003      	add	sp, #12
  401922:	f85d eb04 	ldr.w	lr, [sp], #4
  401926:	b004      	add	sp, #16
  401928:	4770      	bx	lr
  40192a:	bf00      	nop
  40192c:	20000438 	.word	0x20000438

00401930 <memset>:
  401930:	b470      	push	{r4, r5, r6}
  401932:	0784      	lsls	r4, r0, #30
  401934:	d046      	beq.n	4019c4 <memset+0x94>
  401936:	1e54      	subs	r4, r2, #1
  401938:	2a00      	cmp	r2, #0
  40193a:	d041      	beq.n	4019c0 <memset+0x90>
  40193c:	b2cd      	uxtb	r5, r1
  40193e:	4603      	mov	r3, r0
  401940:	e002      	b.n	401948 <memset+0x18>
  401942:	1e62      	subs	r2, r4, #1
  401944:	b3e4      	cbz	r4, 4019c0 <memset+0x90>
  401946:	4614      	mov	r4, r2
  401948:	f803 5b01 	strb.w	r5, [r3], #1
  40194c:	079a      	lsls	r2, r3, #30
  40194e:	d1f8      	bne.n	401942 <memset+0x12>
  401950:	2c03      	cmp	r4, #3
  401952:	d92e      	bls.n	4019b2 <memset+0x82>
  401954:	b2cd      	uxtb	r5, r1
  401956:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40195a:	2c0f      	cmp	r4, #15
  40195c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401960:	d919      	bls.n	401996 <memset+0x66>
  401962:	f103 0210 	add.w	r2, r3, #16
  401966:	4626      	mov	r6, r4
  401968:	3e10      	subs	r6, #16
  40196a:	2e0f      	cmp	r6, #15
  40196c:	f842 5c10 	str.w	r5, [r2, #-16]
  401970:	f842 5c0c 	str.w	r5, [r2, #-12]
  401974:	f842 5c08 	str.w	r5, [r2, #-8]
  401978:	f842 5c04 	str.w	r5, [r2, #-4]
  40197c:	f102 0210 	add.w	r2, r2, #16
  401980:	d8f2      	bhi.n	401968 <memset+0x38>
  401982:	f1a4 0210 	sub.w	r2, r4, #16
  401986:	f022 020f 	bic.w	r2, r2, #15
  40198a:	f004 040f 	and.w	r4, r4, #15
  40198e:	3210      	adds	r2, #16
  401990:	2c03      	cmp	r4, #3
  401992:	4413      	add	r3, r2
  401994:	d90d      	bls.n	4019b2 <memset+0x82>
  401996:	461e      	mov	r6, r3
  401998:	4622      	mov	r2, r4
  40199a:	3a04      	subs	r2, #4
  40199c:	2a03      	cmp	r2, #3
  40199e:	f846 5b04 	str.w	r5, [r6], #4
  4019a2:	d8fa      	bhi.n	40199a <memset+0x6a>
  4019a4:	1f22      	subs	r2, r4, #4
  4019a6:	f022 0203 	bic.w	r2, r2, #3
  4019aa:	3204      	adds	r2, #4
  4019ac:	4413      	add	r3, r2
  4019ae:	f004 0403 	and.w	r4, r4, #3
  4019b2:	b12c      	cbz	r4, 4019c0 <memset+0x90>
  4019b4:	b2c9      	uxtb	r1, r1
  4019b6:	441c      	add	r4, r3
  4019b8:	f803 1b01 	strb.w	r1, [r3], #1
  4019bc:	42a3      	cmp	r3, r4
  4019be:	d1fb      	bne.n	4019b8 <memset+0x88>
  4019c0:	bc70      	pop	{r4, r5, r6}
  4019c2:	4770      	bx	lr
  4019c4:	4614      	mov	r4, r2
  4019c6:	4603      	mov	r3, r0
  4019c8:	e7c2      	b.n	401950 <memset+0x20>
  4019ca:	bf00      	nop

004019cc <sprintf>:
  4019cc:	b40e      	push	{r1, r2, r3}
  4019ce:	b5f0      	push	{r4, r5, r6, r7, lr}
  4019d0:	b09c      	sub	sp, #112	; 0x70
  4019d2:	ab21      	add	r3, sp, #132	; 0x84
  4019d4:	490f      	ldr	r1, [pc, #60]	; (401a14 <sprintf+0x48>)
  4019d6:	f853 2b04 	ldr.w	r2, [r3], #4
  4019da:	9301      	str	r3, [sp, #4]
  4019dc:	4605      	mov	r5, r0
  4019de:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  4019e2:	6808      	ldr	r0, [r1, #0]
  4019e4:	9502      	str	r5, [sp, #8]
  4019e6:	f44f 7702 	mov.w	r7, #520	; 0x208
  4019ea:	f64f 76ff 	movw	r6, #65535	; 0xffff
  4019ee:	a902      	add	r1, sp, #8
  4019f0:	9506      	str	r5, [sp, #24]
  4019f2:	f8ad 7014 	strh.w	r7, [sp, #20]
  4019f6:	9404      	str	r4, [sp, #16]
  4019f8:	9407      	str	r4, [sp, #28]
  4019fa:	f8ad 6016 	strh.w	r6, [sp, #22]
  4019fe:	f000 f88d 	bl	401b1c <_svfprintf_r>
  401a02:	9b02      	ldr	r3, [sp, #8]
  401a04:	2200      	movs	r2, #0
  401a06:	701a      	strb	r2, [r3, #0]
  401a08:	b01c      	add	sp, #112	; 0x70
  401a0a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  401a0e:	b003      	add	sp, #12
  401a10:	4770      	bx	lr
  401a12:	bf00      	nop
  401a14:	20000438 	.word	0x20000438
	...

00401a40 <strlen>:
  401a40:	f890 f000 	pld	[r0]
  401a44:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  401a48:	f020 0107 	bic.w	r1, r0, #7
  401a4c:	f06f 0c00 	mvn.w	ip, #0
  401a50:	f010 0407 	ands.w	r4, r0, #7
  401a54:	f891 f020 	pld	[r1, #32]
  401a58:	f040 8049 	bne.w	401aee <strlen+0xae>
  401a5c:	f04f 0400 	mov.w	r4, #0
  401a60:	f06f 0007 	mvn.w	r0, #7
  401a64:	e9d1 2300 	ldrd	r2, r3, [r1]
  401a68:	f891 f040 	pld	[r1, #64]	; 0x40
  401a6c:	f100 0008 	add.w	r0, r0, #8
  401a70:	fa82 f24c 	uadd8	r2, r2, ip
  401a74:	faa4 f28c 	sel	r2, r4, ip
  401a78:	fa83 f34c 	uadd8	r3, r3, ip
  401a7c:	faa2 f38c 	sel	r3, r2, ip
  401a80:	bb4b      	cbnz	r3, 401ad6 <strlen+0x96>
  401a82:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  401a86:	fa82 f24c 	uadd8	r2, r2, ip
  401a8a:	f100 0008 	add.w	r0, r0, #8
  401a8e:	faa4 f28c 	sel	r2, r4, ip
  401a92:	fa83 f34c 	uadd8	r3, r3, ip
  401a96:	faa2 f38c 	sel	r3, r2, ip
  401a9a:	b9e3      	cbnz	r3, 401ad6 <strlen+0x96>
  401a9c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  401aa0:	fa82 f24c 	uadd8	r2, r2, ip
  401aa4:	f100 0008 	add.w	r0, r0, #8
  401aa8:	faa4 f28c 	sel	r2, r4, ip
  401aac:	fa83 f34c 	uadd8	r3, r3, ip
  401ab0:	faa2 f38c 	sel	r3, r2, ip
  401ab4:	b97b      	cbnz	r3, 401ad6 <strlen+0x96>
  401ab6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  401aba:	f101 0120 	add.w	r1, r1, #32
  401abe:	fa82 f24c 	uadd8	r2, r2, ip
  401ac2:	f100 0008 	add.w	r0, r0, #8
  401ac6:	faa4 f28c 	sel	r2, r4, ip
  401aca:	fa83 f34c 	uadd8	r3, r3, ip
  401ace:	faa2 f38c 	sel	r3, r2, ip
  401ad2:	2b00      	cmp	r3, #0
  401ad4:	d0c6      	beq.n	401a64 <strlen+0x24>
  401ad6:	2a00      	cmp	r2, #0
  401ad8:	bf04      	itt	eq
  401ada:	3004      	addeq	r0, #4
  401adc:	461a      	moveq	r2, r3
  401ade:	ba12      	rev	r2, r2
  401ae0:	fab2 f282 	clz	r2, r2
  401ae4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  401ae8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  401aec:	4770      	bx	lr
  401aee:	e9d1 2300 	ldrd	r2, r3, [r1]
  401af2:	f004 0503 	and.w	r5, r4, #3
  401af6:	f1c4 0000 	rsb	r0, r4, #0
  401afa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  401afe:	f014 0f04 	tst.w	r4, #4
  401b02:	f891 f040 	pld	[r1, #64]	; 0x40
  401b06:	fa0c f505 	lsl.w	r5, ip, r5
  401b0a:	ea62 0205 	orn	r2, r2, r5
  401b0e:	bf1c      	itt	ne
  401b10:	ea63 0305 	ornne	r3, r3, r5
  401b14:	4662      	movne	r2, ip
  401b16:	f04f 0400 	mov.w	r4, #0
  401b1a:	e7a9      	b.n	401a70 <strlen+0x30>

00401b1c <_svfprintf_r>:
  401b1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401b20:	b0c1      	sub	sp, #260	; 0x104
  401b22:	460c      	mov	r4, r1
  401b24:	9109      	str	r1, [sp, #36]	; 0x24
  401b26:	4615      	mov	r5, r2
  401b28:	930e      	str	r3, [sp, #56]	; 0x38
  401b2a:	900a      	str	r0, [sp, #40]	; 0x28
  401b2c:	f003 ff88 	bl	405a40 <_localeconv_r>
  401b30:	6803      	ldr	r3, [r0, #0]
  401b32:	9317      	str	r3, [sp, #92]	; 0x5c
  401b34:	4618      	mov	r0, r3
  401b36:	f7ff ff83 	bl	401a40 <strlen>
  401b3a:	89a3      	ldrh	r3, [r4, #12]
  401b3c:	9016      	str	r0, [sp, #88]	; 0x58
  401b3e:	061e      	lsls	r6, r3, #24
  401b40:	d503      	bpl.n	401b4a <_svfprintf_r+0x2e>
  401b42:	6923      	ldr	r3, [r4, #16]
  401b44:	2b00      	cmp	r3, #0
  401b46:	f001 8119 	beq.w	402d7c <_svfprintf_r+0x1260>
  401b4a:	2300      	movs	r3, #0
  401b4c:	461a      	mov	r2, r3
  401b4e:	9312      	str	r3, [sp, #72]	; 0x48
  401b50:	9325      	str	r3, [sp, #148]	; 0x94
  401b52:	9324      	str	r3, [sp, #144]	; 0x90
  401b54:	9319      	str	r3, [sp, #100]	; 0x64
  401b56:	930b      	str	r3, [sp, #44]	; 0x2c
  401b58:	f8df a464 	ldr.w	sl, [pc, #1124]	; 401fc0 <_svfprintf_r+0x4a4>
  401b5c:	9214      	str	r2, [sp, #80]	; 0x50
  401b5e:	ab30      	add	r3, sp, #192	; 0xc0
  401b60:	9323      	str	r3, [sp, #140]	; 0x8c
  401b62:	4699      	mov	r9, r3
  401b64:	9215      	str	r2, [sp, #84]	; 0x54
  401b66:	46a8      	mov	r8, r5
  401b68:	f898 3000 	ldrb.w	r3, [r8]
  401b6c:	4644      	mov	r4, r8
  401b6e:	b1eb      	cbz	r3, 401bac <_svfprintf_r+0x90>
  401b70:	2b25      	cmp	r3, #37	; 0x25
  401b72:	d102      	bne.n	401b7a <_svfprintf_r+0x5e>
  401b74:	e01a      	b.n	401bac <_svfprintf_r+0x90>
  401b76:	2b25      	cmp	r3, #37	; 0x25
  401b78:	d003      	beq.n	401b82 <_svfprintf_r+0x66>
  401b7a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  401b7e:	2b00      	cmp	r3, #0
  401b80:	d1f9      	bne.n	401b76 <_svfprintf_r+0x5a>
  401b82:	ebc8 0504 	rsb	r5, r8, r4
  401b86:	b18d      	cbz	r5, 401bac <_svfprintf_r+0x90>
  401b88:	9b24      	ldr	r3, [sp, #144]	; 0x90
  401b8a:	9a25      	ldr	r2, [sp, #148]	; 0x94
  401b8c:	f8c9 8000 	str.w	r8, [r9]
  401b90:	3301      	adds	r3, #1
  401b92:	442a      	add	r2, r5
  401b94:	2b07      	cmp	r3, #7
  401b96:	f8c9 5004 	str.w	r5, [r9, #4]
  401b9a:	9225      	str	r2, [sp, #148]	; 0x94
  401b9c:	9324      	str	r3, [sp, #144]	; 0x90
  401b9e:	f300 80a6 	bgt.w	401cee <_svfprintf_r+0x1d2>
  401ba2:	f109 0908 	add.w	r9, r9, #8
  401ba6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  401ba8:	442b      	add	r3, r5
  401baa:	930b      	str	r3, [sp, #44]	; 0x2c
  401bac:	7823      	ldrb	r3, [r4, #0]
  401bae:	2b00      	cmp	r3, #0
  401bb0:	f000 80a6 	beq.w	401d00 <_svfprintf_r+0x1e4>
  401bb4:	2300      	movs	r3, #0
  401bb6:	461a      	mov	r2, r3
  401bb8:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  401bbc:	4619      	mov	r1, r3
  401bbe:	930c      	str	r3, [sp, #48]	; 0x30
  401bc0:	9307      	str	r3, [sp, #28]
  401bc2:	f04f 3bff 	mov.w	fp, #4294967295
  401bc6:	7863      	ldrb	r3, [r4, #1]
  401bc8:	f104 0801 	add.w	r8, r4, #1
  401bcc:	465d      	mov	r5, fp
  401bce:	f108 0801 	add.w	r8, r8, #1
  401bd2:	f1a3 0020 	sub.w	r0, r3, #32
  401bd6:	2858      	cmp	r0, #88	; 0x58
  401bd8:	f200 8425 	bhi.w	402426 <_svfprintf_r+0x90a>
  401bdc:	e8df f010 	tbh	[pc, r0, lsl #1]
  401be0:	04230388 	.word	0x04230388
  401be4:	03900423 	.word	0x03900423
  401be8:	04230423 	.word	0x04230423
  401bec:	04230423 	.word	0x04230423
  401bf0:	04230423 	.word	0x04230423
  401bf4:	03a50397 	.word	0x03a50397
  401bf8:	005d0423 	.word	0x005d0423
  401bfc:	042300e2 	.word	0x042300e2
  401c00:	010500fe 	.word	0x010500fe
  401c04:	01050105 	.word	0x01050105
  401c08:	01050105 	.word	0x01050105
  401c0c:	01050105 	.word	0x01050105
  401c10:	01050105 	.word	0x01050105
  401c14:	04230423 	.word	0x04230423
  401c18:	04230423 	.word	0x04230423
  401c1c:	04230423 	.word	0x04230423
  401c20:	04230423 	.word	0x04230423
  401c24:	04230423 	.word	0x04230423
  401c28:	02810115 	.word	0x02810115
  401c2c:	02810423 	.word	0x02810423
  401c30:	04230423 	.word	0x04230423
  401c34:	04230423 	.word	0x04230423
  401c38:	042302c6 	.word	0x042302c6
  401c3c:	02cd0423 	.word	0x02cd0423
  401c40:	04230423 	.word	0x04230423
  401c44:	04230423 	.word	0x04230423
  401c48:	02f70423 	.word	0x02f70423
  401c4c:	04230423 	.word	0x04230423
  401c50:	04230325 	.word	0x04230325
  401c54:	04230423 	.word	0x04230423
  401c58:	04230423 	.word	0x04230423
  401c5c:	04230423 	.word	0x04230423
  401c60:	04230423 	.word	0x04230423
  401c64:	03660423 	.word	0x03660423
  401c68:	02810379 	.word	0x02810379
  401c6c:	02810281 	.word	0x02810281
  401c70:	03790381 	.word	0x03790381
  401c74:	04230423 	.word	0x04230423
  401c78:	042303d1 	.word	0x042303d1
  401c7c:	00a303db 	.word	0x00a303db
  401c80:	03ee0064 	.word	0x03ee0064
  401c84:	03f50423 	.word	0x03f50423
  401c88:	03aa0423 	.word	0x03aa0423
  401c8c:	04230423 	.word	0x04230423
  401c90:	03bc      	.short	0x03bc
  401c92:	980c      	ldr	r0, [sp, #48]	; 0x30
  401c94:	930e      	str	r3, [sp, #56]	; 0x38
  401c96:	4240      	negs	r0, r0
  401c98:	900c      	str	r0, [sp, #48]	; 0x30
  401c9a:	9b07      	ldr	r3, [sp, #28]
  401c9c:	f043 0304 	orr.w	r3, r3, #4
  401ca0:	9307      	str	r3, [sp, #28]
  401ca2:	f898 3000 	ldrb.w	r3, [r8]
  401ca6:	e792      	b.n	401bce <_svfprintf_r+0xb2>
  401ca8:	980e      	ldr	r0, [sp, #56]	; 0x38
  401caa:	46ab      	mov	fp, r5
  401cac:	2100      	movs	r1, #0
  401cae:	6804      	ldr	r4, [r0, #0]
  401cb0:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  401cb4:	1d07      	adds	r7, r0, #4
  401cb6:	9807      	ldr	r0, [sp, #28]
  401cb8:	2330      	movs	r3, #48	; 0x30
  401cba:	2278      	movs	r2, #120	; 0x78
  401cbc:	458b      	cmp	fp, r1
  401cbe:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  401cc2:	f04f 0500 	mov.w	r5, #0
  401cc6:	f88d 2071 	strb.w	r2, [sp, #113]	; 0x71
  401cca:	f040 0302 	orr.w	r3, r0, #2
  401cce:	f2c0 83c7 	blt.w	402460 <_svfprintf_r+0x944>
  401cd2:	f020 0380 	bic.w	r3, r0, #128	; 0x80
  401cd6:	f043 0302 	orr.w	r3, r3, #2
  401cda:	9307      	str	r3, [sp, #28]
  401cdc:	ea54 0305 	orrs.w	r3, r4, r5
  401ce0:	970e      	str	r7, [sp, #56]	; 0x38
  401ce2:	f000 8393 	beq.w	40240c <_svfprintf_r+0x8f0>
  401ce6:	460f      	mov	r7, r1
  401ce8:	9211      	str	r2, [sp, #68]	; 0x44
  401cea:	48b3      	ldr	r0, [pc, #716]	; (401fb8 <_svfprintf_r+0x49c>)
  401cec:	e2ce      	b.n	40228c <_svfprintf_r+0x770>
  401cee:	aa23      	add	r2, sp, #140	; 0x8c
  401cf0:	9909      	ldr	r1, [sp, #36]	; 0x24
  401cf2:	980a      	ldr	r0, [sp, #40]	; 0x28
  401cf4:	f005 f87a 	bl	406dec <__ssprint_r>
  401cf8:	b948      	cbnz	r0, 401d0e <_svfprintf_r+0x1f2>
  401cfa:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  401cfe:	e752      	b.n	401ba6 <_svfprintf_r+0x8a>
  401d00:	9b25      	ldr	r3, [sp, #148]	; 0x94
  401d02:	b123      	cbz	r3, 401d0e <_svfprintf_r+0x1f2>
  401d04:	980a      	ldr	r0, [sp, #40]	; 0x28
  401d06:	9909      	ldr	r1, [sp, #36]	; 0x24
  401d08:	aa23      	add	r2, sp, #140	; 0x8c
  401d0a:	f005 f86f 	bl	406dec <__ssprint_r>
  401d0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401d10:	899b      	ldrh	r3, [r3, #12]
  401d12:	f013 0f40 	tst.w	r3, #64	; 0x40
  401d16:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  401d18:	bf18      	it	ne
  401d1a:	f04f 33ff 	movne.w	r3, #4294967295
  401d1e:	4618      	mov	r0, r3
  401d20:	b041      	add	sp, #260	; 0x104
  401d22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401d26:	9311      	str	r3, [sp, #68]	; 0x44
  401d28:	46ab      	mov	fp, r5
  401d2a:	2a00      	cmp	r2, #0
  401d2c:	f041 8223 	bne.w	403176 <_svfprintf_r+0x165a>
  401d30:	9a07      	ldr	r2, [sp, #28]
  401d32:	f012 0320 	ands.w	r3, r2, #32
  401d36:	f000 822e 	beq.w	402196 <_svfprintf_r+0x67a>
  401d3a:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  401d3c:	3707      	adds	r7, #7
  401d3e:	f027 0307 	bic.w	r3, r7, #7
  401d42:	2700      	movs	r7, #0
  401d44:	f103 0108 	add.w	r1, r3, #8
  401d48:	45bb      	cmp	fp, r7
  401d4a:	910e      	str	r1, [sp, #56]	; 0x38
  401d4c:	e9d3 4500 	ldrd	r4, r5, [r3]
  401d50:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  401d54:	f2c0 8752 	blt.w	402bfc <_svfprintf_r+0x10e0>
  401d58:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  401d5c:	9307      	str	r3, [sp, #28]
  401d5e:	ea54 0305 	orrs.w	r3, r4, r5
  401d62:	f000 8375 	beq.w	402450 <_svfprintf_r+0x934>
  401d66:	ae30      	add	r6, sp, #192	; 0xc0
  401d68:	08e2      	lsrs	r2, r4, #3
  401d6a:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  401d6e:	08e9      	lsrs	r1, r5, #3
  401d70:	f004 0307 	and.w	r3, r4, #7
  401d74:	460d      	mov	r5, r1
  401d76:	4614      	mov	r4, r2
  401d78:	3330      	adds	r3, #48	; 0x30
  401d7a:	ea54 0205 	orrs.w	r2, r4, r5
  401d7e:	f806 3d01 	strb.w	r3, [r6, #-1]!
  401d82:	d1f1      	bne.n	401d68 <_svfprintf_r+0x24c>
  401d84:	9a07      	ldr	r2, [sp, #28]
  401d86:	07d1      	lsls	r1, r2, #31
  401d88:	f140 8084 	bpl.w	401e94 <_svfprintf_r+0x378>
  401d8c:	2b30      	cmp	r3, #48	; 0x30
  401d8e:	f000 8081 	beq.w	401e94 <_svfprintf_r+0x378>
  401d92:	2230      	movs	r2, #48	; 0x30
  401d94:	1e73      	subs	r3, r6, #1
  401d96:	f806 2c01 	strb.w	r2, [r6, #-1]
  401d9a:	aa30      	add	r2, sp, #192	; 0xc0
  401d9c:	1ad2      	subs	r2, r2, r3
  401d9e:	920d      	str	r2, [sp, #52]	; 0x34
  401da0:	461e      	mov	r6, r3
  401da2:	e07a      	b.n	401e9a <_svfprintf_r+0x37e>
  401da4:	f898 3000 	ldrb.w	r3, [r8]
  401da8:	2b2a      	cmp	r3, #42	; 0x2a
  401daa:	f108 0401 	add.w	r4, r8, #1
  401dae:	f001 81b1 	beq.w	403114 <_svfprintf_r+0x15f8>
  401db2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  401db6:	2809      	cmp	r0, #9
  401db8:	bf98      	it	ls
  401dba:	2500      	movls	r5, #0
  401dbc:	f201 8164 	bhi.w	403088 <_svfprintf_r+0x156c>
  401dc0:	f814 3b01 	ldrb.w	r3, [r4], #1
  401dc4:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  401dc8:	eb00 0545 	add.w	r5, r0, r5, lsl #1
  401dcc:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  401dd0:	2809      	cmp	r0, #9
  401dd2:	d9f5      	bls.n	401dc0 <_svfprintf_r+0x2a4>
  401dd4:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
  401dd8:	46a0      	mov	r8, r4
  401dda:	e6fa      	b.n	401bd2 <_svfprintf_r+0xb6>
  401ddc:	9b07      	ldr	r3, [sp, #28]
  401dde:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401de2:	9307      	str	r3, [sp, #28]
  401de4:	f898 3000 	ldrb.w	r3, [r8]
  401de8:	e6f1      	b.n	401bce <_svfprintf_r+0xb2>
  401dea:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  401dee:	2300      	movs	r3, #0
  401df0:	461c      	mov	r4, r3
  401df2:	f818 3b01 	ldrb.w	r3, [r8], #1
  401df6:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  401dfa:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  401dfe:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  401e02:	2809      	cmp	r0, #9
  401e04:	d9f5      	bls.n	401df2 <_svfprintf_r+0x2d6>
  401e06:	940c      	str	r4, [sp, #48]	; 0x30
  401e08:	e6e3      	b.n	401bd2 <_svfprintf_r+0xb6>
  401e0a:	9311      	str	r3, [sp, #68]	; 0x44
  401e0c:	46ab      	mov	fp, r5
  401e0e:	2a00      	cmp	r2, #0
  401e10:	f041 81c9 	bne.w	4031a6 <_svfprintf_r+0x168a>
  401e14:	9b07      	ldr	r3, [sp, #28]
  401e16:	f043 0310 	orr.w	r3, r3, #16
  401e1a:	9307      	str	r3, [sp, #28]
  401e1c:	9b07      	ldr	r3, [sp, #28]
  401e1e:	0698      	lsls	r0, r3, #26
  401e20:	f140 8530 	bpl.w	402884 <_svfprintf_r+0xd68>
  401e24:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  401e26:	3707      	adds	r7, #7
  401e28:	f027 0707 	bic.w	r7, r7, #7
  401e2c:	e9d7 2300 	ldrd	r2, r3, [r7]
  401e30:	f107 0108 	add.w	r1, r7, #8
  401e34:	910e      	str	r1, [sp, #56]	; 0x38
  401e36:	4614      	mov	r4, r2
  401e38:	461d      	mov	r5, r3
  401e3a:	2a00      	cmp	r2, #0
  401e3c:	f173 0300 	sbcs.w	r3, r3, #0
  401e40:	f2c0 855b 	blt.w	4028fa <_svfprintf_r+0xdde>
  401e44:	f1bb 0f00 	cmp.w	fp, #0
  401e48:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  401e4c:	f2c0 8538 	blt.w	4028c0 <_svfprintf_r+0xda4>
  401e50:	9b07      	ldr	r3, [sp, #28]
  401e52:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  401e56:	9307      	str	r3, [sp, #28]
  401e58:	ea54 0305 	orrs.w	r3, r4, r5
  401e5c:	f000 81db 	beq.w	402216 <_svfprintf_r+0x6fa>
  401e60:	2d00      	cmp	r5, #0
  401e62:	bf08      	it	eq
  401e64:	2c0a      	cmpeq	r4, #10
  401e66:	f0c0 81db 	bcc.w	402220 <_svfprintf_r+0x704>
  401e6a:	ae30      	add	r6, sp, #192	; 0xc0
  401e6c:	4620      	mov	r0, r4
  401e6e:	4629      	mov	r1, r5
  401e70:	220a      	movs	r2, #10
  401e72:	2300      	movs	r3, #0
  401e74:	f005 fe96 	bl	407ba4 <__aeabi_uldivmod>
  401e78:	3230      	adds	r2, #48	; 0x30
  401e7a:	f806 2d01 	strb.w	r2, [r6, #-1]!
  401e7e:	4620      	mov	r0, r4
  401e80:	4629      	mov	r1, r5
  401e82:	2300      	movs	r3, #0
  401e84:	220a      	movs	r2, #10
  401e86:	f005 fe8d 	bl	407ba4 <__aeabi_uldivmod>
  401e8a:	4604      	mov	r4, r0
  401e8c:	460d      	mov	r5, r1
  401e8e:	ea54 0305 	orrs.w	r3, r4, r5
  401e92:	d1eb      	bne.n	401e6c <_svfprintf_r+0x350>
  401e94:	ab30      	add	r3, sp, #192	; 0xc0
  401e96:	1b9b      	subs	r3, r3, r6
  401e98:	930d      	str	r3, [sp, #52]	; 0x34
  401e9a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  401e9c:	455b      	cmp	r3, fp
  401e9e:	bfb8      	it	lt
  401ea0:	465b      	movlt	r3, fp
  401ea2:	9308      	str	r3, [sp, #32]
  401ea4:	2300      	movs	r3, #0
  401ea6:	9313      	str	r3, [sp, #76]	; 0x4c
  401ea8:	b117      	cbz	r7, 401eb0 <_svfprintf_r+0x394>
  401eaa:	9b08      	ldr	r3, [sp, #32]
  401eac:	3301      	adds	r3, #1
  401eae:	9308      	str	r3, [sp, #32]
  401eb0:	9b07      	ldr	r3, [sp, #28]
  401eb2:	f013 0302 	ands.w	r3, r3, #2
  401eb6:	930f      	str	r3, [sp, #60]	; 0x3c
  401eb8:	d002      	beq.n	401ec0 <_svfprintf_r+0x3a4>
  401eba:	9b08      	ldr	r3, [sp, #32]
  401ebc:	3302      	adds	r3, #2
  401ebe:	9308      	str	r3, [sp, #32]
  401ec0:	9b07      	ldr	r3, [sp, #28]
  401ec2:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  401ec6:	9310      	str	r3, [sp, #64]	; 0x40
  401ec8:	f040 82d7 	bne.w	40247a <_svfprintf_r+0x95e>
  401ecc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  401ece:	9a08      	ldr	r2, [sp, #32]
  401ed0:	1a9d      	subs	r5, r3, r2
  401ed2:	2d00      	cmp	r5, #0
  401ed4:	f340 82d1 	ble.w	40247a <_svfprintf_r+0x95e>
  401ed8:	2d10      	cmp	r5, #16
  401eda:	9925      	ldr	r1, [sp, #148]	; 0x94
  401edc:	9a24      	ldr	r2, [sp, #144]	; 0x90
  401ede:	4f37      	ldr	r7, [pc, #220]	; (401fbc <_svfprintf_r+0x4a0>)
  401ee0:	dd27      	ble.n	401f32 <_svfprintf_r+0x416>
  401ee2:	9618      	str	r6, [sp, #96]	; 0x60
  401ee4:	4648      	mov	r0, r9
  401ee6:	2410      	movs	r4, #16
  401ee8:	46b9      	mov	r9, r7
  401eea:	9e09      	ldr	r6, [sp, #36]	; 0x24
  401eec:	462f      	mov	r7, r5
  401eee:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  401ef0:	e004      	b.n	401efc <_svfprintf_r+0x3e0>
  401ef2:	3f10      	subs	r7, #16
  401ef4:	2f10      	cmp	r7, #16
  401ef6:	f100 0008 	add.w	r0, r0, #8
  401efa:	dd16      	ble.n	401f2a <_svfprintf_r+0x40e>
  401efc:	3201      	adds	r2, #1
  401efe:	4b2f      	ldr	r3, [pc, #188]	; (401fbc <_svfprintf_r+0x4a0>)
  401f00:	9224      	str	r2, [sp, #144]	; 0x90
  401f02:	3110      	adds	r1, #16
  401f04:	2a07      	cmp	r2, #7
  401f06:	9125      	str	r1, [sp, #148]	; 0x94
  401f08:	e880 0018 	stmia.w	r0, {r3, r4}
  401f0c:	ddf1      	ble.n	401ef2 <_svfprintf_r+0x3d6>
  401f0e:	aa23      	add	r2, sp, #140	; 0x8c
  401f10:	4631      	mov	r1, r6
  401f12:	4628      	mov	r0, r5
  401f14:	f004 ff6a 	bl	406dec <__ssprint_r>
  401f18:	2800      	cmp	r0, #0
  401f1a:	f47f aef8 	bne.w	401d0e <_svfprintf_r+0x1f2>
  401f1e:	3f10      	subs	r7, #16
  401f20:	2f10      	cmp	r7, #16
  401f22:	9925      	ldr	r1, [sp, #148]	; 0x94
  401f24:	9a24      	ldr	r2, [sp, #144]	; 0x90
  401f26:	a830      	add	r0, sp, #192	; 0xc0
  401f28:	dce8      	bgt.n	401efc <_svfprintf_r+0x3e0>
  401f2a:	9e18      	ldr	r6, [sp, #96]	; 0x60
  401f2c:	463d      	mov	r5, r7
  401f2e:	464f      	mov	r7, r9
  401f30:	4681      	mov	r9, r0
  401f32:	3201      	adds	r2, #1
  401f34:	186c      	adds	r4, r5, r1
  401f36:	2a07      	cmp	r2, #7
  401f38:	9425      	str	r4, [sp, #148]	; 0x94
  401f3a:	9224      	str	r2, [sp, #144]	; 0x90
  401f3c:	f8c9 7000 	str.w	r7, [r9]
  401f40:	f8c9 5004 	str.w	r5, [r9, #4]
  401f44:	f300 8428 	bgt.w	402798 <_svfprintf_r+0xc7c>
  401f48:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  401f4c:	f109 0908 	add.w	r9, r9, #8
  401f50:	b177      	cbz	r7, 401f70 <_svfprintf_r+0x454>
  401f52:	9b24      	ldr	r3, [sp, #144]	; 0x90
  401f54:	3301      	adds	r3, #1
  401f56:	3401      	adds	r4, #1
  401f58:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  401f5c:	2201      	movs	r2, #1
  401f5e:	2b07      	cmp	r3, #7
  401f60:	9425      	str	r4, [sp, #148]	; 0x94
  401f62:	9324      	str	r3, [sp, #144]	; 0x90
  401f64:	e889 0006 	stmia.w	r9, {r1, r2}
  401f68:	f300 83a0 	bgt.w	4026ac <_svfprintf_r+0xb90>
  401f6c:	f109 0908 	add.w	r9, r9, #8
  401f70:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  401f72:	b16b      	cbz	r3, 401f90 <_svfprintf_r+0x474>
  401f74:	9b24      	ldr	r3, [sp, #144]	; 0x90
  401f76:	3301      	adds	r3, #1
  401f78:	3402      	adds	r4, #2
  401f7a:	a91c      	add	r1, sp, #112	; 0x70
  401f7c:	2202      	movs	r2, #2
  401f7e:	2b07      	cmp	r3, #7
  401f80:	9425      	str	r4, [sp, #148]	; 0x94
  401f82:	9324      	str	r3, [sp, #144]	; 0x90
  401f84:	e889 0006 	stmia.w	r9, {r1, r2}
  401f88:	f300 839c 	bgt.w	4026c4 <_svfprintf_r+0xba8>
  401f8c:	f109 0908 	add.w	r9, r9, #8
  401f90:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401f92:	2b80      	cmp	r3, #128	; 0x80
  401f94:	f000 82d5 	beq.w	402542 <_svfprintf_r+0xa26>
  401f98:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  401f9a:	ebc3 070b 	rsb	r7, r3, fp
  401f9e:	2f00      	cmp	r7, #0
  401fa0:	dd39      	ble.n	402016 <_svfprintf_r+0x4fa>
  401fa2:	4a07      	ldr	r2, [pc, #28]	; (401fc0 <_svfprintf_r+0x4a4>)
  401fa4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  401fa6:	920f      	str	r2, [sp, #60]	; 0x3c
  401fa8:	2f10      	cmp	r7, #16
  401faa:	dd28      	ble.n	401ffe <_svfprintf_r+0x4e2>
  401fac:	4622      	mov	r2, r4
  401fae:	f04f 0b10 	mov.w	fp, #16
  401fb2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  401fb4:	9c09      	ldr	r4, [sp, #36]	; 0x24
  401fb6:	e00a      	b.n	401fce <_svfprintf_r+0x4b2>
  401fb8:	004086b8 	.word	0x004086b8
  401fbc:	004086d8 	.word	0x004086d8
  401fc0:	00408684 	.word	0x00408684
  401fc4:	3f10      	subs	r7, #16
  401fc6:	2f10      	cmp	r7, #16
  401fc8:	f109 0908 	add.w	r9, r9, #8
  401fcc:	dd16      	ble.n	401ffc <_svfprintf_r+0x4e0>
  401fce:	3301      	adds	r3, #1
  401fd0:	3210      	adds	r2, #16
  401fd2:	2b07      	cmp	r3, #7
  401fd4:	9225      	str	r2, [sp, #148]	; 0x94
  401fd6:	9324      	str	r3, [sp, #144]	; 0x90
  401fd8:	e889 0c00 	stmia.w	r9, {sl, fp}
  401fdc:	ddf2      	ble.n	401fc4 <_svfprintf_r+0x4a8>
  401fde:	aa23      	add	r2, sp, #140	; 0x8c
  401fe0:	4621      	mov	r1, r4
  401fe2:	4628      	mov	r0, r5
  401fe4:	f004 ff02 	bl	406dec <__ssprint_r>
  401fe8:	2800      	cmp	r0, #0
  401fea:	f47f ae90 	bne.w	401d0e <_svfprintf_r+0x1f2>
  401fee:	3f10      	subs	r7, #16
  401ff0:	2f10      	cmp	r7, #16
  401ff2:	9a25      	ldr	r2, [sp, #148]	; 0x94
  401ff4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  401ff6:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  401ffa:	dce8      	bgt.n	401fce <_svfprintf_r+0x4b2>
  401ffc:	4614      	mov	r4, r2
  401ffe:	3301      	adds	r3, #1
  402000:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402002:	9324      	str	r3, [sp, #144]	; 0x90
  402004:	443c      	add	r4, r7
  402006:	2b07      	cmp	r3, #7
  402008:	9425      	str	r4, [sp, #148]	; 0x94
  40200a:	e889 0084 	stmia.w	r9, {r2, r7}
  40200e:	f300 8341 	bgt.w	402694 <_svfprintf_r+0xb78>
  402012:	f109 0908 	add.w	r9, r9, #8
  402016:	9b07      	ldr	r3, [sp, #28]
  402018:	05da      	lsls	r2, r3, #23
  40201a:	f100 8230 	bmi.w	40247e <_svfprintf_r+0x962>
  40201e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402020:	990d      	ldr	r1, [sp, #52]	; 0x34
  402022:	f8c9 6000 	str.w	r6, [r9]
  402026:	3301      	adds	r3, #1
  402028:	440c      	add	r4, r1
  40202a:	2b07      	cmp	r3, #7
  40202c:	9425      	str	r4, [sp, #148]	; 0x94
  40202e:	f8c9 1004 	str.w	r1, [r9, #4]
  402032:	9324      	str	r3, [sp, #144]	; 0x90
  402034:	f300 8318 	bgt.w	402668 <_svfprintf_r+0xb4c>
  402038:	f109 0908 	add.w	r9, r9, #8
  40203c:	9b07      	ldr	r3, [sp, #28]
  40203e:	0759      	lsls	r1, r3, #29
  402040:	d53f      	bpl.n	4020c2 <_svfprintf_r+0x5a6>
  402042:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402044:	9a08      	ldr	r2, [sp, #32]
  402046:	1a9d      	subs	r5, r3, r2
  402048:	2d00      	cmp	r5, #0
  40204a:	dd3a      	ble.n	4020c2 <_svfprintf_r+0x5a6>
  40204c:	2d10      	cmp	r5, #16
  40204e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402050:	4fbc      	ldr	r7, [pc, #752]	; (402344 <_svfprintf_r+0x828>)
  402052:	dd23      	ble.n	40209c <_svfprintf_r+0x580>
  402054:	4622      	mov	r2, r4
  402056:	2610      	movs	r6, #16
  402058:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40205c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40205e:	e004      	b.n	40206a <_svfprintf_r+0x54e>
  402060:	3d10      	subs	r5, #16
  402062:	2d10      	cmp	r5, #16
  402064:	f109 0908 	add.w	r9, r9, #8
  402068:	dd17      	ble.n	40209a <_svfprintf_r+0x57e>
  40206a:	3301      	adds	r3, #1
  40206c:	49b5      	ldr	r1, [pc, #724]	; (402344 <_svfprintf_r+0x828>)
  40206e:	9324      	str	r3, [sp, #144]	; 0x90
  402070:	3210      	adds	r2, #16
  402072:	2b07      	cmp	r3, #7
  402074:	9225      	str	r2, [sp, #148]	; 0x94
  402076:	e889 0042 	stmia.w	r9, {r1, r6}
  40207a:	ddf1      	ble.n	402060 <_svfprintf_r+0x544>
  40207c:	aa23      	add	r2, sp, #140	; 0x8c
  40207e:	4621      	mov	r1, r4
  402080:	4658      	mov	r0, fp
  402082:	f004 feb3 	bl	406dec <__ssprint_r>
  402086:	2800      	cmp	r0, #0
  402088:	f47f ae41 	bne.w	401d0e <_svfprintf_r+0x1f2>
  40208c:	3d10      	subs	r5, #16
  40208e:	2d10      	cmp	r5, #16
  402090:	9a25      	ldr	r2, [sp, #148]	; 0x94
  402092:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402094:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402098:	dce7      	bgt.n	40206a <_svfprintf_r+0x54e>
  40209a:	4614      	mov	r4, r2
  40209c:	3301      	adds	r3, #1
  40209e:	442c      	add	r4, r5
  4020a0:	2b07      	cmp	r3, #7
  4020a2:	9425      	str	r4, [sp, #148]	; 0x94
  4020a4:	9324      	str	r3, [sp, #144]	; 0x90
  4020a6:	f8c9 7000 	str.w	r7, [r9]
  4020aa:	f8c9 5004 	str.w	r5, [r9, #4]
  4020ae:	dd08      	ble.n	4020c2 <_svfprintf_r+0x5a6>
  4020b0:	aa23      	add	r2, sp, #140	; 0x8c
  4020b2:	9909      	ldr	r1, [sp, #36]	; 0x24
  4020b4:	980a      	ldr	r0, [sp, #40]	; 0x28
  4020b6:	f004 fe99 	bl	406dec <__ssprint_r>
  4020ba:	2800      	cmp	r0, #0
  4020bc:	f47f ae27 	bne.w	401d0e <_svfprintf_r+0x1f2>
  4020c0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4020c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4020c4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4020c6:	9908      	ldr	r1, [sp, #32]
  4020c8:	428a      	cmp	r2, r1
  4020ca:	bfac      	ite	ge
  4020cc:	189b      	addge	r3, r3, r2
  4020ce:	185b      	addlt	r3, r3, r1
  4020d0:	930b      	str	r3, [sp, #44]	; 0x2c
  4020d2:	2c00      	cmp	r4, #0
  4020d4:	f040 82d4 	bne.w	402680 <_svfprintf_r+0xb64>
  4020d8:	2300      	movs	r3, #0
  4020da:	9324      	str	r3, [sp, #144]	; 0x90
  4020dc:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4020e0:	e542      	b.n	401b68 <_svfprintf_r+0x4c>
  4020e2:	9311      	str	r3, [sp, #68]	; 0x44
  4020e4:	46ab      	mov	fp, r5
  4020e6:	2a00      	cmp	r2, #0
  4020e8:	f041 8059 	bne.w	40319e <_svfprintf_r+0x1682>
  4020ec:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  4020ee:	3707      	adds	r7, #7
  4020f0:	f027 0307 	bic.w	r3, r7, #7
  4020f4:	f103 0208 	add.w	r2, r3, #8
  4020f8:	920e      	str	r2, [sp, #56]	; 0x38
  4020fa:	681a      	ldr	r2, [r3, #0]
  4020fc:	9214      	str	r2, [sp, #80]	; 0x50
  4020fe:	685b      	ldr	r3, [r3, #4]
  402100:	9315      	str	r3, [sp, #84]	; 0x54
  402102:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402104:	9d14      	ldr	r5, [sp, #80]	; 0x50
  402106:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  40210a:	4628      	mov	r0, r5
  40210c:	4621      	mov	r1, r4
  40210e:	f04f 32ff 	mov.w	r2, #4294967295
  402112:	4b8d      	ldr	r3, [pc, #564]	; (402348 <_svfprintf_r+0x82c>)
  402114:	f005 fd08 	bl	407b28 <__aeabi_dcmpun>
  402118:	2800      	cmp	r0, #0
  40211a:	f040 84c1 	bne.w	402aa0 <_svfprintf_r+0xf84>
  40211e:	4628      	mov	r0, r5
  402120:	4621      	mov	r1, r4
  402122:	f04f 32ff 	mov.w	r2, #4294967295
  402126:	4b88      	ldr	r3, [pc, #544]	; (402348 <_svfprintf_r+0x82c>)
  402128:	f005 fce0 	bl	407aec <__aeabi_dcmple>
  40212c:	2800      	cmp	r0, #0
  40212e:	f040 84b7 	bne.w	402aa0 <_svfprintf_r+0xf84>
  402132:	9814      	ldr	r0, [sp, #80]	; 0x50
  402134:	9915      	ldr	r1, [sp, #84]	; 0x54
  402136:	2200      	movs	r2, #0
  402138:	2300      	movs	r3, #0
  40213a:	f005 fccd 	bl	407ad8 <__aeabi_dcmplt>
  40213e:	2800      	cmp	r0, #0
  402140:	f040 874b 	bne.w	402fda <_svfprintf_r+0x14be>
  402144:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  402148:	4e80      	ldr	r6, [pc, #512]	; (40234c <_svfprintf_r+0x830>)
  40214a:	4b81      	ldr	r3, [pc, #516]	; (402350 <_svfprintf_r+0x834>)
  40214c:	9907      	ldr	r1, [sp, #28]
  40214e:	f021 0180 	bic.w	r1, r1, #128	; 0x80
  402152:	9107      	str	r1, [sp, #28]
  402154:	9911      	ldr	r1, [sp, #68]	; 0x44
  402156:	2203      	movs	r2, #3
  402158:	f04f 0b00 	mov.w	fp, #0
  40215c:	9208      	str	r2, [sp, #32]
  40215e:	2947      	cmp	r1, #71	; 0x47
  402160:	bfd8      	it	le
  402162:	461e      	movle	r6, r3
  402164:	920d      	str	r2, [sp, #52]	; 0x34
  402166:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  40216a:	e69d      	b.n	401ea8 <_svfprintf_r+0x38c>
  40216c:	9b07      	ldr	r3, [sp, #28]
  40216e:	f043 0308 	orr.w	r3, r3, #8
  402172:	9307      	str	r3, [sp, #28]
  402174:	f898 3000 	ldrb.w	r3, [r8]
  402178:	e529      	b.n	401bce <_svfprintf_r+0xb2>
  40217a:	9311      	str	r3, [sp, #68]	; 0x44
  40217c:	46ab      	mov	fp, r5
  40217e:	2a00      	cmp	r2, #0
  402180:	f041 8009 	bne.w	403196 <_svfprintf_r+0x167a>
  402184:	9b07      	ldr	r3, [sp, #28]
  402186:	f043 0310 	orr.w	r3, r3, #16
  40218a:	9307      	str	r3, [sp, #28]
  40218c:	9a07      	ldr	r2, [sp, #28]
  40218e:	f012 0320 	ands.w	r3, r2, #32
  402192:	f47f add2 	bne.w	401d3a <_svfprintf_r+0x21e>
  402196:	9907      	ldr	r1, [sp, #28]
  402198:	f011 0210 	ands.w	r2, r1, #16
  40219c:	f000 8507 	beq.w	402bae <_svfprintf_r+0x1092>
  4021a0:	980e      	ldr	r0, [sp, #56]	; 0x38
  4021a2:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4021a6:	f1bb 0f00 	cmp.w	fp, #0
  4021aa:	6804      	ldr	r4, [r0, #0]
  4021ac:	f100 0704 	add.w	r7, r0, #4
  4021b0:	f04f 0500 	mov.w	r5, #0
  4021b4:	f2c0 8521 	blt.w	402bfa <_svfprintf_r+0x10de>
  4021b8:	460a      	mov	r2, r1
  4021ba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  4021be:	9207      	str	r2, [sp, #28]
  4021c0:	ea54 0205 	orrs.w	r2, r4, r5
  4021c4:	970e      	str	r7, [sp, #56]	; 0x38
  4021c6:	f000 8143 	beq.w	402450 <_svfprintf_r+0x934>
  4021ca:	461f      	mov	r7, r3
  4021cc:	e5cb      	b.n	401d66 <_svfprintf_r+0x24a>
  4021ce:	9311      	str	r3, [sp, #68]	; 0x44
  4021d0:	46ab      	mov	fp, r5
  4021d2:	2a00      	cmp	r2, #0
  4021d4:	f040 87d7 	bne.w	403186 <_svfprintf_r+0x166a>
  4021d8:	9b07      	ldr	r3, [sp, #28]
  4021da:	f043 0310 	orr.w	r3, r3, #16
  4021de:	9307      	str	r3, [sp, #28]
  4021e0:	9a07      	ldr	r2, [sp, #28]
  4021e2:	f012 0320 	ands.w	r3, r2, #32
  4021e6:	f000 8332 	beq.w	40284e <_svfprintf_r+0xd32>
  4021ea:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  4021ec:	3707      	adds	r7, #7
  4021ee:	f027 0307 	bic.w	r3, r7, #7
  4021f2:	2700      	movs	r7, #0
  4021f4:	f103 0108 	add.w	r1, r3, #8
  4021f8:	45bb      	cmp	fp, r7
  4021fa:	910e      	str	r1, [sp, #56]	; 0x38
  4021fc:	e9d3 4500 	ldrd	r4, r5, [r3]
  402200:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  402204:	f2c0 835c 	blt.w	4028c0 <_svfprintf_r+0xda4>
  402208:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  40220c:	9307      	str	r3, [sp, #28]
  40220e:	ea54 0305 	orrs.w	r3, r4, r5
  402212:	f47f ae25 	bne.w	401e60 <_svfprintf_r+0x344>
  402216:	f1bb 0f00 	cmp.w	fp, #0
  40221a:	f000 80fe 	beq.w	40241a <_svfprintf_r+0x8fe>
  40221e:	2400      	movs	r4, #0
  402220:	ae40      	add	r6, sp, #256	; 0x100
  402222:	3430      	adds	r4, #48	; 0x30
  402224:	f806 4d41 	strb.w	r4, [r6, #-65]!
  402228:	e634      	b.n	401e94 <_svfprintf_r+0x378>
  40222a:	9311      	str	r3, [sp, #68]	; 0x44
  40222c:	46ab      	mov	fp, r5
  40222e:	2a00      	cmp	r2, #0
  402230:	f040 87a5 	bne.w	40317e <_svfprintf_r+0x1662>
  402234:	9b07      	ldr	r3, [sp, #28]
  402236:	4847      	ldr	r0, [pc, #284]	; (402354 <_svfprintf_r+0x838>)
  402238:	069d      	lsls	r5, r3, #26
  40223a:	f140 8097 	bpl.w	40236c <_svfprintf_r+0x850>
  40223e:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  402240:	3707      	adds	r7, #7
  402242:	f027 0307 	bic.w	r3, r7, #7
  402246:	e9d3 4500 	ldrd	r4, r5, [r3]
  40224a:	f103 0208 	add.w	r2, r3, #8
  40224e:	920e      	str	r2, [sp, #56]	; 0x38
  402250:	9a07      	ldr	r2, [sp, #28]
  402252:	f012 0701 	ands.w	r7, r2, #1
  402256:	f000 8241 	beq.w	4026dc <_svfprintf_r+0xbc0>
  40225a:	ea54 0305 	orrs.w	r3, r4, r5
  40225e:	f000 84f5 	beq.w	402c4c <_svfprintf_r+0x1130>
  402262:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  402266:	f88d 2071 	strb.w	r2, [sp, #113]	; 0x71
  40226a:	2700      	movs	r7, #0
  40226c:	9a07      	ldr	r2, [sp, #28]
  40226e:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  402272:	2330      	movs	r3, #48	; 0x30
  402274:	45bb      	cmp	fp, r7
  402276:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  40227a:	f042 0302 	orr.w	r3, r2, #2
  40227e:	f2c0 86a9 	blt.w	402fd4 <_svfprintf_r+0x14b8>
  402282:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  402286:	f043 0302 	orr.w	r3, r3, #2
  40228a:	9307      	str	r3, [sp, #28]
  40228c:	ae30      	add	r6, sp, #192	; 0xc0
  40228e:	0923      	lsrs	r3, r4, #4
  402290:	f004 010f 	and.w	r1, r4, #15
  402294:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  402298:	092a      	lsrs	r2, r5, #4
  40229a:	461c      	mov	r4, r3
  40229c:	4615      	mov	r5, r2
  40229e:	5c43      	ldrb	r3, [r0, r1]
  4022a0:	f806 3d01 	strb.w	r3, [r6, #-1]!
  4022a4:	ea54 0305 	orrs.w	r3, r4, r5
  4022a8:	d1f1      	bne.n	40228e <_svfprintf_r+0x772>
  4022aa:	e5f3      	b.n	401e94 <_svfprintf_r+0x378>
  4022ac:	990e      	ldr	r1, [sp, #56]	; 0x38
  4022ae:	9311      	str	r3, [sp, #68]	; 0x44
  4022b0:	680a      	ldr	r2, [r1, #0]
  4022b2:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  4022b6:	2300      	movs	r3, #0
  4022b8:	460a      	mov	r2, r1
  4022ba:	461f      	mov	r7, r3
  4022bc:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4022c0:	3204      	adds	r2, #4
  4022c2:	2301      	movs	r3, #1
  4022c4:	9308      	str	r3, [sp, #32]
  4022c6:	46bb      	mov	fp, r7
  4022c8:	9713      	str	r7, [sp, #76]	; 0x4c
  4022ca:	920e      	str	r2, [sp, #56]	; 0x38
  4022cc:	930d      	str	r3, [sp, #52]	; 0x34
  4022ce:	ae26      	add	r6, sp, #152	; 0x98
  4022d0:	e5ee      	b.n	401eb0 <_svfprintf_r+0x394>
  4022d2:	9311      	str	r3, [sp, #68]	; 0x44
  4022d4:	46ab      	mov	fp, r5
  4022d6:	2a00      	cmp	r2, #0
  4022d8:	f43f ada0 	beq.w	401e1c <_svfprintf_r+0x300>
  4022dc:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4022e0:	e59c      	b.n	401e1c <_svfprintf_r+0x300>
  4022e2:	9b07      	ldr	r3, [sp, #28]
  4022e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4022e8:	9307      	str	r3, [sp, #28]
  4022ea:	f898 3000 	ldrb.w	r3, [r8]
  4022ee:	e46e      	b.n	401bce <_svfprintf_r+0xb2>
  4022f0:	f898 3000 	ldrb.w	r3, [r8]
  4022f4:	2900      	cmp	r1, #0
  4022f6:	f47f ac6a 	bne.w	401bce <_svfprintf_r+0xb2>
  4022fa:	2201      	movs	r2, #1
  4022fc:	2120      	movs	r1, #32
  4022fe:	e466      	b.n	401bce <_svfprintf_r+0xb2>
  402300:	9b07      	ldr	r3, [sp, #28]
  402302:	f043 0301 	orr.w	r3, r3, #1
  402306:	9307      	str	r3, [sp, #28]
  402308:	f898 3000 	ldrb.w	r3, [r8]
  40230c:	e45f      	b.n	401bce <_svfprintf_r+0xb2>
  40230e:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  402310:	6823      	ldr	r3, [r4, #0]
  402312:	930c      	str	r3, [sp, #48]	; 0x30
  402314:	4618      	mov	r0, r3
  402316:	2800      	cmp	r0, #0
  402318:	4623      	mov	r3, r4
  40231a:	f103 0304 	add.w	r3, r3, #4
  40231e:	f6ff acb8 	blt.w	401c92 <_svfprintf_r+0x176>
  402322:	930e      	str	r3, [sp, #56]	; 0x38
  402324:	f898 3000 	ldrb.w	r3, [r8]
  402328:	e451      	b.n	401bce <_svfprintf_r+0xb2>
  40232a:	f898 3000 	ldrb.w	r3, [r8]
  40232e:	2201      	movs	r2, #1
  402330:	212b      	movs	r1, #43	; 0x2b
  402332:	e44c      	b.n	401bce <_svfprintf_r+0xb2>
  402334:	9311      	str	r3, [sp, #68]	; 0x44
  402336:	46ab      	mov	fp, r5
  402338:	2a00      	cmp	r2, #0
  40233a:	f43f af51 	beq.w	4021e0 <_svfprintf_r+0x6c4>
  40233e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  402342:	e74d      	b.n	4021e0 <_svfprintf_r+0x6c4>
  402344:	004086d8 	.word	0x004086d8
  402348:	7fefffff 	.word	0x7fefffff
  40234c:	00408698 	.word	0x00408698
  402350:	00408694 	.word	0x00408694
  402354:	004086a4 	.word	0x004086a4
  402358:	9311      	str	r3, [sp, #68]	; 0x44
  40235a:	46ab      	mov	fp, r5
  40235c:	2a00      	cmp	r2, #0
  40235e:	f040 8703 	bne.w	403168 <_svfprintf_r+0x164c>
  402362:	9b07      	ldr	r3, [sp, #28]
  402364:	4899      	ldr	r0, [pc, #612]	; (4025cc <_svfprintf_r+0xab0>)
  402366:	069d      	lsls	r5, r3, #26
  402368:	f53f af69 	bmi.w	40223e <_svfprintf_r+0x722>
  40236c:	9b07      	ldr	r3, [sp, #28]
  40236e:	06dc      	lsls	r4, r3, #27
  402370:	f140 845e 	bpl.w	402c30 <_svfprintf_r+0x1114>
  402374:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402376:	4613      	mov	r3, r2
  402378:	3304      	adds	r3, #4
  40237a:	6814      	ldr	r4, [r2, #0]
  40237c:	930e      	str	r3, [sp, #56]	; 0x38
  40237e:	2500      	movs	r5, #0
  402380:	e766      	b.n	402250 <_svfprintf_r+0x734>
  402382:	f898 3000 	ldrb.w	r3, [r8]
  402386:	2b6c      	cmp	r3, #108	; 0x6c
  402388:	f000 84e1 	beq.w	402d4e <_svfprintf_r+0x1232>
  40238c:	9807      	ldr	r0, [sp, #28]
  40238e:	f040 0010 	orr.w	r0, r0, #16
  402392:	9007      	str	r0, [sp, #28]
  402394:	e41b      	b.n	401bce <_svfprintf_r+0xb2>
  402396:	2a00      	cmp	r2, #0
  402398:	f040 86db 	bne.w	403152 <_svfprintf_r+0x1636>
  40239c:	9b07      	ldr	r3, [sp, #28]
  40239e:	069b      	lsls	r3, r3, #26
  4023a0:	f140 842f 	bpl.w	402c02 <_svfprintf_r+0x10e6>
  4023a4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4023a6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4023a8:	6813      	ldr	r3, [r2, #0]
  4023aa:	17cd      	asrs	r5, r1, #31
  4023ac:	4608      	mov	r0, r1
  4023ae:	3204      	adds	r2, #4
  4023b0:	4629      	mov	r1, r5
  4023b2:	920e      	str	r2, [sp, #56]	; 0x38
  4023b4:	e9c3 0100 	strd	r0, r1, [r3]
  4023b8:	f7ff bbd6 	b.w	401b68 <_svfprintf_r+0x4c>
  4023bc:	9b07      	ldr	r3, [sp, #28]
  4023be:	f043 0320 	orr.w	r3, r3, #32
  4023c2:	9307      	str	r3, [sp, #28]
  4023c4:	f898 3000 	ldrb.w	r3, [r8]
  4023c8:	e401      	b.n	401bce <_svfprintf_r+0xb2>
  4023ca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4023cc:	9311      	str	r3, [sp, #68]	; 0x44
  4023ce:	6816      	ldr	r6, [r2, #0]
  4023d0:	2400      	movs	r4, #0
  4023d2:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  4023d6:	1d17      	adds	r7, r2, #4
  4023d8:	2e00      	cmp	r6, #0
  4023da:	f000 85bd 	beq.w	402f58 <_svfprintf_r+0x143c>
  4023de:	2d00      	cmp	r5, #0
  4023e0:	f2c0 850f 	blt.w	402e02 <_svfprintf_r+0x12e6>
  4023e4:	462a      	mov	r2, r5
  4023e6:	4621      	mov	r1, r4
  4023e8:	4630      	mov	r0, r6
  4023ea:	f003 fe59 	bl	4060a0 <memchr>
  4023ee:	2800      	cmp	r0, #0
  4023f0:	f000 8604 	beq.w	402ffc <_svfprintf_r+0x14e0>
  4023f4:	1b83      	subs	r3, r0, r6
  4023f6:	930d      	str	r3, [sp, #52]	; 0x34
  4023f8:	46a3      	mov	fp, r4
  4023fa:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4023fe:	970e      	str	r7, [sp, #56]	; 0x38
  402400:	9308      	str	r3, [sp, #32]
  402402:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  402406:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40240a:	e54d      	b.n	401ea8 <_svfprintf_r+0x38c>
  40240c:	486f      	ldr	r0, [pc, #444]	; (4025cc <_svfprintf_r+0xab0>)
  40240e:	9211      	str	r2, [sp, #68]	; 0x44
  402410:	f1bb 0f00 	cmp.w	fp, #0
  402414:	f040 8173 	bne.w	4026fe <_svfprintf_r+0xbe2>
  402418:	465f      	mov	r7, fp
  40241a:	f04f 0b00 	mov.w	fp, #0
  40241e:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  402422:	ae30      	add	r6, sp, #192	; 0xc0
  402424:	e539      	b.n	401e9a <_svfprintf_r+0x37e>
  402426:	9311      	str	r3, [sp, #68]	; 0x44
  402428:	2a00      	cmp	r2, #0
  40242a:	f040 86b0 	bne.w	40318e <_svfprintf_r+0x1672>
  40242e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402430:	2a00      	cmp	r2, #0
  402432:	f43f ac65 	beq.w	401d00 <_svfprintf_r+0x1e4>
  402436:	2300      	movs	r3, #0
  402438:	2101      	movs	r1, #1
  40243a:	461f      	mov	r7, r3
  40243c:	9108      	str	r1, [sp, #32]
  40243e:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  402442:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  402446:	469b      	mov	fp, r3
  402448:	9313      	str	r3, [sp, #76]	; 0x4c
  40244a:	910d      	str	r1, [sp, #52]	; 0x34
  40244c:	ae26      	add	r6, sp, #152	; 0x98
  40244e:	e52f      	b.n	401eb0 <_svfprintf_r+0x394>
  402450:	f1bb 0f00 	cmp.w	fp, #0
  402454:	f000 85dd 	beq.w	403012 <_svfprintf_r+0x14f6>
  402458:	2700      	movs	r7, #0
  40245a:	2400      	movs	r4, #0
  40245c:	2500      	movs	r5, #0
  40245e:	e482      	b.n	401d66 <_svfprintf_r+0x24a>
  402460:	485a      	ldr	r0, [pc, #360]	; (4025cc <_svfprintf_r+0xab0>)
  402462:	9307      	str	r3, [sp, #28]
  402464:	9211      	str	r2, [sp, #68]	; 0x44
  402466:	ea54 0305 	orrs.w	r3, r4, r5
  40246a:	970e      	str	r7, [sp, #56]	; 0x38
  40246c:	f04f 0700 	mov.w	r7, #0
  402470:	f47f af0c 	bne.w	40228c <_svfprintf_r+0x770>
  402474:	2400      	movs	r4, #0
  402476:	2500      	movs	r5, #0
  402478:	e708      	b.n	40228c <_svfprintf_r+0x770>
  40247a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40247c:	e568      	b.n	401f50 <_svfprintf_r+0x434>
  40247e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402480:	2b65      	cmp	r3, #101	; 0x65
  402482:	f340 80a9 	ble.w	4025d8 <_svfprintf_r+0xabc>
  402486:	9814      	ldr	r0, [sp, #80]	; 0x50
  402488:	9915      	ldr	r1, [sp, #84]	; 0x54
  40248a:	2200      	movs	r2, #0
  40248c:	2300      	movs	r3, #0
  40248e:	f005 fb19 	bl	407ac4 <__aeabi_dcmpeq>
  402492:	2800      	cmp	r0, #0
  402494:	f000 8135 	beq.w	402702 <_svfprintf_r+0xbe6>
  402498:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40249a:	4a4d      	ldr	r2, [pc, #308]	; (4025d0 <_svfprintf_r+0xab4>)
  40249c:	f8c9 2000 	str.w	r2, [r9]
  4024a0:	3301      	adds	r3, #1
  4024a2:	3401      	adds	r4, #1
  4024a4:	2201      	movs	r2, #1
  4024a6:	2b07      	cmp	r3, #7
  4024a8:	9425      	str	r4, [sp, #148]	; 0x94
  4024aa:	9324      	str	r3, [sp, #144]	; 0x90
  4024ac:	f8c9 2004 	str.w	r2, [r9, #4]
  4024b0:	f300 83e6 	bgt.w	402c80 <_svfprintf_r+0x1164>
  4024b4:	f109 0908 	add.w	r9, r9, #8
  4024b8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4024ba:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4024bc:	4293      	cmp	r3, r2
  4024be:	db03      	blt.n	4024c8 <_svfprintf_r+0x9ac>
  4024c0:	9b07      	ldr	r3, [sp, #28]
  4024c2:	07db      	lsls	r3, r3, #31
  4024c4:	f57f adba 	bpl.w	40203c <_svfprintf_r+0x520>
  4024c8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4024ca:	9916      	ldr	r1, [sp, #88]	; 0x58
  4024cc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  4024ce:	f8c9 2000 	str.w	r2, [r9]
  4024d2:	3301      	adds	r3, #1
  4024d4:	440c      	add	r4, r1
  4024d6:	2b07      	cmp	r3, #7
  4024d8:	9425      	str	r4, [sp, #148]	; 0x94
  4024da:	f8c9 1004 	str.w	r1, [r9, #4]
  4024de:	9324      	str	r3, [sp, #144]	; 0x90
  4024e0:	f300 843f 	bgt.w	402d62 <_svfprintf_r+0x1246>
  4024e4:	f109 0908 	add.w	r9, r9, #8
  4024e8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4024ea:	1e5d      	subs	r5, r3, #1
  4024ec:	2d00      	cmp	r5, #0
  4024ee:	f77f ada5 	ble.w	40203c <_svfprintf_r+0x520>
  4024f2:	4a38      	ldr	r2, [pc, #224]	; (4025d4 <_svfprintf_r+0xab8>)
  4024f4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4024f6:	920f      	str	r2, [sp, #60]	; 0x3c
  4024f8:	2d10      	cmp	r5, #16
  4024fa:	f340 81e6 	ble.w	4028ca <_svfprintf_r+0xdae>
  4024fe:	2610      	movs	r6, #16
  402500:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  402502:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  402506:	e005      	b.n	402514 <_svfprintf_r+0x9f8>
  402508:	f109 0908 	add.w	r9, r9, #8
  40250c:	3d10      	subs	r5, #16
  40250e:	2d10      	cmp	r5, #16
  402510:	f340 81db 	ble.w	4028ca <_svfprintf_r+0xdae>
  402514:	3301      	adds	r3, #1
  402516:	3410      	adds	r4, #16
  402518:	2b07      	cmp	r3, #7
  40251a:	9425      	str	r4, [sp, #148]	; 0x94
  40251c:	9324      	str	r3, [sp, #144]	; 0x90
  40251e:	f8c9 a000 	str.w	sl, [r9]
  402522:	f8c9 6004 	str.w	r6, [r9, #4]
  402526:	ddef      	ble.n	402508 <_svfprintf_r+0x9ec>
  402528:	aa23      	add	r2, sp, #140	; 0x8c
  40252a:	4659      	mov	r1, fp
  40252c:	4638      	mov	r0, r7
  40252e:	f004 fc5d 	bl	406dec <__ssprint_r>
  402532:	2800      	cmp	r0, #0
  402534:	f47f abeb 	bne.w	401d0e <_svfprintf_r+0x1f2>
  402538:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40253a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40253c:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402540:	e7e4      	b.n	40250c <_svfprintf_r+0x9f0>
  402542:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402544:	9a08      	ldr	r2, [sp, #32]
  402546:	1a9f      	subs	r7, r3, r2
  402548:	2f00      	cmp	r7, #0
  40254a:	f77f ad25 	ble.w	401f98 <_svfprintf_r+0x47c>
  40254e:	4a21      	ldr	r2, [pc, #132]	; (4025d4 <_svfprintf_r+0xab8>)
  402550:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402552:	920f      	str	r2, [sp, #60]	; 0x3c
  402554:	2f10      	cmp	r7, #16
  402556:	dd2b      	ble.n	4025b0 <_svfprintf_r+0xa94>
  402558:	464a      	mov	r2, r9
  40255a:	4621      	mov	r1, r4
  40255c:	46b9      	mov	r9, r7
  40255e:	2510      	movs	r5, #16
  402560:	4637      	mov	r7, r6
  402562:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  402564:	9e09      	ldr	r6, [sp, #36]	; 0x24
  402566:	e006      	b.n	402576 <_svfprintf_r+0xa5a>
  402568:	f1a9 0910 	sub.w	r9, r9, #16
  40256c:	f1b9 0f10 	cmp.w	r9, #16
  402570:	f102 0208 	add.w	r2, r2, #8
  402574:	dd18      	ble.n	4025a8 <_svfprintf_r+0xa8c>
  402576:	3301      	adds	r3, #1
  402578:	3110      	adds	r1, #16
  40257a:	2b07      	cmp	r3, #7
  40257c:	9125      	str	r1, [sp, #148]	; 0x94
  40257e:	9324      	str	r3, [sp, #144]	; 0x90
  402580:	f8c2 a000 	str.w	sl, [r2]
  402584:	6055      	str	r5, [r2, #4]
  402586:	ddef      	ble.n	402568 <_svfprintf_r+0xa4c>
  402588:	aa23      	add	r2, sp, #140	; 0x8c
  40258a:	4631      	mov	r1, r6
  40258c:	4620      	mov	r0, r4
  40258e:	f004 fc2d 	bl	406dec <__ssprint_r>
  402592:	2800      	cmp	r0, #0
  402594:	f47f abbb 	bne.w	401d0e <_svfprintf_r+0x1f2>
  402598:	f1a9 0910 	sub.w	r9, r9, #16
  40259c:	f1b9 0f10 	cmp.w	r9, #16
  4025a0:	9925      	ldr	r1, [sp, #148]	; 0x94
  4025a2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4025a4:	aa30      	add	r2, sp, #192	; 0xc0
  4025a6:	dce6      	bgt.n	402576 <_svfprintf_r+0xa5a>
  4025a8:	463e      	mov	r6, r7
  4025aa:	460c      	mov	r4, r1
  4025ac:	464f      	mov	r7, r9
  4025ae:	4691      	mov	r9, r2
  4025b0:	3301      	adds	r3, #1
  4025b2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4025b4:	9324      	str	r3, [sp, #144]	; 0x90
  4025b6:	443c      	add	r4, r7
  4025b8:	2b07      	cmp	r3, #7
  4025ba:	9425      	str	r4, [sp, #148]	; 0x94
  4025bc:	e889 0084 	stmia.w	r9, {r2, r7}
  4025c0:	f300 8245 	bgt.w	402a4e <_svfprintf_r+0xf32>
  4025c4:	f109 0908 	add.w	r9, r9, #8
  4025c8:	e4e6      	b.n	401f98 <_svfprintf_r+0x47c>
  4025ca:	bf00      	nop
  4025cc:	004086b8 	.word	0x004086b8
  4025d0:	004086d4 	.word	0x004086d4
  4025d4:	00408684 	.word	0x00408684
  4025d8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4025da:	9d24      	ldr	r5, [sp, #144]	; 0x90
  4025dc:	2b01      	cmp	r3, #1
  4025de:	f340 8208 	ble.w	4029f2 <_svfprintf_r+0xed6>
  4025e2:	3501      	adds	r5, #1
  4025e4:	3401      	adds	r4, #1
  4025e6:	2301      	movs	r3, #1
  4025e8:	2d07      	cmp	r5, #7
  4025ea:	9425      	str	r4, [sp, #148]	; 0x94
  4025ec:	9524      	str	r5, [sp, #144]	; 0x90
  4025ee:	f8c9 6000 	str.w	r6, [r9]
  4025f2:	f8c9 3004 	str.w	r3, [r9, #4]
  4025f6:	f300 820d 	bgt.w	402a14 <_svfprintf_r+0xef8>
  4025fa:	f109 0908 	add.w	r9, r9, #8
  4025fe:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402600:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402602:	f8c9 3000 	str.w	r3, [r9]
  402606:	3501      	adds	r5, #1
  402608:	4414      	add	r4, r2
  40260a:	2d07      	cmp	r5, #7
  40260c:	9425      	str	r4, [sp, #148]	; 0x94
  40260e:	9524      	str	r5, [sp, #144]	; 0x90
  402610:	f8c9 2004 	str.w	r2, [r9, #4]
  402614:	f300 820e 	bgt.w	402a34 <_svfprintf_r+0xf18>
  402618:	f109 0908 	add.w	r9, r9, #8
  40261c:	2300      	movs	r3, #0
  40261e:	9814      	ldr	r0, [sp, #80]	; 0x50
  402620:	9915      	ldr	r1, [sp, #84]	; 0x54
  402622:	2200      	movs	r2, #0
  402624:	f005 fa4e 	bl	407ac4 <__aeabi_dcmpeq>
  402628:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40262a:	2800      	cmp	r0, #0
  40262c:	f040 80c3 	bne.w	4027b6 <_svfprintf_r+0xc9a>
  402630:	3b01      	subs	r3, #1
  402632:	3501      	adds	r5, #1
  402634:	3601      	adds	r6, #1
  402636:	441c      	add	r4, r3
  402638:	2d07      	cmp	r5, #7
  40263a:	9524      	str	r5, [sp, #144]	; 0x90
  40263c:	9425      	str	r4, [sp, #148]	; 0x94
  40263e:	f8c9 6000 	str.w	r6, [r9]
  402642:	f8c9 3004 	str.w	r3, [r9, #4]
  402646:	f300 80f5 	bgt.w	402834 <_svfprintf_r+0xd18>
  40264a:	f109 0908 	add.w	r9, r9, #8
  40264e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402650:	f8c9 2004 	str.w	r2, [r9, #4]
  402654:	3501      	adds	r5, #1
  402656:	4414      	add	r4, r2
  402658:	ab1f      	add	r3, sp, #124	; 0x7c
  40265a:	2d07      	cmp	r5, #7
  40265c:	9425      	str	r4, [sp, #148]	; 0x94
  40265e:	9524      	str	r5, [sp, #144]	; 0x90
  402660:	f8c9 3000 	str.w	r3, [r9]
  402664:	f77f ace8 	ble.w	402038 <_svfprintf_r+0x51c>
  402668:	aa23      	add	r2, sp, #140	; 0x8c
  40266a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40266c:	980a      	ldr	r0, [sp, #40]	; 0x28
  40266e:	f004 fbbd 	bl	406dec <__ssprint_r>
  402672:	2800      	cmp	r0, #0
  402674:	f47f ab4b 	bne.w	401d0e <_svfprintf_r+0x1f2>
  402678:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40267a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40267e:	e4dd      	b.n	40203c <_svfprintf_r+0x520>
  402680:	aa23      	add	r2, sp, #140	; 0x8c
  402682:	9909      	ldr	r1, [sp, #36]	; 0x24
  402684:	980a      	ldr	r0, [sp, #40]	; 0x28
  402686:	f004 fbb1 	bl	406dec <__ssprint_r>
  40268a:	2800      	cmp	r0, #0
  40268c:	f43f ad24 	beq.w	4020d8 <_svfprintf_r+0x5bc>
  402690:	f7ff bb3d 	b.w	401d0e <_svfprintf_r+0x1f2>
  402694:	aa23      	add	r2, sp, #140	; 0x8c
  402696:	9909      	ldr	r1, [sp, #36]	; 0x24
  402698:	980a      	ldr	r0, [sp, #40]	; 0x28
  40269a:	f004 fba7 	bl	406dec <__ssprint_r>
  40269e:	2800      	cmp	r0, #0
  4026a0:	f47f ab35 	bne.w	401d0e <_svfprintf_r+0x1f2>
  4026a4:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4026a6:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4026aa:	e4b4      	b.n	402016 <_svfprintf_r+0x4fa>
  4026ac:	aa23      	add	r2, sp, #140	; 0x8c
  4026ae:	9909      	ldr	r1, [sp, #36]	; 0x24
  4026b0:	980a      	ldr	r0, [sp, #40]	; 0x28
  4026b2:	f004 fb9b 	bl	406dec <__ssprint_r>
  4026b6:	2800      	cmp	r0, #0
  4026b8:	f47f ab29 	bne.w	401d0e <_svfprintf_r+0x1f2>
  4026bc:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4026be:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4026c2:	e455      	b.n	401f70 <_svfprintf_r+0x454>
  4026c4:	aa23      	add	r2, sp, #140	; 0x8c
  4026c6:	9909      	ldr	r1, [sp, #36]	; 0x24
  4026c8:	980a      	ldr	r0, [sp, #40]	; 0x28
  4026ca:	f004 fb8f 	bl	406dec <__ssprint_r>
  4026ce:	2800      	cmp	r0, #0
  4026d0:	f47f ab1d 	bne.w	401d0e <_svfprintf_r+0x1f2>
  4026d4:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4026d6:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4026da:	e459      	b.n	401f90 <_svfprintf_r+0x474>
  4026dc:	f1bb 0f00 	cmp.w	fp, #0
  4026e0:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  4026e4:	f2c0 82d8 	blt.w	402c98 <_svfprintf_r+0x117c>
  4026e8:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  4026ec:	9307      	str	r3, [sp, #28]
  4026ee:	ea54 0305 	orrs.w	r3, r4, r5
  4026f2:	f47f adcb 	bne.w	40228c <_svfprintf_r+0x770>
  4026f6:	f1bb 0f00 	cmp.w	fp, #0
  4026fa:	f43f ae8d 	beq.w	402418 <_svfprintf_r+0x8fc>
  4026fe:	2700      	movs	r7, #0
  402700:	e6b8      	b.n	402474 <_svfprintf_r+0x958>
  402702:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  402704:	2d00      	cmp	r5, #0
  402706:	f340 82ca 	ble.w	402c9e <_svfprintf_r+0x1182>
  40270a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40270c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40270e:	4293      	cmp	r3, r2
  402710:	bfa8      	it	ge
  402712:	4613      	movge	r3, r2
  402714:	2b00      	cmp	r3, #0
  402716:	461d      	mov	r5, r3
  402718:	dd0d      	ble.n	402736 <_svfprintf_r+0xc1a>
  40271a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40271c:	f8c9 6000 	str.w	r6, [r9]
  402720:	3301      	adds	r3, #1
  402722:	442c      	add	r4, r5
  402724:	2b07      	cmp	r3, #7
  402726:	9425      	str	r4, [sp, #148]	; 0x94
  402728:	f8c9 5004 	str.w	r5, [r9, #4]
  40272c:	9324      	str	r3, [sp, #144]	; 0x90
  40272e:	f300 839c 	bgt.w	402e6a <_svfprintf_r+0x134e>
  402732:	f109 0908 	add.w	r9, r9, #8
  402736:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402738:	2d00      	cmp	r5, #0
  40273a:	bfa8      	it	ge
  40273c:	1b5b      	subge	r3, r3, r5
  40273e:	2b00      	cmp	r3, #0
  402740:	461d      	mov	r5, r3
  402742:	f340 80f6 	ble.w	402932 <_svfprintf_r+0xe16>
  402746:	4aba      	ldr	r2, [pc, #744]	; (402a30 <_svfprintf_r+0xf14>)
  402748:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40274a:	920f      	str	r2, [sp, #60]	; 0x3c
  40274c:	2d10      	cmp	r5, #16
  40274e:	f340 828a 	ble.w	402c66 <_svfprintf_r+0x114a>
  402752:	4622      	mov	r2, r4
  402754:	2710      	movs	r7, #16
  402756:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40275a:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40275c:	e005      	b.n	40276a <_svfprintf_r+0xc4e>
  40275e:	f109 0908 	add.w	r9, r9, #8
  402762:	3d10      	subs	r5, #16
  402764:	2d10      	cmp	r5, #16
  402766:	f340 827d 	ble.w	402c64 <_svfprintf_r+0x1148>
  40276a:	3301      	adds	r3, #1
  40276c:	3210      	adds	r2, #16
  40276e:	2b07      	cmp	r3, #7
  402770:	9225      	str	r2, [sp, #148]	; 0x94
  402772:	9324      	str	r3, [sp, #144]	; 0x90
  402774:	f8c9 a000 	str.w	sl, [r9]
  402778:	f8c9 7004 	str.w	r7, [r9, #4]
  40277c:	ddef      	ble.n	40275e <_svfprintf_r+0xc42>
  40277e:	aa23      	add	r2, sp, #140	; 0x8c
  402780:	4621      	mov	r1, r4
  402782:	4658      	mov	r0, fp
  402784:	f004 fb32 	bl	406dec <__ssprint_r>
  402788:	2800      	cmp	r0, #0
  40278a:	f47f aac0 	bne.w	401d0e <_svfprintf_r+0x1f2>
  40278e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  402790:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402792:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402796:	e7e4      	b.n	402762 <_svfprintf_r+0xc46>
  402798:	aa23      	add	r2, sp, #140	; 0x8c
  40279a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40279c:	980a      	ldr	r0, [sp, #40]	; 0x28
  40279e:	f004 fb25 	bl	406dec <__ssprint_r>
  4027a2:	2800      	cmp	r0, #0
  4027a4:	f47f aab3 	bne.w	401d0e <_svfprintf_r+0x1f2>
  4027a8:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  4027ac:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4027ae:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4027b2:	f7ff bbcd 	b.w	401f50 <_svfprintf_r+0x434>
  4027b6:	1e5e      	subs	r6, r3, #1
  4027b8:	2e00      	cmp	r6, #0
  4027ba:	f77f af48 	ble.w	40264e <_svfprintf_r+0xb32>
  4027be:	4b9c      	ldr	r3, [pc, #624]	; (402a30 <_svfprintf_r+0xf14>)
  4027c0:	930f      	str	r3, [sp, #60]	; 0x3c
  4027c2:	2e10      	cmp	r6, #16
  4027c4:	dd2c      	ble.n	402820 <_svfprintf_r+0xd04>
  4027c6:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  4027ca:	2710      	movs	r7, #16
  4027cc:	46b0      	mov	r8, r6
  4027ce:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4027d2:	9e09      	ldr	r6, [sp, #36]	; 0x24
  4027d4:	e006      	b.n	4027e4 <_svfprintf_r+0xcc8>
  4027d6:	f1a8 0810 	sub.w	r8, r8, #16
  4027da:	f1b8 0f10 	cmp.w	r8, #16
  4027de:	f109 0908 	add.w	r9, r9, #8
  4027e2:	dd1a      	ble.n	40281a <_svfprintf_r+0xcfe>
  4027e4:	3501      	adds	r5, #1
  4027e6:	3410      	adds	r4, #16
  4027e8:	2d07      	cmp	r5, #7
  4027ea:	9425      	str	r4, [sp, #148]	; 0x94
  4027ec:	9524      	str	r5, [sp, #144]	; 0x90
  4027ee:	f8c9 a000 	str.w	sl, [r9]
  4027f2:	f8c9 7004 	str.w	r7, [r9, #4]
  4027f6:	ddee      	ble.n	4027d6 <_svfprintf_r+0xcba>
  4027f8:	aa23      	add	r2, sp, #140	; 0x8c
  4027fa:	4631      	mov	r1, r6
  4027fc:	4658      	mov	r0, fp
  4027fe:	f004 faf5 	bl	406dec <__ssprint_r>
  402802:	2800      	cmp	r0, #0
  402804:	f47f aa83 	bne.w	401d0e <_svfprintf_r+0x1f2>
  402808:	f1a8 0810 	sub.w	r8, r8, #16
  40280c:	f1b8 0f10 	cmp.w	r8, #16
  402810:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402812:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402814:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402818:	dce4      	bgt.n	4027e4 <_svfprintf_r+0xcc8>
  40281a:	4646      	mov	r6, r8
  40281c:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  402820:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  402822:	3501      	adds	r5, #1
  402824:	4434      	add	r4, r6
  402826:	2d07      	cmp	r5, #7
  402828:	9425      	str	r4, [sp, #148]	; 0x94
  40282a:	9524      	str	r5, [sp, #144]	; 0x90
  40282c:	e889 0048 	stmia.w	r9, {r3, r6}
  402830:	f77f af0b 	ble.w	40264a <_svfprintf_r+0xb2e>
  402834:	aa23      	add	r2, sp, #140	; 0x8c
  402836:	9909      	ldr	r1, [sp, #36]	; 0x24
  402838:	980a      	ldr	r0, [sp, #40]	; 0x28
  40283a:	f004 fad7 	bl	406dec <__ssprint_r>
  40283e:	2800      	cmp	r0, #0
  402840:	f47f aa65 	bne.w	401d0e <_svfprintf_r+0x1f2>
  402844:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402846:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402848:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40284c:	e6ff      	b.n	40264e <_svfprintf_r+0xb32>
  40284e:	9907      	ldr	r1, [sp, #28]
  402850:	f011 0210 	ands.w	r2, r1, #16
  402854:	f000 8108 	beq.w	402a68 <_svfprintf_r+0xf4c>
  402858:	980e      	ldr	r0, [sp, #56]	; 0x38
  40285a:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40285e:	f1bb 0f00 	cmp.w	fp, #0
  402862:	6804      	ldr	r4, [r0, #0]
  402864:	f100 0704 	add.w	r7, r0, #4
  402868:	f04f 0500 	mov.w	r5, #0
  40286c:	db26      	blt.n	4028bc <_svfprintf_r+0xda0>
  40286e:	460a      	mov	r2, r1
  402870:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  402874:	9207      	str	r2, [sp, #28]
  402876:	ea54 0205 	orrs.w	r2, r4, r5
  40287a:	970e      	str	r7, [sp, #56]	; 0x38
  40287c:	461f      	mov	r7, r3
  40287e:	f47f aaef 	bne.w	401e60 <_svfprintf_r+0x344>
  402882:	e4c8      	b.n	402216 <_svfprintf_r+0x6fa>
  402884:	9b07      	ldr	r3, [sp, #28]
  402886:	06d9      	lsls	r1, r3, #27
  402888:	d42a      	bmi.n	4028e0 <_svfprintf_r+0xdc4>
  40288a:	9b07      	ldr	r3, [sp, #28]
  40288c:	065a      	lsls	r2, r3, #25
  40288e:	d527      	bpl.n	4028e0 <_svfprintf_r+0xdc4>
  402890:	990e      	ldr	r1, [sp, #56]	; 0x38
  402892:	f9b1 4000 	ldrsh.w	r4, [r1]
  402896:	3104      	adds	r1, #4
  402898:	17e5      	asrs	r5, r4, #31
  40289a:	4622      	mov	r2, r4
  40289c:	462b      	mov	r3, r5
  40289e:	910e      	str	r1, [sp, #56]	; 0x38
  4028a0:	f7ff bacb 	b.w	401e3a <_svfprintf_r+0x31e>
  4028a4:	990e      	ldr	r1, [sp, #56]	; 0x38
  4028a6:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4028aa:	f1bb 0f00 	cmp.w	fp, #0
  4028ae:	680c      	ldr	r4, [r1, #0]
  4028b0:	f101 0704 	add.w	r7, r1, #4
  4028b4:	f04f 0500 	mov.w	r5, #0
  4028b8:	f280 8247 	bge.w	402d4a <_svfprintf_r+0x122e>
  4028bc:	970e      	str	r7, [sp, #56]	; 0x38
  4028be:	461f      	mov	r7, r3
  4028c0:	ea54 0305 	orrs.w	r3, r4, r5
  4028c4:	f47f aacc 	bne.w	401e60 <_svfprintf_r+0x344>
  4028c8:	e4aa      	b.n	402220 <_svfprintf_r+0x704>
  4028ca:	3301      	adds	r3, #1
  4028cc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4028ce:	9324      	str	r3, [sp, #144]	; 0x90
  4028d0:	442c      	add	r4, r5
  4028d2:	2b07      	cmp	r3, #7
  4028d4:	9425      	str	r4, [sp, #148]	; 0x94
  4028d6:	e889 0024 	stmia.w	r9, {r2, r5}
  4028da:	f77f abad 	ble.w	402038 <_svfprintf_r+0x51c>
  4028de:	e6c3      	b.n	402668 <_svfprintf_r+0xb4c>
  4028e0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4028e2:	6814      	ldr	r4, [r2, #0]
  4028e4:	4613      	mov	r3, r2
  4028e6:	3304      	adds	r3, #4
  4028e8:	17e5      	asrs	r5, r4, #31
  4028ea:	4622      	mov	r2, r4
  4028ec:	930e      	str	r3, [sp, #56]	; 0x38
  4028ee:	2a00      	cmp	r2, #0
  4028f0:	462b      	mov	r3, r5
  4028f2:	f173 0300 	sbcs.w	r3, r3, #0
  4028f6:	f6bf aaa5 	bge.w	401e44 <_svfprintf_r+0x328>
  4028fa:	4264      	negs	r4, r4
  4028fc:	f04f 072d 	mov.w	r7, #45	; 0x2d
  402900:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402904:	f1bb 0f00 	cmp.w	fp, #0
  402908:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40290c:	f6ff aaa8 	blt.w	401e60 <_svfprintf_r+0x344>
  402910:	9b07      	ldr	r3, [sp, #28]
  402912:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402916:	9307      	str	r3, [sp, #28]
  402918:	f7ff baa2 	b.w	401e60 <_svfprintf_r+0x344>
  40291c:	aa23      	add	r2, sp, #140	; 0x8c
  40291e:	9909      	ldr	r1, [sp, #36]	; 0x24
  402920:	980a      	ldr	r0, [sp, #40]	; 0x28
  402922:	f004 fa63 	bl	406dec <__ssprint_r>
  402926:	2800      	cmp	r0, #0
  402928:	f47f a9f1 	bne.w	401d0e <_svfprintf_r+0x1f2>
  40292c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40292e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402932:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402934:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  402936:	4432      	add	r2, r6
  402938:	4617      	mov	r7, r2
  40293a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40293c:	4293      	cmp	r3, r2
  40293e:	db47      	blt.n	4029d0 <_svfprintf_r+0xeb4>
  402940:	9a07      	ldr	r2, [sp, #28]
  402942:	07d5      	lsls	r5, r2, #31
  402944:	d444      	bmi.n	4029d0 <_svfprintf_r+0xeb4>
  402946:	9912      	ldr	r1, [sp, #72]	; 0x48
  402948:	440e      	add	r6, r1
  40294a:	1bf5      	subs	r5, r6, r7
  40294c:	1acb      	subs	r3, r1, r3
  40294e:	429d      	cmp	r5, r3
  402950:	bfa8      	it	ge
  402952:	461d      	movge	r5, r3
  402954:	2d00      	cmp	r5, #0
  402956:	462e      	mov	r6, r5
  402958:	dd0d      	ble.n	402976 <_svfprintf_r+0xe5a>
  40295a:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40295c:	f8c9 7000 	str.w	r7, [r9]
  402960:	3201      	adds	r2, #1
  402962:	442c      	add	r4, r5
  402964:	2a07      	cmp	r2, #7
  402966:	9425      	str	r4, [sp, #148]	; 0x94
  402968:	f8c9 5004 	str.w	r5, [r9, #4]
  40296c:	9224      	str	r2, [sp, #144]	; 0x90
  40296e:	f300 830b 	bgt.w	402f88 <_svfprintf_r+0x146c>
  402972:	f109 0908 	add.w	r9, r9, #8
  402976:	2e00      	cmp	r6, #0
  402978:	bfac      	ite	ge
  40297a:	1b9d      	subge	r5, r3, r6
  40297c:	461d      	movlt	r5, r3
  40297e:	2d00      	cmp	r5, #0
  402980:	f77f ab5c 	ble.w	40203c <_svfprintf_r+0x520>
  402984:	4a2a      	ldr	r2, [pc, #168]	; (402a30 <_svfprintf_r+0xf14>)
  402986:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402988:	920f      	str	r2, [sp, #60]	; 0x3c
  40298a:	2d10      	cmp	r5, #16
  40298c:	dd9d      	ble.n	4028ca <_svfprintf_r+0xdae>
  40298e:	2610      	movs	r6, #16
  402990:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  402992:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  402996:	e004      	b.n	4029a2 <_svfprintf_r+0xe86>
  402998:	f109 0908 	add.w	r9, r9, #8
  40299c:	3d10      	subs	r5, #16
  40299e:	2d10      	cmp	r5, #16
  4029a0:	dd93      	ble.n	4028ca <_svfprintf_r+0xdae>
  4029a2:	3301      	adds	r3, #1
  4029a4:	3410      	adds	r4, #16
  4029a6:	2b07      	cmp	r3, #7
  4029a8:	9425      	str	r4, [sp, #148]	; 0x94
  4029aa:	9324      	str	r3, [sp, #144]	; 0x90
  4029ac:	f8c9 a000 	str.w	sl, [r9]
  4029b0:	f8c9 6004 	str.w	r6, [r9, #4]
  4029b4:	ddf0      	ble.n	402998 <_svfprintf_r+0xe7c>
  4029b6:	aa23      	add	r2, sp, #140	; 0x8c
  4029b8:	4659      	mov	r1, fp
  4029ba:	4638      	mov	r0, r7
  4029bc:	f004 fa16 	bl	406dec <__ssprint_r>
  4029c0:	2800      	cmp	r0, #0
  4029c2:	f47f a9a4 	bne.w	401d0e <_svfprintf_r+0x1f2>
  4029c6:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4029c8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4029ca:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4029ce:	e7e5      	b.n	40299c <_svfprintf_r+0xe80>
  4029d0:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4029d2:	9816      	ldr	r0, [sp, #88]	; 0x58
  4029d4:	9917      	ldr	r1, [sp, #92]	; 0x5c
  4029d6:	f8c9 1000 	str.w	r1, [r9]
  4029da:	3201      	adds	r2, #1
  4029dc:	4404      	add	r4, r0
  4029de:	2a07      	cmp	r2, #7
  4029e0:	9425      	str	r4, [sp, #148]	; 0x94
  4029e2:	f8c9 0004 	str.w	r0, [r9, #4]
  4029e6:	9224      	str	r2, [sp, #144]	; 0x90
  4029e8:	f300 82a9 	bgt.w	402f3e <_svfprintf_r+0x1422>
  4029ec:	f109 0908 	add.w	r9, r9, #8
  4029f0:	e7a9      	b.n	402946 <_svfprintf_r+0xe2a>
  4029f2:	9b07      	ldr	r3, [sp, #28]
  4029f4:	07d8      	lsls	r0, r3, #31
  4029f6:	f53f adf4 	bmi.w	4025e2 <_svfprintf_r+0xac6>
  4029fa:	3501      	adds	r5, #1
  4029fc:	3401      	adds	r4, #1
  4029fe:	2301      	movs	r3, #1
  402a00:	2d07      	cmp	r5, #7
  402a02:	9425      	str	r4, [sp, #148]	; 0x94
  402a04:	9524      	str	r5, [sp, #144]	; 0x90
  402a06:	f8c9 6000 	str.w	r6, [r9]
  402a0a:	f8c9 3004 	str.w	r3, [r9, #4]
  402a0e:	f77f ae1c 	ble.w	40264a <_svfprintf_r+0xb2e>
  402a12:	e70f      	b.n	402834 <_svfprintf_r+0xd18>
  402a14:	aa23      	add	r2, sp, #140	; 0x8c
  402a16:	9909      	ldr	r1, [sp, #36]	; 0x24
  402a18:	980a      	ldr	r0, [sp, #40]	; 0x28
  402a1a:	f004 f9e7 	bl	406dec <__ssprint_r>
  402a1e:	2800      	cmp	r0, #0
  402a20:	f47f a975 	bne.w	401d0e <_svfprintf_r+0x1f2>
  402a24:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402a26:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402a28:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402a2c:	e5e7      	b.n	4025fe <_svfprintf_r+0xae2>
  402a2e:	bf00      	nop
  402a30:	00408684 	.word	0x00408684
  402a34:	aa23      	add	r2, sp, #140	; 0x8c
  402a36:	9909      	ldr	r1, [sp, #36]	; 0x24
  402a38:	980a      	ldr	r0, [sp, #40]	; 0x28
  402a3a:	f004 f9d7 	bl	406dec <__ssprint_r>
  402a3e:	2800      	cmp	r0, #0
  402a40:	f47f a965 	bne.w	401d0e <_svfprintf_r+0x1f2>
  402a44:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402a46:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402a48:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402a4c:	e5e6      	b.n	40261c <_svfprintf_r+0xb00>
  402a4e:	aa23      	add	r2, sp, #140	; 0x8c
  402a50:	9909      	ldr	r1, [sp, #36]	; 0x24
  402a52:	980a      	ldr	r0, [sp, #40]	; 0x28
  402a54:	f004 f9ca 	bl	406dec <__ssprint_r>
  402a58:	2800      	cmp	r0, #0
  402a5a:	f47f a958 	bne.w	401d0e <_svfprintf_r+0x1f2>
  402a5e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402a60:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402a64:	f7ff ba98 	b.w	401f98 <_svfprintf_r+0x47c>
  402a68:	9907      	ldr	r1, [sp, #28]
  402a6a:	f011 0340 	ands.w	r3, r1, #64	; 0x40
  402a6e:	f43f af19 	beq.w	4028a4 <_svfprintf_r+0xd88>
  402a72:	980e      	ldr	r0, [sp, #56]	; 0x38
  402a74:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  402a78:	f1bb 0f00 	cmp.w	fp, #0
  402a7c:	8804      	ldrh	r4, [r0, #0]
  402a7e:	f100 0704 	add.w	r7, r0, #4
  402a82:	f04f 0500 	mov.w	r5, #0
  402a86:	f2c0 81b9 	blt.w	402dfc <_svfprintf_r+0x12e0>
  402a8a:	f021 0380 	bic.w	r3, r1, #128	; 0x80
  402a8e:	9307      	str	r3, [sp, #28]
  402a90:	ea54 0305 	orrs.w	r3, r4, r5
  402a94:	970e      	str	r7, [sp, #56]	; 0x38
  402a96:	4617      	mov	r7, r2
  402a98:	f47f a9e2 	bne.w	401e60 <_svfprintf_r+0x344>
  402a9c:	f7ff bbbb 	b.w	402216 <_svfprintf_r+0x6fa>
  402aa0:	9c14      	ldr	r4, [sp, #80]	; 0x50
  402aa2:	4622      	mov	r2, r4
  402aa4:	4620      	mov	r0, r4
  402aa6:	9c15      	ldr	r4, [sp, #84]	; 0x54
  402aa8:	4623      	mov	r3, r4
  402aaa:	4621      	mov	r1, r4
  402aac:	f005 f83c 	bl	407b28 <__aeabi_dcmpun>
  402ab0:	2800      	cmp	r0, #0
  402ab2:	f040 8317 	bne.w	4030e4 <_svfprintf_r+0x15c8>
  402ab6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402ab8:	f1bb 3fff 	cmp.w	fp, #4294967295
  402abc:	f023 0320 	bic.w	r3, r3, #32
  402ac0:	930d      	str	r3, [sp, #52]	; 0x34
  402ac2:	f000 8270 	beq.w	402fa6 <_svfprintf_r+0x148a>
  402ac6:	2b47      	cmp	r3, #71	; 0x47
  402ac8:	f000 8192 	beq.w	402df0 <_svfprintf_r+0x12d4>
  402acc:	9b07      	ldr	r3, [sp, #28]
  402ace:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  402ad2:	9310      	str	r3, [sp, #64]	; 0x40
  402ad4:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402ad6:	1e1f      	subs	r7, r3, #0
  402ad8:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402ada:	9308      	str	r3, [sp, #32]
  402adc:	bfbb      	ittet	lt
  402ade:	463b      	movlt	r3, r7
  402ae0:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  402ae4:	2300      	movge	r3, #0
  402ae6:	232d      	movlt	r3, #45	; 0x2d
  402ae8:	930f      	str	r3, [sp, #60]	; 0x3c
  402aea:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402aec:	2b66      	cmp	r3, #102	; 0x66
  402aee:	f000 825d 	beq.w	402fac <_svfprintf_r+0x1490>
  402af2:	2b46      	cmp	r3, #70	; 0x46
  402af4:	f000 8151 	beq.w	402d9a <_svfprintf_r+0x127e>
  402af8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402afa:	9a08      	ldr	r2, [sp, #32]
  402afc:	2b45      	cmp	r3, #69	; 0x45
  402afe:	a821      	add	r0, sp, #132	; 0x84
  402b00:	a91e      	add	r1, sp, #120	; 0x78
  402b02:	bf0c      	ite	eq
  402b04:	f10b 0501 	addeq.w	r5, fp, #1
  402b08:	465d      	movne	r5, fp
  402b0a:	9004      	str	r0, [sp, #16]
  402b0c:	9103      	str	r1, [sp, #12]
  402b0e:	a81d      	add	r0, sp, #116	; 0x74
  402b10:	2102      	movs	r1, #2
  402b12:	463b      	mov	r3, r7
  402b14:	9002      	str	r0, [sp, #8]
  402b16:	9501      	str	r5, [sp, #4]
  402b18:	9100      	str	r1, [sp, #0]
  402b1a:	980a      	ldr	r0, [sp, #40]	; 0x28
  402b1c:	f001 fbc4 	bl	4042a8 <_dtoa_r>
  402b20:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402b22:	2b67      	cmp	r3, #103	; 0x67
  402b24:	4606      	mov	r6, r0
  402b26:	f040 8290 	bne.w	40304a <_svfprintf_r+0x152e>
  402b2a:	9b07      	ldr	r3, [sp, #28]
  402b2c:	07da      	lsls	r2, r3, #31
  402b2e:	f140 82af 	bpl.w	403090 <_svfprintf_r+0x1574>
  402b32:	1974      	adds	r4, r6, r5
  402b34:	9808      	ldr	r0, [sp, #32]
  402b36:	4639      	mov	r1, r7
  402b38:	2200      	movs	r2, #0
  402b3a:	2300      	movs	r3, #0
  402b3c:	f004 ffc2 	bl	407ac4 <__aeabi_dcmpeq>
  402b40:	2800      	cmp	r0, #0
  402b42:	f040 8190 	bne.w	402e66 <_svfprintf_r+0x134a>
  402b46:	9b21      	ldr	r3, [sp, #132]	; 0x84
  402b48:	429c      	cmp	r4, r3
  402b4a:	d906      	bls.n	402b5a <_svfprintf_r+0x103e>
  402b4c:	2130      	movs	r1, #48	; 0x30
  402b4e:	1c5a      	adds	r2, r3, #1
  402b50:	9221      	str	r2, [sp, #132]	; 0x84
  402b52:	7019      	strb	r1, [r3, #0]
  402b54:	9b21      	ldr	r3, [sp, #132]	; 0x84
  402b56:	429c      	cmp	r4, r3
  402b58:	d8f9      	bhi.n	402b4e <_svfprintf_r+0x1032>
  402b5a:	1b9b      	subs	r3, r3, r6
  402b5c:	9312      	str	r3, [sp, #72]	; 0x48
  402b5e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402b60:	2b47      	cmp	r3, #71	; 0x47
  402b62:	f000 8179 	beq.w	402e58 <_svfprintf_r+0x133c>
  402b66:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402b68:	2b65      	cmp	r3, #101	; 0x65
  402b6a:	f340 827d 	ble.w	403068 <_svfprintf_r+0x154c>
  402b6e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402b70:	2b66      	cmp	r3, #102	; 0x66
  402b72:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  402b74:	9313      	str	r3, [sp, #76]	; 0x4c
  402b76:	f000 825b 	beq.w	403030 <_svfprintf_r+0x1514>
  402b7a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402b7c:	9912      	ldr	r1, [sp, #72]	; 0x48
  402b7e:	428a      	cmp	r2, r1
  402b80:	f2c0 8230 	blt.w	402fe4 <_svfprintf_r+0x14c8>
  402b84:	9b07      	ldr	r3, [sp, #28]
  402b86:	07d9      	lsls	r1, r3, #31
  402b88:	f100 8284 	bmi.w	403094 <_svfprintf_r+0x1578>
  402b8c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  402b90:	920d      	str	r2, [sp, #52]	; 0x34
  402b92:	2267      	movs	r2, #103	; 0x67
  402b94:	9211      	str	r2, [sp, #68]	; 0x44
  402b96:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402b98:	2a00      	cmp	r2, #0
  402b9a:	f040 8153 	bne.w	402e44 <_svfprintf_r+0x1328>
  402b9e:	9308      	str	r3, [sp, #32]
  402ba0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402ba2:	9307      	str	r3, [sp, #28]
  402ba4:	4693      	mov	fp, r2
  402ba6:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  402baa:	f7ff b97d 	b.w	401ea8 <_svfprintf_r+0x38c>
  402bae:	9907      	ldr	r1, [sp, #28]
  402bb0:	f011 0340 	ands.w	r3, r1, #64	; 0x40
  402bb4:	d015      	beq.n	402be2 <_svfprintf_r+0x10c6>
  402bb6:	980e      	ldr	r0, [sp, #56]	; 0x38
  402bb8:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  402bbc:	f1bb 0f00 	cmp.w	fp, #0
  402bc0:	8804      	ldrh	r4, [r0, #0]
  402bc2:	f100 0704 	add.w	r7, r0, #4
  402bc6:	f04f 0500 	mov.w	r5, #0
  402bca:	db16      	blt.n	402bfa <_svfprintf_r+0x10de>
  402bcc:	f021 0380 	bic.w	r3, r1, #128	; 0x80
  402bd0:	9307      	str	r3, [sp, #28]
  402bd2:	ea54 0305 	orrs.w	r3, r4, r5
  402bd6:	970e      	str	r7, [sp, #56]	; 0x38
  402bd8:	f43f ac3a 	beq.w	402450 <_svfprintf_r+0x934>
  402bdc:	4617      	mov	r7, r2
  402bde:	f7ff b8c2 	b.w	401d66 <_svfprintf_r+0x24a>
  402be2:	990e      	ldr	r1, [sp, #56]	; 0x38
  402be4:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  402be8:	f1bb 0f00 	cmp.w	fp, #0
  402bec:	680c      	ldr	r4, [r1, #0]
  402bee:	f101 0704 	add.w	r7, r1, #4
  402bf2:	f04f 0500 	mov.w	r5, #0
  402bf6:	f280 80a5 	bge.w	402d44 <_svfprintf_r+0x1228>
  402bfa:	970e      	str	r7, [sp, #56]	; 0x38
  402bfc:	2700      	movs	r7, #0
  402bfe:	f7ff b8b2 	b.w	401d66 <_svfprintf_r+0x24a>
  402c02:	9b07      	ldr	r3, [sp, #28]
  402c04:	06df      	lsls	r7, r3, #27
  402c06:	d40b      	bmi.n	402c20 <_svfprintf_r+0x1104>
  402c08:	9b07      	ldr	r3, [sp, #28]
  402c0a:	065e      	lsls	r6, r3, #25
  402c0c:	d508      	bpl.n	402c20 <_svfprintf_r+0x1104>
  402c0e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402c10:	6813      	ldr	r3, [r2, #0]
  402c12:	3204      	adds	r2, #4
  402c14:	920e      	str	r2, [sp, #56]	; 0x38
  402c16:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  402c1a:	801a      	strh	r2, [r3, #0]
  402c1c:	f7fe bfa4 	b.w	401b68 <_svfprintf_r+0x4c>
  402c20:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402c22:	6813      	ldr	r3, [r2, #0]
  402c24:	3204      	adds	r2, #4
  402c26:	920e      	str	r2, [sp, #56]	; 0x38
  402c28:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402c2a:	601a      	str	r2, [r3, #0]
  402c2c:	f7fe bf9c 	b.w	401b68 <_svfprintf_r+0x4c>
  402c30:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402c32:	9b07      	ldr	r3, [sp, #28]
  402c34:	f013 0f40 	tst.w	r3, #64	; 0x40
  402c38:	4613      	mov	r3, r2
  402c3a:	f103 0304 	add.w	r3, r3, #4
  402c3e:	bf0c      	ite	eq
  402c40:	6814      	ldreq	r4, [r2, #0]
  402c42:	8814      	ldrhne	r4, [r2, #0]
  402c44:	930e      	str	r3, [sp, #56]	; 0x38
  402c46:	2500      	movs	r5, #0
  402c48:	f7ff bb02 	b.w	402250 <_svfprintf_r+0x734>
  402c4c:	2700      	movs	r7, #0
  402c4e:	45bb      	cmp	fp, r7
  402c50:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  402c54:	f6ff ac0e 	blt.w	402474 <_svfprintf_r+0x958>
  402c58:	9b07      	ldr	r3, [sp, #28]
  402c5a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402c5e:	9307      	str	r3, [sp, #28]
  402c60:	f7ff bbd6 	b.w	402410 <_svfprintf_r+0x8f4>
  402c64:	4614      	mov	r4, r2
  402c66:	3301      	adds	r3, #1
  402c68:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402c6a:	9324      	str	r3, [sp, #144]	; 0x90
  402c6c:	442c      	add	r4, r5
  402c6e:	2b07      	cmp	r3, #7
  402c70:	9425      	str	r4, [sp, #148]	; 0x94
  402c72:	e889 0024 	stmia.w	r9, {r2, r5}
  402c76:	f73f ae51 	bgt.w	40291c <_svfprintf_r+0xe00>
  402c7a:	f109 0908 	add.w	r9, r9, #8
  402c7e:	e658      	b.n	402932 <_svfprintf_r+0xe16>
  402c80:	aa23      	add	r2, sp, #140	; 0x8c
  402c82:	9909      	ldr	r1, [sp, #36]	; 0x24
  402c84:	980a      	ldr	r0, [sp, #40]	; 0x28
  402c86:	f004 f8b1 	bl	406dec <__ssprint_r>
  402c8a:	2800      	cmp	r0, #0
  402c8c:	f47f a83f 	bne.w	401d0e <_svfprintf_r+0x1f2>
  402c90:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402c92:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402c96:	e40f      	b.n	4024b8 <_svfprintf_r+0x99c>
  402c98:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  402c9a:	f7ff bbe4 	b.w	402466 <_svfprintf_r+0x94a>
  402c9e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402ca0:	4ab5      	ldr	r2, [pc, #724]	; (402f78 <_svfprintf_r+0x145c>)
  402ca2:	f8c9 2000 	str.w	r2, [r9]
  402ca6:	3301      	adds	r3, #1
  402ca8:	3401      	adds	r4, #1
  402caa:	2201      	movs	r2, #1
  402cac:	2b07      	cmp	r3, #7
  402cae:	9425      	str	r4, [sp, #148]	; 0x94
  402cb0:	9324      	str	r3, [sp, #144]	; 0x90
  402cb2:	f8c9 2004 	str.w	r2, [r9, #4]
  402cb6:	f300 808e 	bgt.w	402dd6 <_svfprintf_r+0x12ba>
  402cba:	f109 0908 	add.w	r9, r9, #8
  402cbe:	b92d      	cbnz	r5, 402ccc <_svfprintf_r+0x11b0>
  402cc0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402cc2:	b91b      	cbnz	r3, 402ccc <_svfprintf_r+0x11b0>
  402cc4:	9b07      	ldr	r3, [sp, #28]
  402cc6:	07df      	lsls	r7, r3, #31
  402cc8:	f57f a9b8 	bpl.w	40203c <_svfprintf_r+0x520>
  402ccc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402cce:	9916      	ldr	r1, [sp, #88]	; 0x58
  402cd0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  402cd2:	f8c9 2000 	str.w	r2, [r9]
  402cd6:	3301      	adds	r3, #1
  402cd8:	440c      	add	r4, r1
  402cda:	2b07      	cmp	r3, #7
  402cdc:	9425      	str	r4, [sp, #148]	; 0x94
  402cde:	f8c9 1004 	str.w	r1, [r9, #4]
  402ce2:	9324      	str	r3, [sp, #144]	; 0x90
  402ce4:	f300 81c2 	bgt.w	40306c <_svfprintf_r+0x1550>
  402ce8:	f109 0908 	add.w	r9, r9, #8
  402cec:	426d      	negs	r5, r5
  402cee:	2d00      	cmp	r5, #0
  402cf0:	f340 809b 	ble.w	402e2a <_svfprintf_r+0x130e>
  402cf4:	4aa1      	ldr	r2, [pc, #644]	; (402f7c <_svfprintf_r+0x1460>)
  402cf6:	920f      	str	r2, [sp, #60]	; 0x3c
  402cf8:	2d10      	cmp	r5, #16
  402cfa:	f340 80c3 	ble.w	402e84 <_svfprintf_r+0x1368>
  402cfe:	4622      	mov	r2, r4
  402d00:	2710      	movs	r7, #16
  402d02:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  402d06:	9c09      	ldr	r4, [sp, #36]	; 0x24
  402d08:	e005      	b.n	402d16 <_svfprintf_r+0x11fa>
  402d0a:	f109 0908 	add.w	r9, r9, #8
  402d0e:	3d10      	subs	r5, #16
  402d10:	2d10      	cmp	r5, #16
  402d12:	f340 80b6 	ble.w	402e82 <_svfprintf_r+0x1366>
  402d16:	3301      	adds	r3, #1
  402d18:	3210      	adds	r2, #16
  402d1a:	2b07      	cmp	r3, #7
  402d1c:	9225      	str	r2, [sp, #148]	; 0x94
  402d1e:	9324      	str	r3, [sp, #144]	; 0x90
  402d20:	f8c9 a000 	str.w	sl, [r9]
  402d24:	f8c9 7004 	str.w	r7, [r9, #4]
  402d28:	ddef      	ble.n	402d0a <_svfprintf_r+0x11ee>
  402d2a:	aa23      	add	r2, sp, #140	; 0x8c
  402d2c:	4621      	mov	r1, r4
  402d2e:	4658      	mov	r0, fp
  402d30:	f004 f85c 	bl	406dec <__ssprint_r>
  402d34:	2800      	cmp	r0, #0
  402d36:	f47e afea 	bne.w	401d0e <_svfprintf_r+0x1f2>
  402d3a:	9a25      	ldr	r2, [sp, #148]	; 0x94
  402d3c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402d3e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402d42:	e7e4      	b.n	402d0e <_svfprintf_r+0x11f2>
  402d44:	9a07      	ldr	r2, [sp, #28]
  402d46:	f7ff ba38 	b.w	4021ba <_svfprintf_r+0x69e>
  402d4a:	9a07      	ldr	r2, [sp, #28]
  402d4c:	e590      	b.n	402870 <_svfprintf_r+0xd54>
  402d4e:	9b07      	ldr	r3, [sp, #28]
  402d50:	f043 0320 	orr.w	r3, r3, #32
  402d54:	9307      	str	r3, [sp, #28]
  402d56:	f108 0801 	add.w	r8, r8, #1
  402d5a:	f898 3000 	ldrb.w	r3, [r8]
  402d5e:	f7fe bf36 	b.w	401bce <_svfprintf_r+0xb2>
  402d62:	aa23      	add	r2, sp, #140	; 0x8c
  402d64:	9909      	ldr	r1, [sp, #36]	; 0x24
  402d66:	980a      	ldr	r0, [sp, #40]	; 0x28
  402d68:	f004 f840 	bl	406dec <__ssprint_r>
  402d6c:	2800      	cmp	r0, #0
  402d6e:	f47e afce 	bne.w	401d0e <_svfprintf_r+0x1f2>
  402d72:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402d74:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402d78:	f7ff bbb6 	b.w	4024e8 <_svfprintf_r+0x9cc>
  402d7c:	2140      	movs	r1, #64	; 0x40
  402d7e:	980a      	ldr	r0, [sp, #40]	; 0x28
  402d80:	f002 fed6 	bl	405b30 <_malloc_r>
  402d84:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402d86:	6010      	str	r0, [r2, #0]
  402d88:	6110      	str	r0, [r2, #16]
  402d8a:	2800      	cmp	r0, #0
  402d8c:	f000 81e5 	beq.w	40315a <_svfprintf_r+0x163e>
  402d90:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402d92:	2340      	movs	r3, #64	; 0x40
  402d94:	6153      	str	r3, [r2, #20]
  402d96:	f7fe bed8 	b.w	401b4a <_svfprintf_r+0x2e>
  402d9a:	a821      	add	r0, sp, #132	; 0x84
  402d9c:	a91e      	add	r1, sp, #120	; 0x78
  402d9e:	9004      	str	r0, [sp, #16]
  402da0:	9103      	str	r1, [sp, #12]
  402da2:	a81d      	add	r0, sp, #116	; 0x74
  402da4:	2103      	movs	r1, #3
  402da6:	9002      	str	r0, [sp, #8]
  402da8:	9a08      	ldr	r2, [sp, #32]
  402daa:	f8cd b004 	str.w	fp, [sp, #4]
  402dae:	463b      	mov	r3, r7
  402db0:	9100      	str	r1, [sp, #0]
  402db2:	980a      	ldr	r0, [sp, #40]	; 0x28
  402db4:	f001 fa78 	bl	4042a8 <_dtoa_r>
  402db8:	465d      	mov	r5, fp
  402dba:	4606      	mov	r6, r0
  402dbc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402dbe:	2b46      	cmp	r3, #70	; 0x46
  402dc0:	eb06 0405 	add.w	r4, r6, r5
  402dc4:	f47f aeb6 	bne.w	402b34 <_svfprintf_r+0x1018>
  402dc8:	7833      	ldrb	r3, [r6, #0]
  402dca:	2b30      	cmp	r3, #48	; 0x30
  402dcc:	f000 817c 	beq.w	4030c8 <_svfprintf_r+0x15ac>
  402dd0:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  402dd2:	442c      	add	r4, r5
  402dd4:	e6ae      	b.n	402b34 <_svfprintf_r+0x1018>
  402dd6:	aa23      	add	r2, sp, #140	; 0x8c
  402dd8:	9909      	ldr	r1, [sp, #36]	; 0x24
  402dda:	980a      	ldr	r0, [sp, #40]	; 0x28
  402ddc:	f004 f806 	bl	406dec <__ssprint_r>
  402de0:	2800      	cmp	r0, #0
  402de2:	f47e af94 	bne.w	401d0e <_svfprintf_r+0x1f2>
  402de6:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  402de8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402dea:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402dee:	e766      	b.n	402cbe <_svfprintf_r+0x11a2>
  402df0:	f1bb 0f00 	cmp.w	fp, #0
  402df4:	bf08      	it	eq
  402df6:	f04f 0b01 	moveq.w	fp, #1
  402dfa:	e667      	b.n	402acc <_svfprintf_r+0xfb0>
  402dfc:	970e      	str	r7, [sp, #56]	; 0x38
  402dfe:	4617      	mov	r7, r2
  402e00:	e55e      	b.n	4028c0 <_svfprintf_r+0xda4>
  402e02:	4630      	mov	r0, r6
  402e04:	f7fe fe1c 	bl	401a40 <strlen>
  402e08:	46a3      	mov	fp, r4
  402e0a:	4603      	mov	r3, r0
  402e0c:	900d      	str	r0, [sp, #52]	; 0x34
  402e0e:	f7ff baf4 	b.w	4023fa <_svfprintf_r+0x8de>
  402e12:	aa23      	add	r2, sp, #140	; 0x8c
  402e14:	9909      	ldr	r1, [sp, #36]	; 0x24
  402e16:	980a      	ldr	r0, [sp, #40]	; 0x28
  402e18:	f003 ffe8 	bl	406dec <__ssprint_r>
  402e1c:	2800      	cmp	r0, #0
  402e1e:	f47e af76 	bne.w	401d0e <_svfprintf_r+0x1f2>
  402e22:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402e24:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402e26:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402e2a:	9912      	ldr	r1, [sp, #72]	; 0x48
  402e2c:	f8c9 6000 	str.w	r6, [r9]
  402e30:	3301      	adds	r3, #1
  402e32:	440c      	add	r4, r1
  402e34:	2b07      	cmp	r3, #7
  402e36:	9425      	str	r4, [sp, #148]	; 0x94
  402e38:	9324      	str	r3, [sp, #144]	; 0x90
  402e3a:	f8c9 1004 	str.w	r1, [r9, #4]
  402e3e:	f77f a8fb 	ble.w	402038 <_svfprintf_r+0x51c>
  402e42:	e411      	b.n	402668 <_svfprintf_r+0xb4c>
  402e44:	272d      	movs	r7, #45	; 0x2d
  402e46:	9308      	str	r3, [sp, #32]
  402e48:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402e4a:	9307      	str	r3, [sp, #28]
  402e4c:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  402e50:	f04f 0b00 	mov.w	fp, #0
  402e54:	f7ff b829 	b.w	401eaa <_svfprintf_r+0x38e>
  402e58:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  402e5a:	1cdd      	adds	r5, r3, #3
  402e5c:	db1e      	blt.n	402e9c <_svfprintf_r+0x1380>
  402e5e:	459b      	cmp	fp, r3
  402e60:	db1c      	blt.n	402e9c <_svfprintf_r+0x1380>
  402e62:	9313      	str	r3, [sp, #76]	; 0x4c
  402e64:	e689      	b.n	402b7a <_svfprintf_r+0x105e>
  402e66:	4623      	mov	r3, r4
  402e68:	e677      	b.n	402b5a <_svfprintf_r+0x103e>
  402e6a:	aa23      	add	r2, sp, #140	; 0x8c
  402e6c:	9909      	ldr	r1, [sp, #36]	; 0x24
  402e6e:	980a      	ldr	r0, [sp, #40]	; 0x28
  402e70:	f003 ffbc 	bl	406dec <__ssprint_r>
  402e74:	2800      	cmp	r0, #0
  402e76:	f47e af4a 	bne.w	401d0e <_svfprintf_r+0x1f2>
  402e7a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402e7c:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402e80:	e459      	b.n	402736 <_svfprintf_r+0xc1a>
  402e82:	4614      	mov	r4, r2
  402e84:	3301      	adds	r3, #1
  402e86:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402e88:	9324      	str	r3, [sp, #144]	; 0x90
  402e8a:	442c      	add	r4, r5
  402e8c:	2b07      	cmp	r3, #7
  402e8e:	9425      	str	r4, [sp, #148]	; 0x94
  402e90:	e889 0024 	stmia.w	r9, {r2, r5}
  402e94:	dcbd      	bgt.n	402e12 <_svfprintf_r+0x12f6>
  402e96:	f109 0908 	add.w	r9, r9, #8
  402e9a:	e7c6      	b.n	402e2a <_svfprintf_r+0x130e>
  402e9c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402e9e:	3a02      	subs	r2, #2
  402ea0:	9211      	str	r2, [sp, #68]	; 0x44
  402ea2:	3b01      	subs	r3, #1
  402ea4:	2b00      	cmp	r3, #0
  402ea6:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  402eaa:	931d      	str	r3, [sp, #116]	; 0x74
  402eac:	bfb8      	it	lt
  402eae:	425b      	neglt	r3, r3
  402eb0:	f88d 207c 	strb.w	r2, [sp, #124]	; 0x7c
  402eb4:	bfb4      	ite	lt
  402eb6:	222d      	movlt	r2, #45	; 0x2d
  402eb8:	222b      	movge	r2, #43	; 0x2b
  402eba:	2b09      	cmp	r3, #9
  402ebc:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  402ec0:	f340 80f1 	ble.w	4030a6 <_svfprintf_r+0x158a>
  402ec4:	f10d 008b 	add.w	r0, sp, #139	; 0x8b
  402ec8:	4604      	mov	r4, r0
  402eca:	4a2d      	ldr	r2, [pc, #180]	; (402f80 <_svfprintf_r+0x1464>)
  402ecc:	fb82 2103 	smull	r2, r1, r2, r3
  402ed0:	17da      	asrs	r2, r3, #31
  402ed2:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
  402ed6:	eb02 0182 	add.w	r1, r2, r2, lsl #2
  402eda:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
  402ede:	f103 0130 	add.w	r1, r3, #48	; 0x30
  402ee2:	2a09      	cmp	r2, #9
  402ee4:	4613      	mov	r3, r2
  402ee6:	f804 1d01 	strb.w	r1, [r4, #-1]!
  402eea:	dcee      	bgt.n	402eca <_svfprintf_r+0x13ae>
  402eec:	4621      	mov	r1, r4
  402eee:	3330      	adds	r3, #48	; 0x30
  402ef0:	b2da      	uxtb	r2, r3
  402ef2:	f801 2d01 	strb.w	r2, [r1, #-1]!
  402ef6:	4288      	cmp	r0, r1
  402ef8:	f240 813a 	bls.w	403170 <_svfprintf_r+0x1654>
  402efc:	f10d 017e 	add.w	r1, sp, #126	; 0x7e
  402f00:	4623      	mov	r3, r4
  402f02:	e001      	b.n	402f08 <_svfprintf_r+0x13ec>
  402f04:	f813 2b01 	ldrb.w	r2, [r3], #1
  402f08:	f801 2b01 	strb.w	r2, [r1], #1
  402f0c:	4298      	cmp	r0, r3
  402f0e:	d1f9      	bne.n	402f04 <_svfprintf_r+0x13e8>
  402f10:	1c43      	adds	r3, r0, #1
  402f12:	1b1b      	subs	r3, r3, r4
  402f14:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  402f18:	4413      	add	r3, r2
  402f1a:	aa1f      	add	r2, sp, #124	; 0x7c
  402f1c:	1a9b      	subs	r3, r3, r2
  402f1e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402f20:	9319      	str	r3, [sp, #100]	; 0x64
  402f22:	2a01      	cmp	r2, #1
  402f24:	4413      	add	r3, r2
  402f26:	930d      	str	r3, [sp, #52]	; 0x34
  402f28:	f340 80ea 	ble.w	403100 <_svfprintf_r+0x15e4>
  402f2c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402f2e:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402f30:	4413      	add	r3, r2
  402f32:	2200      	movs	r2, #0
  402f34:	930d      	str	r3, [sp, #52]	; 0x34
  402f36:	9213      	str	r2, [sp, #76]	; 0x4c
  402f38:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402f3c:	e62b      	b.n	402b96 <_svfprintf_r+0x107a>
  402f3e:	aa23      	add	r2, sp, #140	; 0x8c
  402f40:	9909      	ldr	r1, [sp, #36]	; 0x24
  402f42:	980a      	ldr	r0, [sp, #40]	; 0x28
  402f44:	f003 ff52 	bl	406dec <__ssprint_r>
  402f48:	2800      	cmp	r0, #0
  402f4a:	f47e aee0 	bne.w	401d0e <_svfprintf_r+0x1f2>
  402f4e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  402f50:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402f52:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402f56:	e4f6      	b.n	402946 <_svfprintf_r+0xe2a>
  402f58:	2d06      	cmp	r5, #6
  402f5a:	462b      	mov	r3, r5
  402f5c:	bf28      	it	cs
  402f5e:	2306      	movcs	r3, #6
  402f60:	930d      	str	r3, [sp, #52]	; 0x34
  402f62:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402f66:	46b3      	mov	fp, r6
  402f68:	970e      	str	r7, [sp, #56]	; 0x38
  402f6a:	9613      	str	r6, [sp, #76]	; 0x4c
  402f6c:	4637      	mov	r7, r6
  402f6e:	9308      	str	r3, [sp, #32]
  402f70:	4e04      	ldr	r6, [pc, #16]	; (402f84 <_svfprintf_r+0x1468>)
  402f72:	f7fe bf99 	b.w	401ea8 <_svfprintf_r+0x38c>
  402f76:	bf00      	nop
  402f78:	004086d4 	.word	0x004086d4
  402f7c:	00408684 	.word	0x00408684
  402f80:	66666667 	.word	0x66666667
  402f84:	004086cc 	.word	0x004086cc
  402f88:	aa23      	add	r2, sp, #140	; 0x8c
  402f8a:	9909      	ldr	r1, [sp, #36]	; 0x24
  402f8c:	980a      	ldr	r0, [sp, #40]	; 0x28
  402f8e:	f003 ff2d 	bl	406dec <__ssprint_r>
  402f92:	2800      	cmp	r0, #0
  402f94:	f47e aebb 	bne.w	401d0e <_svfprintf_r+0x1f2>
  402f98:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  402f9a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402f9c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402f9e:	1ad3      	subs	r3, r2, r3
  402fa0:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402fa4:	e4e7      	b.n	402976 <_svfprintf_r+0xe5a>
  402fa6:	f04f 0b06 	mov.w	fp, #6
  402faa:	e58f      	b.n	402acc <_svfprintf_r+0xfb0>
  402fac:	a821      	add	r0, sp, #132	; 0x84
  402fae:	a91e      	add	r1, sp, #120	; 0x78
  402fb0:	9004      	str	r0, [sp, #16]
  402fb2:	9103      	str	r1, [sp, #12]
  402fb4:	a81d      	add	r0, sp, #116	; 0x74
  402fb6:	2103      	movs	r1, #3
  402fb8:	9002      	str	r0, [sp, #8]
  402fba:	9a08      	ldr	r2, [sp, #32]
  402fbc:	f8cd b004 	str.w	fp, [sp, #4]
  402fc0:	463b      	mov	r3, r7
  402fc2:	9100      	str	r1, [sp, #0]
  402fc4:	980a      	ldr	r0, [sp, #40]	; 0x28
  402fc6:	f001 f96f 	bl	4042a8 <_dtoa_r>
  402fca:	465d      	mov	r5, fp
  402fcc:	4606      	mov	r6, r0
  402fce:	eb00 040b 	add.w	r4, r0, fp
  402fd2:	e6f9      	b.n	402dc8 <_svfprintf_r+0x12ac>
  402fd4:	9307      	str	r3, [sp, #28]
  402fd6:	f7ff b959 	b.w	40228c <_svfprintf_r+0x770>
  402fda:	272d      	movs	r7, #45	; 0x2d
  402fdc:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  402fe0:	f7ff b8b2 	b.w	402148 <_svfprintf_r+0x62c>
  402fe4:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402fe6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402fe8:	4413      	add	r3, r2
  402fea:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402fec:	930d      	str	r3, [sp, #52]	; 0x34
  402fee:	2a00      	cmp	r2, #0
  402ff0:	dd7e      	ble.n	4030f0 <_svfprintf_r+0x15d4>
  402ff2:	2267      	movs	r2, #103	; 0x67
  402ff4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402ff8:	9211      	str	r2, [sp, #68]	; 0x44
  402ffa:	e5cc      	b.n	402b96 <_svfprintf_r+0x107a>
  402ffc:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
  403000:	970e      	str	r7, [sp, #56]	; 0x38
  403002:	9308      	str	r3, [sp, #32]
  403004:	950d      	str	r5, [sp, #52]	; 0x34
  403006:	4683      	mov	fp, r0
  403008:	9013      	str	r0, [sp, #76]	; 0x4c
  40300a:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40300e:	f7fe bf4b 	b.w	401ea8 <_svfprintf_r+0x38c>
  403012:	9b07      	ldr	r3, [sp, #28]
  403014:	07db      	lsls	r3, r3, #31
  403016:	465f      	mov	r7, fp
  403018:	d505      	bpl.n	403026 <_svfprintf_r+0x150a>
  40301a:	ae40      	add	r6, sp, #256	; 0x100
  40301c:	2330      	movs	r3, #48	; 0x30
  40301e:	f806 3d41 	strb.w	r3, [r6, #-65]!
  403022:	f7fe bf37 	b.w	401e94 <_svfprintf_r+0x378>
  403026:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  40302a:	ae30      	add	r6, sp, #192	; 0xc0
  40302c:	f7fe bf35 	b.w	401e9a <_svfprintf_r+0x37e>
  403030:	2b00      	cmp	r3, #0
  403032:	dd7d      	ble.n	403130 <_svfprintf_r+0x1614>
  403034:	f1bb 0f00 	cmp.w	fp, #0
  403038:	d13d      	bne.n	4030b6 <_svfprintf_r+0x159a>
  40303a:	9a07      	ldr	r2, [sp, #28]
  40303c:	07d4      	lsls	r4, r2, #31
  40303e:	d43a      	bmi.n	4030b6 <_svfprintf_r+0x159a>
  403040:	461a      	mov	r2, r3
  403042:	920d      	str	r2, [sp, #52]	; 0x34
  403044:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403048:	e5a5      	b.n	402b96 <_svfprintf_r+0x107a>
  40304a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40304c:	2b47      	cmp	r3, #71	; 0x47
  40304e:	f47f ad70 	bne.w	402b32 <_svfprintf_r+0x1016>
  403052:	9b07      	ldr	r3, [sp, #28]
  403054:	07db      	lsls	r3, r3, #31
  403056:	f53f aeb1 	bmi.w	402dbc <_svfprintf_r+0x12a0>
  40305a:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40305c:	1b9b      	subs	r3, r3, r6
  40305e:	9312      	str	r3, [sp, #72]	; 0x48
  403060:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403062:	2b47      	cmp	r3, #71	; 0x47
  403064:	f43f aef8 	beq.w	402e58 <_svfprintf_r+0x133c>
  403068:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40306a:	e71a      	b.n	402ea2 <_svfprintf_r+0x1386>
  40306c:	aa23      	add	r2, sp, #140	; 0x8c
  40306e:	9909      	ldr	r1, [sp, #36]	; 0x24
  403070:	980a      	ldr	r0, [sp, #40]	; 0x28
  403072:	f003 febb 	bl	406dec <__ssprint_r>
  403076:	2800      	cmp	r0, #0
  403078:	f47e ae49 	bne.w	401d0e <_svfprintf_r+0x1f2>
  40307c:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  40307e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403080:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403082:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403086:	e631      	b.n	402cec <_svfprintf_r+0x11d0>
  403088:	46a0      	mov	r8, r4
  40308a:	2500      	movs	r5, #0
  40308c:	f7fe bda1 	b.w	401bd2 <_svfprintf_r+0xb6>
  403090:	9b21      	ldr	r3, [sp, #132]	; 0x84
  403092:	e562      	b.n	402b5a <_svfprintf_r+0x103e>
  403094:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403096:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403098:	4413      	add	r3, r2
  40309a:	2267      	movs	r2, #103	; 0x67
  40309c:	930d      	str	r3, [sp, #52]	; 0x34
  40309e:	9211      	str	r2, [sp, #68]	; 0x44
  4030a0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4030a4:	e577      	b.n	402b96 <_svfprintf_r+0x107a>
  4030a6:	3330      	adds	r3, #48	; 0x30
  4030a8:	2230      	movs	r2, #48	; 0x30
  4030aa:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  4030ae:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  4030b2:	ab20      	add	r3, sp, #128	; 0x80
  4030b4:	e731      	b.n	402f1a <_svfprintf_r+0x13fe>
  4030b6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4030b8:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4030ba:	189d      	adds	r5, r3, r2
  4030bc:	eb05 030b 	add.w	r3, r5, fp
  4030c0:	930d      	str	r3, [sp, #52]	; 0x34
  4030c2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4030c6:	e566      	b.n	402b96 <_svfprintf_r+0x107a>
  4030c8:	9808      	ldr	r0, [sp, #32]
  4030ca:	4639      	mov	r1, r7
  4030cc:	2200      	movs	r2, #0
  4030ce:	2300      	movs	r3, #0
  4030d0:	f004 fcf8 	bl	407ac4 <__aeabi_dcmpeq>
  4030d4:	2800      	cmp	r0, #0
  4030d6:	f47f ae7b 	bne.w	402dd0 <_svfprintf_r+0x12b4>
  4030da:	f1c5 0501 	rsb	r5, r5, #1
  4030de:	951d      	str	r5, [sp, #116]	; 0x74
  4030e0:	442c      	add	r4, r5
  4030e2:	e527      	b.n	402b34 <_svfprintf_r+0x1018>
  4030e4:	4e32      	ldr	r6, [pc, #200]	; (4031b0 <_svfprintf_r+0x1694>)
  4030e6:	4b33      	ldr	r3, [pc, #204]	; (4031b4 <_svfprintf_r+0x1698>)
  4030e8:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  4030ec:	f7ff b82e 	b.w	40214c <_svfprintf_r+0x630>
  4030f0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4030f2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4030f4:	f1c3 0301 	rsb	r3, r3, #1
  4030f8:	441a      	add	r2, r3
  4030fa:	4613      	mov	r3, r2
  4030fc:	920d      	str	r2, [sp, #52]	; 0x34
  4030fe:	e778      	b.n	402ff2 <_svfprintf_r+0x14d6>
  403100:	9b07      	ldr	r3, [sp, #28]
  403102:	f013 0301 	ands.w	r3, r3, #1
  403106:	f47f af11 	bne.w	402f2c <_svfprintf_r+0x1410>
  40310a:	9313      	str	r3, [sp, #76]	; 0x4c
  40310c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40310e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403112:	e540      	b.n	402b96 <_svfprintf_r+0x107a>
  403114:	980e      	ldr	r0, [sp, #56]	; 0x38
  403116:	f898 3001 	ldrb.w	r3, [r8, #1]
  40311a:	6805      	ldr	r5, [r0, #0]
  40311c:	3004      	adds	r0, #4
  40311e:	2d00      	cmp	r5, #0
  403120:	900e      	str	r0, [sp, #56]	; 0x38
  403122:	46a0      	mov	r8, r4
  403124:	f6be ad53 	bge.w	401bce <_svfprintf_r+0xb2>
  403128:	f04f 35ff 	mov.w	r5, #4294967295
  40312c:	f7fe bd4f 	b.w	401bce <_svfprintf_r+0xb2>
  403130:	f1bb 0f00 	cmp.w	fp, #0
  403134:	d102      	bne.n	40313c <_svfprintf_r+0x1620>
  403136:	9b07      	ldr	r3, [sp, #28]
  403138:	07d8      	lsls	r0, r3, #31
  40313a:	d507      	bpl.n	40314c <_svfprintf_r+0x1630>
  40313c:	9b16      	ldr	r3, [sp, #88]	; 0x58
  40313e:	1c5d      	adds	r5, r3, #1
  403140:	eb05 030b 	add.w	r3, r5, fp
  403144:	930d      	str	r3, [sp, #52]	; 0x34
  403146:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40314a:	e524      	b.n	402b96 <_svfprintf_r+0x107a>
  40314c:	2301      	movs	r3, #1
  40314e:	930d      	str	r3, [sp, #52]	; 0x34
  403150:	e521      	b.n	402b96 <_svfprintf_r+0x107a>
  403152:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  403156:	f7ff b921 	b.w	40239c <_svfprintf_r+0x880>
  40315a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40315c:	230c      	movs	r3, #12
  40315e:	6013      	str	r3, [r2, #0]
  403160:	f04f 30ff 	mov.w	r0, #4294967295
  403164:	f7fe bddc 	b.w	401d20 <_svfprintf_r+0x204>
  403168:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40316c:	f7ff b8f9 	b.w	402362 <_svfprintf_r+0x846>
  403170:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  403174:	e6d1      	b.n	402f1a <_svfprintf_r+0x13fe>
  403176:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40317a:	f7fe bdd9 	b.w	401d30 <_svfprintf_r+0x214>
  40317e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  403182:	f7ff b857 	b.w	402234 <_svfprintf_r+0x718>
  403186:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40318a:	f7ff b825 	b.w	4021d8 <_svfprintf_r+0x6bc>
  40318e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  403192:	f7ff b94c 	b.w	40242e <_svfprintf_r+0x912>
  403196:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40319a:	f7fe bff3 	b.w	402184 <_svfprintf_r+0x668>
  40319e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4031a2:	f7fe bfa3 	b.w	4020ec <_svfprintf_r+0x5d0>
  4031a6:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4031aa:	f7fe be33 	b.w	401e14 <_svfprintf_r+0x2f8>
  4031ae:	bf00      	nop
  4031b0:	004086a0 	.word	0x004086a0
  4031b4:	0040869c 	.word	0x0040869c

004031b8 <__sprint_r.part.0>:
  4031b8:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4031ba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4031be:	049c      	lsls	r4, r3, #18
  4031c0:	4692      	mov	sl, r2
  4031c2:	d52c      	bpl.n	40321e <__sprint_r.part.0+0x66>
  4031c4:	6893      	ldr	r3, [r2, #8]
  4031c6:	6812      	ldr	r2, [r2, #0]
  4031c8:	b33b      	cbz	r3, 40321a <__sprint_r.part.0+0x62>
  4031ca:	460f      	mov	r7, r1
  4031cc:	4680      	mov	r8, r0
  4031ce:	f102 0908 	add.w	r9, r2, #8
  4031d2:	e919 0060 	ldmdb	r9, {r5, r6}
  4031d6:	08b6      	lsrs	r6, r6, #2
  4031d8:	d017      	beq.n	40320a <__sprint_r.part.0+0x52>
  4031da:	3d04      	subs	r5, #4
  4031dc:	2400      	movs	r4, #0
  4031de:	e001      	b.n	4031e4 <__sprint_r.part.0+0x2c>
  4031e0:	42a6      	cmp	r6, r4
  4031e2:	d010      	beq.n	403206 <__sprint_r.part.0+0x4e>
  4031e4:	463a      	mov	r2, r7
  4031e6:	f855 1f04 	ldr.w	r1, [r5, #4]!
  4031ea:	4640      	mov	r0, r8
  4031ec:	f002 f92a 	bl	405444 <_fputwc_r>
  4031f0:	1c43      	adds	r3, r0, #1
  4031f2:	f104 0401 	add.w	r4, r4, #1
  4031f6:	d1f3      	bne.n	4031e0 <__sprint_r.part.0+0x28>
  4031f8:	2300      	movs	r3, #0
  4031fa:	f8ca 3008 	str.w	r3, [sl, #8]
  4031fe:	f8ca 3004 	str.w	r3, [sl, #4]
  403202:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403206:	f8da 3008 	ldr.w	r3, [sl, #8]
  40320a:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
  40320e:	f8ca 3008 	str.w	r3, [sl, #8]
  403212:	f109 0908 	add.w	r9, r9, #8
  403216:	2b00      	cmp	r3, #0
  403218:	d1db      	bne.n	4031d2 <__sprint_r.part.0+0x1a>
  40321a:	2000      	movs	r0, #0
  40321c:	e7ec      	b.n	4031f8 <__sprint_r.part.0+0x40>
  40321e:	f002 fa59 	bl	4056d4 <__sfvwrite_r>
  403222:	2300      	movs	r3, #0
  403224:	f8ca 3008 	str.w	r3, [sl, #8]
  403228:	f8ca 3004 	str.w	r3, [sl, #4]
  40322c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00403230 <_vfiprintf_r>:
  403230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403234:	b0ab      	sub	sp, #172	; 0xac
  403236:	461c      	mov	r4, r3
  403238:	9100      	str	r1, [sp, #0]
  40323a:	4690      	mov	r8, r2
  40323c:	9304      	str	r3, [sp, #16]
  40323e:	9005      	str	r0, [sp, #20]
  403240:	b118      	cbz	r0, 40324a <_vfiprintf_r+0x1a>
  403242:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403244:	2b00      	cmp	r3, #0
  403246:	f000 80de 	beq.w	403406 <_vfiprintf_r+0x1d6>
  40324a:	9800      	ldr	r0, [sp, #0]
  40324c:	f9b0 100c 	ldrsh.w	r1, [r0, #12]
  403250:	b28a      	uxth	r2, r1
  403252:	0495      	lsls	r5, r2, #18
  403254:	d407      	bmi.n	403266 <_vfiprintf_r+0x36>
  403256:	6e43      	ldr	r3, [r0, #100]	; 0x64
  403258:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
  40325c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  403260:	8182      	strh	r2, [r0, #12]
  403262:	6643      	str	r3, [r0, #100]	; 0x64
  403264:	b292      	uxth	r2, r2
  403266:	0711      	lsls	r1, r2, #28
  403268:	f140 80b1 	bpl.w	4033ce <_vfiprintf_r+0x19e>
  40326c:	9b00      	ldr	r3, [sp, #0]
  40326e:	691b      	ldr	r3, [r3, #16]
  403270:	2b00      	cmp	r3, #0
  403272:	f000 80ac 	beq.w	4033ce <_vfiprintf_r+0x19e>
  403276:	f002 021a 	and.w	r2, r2, #26
  40327a:	2a0a      	cmp	r2, #10
  40327c:	f000 80b5 	beq.w	4033ea <_vfiprintf_r+0x1ba>
  403280:	2300      	movs	r3, #0
  403282:	f10d 0b68 	add.w	fp, sp, #104	; 0x68
  403286:	9302      	str	r3, [sp, #8]
  403288:	930f      	str	r3, [sp, #60]	; 0x3c
  40328a:	930e      	str	r3, [sp, #56]	; 0x38
  40328c:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  403290:	46da      	mov	sl, fp
  403292:	f898 3000 	ldrb.w	r3, [r8]
  403296:	4644      	mov	r4, r8
  403298:	b1fb      	cbz	r3, 4032da <_vfiprintf_r+0xaa>
  40329a:	2b25      	cmp	r3, #37	; 0x25
  40329c:	d102      	bne.n	4032a4 <_vfiprintf_r+0x74>
  40329e:	e01c      	b.n	4032da <_vfiprintf_r+0xaa>
  4032a0:	2b25      	cmp	r3, #37	; 0x25
  4032a2:	d003      	beq.n	4032ac <_vfiprintf_r+0x7c>
  4032a4:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4032a8:	2b00      	cmp	r3, #0
  4032aa:	d1f9      	bne.n	4032a0 <_vfiprintf_r+0x70>
  4032ac:	ebc8 0504 	rsb	r5, r8, r4
  4032b0:	b19d      	cbz	r5, 4032da <_vfiprintf_r+0xaa>
  4032b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4032b4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4032b6:	f8ca 8000 	str.w	r8, [sl]
  4032ba:	3301      	adds	r3, #1
  4032bc:	442a      	add	r2, r5
  4032be:	2b07      	cmp	r3, #7
  4032c0:	f8ca 5004 	str.w	r5, [sl, #4]
  4032c4:	920f      	str	r2, [sp, #60]	; 0x3c
  4032c6:	930e      	str	r3, [sp, #56]	; 0x38
  4032c8:	dd7b      	ble.n	4033c2 <_vfiprintf_r+0x192>
  4032ca:	2a00      	cmp	r2, #0
  4032cc:	f040 8528 	bne.w	403d20 <_vfiprintf_r+0xaf0>
  4032d0:	9b02      	ldr	r3, [sp, #8]
  4032d2:	920e      	str	r2, [sp, #56]	; 0x38
  4032d4:	442b      	add	r3, r5
  4032d6:	46da      	mov	sl, fp
  4032d8:	9302      	str	r3, [sp, #8]
  4032da:	7823      	ldrb	r3, [r4, #0]
  4032dc:	2b00      	cmp	r3, #0
  4032de:	f000 843e 	beq.w	403b5e <_vfiprintf_r+0x92e>
  4032e2:	2100      	movs	r1, #0
  4032e4:	f04f 0300 	mov.w	r3, #0
  4032e8:	f04f 32ff 	mov.w	r2, #4294967295
  4032ec:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4032f0:	f104 0801 	add.w	r8, r4, #1
  4032f4:	7863      	ldrb	r3, [r4, #1]
  4032f6:	9201      	str	r2, [sp, #4]
  4032f8:	4608      	mov	r0, r1
  4032fa:	460e      	mov	r6, r1
  4032fc:	460c      	mov	r4, r1
  4032fe:	f108 0801 	add.w	r8, r8, #1
  403302:	f1a3 0220 	sub.w	r2, r3, #32
  403306:	2a58      	cmp	r2, #88	; 0x58
  403308:	f200 8393 	bhi.w	403a32 <_vfiprintf_r+0x802>
  40330c:	e8df f012 	tbh	[pc, r2, lsl #1]
  403310:	03910346 	.word	0x03910346
  403314:	034e0391 	.word	0x034e0391
  403318:	03910391 	.word	0x03910391
  40331c:	03910391 	.word	0x03910391
  403320:	03910391 	.word	0x03910391
  403324:	02670289 	.word	0x02670289
  403328:	00800391 	.word	0x00800391
  40332c:	0391026c 	.word	0x0391026c
  403330:	025901c6 	.word	0x025901c6
  403334:	02590259 	.word	0x02590259
  403338:	02590259 	.word	0x02590259
  40333c:	02590259 	.word	0x02590259
  403340:	02590259 	.word	0x02590259
  403344:	03910391 	.word	0x03910391
  403348:	03910391 	.word	0x03910391
  40334c:	03910391 	.word	0x03910391
  403350:	03910391 	.word	0x03910391
  403354:	03910391 	.word	0x03910391
  403358:	039101cb 	.word	0x039101cb
  40335c:	03910391 	.word	0x03910391
  403360:	03910391 	.word	0x03910391
  403364:	03910391 	.word	0x03910391
  403368:	03910391 	.word	0x03910391
  40336c:	02140391 	.word	0x02140391
  403370:	03910391 	.word	0x03910391
  403374:	03910391 	.word	0x03910391
  403378:	02ee0391 	.word	0x02ee0391
  40337c:	03910391 	.word	0x03910391
  403380:	03910311 	.word	0x03910311
  403384:	03910391 	.word	0x03910391
  403388:	03910391 	.word	0x03910391
  40338c:	03910391 	.word	0x03910391
  403390:	03910391 	.word	0x03910391
  403394:	03340391 	.word	0x03340391
  403398:	0391038a 	.word	0x0391038a
  40339c:	03910391 	.word	0x03910391
  4033a0:	038a0367 	.word	0x038a0367
  4033a4:	03910391 	.word	0x03910391
  4033a8:	0391036c 	.word	0x0391036c
  4033ac:	02950379 	.word	0x02950379
  4033b0:	02e90085 	.word	0x02e90085
  4033b4:	029b0391 	.word	0x029b0391
  4033b8:	02ba0391 	.word	0x02ba0391
  4033bc:	03910391 	.word	0x03910391
  4033c0:	0353      	.short	0x0353
  4033c2:	f10a 0a08 	add.w	sl, sl, #8
  4033c6:	9b02      	ldr	r3, [sp, #8]
  4033c8:	442b      	add	r3, r5
  4033ca:	9302      	str	r3, [sp, #8]
  4033cc:	e785      	b.n	4032da <_vfiprintf_r+0xaa>
  4033ce:	9900      	ldr	r1, [sp, #0]
  4033d0:	9805      	ldr	r0, [sp, #20]
  4033d2:	f000 fe61 	bl	404098 <__swsetup_r>
  4033d6:	2800      	cmp	r0, #0
  4033d8:	f040 8558 	bne.w	403e8c <_vfiprintf_r+0xc5c>
  4033dc:	9b00      	ldr	r3, [sp, #0]
  4033de:	899a      	ldrh	r2, [r3, #12]
  4033e0:	f002 021a 	and.w	r2, r2, #26
  4033e4:	2a0a      	cmp	r2, #10
  4033e6:	f47f af4b 	bne.w	403280 <_vfiprintf_r+0x50>
  4033ea:	9900      	ldr	r1, [sp, #0]
  4033ec:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
  4033f0:	2b00      	cmp	r3, #0
  4033f2:	f6ff af45 	blt.w	403280 <_vfiprintf_r+0x50>
  4033f6:	4623      	mov	r3, r4
  4033f8:	4642      	mov	r2, r8
  4033fa:	9805      	ldr	r0, [sp, #20]
  4033fc:	f000 fe16 	bl	40402c <__sbprintf>
  403400:	b02b      	add	sp, #172	; 0xac
  403402:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403406:	f001 ffb3 	bl	405370 <__sinit>
  40340a:	e71e      	b.n	40324a <_vfiprintf_r+0x1a>
  40340c:	4264      	negs	r4, r4
  40340e:	9304      	str	r3, [sp, #16]
  403410:	f046 0604 	orr.w	r6, r6, #4
  403414:	f898 3000 	ldrb.w	r3, [r8]
  403418:	e771      	b.n	4032fe <_vfiprintf_r+0xce>
  40341a:	2130      	movs	r1, #48	; 0x30
  40341c:	9804      	ldr	r0, [sp, #16]
  40341e:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
  403422:	9901      	ldr	r1, [sp, #4]
  403424:	9406      	str	r4, [sp, #24]
  403426:	f04f 0300 	mov.w	r3, #0
  40342a:	2278      	movs	r2, #120	; 0x78
  40342c:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  403430:	2900      	cmp	r1, #0
  403432:	4603      	mov	r3, r0
  403434:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
  403438:	6804      	ldr	r4, [r0, #0]
  40343a:	f103 0304 	add.w	r3, r3, #4
  40343e:	f04f 0500 	mov.w	r5, #0
  403442:	f046 0202 	orr.w	r2, r6, #2
  403446:	f2c0 8525 	blt.w	403e94 <_vfiprintf_r+0xc64>
  40344a:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40344e:	ea54 0205 	orrs.w	r2, r4, r5
  403452:	f046 0602 	orr.w	r6, r6, #2
  403456:	9304      	str	r3, [sp, #16]
  403458:	f040 84bf 	bne.w	403dda <_vfiprintf_r+0xbaa>
  40345c:	48b3      	ldr	r0, [pc, #716]	; (40372c <_vfiprintf_r+0x4fc>)
  40345e:	9b01      	ldr	r3, [sp, #4]
  403460:	2b00      	cmp	r3, #0
  403462:	f040 841c 	bne.w	403c9e <_vfiprintf_r+0xa6e>
  403466:	4699      	mov	r9, r3
  403468:	2300      	movs	r3, #0
  40346a:	9301      	str	r3, [sp, #4]
  40346c:	9303      	str	r3, [sp, #12]
  40346e:	465f      	mov	r7, fp
  403470:	9b01      	ldr	r3, [sp, #4]
  403472:	9a03      	ldr	r2, [sp, #12]
  403474:	4293      	cmp	r3, r2
  403476:	bfb8      	it	lt
  403478:	4613      	movlt	r3, r2
  40347a:	461d      	mov	r5, r3
  40347c:	f1b9 0f00 	cmp.w	r9, #0
  403480:	d000      	beq.n	403484 <_vfiprintf_r+0x254>
  403482:	3501      	adds	r5, #1
  403484:	f016 0302 	ands.w	r3, r6, #2
  403488:	9307      	str	r3, [sp, #28]
  40348a:	bf18      	it	ne
  40348c:	3502      	addne	r5, #2
  40348e:	f016 0384 	ands.w	r3, r6, #132	; 0x84
  403492:	9308      	str	r3, [sp, #32]
  403494:	f040 82f1 	bne.w	403a7a <_vfiprintf_r+0x84a>
  403498:	9b06      	ldr	r3, [sp, #24]
  40349a:	1b5c      	subs	r4, r3, r5
  40349c:	2c00      	cmp	r4, #0
  40349e:	f340 82ec 	ble.w	403a7a <_vfiprintf_r+0x84a>
  4034a2:	2c10      	cmp	r4, #16
  4034a4:	f340 8556 	ble.w	403f54 <_vfiprintf_r+0xd24>
  4034a8:	f8df 9284 	ldr.w	r9, [pc, #644]	; 403730 <_vfiprintf_r+0x500>
  4034ac:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
  4034b0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4034b2:	46d4      	mov	ip, sl
  4034b4:	2310      	movs	r3, #16
  4034b6:	46c2      	mov	sl, r8
  4034b8:	4670      	mov	r0, lr
  4034ba:	46a8      	mov	r8, r5
  4034bc:	464d      	mov	r5, r9
  4034be:	f8dd 9014 	ldr.w	r9, [sp, #20]
  4034c2:	e007      	b.n	4034d4 <_vfiprintf_r+0x2a4>
  4034c4:	f100 0e02 	add.w	lr, r0, #2
  4034c8:	f10c 0c08 	add.w	ip, ip, #8
  4034cc:	4608      	mov	r0, r1
  4034ce:	3c10      	subs	r4, #16
  4034d0:	2c10      	cmp	r4, #16
  4034d2:	dd13      	ble.n	4034fc <_vfiprintf_r+0x2cc>
  4034d4:	1c41      	adds	r1, r0, #1
  4034d6:	3210      	adds	r2, #16
  4034d8:	2907      	cmp	r1, #7
  4034da:	920f      	str	r2, [sp, #60]	; 0x3c
  4034dc:	f8cc 5000 	str.w	r5, [ip]
  4034e0:	f8cc 3004 	str.w	r3, [ip, #4]
  4034e4:	910e      	str	r1, [sp, #56]	; 0x38
  4034e6:	dded      	ble.n	4034c4 <_vfiprintf_r+0x294>
  4034e8:	2a00      	cmp	r2, #0
  4034ea:	f040 82b7 	bne.w	403a5c <_vfiprintf_r+0x82c>
  4034ee:	3c10      	subs	r4, #16
  4034f0:	2c10      	cmp	r4, #16
  4034f2:	4610      	mov	r0, r2
  4034f4:	f04f 0e01 	mov.w	lr, #1
  4034f8:	46dc      	mov	ip, fp
  4034fa:	dceb      	bgt.n	4034d4 <_vfiprintf_r+0x2a4>
  4034fc:	46a9      	mov	r9, r5
  4034fe:	4670      	mov	r0, lr
  403500:	4645      	mov	r5, r8
  403502:	46d0      	mov	r8, sl
  403504:	46e2      	mov	sl, ip
  403506:	4422      	add	r2, r4
  403508:	2807      	cmp	r0, #7
  40350a:	920f      	str	r2, [sp, #60]	; 0x3c
  40350c:	f8ca 9000 	str.w	r9, [sl]
  403510:	f8ca 4004 	str.w	r4, [sl, #4]
  403514:	900e      	str	r0, [sp, #56]	; 0x38
  403516:	f300 8375 	bgt.w	403c04 <_vfiprintf_r+0x9d4>
  40351a:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  40351e:	f10a 0a08 	add.w	sl, sl, #8
  403522:	f100 0e01 	add.w	lr, r0, #1
  403526:	2b00      	cmp	r3, #0
  403528:	f040 82b0 	bne.w	403a8c <_vfiprintf_r+0x85c>
  40352c:	9b07      	ldr	r3, [sp, #28]
  40352e:	2b00      	cmp	r3, #0
  403530:	f000 82c3 	beq.w	403aba <_vfiprintf_r+0x88a>
  403534:	3202      	adds	r2, #2
  403536:	a90c      	add	r1, sp, #48	; 0x30
  403538:	2302      	movs	r3, #2
  40353a:	f1be 0f07 	cmp.w	lr, #7
  40353e:	920f      	str	r2, [sp, #60]	; 0x3c
  403540:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  403544:	e88a 000a 	stmia.w	sl, {r1, r3}
  403548:	f340 8378 	ble.w	403c3c <_vfiprintf_r+0xa0c>
  40354c:	2a00      	cmp	r2, #0
  40354e:	f040 840a 	bne.w	403d66 <_vfiprintf_r+0xb36>
  403552:	9b08      	ldr	r3, [sp, #32]
  403554:	2b80      	cmp	r3, #128	; 0x80
  403556:	f04f 0e01 	mov.w	lr, #1
  40355a:	4610      	mov	r0, r2
  40355c:	46da      	mov	sl, fp
  40355e:	f040 82b0 	bne.w	403ac2 <_vfiprintf_r+0x892>
  403562:	9b06      	ldr	r3, [sp, #24]
  403564:	1b5c      	subs	r4, r3, r5
  403566:	2c00      	cmp	r4, #0
  403568:	f340 82ab 	ble.w	403ac2 <_vfiprintf_r+0x892>
  40356c:	2c10      	cmp	r4, #16
  40356e:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 403734 <_vfiprintf_r+0x504>
  403572:	f340 850b 	ble.w	403f8c <_vfiprintf_r+0xd5c>
  403576:	46d6      	mov	lr, sl
  403578:	2310      	movs	r3, #16
  40357a:	46c2      	mov	sl, r8
  40357c:	46a8      	mov	r8, r5
  40357e:	464d      	mov	r5, r9
  403580:	f8dd 9014 	ldr.w	r9, [sp, #20]
  403584:	e007      	b.n	403596 <_vfiprintf_r+0x366>
  403586:	f100 0c02 	add.w	ip, r0, #2
  40358a:	f10e 0e08 	add.w	lr, lr, #8
  40358e:	4608      	mov	r0, r1
  403590:	3c10      	subs	r4, #16
  403592:	2c10      	cmp	r4, #16
  403594:	dd13      	ble.n	4035be <_vfiprintf_r+0x38e>
  403596:	1c41      	adds	r1, r0, #1
  403598:	3210      	adds	r2, #16
  40359a:	2907      	cmp	r1, #7
  40359c:	920f      	str	r2, [sp, #60]	; 0x3c
  40359e:	f8ce 5000 	str.w	r5, [lr]
  4035a2:	f8ce 3004 	str.w	r3, [lr, #4]
  4035a6:	910e      	str	r1, [sp, #56]	; 0x38
  4035a8:	dded      	ble.n	403586 <_vfiprintf_r+0x356>
  4035aa:	2a00      	cmp	r2, #0
  4035ac:	f040 8315 	bne.w	403bda <_vfiprintf_r+0x9aa>
  4035b0:	3c10      	subs	r4, #16
  4035b2:	2c10      	cmp	r4, #16
  4035b4:	f04f 0c01 	mov.w	ip, #1
  4035b8:	4610      	mov	r0, r2
  4035ba:	46de      	mov	lr, fp
  4035bc:	dceb      	bgt.n	403596 <_vfiprintf_r+0x366>
  4035be:	46a9      	mov	r9, r5
  4035c0:	4645      	mov	r5, r8
  4035c2:	46d0      	mov	r8, sl
  4035c4:	46f2      	mov	sl, lr
  4035c6:	4422      	add	r2, r4
  4035c8:	f1bc 0f07 	cmp.w	ip, #7
  4035cc:	920f      	str	r2, [sp, #60]	; 0x3c
  4035ce:	f8ca 9000 	str.w	r9, [sl]
  4035d2:	f8ca 4004 	str.w	r4, [sl, #4]
  4035d6:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
  4035da:	f300 83d2 	bgt.w	403d82 <_vfiprintf_r+0xb52>
  4035de:	9b01      	ldr	r3, [sp, #4]
  4035e0:	9903      	ldr	r1, [sp, #12]
  4035e2:	1a5c      	subs	r4, r3, r1
  4035e4:	2c00      	cmp	r4, #0
  4035e6:	f10a 0a08 	add.w	sl, sl, #8
  4035ea:	f10c 0e01 	add.w	lr, ip, #1
  4035ee:	4660      	mov	r0, ip
  4035f0:	f300 826d 	bgt.w	403ace <_vfiprintf_r+0x89e>
  4035f4:	9903      	ldr	r1, [sp, #12]
  4035f6:	f8ca 7000 	str.w	r7, [sl]
  4035fa:	440a      	add	r2, r1
  4035fc:	f1be 0f07 	cmp.w	lr, #7
  403600:	920f      	str	r2, [sp, #60]	; 0x3c
  403602:	f8ca 1004 	str.w	r1, [sl, #4]
  403606:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  40360a:	f340 82ce 	ble.w	403baa <_vfiprintf_r+0x97a>
  40360e:	2a00      	cmp	r2, #0
  403610:	f040 833a 	bne.w	403c88 <_vfiprintf_r+0xa58>
  403614:	0770      	lsls	r0, r6, #29
  403616:	920e      	str	r2, [sp, #56]	; 0x38
  403618:	d538      	bpl.n	40368c <_vfiprintf_r+0x45c>
  40361a:	9b06      	ldr	r3, [sp, #24]
  40361c:	1b5c      	subs	r4, r3, r5
  40361e:	2c00      	cmp	r4, #0
  403620:	dd34      	ble.n	40368c <_vfiprintf_r+0x45c>
  403622:	46da      	mov	sl, fp
  403624:	2c10      	cmp	r4, #16
  403626:	f340 84ab 	ble.w	403f80 <_vfiprintf_r+0xd50>
  40362a:	f8df 9104 	ldr.w	r9, [pc, #260]	; 403730 <_vfiprintf_r+0x500>
  40362e:	990e      	ldr	r1, [sp, #56]	; 0x38
  403630:	464f      	mov	r7, r9
  403632:	2610      	movs	r6, #16
  403634:	f8dd 9014 	ldr.w	r9, [sp, #20]
  403638:	e006      	b.n	403648 <_vfiprintf_r+0x418>
  40363a:	1c88      	adds	r0, r1, #2
  40363c:	f10a 0a08 	add.w	sl, sl, #8
  403640:	4619      	mov	r1, r3
  403642:	3c10      	subs	r4, #16
  403644:	2c10      	cmp	r4, #16
  403646:	dd13      	ble.n	403670 <_vfiprintf_r+0x440>
  403648:	1c4b      	adds	r3, r1, #1
  40364a:	3210      	adds	r2, #16
  40364c:	2b07      	cmp	r3, #7
  40364e:	920f      	str	r2, [sp, #60]	; 0x3c
  403650:	f8ca 7000 	str.w	r7, [sl]
  403654:	f8ca 6004 	str.w	r6, [sl, #4]
  403658:	930e      	str	r3, [sp, #56]	; 0x38
  40365a:	ddee      	ble.n	40363a <_vfiprintf_r+0x40a>
  40365c:	2a00      	cmp	r2, #0
  40365e:	f040 828e 	bne.w	403b7e <_vfiprintf_r+0x94e>
  403662:	3c10      	subs	r4, #16
  403664:	2c10      	cmp	r4, #16
  403666:	f04f 0001 	mov.w	r0, #1
  40366a:	4611      	mov	r1, r2
  40366c:	46da      	mov	sl, fp
  40366e:	dceb      	bgt.n	403648 <_vfiprintf_r+0x418>
  403670:	46b9      	mov	r9, r7
  403672:	4422      	add	r2, r4
  403674:	2807      	cmp	r0, #7
  403676:	920f      	str	r2, [sp, #60]	; 0x3c
  403678:	f8ca 9000 	str.w	r9, [sl]
  40367c:	f8ca 4004 	str.w	r4, [sl, #4]
  403680:	900e      	str	r0, [sp, #56]	; 0x38
  403682:	f340 829b 	ble.w	403bbc <_vfiprintf_r+0x98c>
  403686:	2a00      	cmp	r2, #0
  403688:	f040 8425 	bne.w	403ed6 <_vfiprintf_r+0xca6>
  40368c:	9b02      	ldr	r3, [sp, #8]
  40368e:	9a06      	ldr	r2, [sp, #24]
  403690:	42aa      	cmp	r2, r5
  403692:	bfac      	ite	ge
  403694:	189b      	addge	r3, r3, r2
  403696:	195b      	addlt	r3, r3, r5
  403698:	9302      	str	r3, [sp, #8]
  40369a:	e299      	b.n	403bd0 <_vfiprintf_r+0x9a0>
  40369c:	f046 0680 	orr.w	r6, r6, #128	; 0x80
  4036a0:	f898 3000 	ldrb.w	r3, [r8]
  4036a4:	e62b      	b.n	4032fe <_vfiprintf_r+0xce>
  4036a6:	9406      	str	r4, [sp, #24]
  4036a8:	2900      	cmp	r1, #0
  4036aa:	f040 84af 	bne.w	40400c <_vfiprintf_r+0xddc>
  4036ae:	f046 0610 	orr.w	r6, r6, #16
  4036b2:	06b3      	lsls	r3, r6, #26
  4036b4:	f140 8312 	bpl.w	403cdc <_vfiprintf_r+0xaac>
  4036b8:	9904      	ldr	r1, [sp, #16]
  4036ba:	3107      	adds	r1, #7
  4036bc:	f021 0107 	bic.w	r1, r1, #7
  4036c0:	e9d1 2300 	ldrd	r2, r3, [r1]
  4036c4:	3108      	adds	r1, #8
  4036c6:	9104      	str	r1, [sp, #16]
  4036c8:	4614      	mov	r4, r2
  4036ca:	461d      	mov	r5, r3
  4036cc:	2a00      	cmp	r2, #0
  4036ce:	f173 0300 	sbcs.w	r3, r3, #0
  4036d2:	f2c0 8386 	blt.w	403de2 <_vfiprintf_r+0xbb2>
  4036d6:	9b01      	ldr	r3, [sp, #4]
  4036d8:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  4036dc:	2b00      	cmp	r3, #0
  4036de:	f2c0 831a 	blt.w	403d16 <_vfiprintf_r+0xae6>
  4036e2:	ea54 0305 	orrs.w	r3, r4, r5
  4036e6:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4036ea:	f000 80ed 	beq.w	4038c8 <_vfiprintf_r+0x698>
  4036ee:	2d00      	cmp	r5, #0
  4036f0:	bf08      	it	eq
  4036f2:	2c0a      	cmpeq	r4, #10
  4036f4:	f0c0 80ed 	bcc.w	4038d2 <_vfiprintf_r+0x6a2>
  4036f8:	465f      	mov	r7, fp
  4036fa:	4620      	mov	r0, r4
  4036fc:	4629      	mov	r1, r5
  4036fe:	220a      	movs	r2, #10
  403700:	2300      	movs	r3, #0
  403702:	f004 fa4f 	bl	407ba4 <__aeabi_uldivmod>
  403706:	3230      	adds	r2, #48	; 0x30
  403708:	f807 2d01 	strb.w	r2, [r7, #-1]!
  40370c:	4620      	mov	r0, r4
  40370e:	4629      	mov	r1, r5
  403710:	2300      	movs	r3, #0
  403712:	220a      	movs	r2, #10
  403714:	f004 fa46 	bl	407ba4 <__aeabi_uldivmod>
  403718:	4604      	mov	r4, r0
  40371a:	460d      	mov	r5, r1
  40371c:	ea54 0305 	orrs.w	r3, r4, r5
  403720:	d1eb      	bne.n	4036fa <_vfiprintf_r+0x4ca>
  403722:	ebc7 030b 	rsb	r3, r7, fp
  403726:	9303      	str	r3, [sp, #12]
  403728:	e6a2      	b.n	403470 <_vfiprintf_r+0x240>
  40372a:	bf00      	nop
  40372c:	004086b8 	.word	0x004086b8
  403730:	004086f8 	.word	0x004086f8
  403734:	004086e8 	.word	0x004086e8
  403738:	9406      	str	r4, [sp, #24]
  40373a:	2900      	cmp	r1, #0
  40373c:	f040 8462 	bne.w	404004 <_vfiprintf_r+0xdd4>
  403740:	f046 0610 	orr.w	r6, r6, #16
  403744:	f016 0320 	ands.w	r3, r6, #32
  403748:	f000 82ae 	beq.w	403ca8 <_vfiprintf_r+0xa78>
  40374c:	9b04      	ldr	r3, [sp, #16]
  40374e:	3307      	adds	r3, #7
  403750:	f023 0307 	bic.w	r3, r3, #7
  403754:	f04f 0200 	mov.w	r2, #0
  403758:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  40375c:	e9d3 4500 	ldrd	r4, r5, [r3]
  403760:	f103 0208 	add.w	r2, r3, #8
  403764:	9b01      	ldr	r3, [sp, #4]
  403766:	9204      	str	r2, [sp, #16]
  403768:	2b00      	cmp	r3, #0
  40376a:	f2c0 8174 	blt.w	403a56 <_vfiprintf_r+0x826>
  40376e:	ea54 0305 	orrs.w	r3, r4, r5
  403772:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  403776:	f040 816e 	bne.w	403a56 <_vfiprintf_r+0x826>
  40377a:	9b01      	ldr	r3, [sp, #4]
  40377c:	2b00      	cmp	r3, #0
  40377e:	f000 8430 	beq.w	403fe2 <_vfiprintf_r+0xdb2>
  403782:	f04f 0900 	mov.w	r9, #0
  403786:	2400      	movs	r4, #0
  403788:	2500      	movs	r5, #0
  40378a:	465f      	mov	r7, fp
  40378c:	08e2      	lsrs	r2, r4, #3
  40378e:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  403792:	08e9      	lsrs	r1, r5, #3
  403794:	f004 0307 	and.w	r3, r4, #7
  403798:	460d      	mov	r5, r1
  40379a:	4614      	mov	r4, r2
  40379c:	3330      	adds	r3, #48	; 0x30
  40379e:	ea54 0205 	orrs.w	r2, r4, r5
  4037a2:	f807 3d01 	strb.w	r3, [r7, #-1]!
  4037a6:	d1f1      	bne.n	40378c <_vfiprintf_r+0x55c>
  4037a8:	07f4      	lsls	r4, r6, #31
  4037aa:	d5ba      	bpl.n	403722 <_vfiprintf_r+0x4f2>
  4037ac:	2b30      	cmp	r3, #48	; 0x30
  4037ae:	d0b8      	beq.n	403722 <_vfiprintf_r+0x4f2>
  4037b0:	2230      	movs	r2, #48	; 0x30
  4037b2:	1e7b      	subs	r3, r7, #1
  4037b4:	f807 2c01 	strb.w	r2, [r7, #-1]
  4037b8:	ebc3 020b 	rsb	r2, r3, fp
  4037bc:	9203      	str	r2, [sp, #12]
  4037be:	461f      	mov	r7, r3
  4037c0:	e656      	b.n	403470 <_vfiprintf_r+0x240>
  4037c2:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4037c6:	2400      	movs	r4, #0
  4037c8:	f818 3b01 	ldrb.w	r3, [r8], #1
  4037cc:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4037d0:	eb02 0444 	add.w	r4, r2, r4, lsl #1
  4037d4:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4037d8:	2a09      	cmp	r2, #9
  4037da:	d9f5      	bls.n	4037c8 <_vfiprintf_r+0x598>
  4037dc:	e591      	b.n	403302 <_vfiprintf_r+0xd2>
  4037de:	f898 3000 	ldrb.w	r3, [r8]
  4037e2:	2101      	movs	r1, #1
  4037e4:	202b      	movs	r0, #43	; 0x2b
  4037e6:	e58a      	b.n	4032fe <_vfiprintf_r+0xce>
  4037e8:	f898 3000 	ldrb.w	r3, [r8]
  4037ec:	2b2a      	cmp	r3, #42	; 0x2a
  4037ee:	f108 0501 	add.w	r5, r8, #1
  4037f2:	f000 83dd 	beq.w	403fb0 <_vfiprintf_r+0xd80>
  4037f6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4037fa:	2a09      	cmp	r2, #9
  4037fc:	46a8      	mov	r8, r5
  4037fe:	bf98      	it	ls
  403800:	2500      	movls	r5, #0
  403802:	f200 83ce 	bhi.w	403fa2 <_vfiprintf_r+0xd72>
  403806:	f818 3b01 	ldrb.w	r3, [r8], #1
  40380a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40380e:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  403812:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  403816:	2a09      	cmp	r2, #9
  403818:	d9f5      	bls.n	403806 <_vfiprintf_r+0x5d6>
  40381a:	ea45 72e5 	orr.w	r2, r5, r5, asr #31
  40381e:	9201      	str	r2, [sp, #4]
  403820:	e56f      	b.n	403302 <_vfiprintf_r+0xd2>
  403822:	9a04      	ldr	r2, [sp, #16]
  403824:	6814      	ldr	r4, [r2, #0]
  403826:	4613      	mov	r3, r2
  403828:	2c00      	cmp	r4, #0
  40382a:	f103 0304 	add.w	r3, r3, #4
  40382e:	f6ff aded 	blt.w	40340c <_vfiprintf_r+0x1dc>
  403832:	9304      	str	r3, [sp, #16]
  403834:	f898 3000 	ldrb.w	r3, [r8]
  403838:	e561      	b.n	4032fe <_vfiprintf_r+0xce>
  40383a:	9406      	str	r4, [sp, #24]
  40383c:	2900      	cmp	r1, #0
  40383e:	d081      	beq.n	403744 <_vfiprintf_r+0x514>
  403840:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  403844:	e77e      	b.n	403744 <_vfiprintf_r+0x514>
  403846:	9a04      	ldr	r2, [sp, #16]
  403848:	9406      	str	r4, [sp, #24]
  40384a:	6817      	ldr	r7, [r2, #0]
  40384c:	f04f 0300 	mov.w	r3, #0
  403850:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  403854:	1d14      	adds	r4, r2, #4
  403856:	9b01      	ldr	r3, [sp, #4]
  403858:	2f00      	cmp	r7, #0
  40385a:	f000 8386 	beq.w	403f6a <_vfiprintf_r+0xd3a>
  40385e:	2b00      	cmp	r3, #0
  403860:	f2c0 835f 	blt.w	403f22 <_vfiprintf_r+0xcf2>
  403864:	461a      	mov	r2, r3
  403866:	2100      	movs	r1, #0
  403868:	4638      	mov	r0, r7
  40386a:	f002 fc19 	bl	4060a0 <memchr>
  40386e:	2800      	cmp	r0, #0
  403870:	f000 838f 	beq.w	403f92 <_vfiprintf_r+0xd62>
  403874:	1bc3      	subs	r3, r0, r7
  403876:	9303      	str	r3, [sp, #12]
  403878:	2300      	movs	r3, #0
  40387a:	9404      	str	r4, [sp, #16]
  40387c:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  403880:	9301      	str	r3, [sp, #4]
  403882:	e5f5      	b.n	403470 <_vfiprintf_r+0x240>
  403884:	9406      	str	r4, [sp, #24]
  403886:	2900      	cmp	r1, #0
  403888:	f040 83b9 	bne.w	403ffe <_vfiprintf_r+0xdce>
  40388c:	f016 0920 	ands.w	r9, r6, #32
  403890:	d135      	bne.n	4038fe <_vfiprintf_r+0x6ce>
  403892:	f016 0310 	ands.w	r3, r6, #16
  403896:	d103      	bne.n	4038a0 <_vfiprintf_r+0x670>
  403898:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  40389c:	f040 832a 	bne.w	403ef4 <_vfiprintf_r+0xcc4>
  4038a0:	9a04      	ldr	r2, [sp, #16]
  4038a2:	4613      	mov	r3, r2
  4038a4:	6814      	ldr	r4, [r2, #0]
  4038a6:	9a01      	ldr	r2, [sp, #4]
  4038a8:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  4038ac:	2a00      	cmp	r2, #0
  4038ae:	f103 0304 	add.w	r3, r3, #4
  4038b2:	f04f 0500 	mov.w	r5, #0
  4038b6:	f2c0 8332 	blt.w	403f1e <_vfiprintf_r+0xcee>
  4038ba:	ea54 0205 	orrs.w	r2, r4, r5
  4038be:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4038c2:	9304      	str	r3, [sp, #16]
  4038c4:	f47f af13 	bne.w	4036ee <_vfiprintf_r+0x4be>
  4038c8:	9b01      	ldr	r3, [sp, #4]
  4038ca:	2b00      	cmp	r3, #0
  4038cc:	f43f adcc 	beq.w	403468 <_vfiprintf_r+0x238>
  4038d0:	2400      	movs	r4, #0
  4038d2:	af2a      	add	r7, sp, #168	; 0xa8
  4038d4:	3430      	adds	r4, #48	; 0x30
  4038d6:	f807 4d41 	strb.w	r4, [r7, #-65]!
  4038da:	ebc7 030b 	rsb	r3, r7, fp
  4038de:	9303      	str	r3, [sp, #12]
  4038e0:	e5c6      	b.n	403470 <_vfiprintf_r+0x240>
  4038e2:	f046 0620 	orr.w	r6, r6, #32
  4038e6:	f898 3000 	ldrb.w	r3, [r8]
  4038ea:	e508      	b.n	4032fe <_vfiprintf_r+0xce>
  4038ec:	9406      	str	r4, [sp, #24]
  4038ee:	2900      	cmp	r1, #0
  4038f0:	f040 836e 	bne.w	403fd0 <_vfiprintf_r+0xda0>
  4038f4:	f046 0610 	orr.w	r6, r6, #16
  4038f8:	f016 0920 	ands.w	r9, r6, #32
  4038fc:	d0c9      	beq.n	403892 <_vfiprintf_r+0x662>
  4038fe:	9b04      	ldr	r3, [sp, #16]
  403900:	3307      	adds	r3, #7
  403902:	f023 0307 	bic.w	r3, r3, #7
  403906:	f04f 0200 	mov.w	r2, #0
  40390a:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  40390e:	e9d3 4500 	ldrd	r4, r5, [r3]
  403912:	f103 0208 	add.w	r2, r3, #8
  403916:	9b01      	ldr	r3, [sp, #4]
  403918:	9204      	str	r2, [sp, #16]
  40391a:	2b00      	cmp	r3, #0
  40391c:	f2c0 81f9 	blt.w	403d12 <_vfiprintf_r+0xae2>
  403920:	ea54 0305 	orrs.w	r3, r4, r5
  403924:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  403928:	f04f 0900 	mov.w	r9, #0
  40392c:	f47f aedf 	bne.w	4036ee <_vfiprintf_r+0x4be>
  403930:	e7ca      	b.n	4038c8 <_vfiprintf_r+0x698>
  403932:	9406      	str	r4, [sp, #24]
  403934:	2900      	cmp	r1, #0
  403936:	f040 8351 	bne.w	403fdc <_vfiprintf_r+0xdac>
  40393a:	06b2      	lsls	r2, r6, #26
  40393c:	48ae      	ldr	r0, [pc, #696]	; (403bf8 <_vfiprintf_r+0x9c8>)
  40393e:	d541      	bpl.n	4039c4 <_vfiprintf_r+0x794>
  403940:	9a04      	ldr	r2, [sp, #16]
  403942:	3207      	adds	r2, #7
  403944:	f022 0207 	bic.w	r2, r2, #7
  403948:	e9d2 4500 	ldrd	r4, r5, [r2]
  40394c:	f102 0108 	add.w	r1, r2, #8
  403950:	9104      	str	r1, [sp, #16]
  403952:	f016 0901 	ands.w	r9, r6, #1
  403956:	f000 8177 	beq.w	403c48 <_vfiprintf_r+0xa18>
  40395a:	ea54 0205 	orrs.w	r2, r4, r5
  40395e:	f040 8226 	bne.w	403dae <_vfiprintf_r+0xb7e>
  403962:	f04f 0300 	mov.w	r3, #0
  403966:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40396a:	9b01      	ldr	r3, [sp, #4]
  40396c:	2b00      	cmp	r3, #0
  40396e:	f2c0 8196 	blt.w	403c9e <_vfiprintf_r+0xa6e>
  403972:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  403976:	e572      	b.n	40345e <_vfiprintf_r+0x22e>
  403978:	9a04      	ldr	r2, [sp, #16]
  40397a:	9406      	str	r4, [sp, #24]
  40397c:	6813      	ldr	r3, [r2, #0]
  40397e:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  403982:	4613      	mov	r3, r2
  403984:	f04f 0100 	mov.w	r1, #0
  403988:	2501      	movs	r5, #1
  40398a:	3304      	adds	r3, #4
  40398c:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  403990:	9304      	str	r3, [sp, #16]
  403992:	9503      	str	r5, [sp, #12]
  403994:	af10      	add	r7, sp, #64	; 0x40
  403996:	2300      	movs	r3, #0
  403998:	9301      	str	r3, [sp, #4]
  40399a:	e573      	b.n	403484 <_vfiprintf_r+0x254>
  40399c:	f898 3000 	ldrb.w	r3, [r8]
  4039a0:	2800      	cmp	r0, #0
  4039a2:	f47f acac 	bne.w	4032fe <_vfiprintf_r+0xce>
  4039a6:	2101      	movs	r1, #1
  4039a8:	2020      	movs	r0, #32
  4039aa:	e4a8      	b.n	4032fe <_vfiprintf_r+0xce>
  4039ac:	f046 0601 	orr.w	r6, r6, #1
  4039b0:	f898 3000 	ldrb.w	r3, [r8]
  4039b4:	e4a3      	b.n	4032fe <_vfiprintf_r+0xce>
  4039b6:	9406      	str	r4, [sp, #24]
  4039b8:	2900      	cmp	r1, #0
  4039ba:	f040 830c 	bne.w	403fd6 <_vfiprintf_r+0xda6>
  4039be:	06b2      	lsls	r2, r6, #26
  4039c0:	488e      	ldr	r0, [pc, #568]	; (403bfc <_vfiprintf_r+0x9cc>)
  4039c2:	d4bd      	bmi.n	403940 <_vfiprintf_r+0x710>
  4039c4:	9904      	ldr	r1, [sp, #16]
  4039c6:	06f7      	lsls	r7, r6, #27
  4039c8:	460a      	mov	r2, r1
  4039ca:	f100 819d 	bmi.w	403d08 <_vfiprintf_r+0xad8>
  4039ce:	0675      	lsls	r5, r6, #25
  4039d0:	f140 819a 	bpl.w	403d08 <_vfiprintf_r+0xad8>
  4039d4:	3204      	adds	r2, #4
  4039d6:	880c      	ldrh	r4, [r1, #0]
  4039d8:	9204      	str	r2, [sp, #16]
  4039da:	2500      	movs	r5, #0
  4039dc:	e7b9      	b.n	403952 <_vfiprintf_r+0x722>
  4039de:	f046 0640 	orr.w	r6, r6, #64	; 0x40
  4039e2:	f898 3000 	ldrb.w	r3, [r8]
  4039e6:	e48a      	b.n	4032fe <_vfiprintf_r+0xce>
  4039e8:	f898 3000 	ldrb.w	r3, [r8]
  4039ec:	2b6c      	cmp	r3, #108	; 0x6c
  4039ee:	bf03      	ittte	eq
  4039f0:	f898 3001 	ldrbeq.w	r3, [r8, #1]
  4039f4:	f046 0620 	orreq.w	r6, r6, #32
  4039f8:	f108 0801 	addeq.w	r8, r8, #1
  4039fc:	f046 0610 	orrne.w	r6, r6, #16
  403a00:	e47d      	b.n	4032fe <_vfiprintf_r+0xce>
  403a02:	2900      	cmp	r1, #0
  403a04:	f040 8309 	bne.w	40401a <_vfiprintf_r+0xdea>
  403a08:	06b4      	lsls	r4, r6, #26
  403a0a:	f140 821c 	bpl.w	403e46 <_vfiprintf_r+0xc16>
  403a0e:	9a04      	ldr	r2, [sp, #16]
  403a10:	9902      	ldr	r1, [sp, #8]
  403a12:	6813      	ldr	r3, [r2, #0]
  403a14:	17cd      	asrs	r5, r1, #31
  403a16:	4608      	mov	r0, r1
  403a18:	3204      	adds	r2, #4
  403a1a:	4629      	mov	r1, r5
  403a1c:	9204      	str	r2, [sp, #16]
  403a1e:	e9c3 0100 	strd	r0, r1, [r3]
  403a22:	e436      	b.n	403292 <_vfiprintf_r+0x62>
  403a24:	9406      	str	r4, [sp, #24]
  403a26:	2900      	cmp	r1, #0
  403a28:	f43f ae43 	beq.w	4036b2 <_vfiprintf_r+0x482>
  403a2c:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  403a30:	e63f      	b.n	4036b2 <_vfiprintf_r+0x482>
  403a32:	9406      	str	r4, [sp, #24]
  403a34:	2900      	cmp	r1, #0
  403a36:	f040 82ed 	bne.w	404014 <_vfiprintf_r+0xde4>
  403a3a:	2b00      	cmp	r3, #0
  403a3c:	f000 808f 	beq.w	403b5e <_vfiprintf_r+0x92e>
  403a40:	2501      	movs	r5, #1
  403a42:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  403a46:	f04f 0300 	mov.w	r3, #0
  403a4a:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  403a4e:	9503      	str	r5, [sp, #12]
  403a50:	af10      	add	r7, sp, #64	; 0x40
  403a52:	e7a0      	b.n	403996 <_vfiprintf_r+0x766>
  403a54:	9304      	str	r3, [sp, #16]
  403a56:	f04f 0900 	mov.w	r9, #0
  403a5a:	e696      	b.n	40378a <_vfiprintf_r+0x55a>
  403a5c:	aa0d      	add	r2, sp, #52	; 0x34
  403a5e:	9900      	ldr	r1, [sp, #0]
  403a60:	9309      	str	r3, [sp, #36]	; 0x24
  403a62:	4648      	mov	r0, r9
  403a64:	f7ff fba8 	bl	4031b8 <__sprint_r.part.0>
  403a68:	2800      	cmp	r0, #0
  403a6a:	d17f      	bne.n	403b6c <_vfiprintf_r+0x93c>
  403a6c:	980e      	ldr	r0, [sp, #56]	; 0x38
  403a6e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403a70:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403a72:	f100 0e01 	add.w	lr, r0, #1
  403a76:	46dc      	mov	ip, fp
  403a78:	e529      	b.n	4034ce <_vfiprintf_r+0x29e>
  403a7a:	980e      	ldr	r0, [sp, #56]	; 0x38
  403a7c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403a7e:	f100 0e01 	add.w	lr, r0, #1
  403a82:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  403a86:	2b00      	cmp	r3, #0
  403a88:	f43f ad50 	beq.w	40352c <_vfiprintf_r+0x2fc>
  403a8c:	3201      	adds	r2, #1
  403a8e:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  403a92:	2301      	movs	r3, #1
  403a94:	f1be 0f07 	cmp.w	lr, #7
  403a98:	920f      	str	r2, [sp, #60]	; 0x3c
  403a9a:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  403a9e:	e88a 000a 	stmia.w	sl, {r1, r3}
  403aa2:	f340 80bf 	ble.w	403c24 <_vfiprintf_r+0x9f4>
  403aa6:	2a00      	cmp	r2, #0
  403aa8:	f040 814e 	bne.w	403d48 <_vfiprintf_r+0xb18>
  403aac:	9907      	ldr	r1, [sp, #28]
  403aae:	2900      	cmp	r1, #0
  403ab0:	f040 80be 	bne.w	403c30 <_vfiprintf_r+0xa00>
  403ab4:	469e      	mov	lr, r3
  403ab6:	4610      	mov	r0, r2
  403ab8:	46da      	mov	sl, fp
  403aba:	9b08      	ldr	r3, [sp, #32]
  403abc:	2b80      	cmp	r3, #128	; 0x80
  403abe:	f43f ad50 	beq.w	403562 <_vfiprintf_r+0x332>
  403ac2:	9b01      	ldr	r3, [sp, #4]
  403ac4:	9903      	ldr	r1, [sp, #12]
  403ac6:	1a5c      	subs	r4, r3, r1
  403ac8:	2c00      	cmp	r4, #0
  403aca:	f77f ad93 	ble.w	4035f4 <_vfiprintf_r+0x3c4>
  403ace:	2c10      	cmp	r4, #16
  403ad0:	f8df 912c 	ldr.w	r9, [pc, #300]	; 403c00 <_vfiprintf_r+0x9d0>
  403ad4:	dd25      	ble.n	403b22 <_vfiprintf_r+0x8f2>
  403ad6:	46d4      	mov	ip, sl
  403ad8:	2310      	movs	r3, #16
  403ada:	46c2      	mov	sl, r8
  403adc:	46a8      	mov	r8, r5
  403ade:	464d      	mov	r5, r9
  403ae0:	f8dd 9014 	ldr.w	r9, [sp, #20]
  403ae4:	e007      	b.n	403af6 <_vfiprintf_r+0x8c6>
  403ae6:	f100 0e02 	add.w	lr, r0, #2
  403aea:	f10c 0c08 	add.w	ip, ip, #8
  403aee:	4608      	mov	r0, r1
  403af0:	3c10      	subs	r4, #16
  403af2:	2c10      	cmp	r4, #16
  403af4:	dd11      	ble.n	403b1a <_vfiprintf_r+0x8ea>
  403af6:	1c41      	adds	r1, r0, #1
  403af8:	3210      	adds	r2, #16
  403afa:	2907      	cmp	r1, #7
  403afc:	920f      	str	r2, [sp, #60]	; 0x3c
  403afe:	f8cc 5000 	str.w	r5, [ip]
  403b02:	f8cc 3004 	str.w	r3, [ip, #4]
  403b06:	910e      	str	r1, [sp, #56]	; 0x38
  403b08:	dded      	ble.n	403ae6 <_vfiprintf_r+0x8b6>
  403b0a:	b9d2      	cbnz	r2, 403b42 <_vfiprintf_r+0x912>
  403b0c:	3c10      	subs	r4, #16
  403b0e:	2c10      	cmp	r4, #16
  403b10:	f04f 0e01 	mov.w	lr, #1
  403b14:	4610      	mov	r0, r2
  403b16:	46dc      	mov	ip, fp
  403b18:	dced      	bgt.n	403af6 <_vfiprintf_r+0x8c6>
  403b1a:	46a9      	mov	r9, r5
  403b1c:	4645      	mov	r5, r8
  403b1e:	46d0      	mov	r8, sl
  403b20:	46e2      	mov	sl, ip
  403b22:	4422      	add	r2, r4
  403b24:	f1be 0f07 	cmp.w	lr, #7
  403b28:	920f      	str	r2, [sp, #60]	; 0x3c
  403b2a:	f8ca 9000 	str.w	r9, [sl]
  403b2e:	f8ca 4004 	str.w	r4, [sl, #4]
  403b32:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  403b36:	dc2e      	bgt.n	403b96 <_vfiprintf_r+0x966>
  403b38:	f10a 0a08 	add.w	sl, sl, #8
  403b3c:	f10e 0e01 	add.w	lr, lr, #1
  403b40:	e558      	b.n	4035f4 <_vfiprintf_r+0x3c4>
  403b42:	aa0d      	add	r2, sp, #52	; 0x34
  403b44:	9900      	ldr	r1, [sp, #0]
  403b46:	9301      	str	r3, [sp, #4]
  403b48:	4648      	mov	r0, r9
  403b4a:	f7ff fb35 	bl	4031b8 <__sprint_r.part.0>
  403b4e:	b968      	cbnz	r0, 403b6c <_vfiprintf_r+0x93c>
  403b50:	980e      	ldr	r0, [sp, #56]	; 0x38
  403b52:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403b54:	9b01      	ldr	r3, [sp, #4]
  403b56:	f100 0e01 	add.w	lr, r0, #1
  403b5a:	46dc      	mov	ip, fp
  403b5c:	e7c8      	b.n	403af0 <_vfiprintf_r+0x8c0>
  403b5e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403b60:	b123      	cbz	r3, 403b6c <_vfiprintf_r+0x93c>
  403b62:	9805      	ldr	r0, [sp, #20]
  403b64:	9900      	ldr	r1, [sp, #0]
  403b66:	aa0d      	add	r2, sp, #52	; 0x34
  403b68:	f7ff fb26 	bl	4031b8 <__sprint_r.part.0>
  403b6c:	9b00      	ldr	r3, [sp, #0]
  403b6e:	899b      	ldrh	r3, [r3, #12]
  403b70:	065a      	lsls	r2, r3, #25
  403b72:	f100 818b 	bmi.w	403e8c <_vfiprintf_r+0xc5c>
  403b76:	9802      	ldr	r0, [sp, #8]
  403b78:	b02b      	add	sp, #172	; 0xac
  403b7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403b7e:	aa0d      	add	r2, sp, #52	; 0x34
  403b80:	9900      	ldr	r1, [sp, #0]
  403b82:	4648      	mov	r0, r9
  403b84:	f7ff fb18 	bl	4031b8 <__sprint_r.part.0>
  403b88:	2800      	cmp	r0, #0
  403b8a:	d1ef      	bne.n	403b6c <_vfiprintf_r+0x93c>
  403b8c:	990e      	ldr	r1, [sp, #56]	; 0x38
  403b8e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403b90:	1c48      	adds	r0, r1, #1
  403b92:	46da      	mov	sl, fp
  403b94:	e555      	b.n	403642 <_vfiprintf_r+0x412>
  403b96:	2a00      	cmp	r2, #0
  403b98:	f040 80fb 	bne.w	403d92 <_vfiprintf_r+0xb62>
  403b9c:	9a03      	ldr	r2, [sp, #12]
  403b9e:	921b      	str	r2, [sp, #108]	; 0x6c
  403ba0:	2301      	movs	r3, #1
  403ba2:	920f      	str	r2, [sp, #60]	; 0x3c
  403ba4:	971a      	str	r7, [sp, #104]	; 0x68
  403ba6:	930e      	str	r3, [sp, #56]	; 0x38
  403ba8:	46da      	mov	sl, fp
  403baa:	f10a 0a08 	add.w	sl, sl, #8
  403bae:	0771      	lsls	r1, r6, #29
  403bb0:	d504      	bpl.n	403bbc <_vfiprintf_r+0x98c>
  403bb2:	9b06      	ldr	r3, [sp, #24]
  403bb4:	1b5c      	subs	r4, r3, r5
  403bb6:	2c00      	cmp	r4, #0
  403bb8:	f73f ad34 	bgt.w	403624 <_vfiprintf_r+0x3f4>
  403bbc:	9b02      	ldr	r3, [sp, #8]
  403bbe:	9906      	ldr	r1, [sp, #24]
  403bc0:	42a9      	cmp	r1, r5
  403bc2:	bfac      	ite	ge
  403bc4:	185b      	addge	r3, r3, r1
  403bc6:	195b      	addlt	r3, r3, r5
  403bc8:	9302      	str	r3, [sp, #8]
  403bca:	2a00      	cmp	r2, #0
  403bcc:	f040 80b3 	bne.w	403d36 <_vfiprintf_r+0xb06>
  403bd0:	2300      	movs	r3, #0
  403bd2:	930e      	str	r3, [sp, #56]	; 0x38
  403bd4:	46da      	mov	sl, fp
  403bd6:	f7ff bb5c 	b.w	403292 <_vfiprintf_r+0x62>
  403bda:	aa0d      	add	r2, sp, #52	; 0x34
  403bdc:	9900      	ldr	r1, [sp, #0]
  403bde:	9307      	str	r3, [sp, #28]
  403be0:	4648      	mov	r0, r9
  403be2:	f7ff fae9 	bl	4031b8 <__sprint_r.part.0>
  403be6:	2800      	cmp	r0, #0
  403be8:	d1c0      	bne.n	403b6c <_vfiprintf_r+0x93c>
  403bea:	980e      	ldr	r0, [sp, #56]	; 0x38
  403bec:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403bee:	9b07      	ldr	r3, [sp, #28]
  403bf0:	f100 0c01 	add.w	ip, r0, #1
  403bf4:	46de      	mov	lr, fp
  403bf6:	e4cb      	b.n	403590 <_vfiprintf_r+0x360>
  403bf8:	004086a4 	.word	0x004086a4
  403bfc:	004086b8 	.word	0x004086b8
  403c00:	004086e8 	.word	0x004086e8
  403c04:	2a00      	cmp	r2, #0
  403c06:	f040 8133 	bne.w	403e70 <_vfiprintf_r+0xc40>
  403c0a:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  403c0e:	2b00      	cmp	r3, #0
  403c10:	f000 80f5 	beq.w	403dfe <_vfiprintf_r+0xbce>
  403c14:	2301      	movs	r3, #1
  403c16:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  403c1a:	461a      	mov	r2, r3
  403c1c:	931b      	str	r3, [sp, #108]	; 0x6c
  403c1e:	469e      	mov	lr, r3
  403c20:	911a      	str	r1, [sp, #104]	; 0x68
  403c22:	46da      	mov	sl, fp
  403c24:	4670      	mov	r0, lr
  403c26:	f10a 0a08 	add.w	sl, sl, #8
  403c2a:	f10e 0e01 	add.w	lr, lr, #1
  403c2e:	e47d      	b.n	40352c <_vfiprintf_r+0x2fc>
  403c30:	a90c      	add	r1, sp, #48	; 0x30
  403c32:	2202      	movs	r2, #2
  403c34:	469e      	mov	lr, r3
  403c36:	911a      	str	r1, [sp, #104]	; 0x68
  403c38:	921b      	str	r2, [sp, #108]	; 0x6c
  403c3a:	46da      	mov	sl, fp
  403c3c:	4670      	mov	r0, lr
  403c3e:	f10a 0a08 	add.w	sl, sl, #8
  403c42:	f10e 0e01 	add.w	lr, lr, #1
  403c46:	e738      	b.n	403aba <_vfiprintf_r+0x88a>
  403c48:	9b01      	ldr	r3, [sp, #4]
  403c4a:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  403c4e:	2b00      	cmp	r3, #0
  403c50:	f2c0 812a 	blt.w	403ea8 <_vfiprintf_r+0xc78>
  403c54:	ea54 0305 	orrs.w	r3, r4, r5
  403c58:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  403c5c:	f43f abff 	beq.w	40345e <_vfiprintf_r+0x22e>
  403c60:	465f      	mov	r7, fp
  403c62:	0923      	lsrs	r3, r4, #4
  403c64:	f004 010f 	and.w	r1, r4, #15
  403c68:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  403c6c:	092a      	lsrs	r2, r5, #4
  403c6e:	461c      	mov	r4, r3
  403c70:	4615      	mov	r5, r2
  403c72:	5c43      	ldrb	r3, [r0, r1]
  403c74:	f807 3d01 	strb.w	r3, [r7, #-1]!
  403c78:	ea54 0305 	orrs.w	r3, r4, r5
  403c7c:	d1f1      	bne.n	403c62 <_vfiprintf_r+0xa32>
  403c7e:	ebc7 030b 	rsb	r3, r7, fp
  403c82:	9303      	str	r3, [sp, #12]
  403c84:	f7ff bbf4 	b.w	403470 <_vfiprintf_r+0x240>
  403c88:	aa0d      	add	r2, sp, #52	; 0x34
  403c8a:	9900      	ldr	r1, [sp, #0]
  403c8c:	9805      	ldr	r0, [sp, #20]
  403c8e:	f7ff fa93 	bl	4031b8 <__sprint_r.part.0>
  403c92:	2800      	cmp	r0, #0
  403c94:	f47f af6a 	bne.w	403b6c <_vfiprintf_r+0x93c>
  403c98:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403c9a:	46da      	mov	sl, fp
  403c9c:	e787      	b.n	403bae <_vfiprintf_r+0x97e>
  403c9e:	f04f 0900 	mov.w	r9, #0
  403ca2:	2400      	movs	r4, #0
  403ca4:	2500      	movs	r5, #0
  403ca6:	e7db      	b.n	403c60 <_vfiprintf_r+0xa30>
  403ca8:	f016 0210 	ands.w	r2, r6, #16
  403cac:	f000 80b2 	beq.w	403e14 <_vfiprintf_r+0xbe4>
  403cb0:	9904      	ldr	r1, [sp, #16]
  403cb2:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  403cb6:	460a      	mov	r2, r1
  403cb8:	680c      	ldr	r4, [r1, #0]
  403cba:	9901      	ldr	r1, [sp, #4]
  403cbc:	2900      	cmp	r1, #0
  403cbe:	f102 0204 	add.w	r2, r2, #4
  403cc2:	f04f 0500 	mov.w	r5, #0
  403cc6:	f2c0 8159 	blt.w	403f7c <_vfiprintf_r+0xd4c>
  403cca:	ea54 0105 	orrs.w	r1, r4, r5
  403cce:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  403cd2:	9204      	str	r2, [sp, #16]
  403cd4:	f43f ad51 	beq.w	40377a <_vfiprintf_r+0x54a>
  403cd8:	4699      	mov	r9, r3
  403cda:	e556      	b.n	40378a <_vfiprintf_r+0x55a>
  403cdc:	06f7      	lsls	r7, r6, #27
  403cde:	d40a      	bmi.n	403cf6 <_vfiprintf_r+0xac6>
  403ce0:	0675      	lsls	r5, r6, #25
  403ce2:	d508      	bpl.n	403cf6 <_vfiprintf_r+0xac6>
  403ce4:	9904      	ldr	r1, [sp, #16]
  403ce6:	f9b1 4000 	ldrsh.w	r4, [r1]
  403cea:	3104      	adds	r1, #4
  403cec:	17e5      	asrs	r5, r4, #31
  403cee:	4622      	mov	r2, r4
  403cf0:	462b      	mov	r3, r5
  403cf2:	9104      	str	r1, [sp, #16]
  403cf4:	e4ea      	b.n	4036cc <_vfiprintf_r+0x49c>
  403cf6:	9a04      	ldr	r2, [sp, #16]
  403cf8:	6814      	ldr	r4, [r2, #0]
  403cfa:	4613      	mov	r3, r2
  403cfc:	3304      	adds	r3, #4
  403cfe:	17e5      	asrs	r5, r4, #31
  403d00:	9304      	str	r3, [sp, #16]
  403d02:	4622      	mov	r2, r4
  403d04:	462b      	mov	r3, r5
  403d06:	e4e1      	b.n	4036cc <_vfiprintf_r+0x49c>
  403d08:	6814      	ldr	r4, [r2, #0]
  403d0a:	3204      	adds	r2, #4
  403d0c:	9204      	str	r2, [sp, #16]
  403d0e:	2500      	movs	r5, #0
  403d10:	e61f      	b.n	403952 <_vfiprintf_r+0x722>
  403d12:	f04f 0900 	mov.w	r9, #0
  403d16:	ea54 0305 	orrs.w	r3, r4, r5
  403d1a:	f47f ace8 	bne.w	4036ee <_vfiprintf_r+0x4be>
  403d1e:	e5d8      	b.n	4038d2 <_vfiprintf_r+0x6a2>
  403d20:	aa0d      	add	r2, sp, #52	; 0x34
  403d22:	9900      	ldr	r1, [sp, #0]
  403d24:	9805      	ldr	r0, [sp, #20]
  403d26:	f7ff fa47 	bl	4031b8 <__sprint_r.part.0>
  403d2a:	2800      	cmp	r0, #0
  403d2c:	f47f af1e 	bne.w	403b6c <_vfiprintf_r+0x93c>
  403d30:	46da      	mov	sl, fp
  403d32:	f7ff bb48 	b.w	4033c6 <_vfiprintf_r+0x196>
  403d36:	aa0d      	add	r2, sp, #52	; 0x34
  403d38:	9900      	ldr	r1, [sp, #0]
  403d3a:	9805      	ldr	r0, [sp, #20]
  403d3c:	f7ff fa3c 	bl	4031b8 <__sprint_r.part.0>
  403d40:	2800      	cmp	r0, #0
  403d42:	f43f af45 	beq.w	403bd0 <_vfiprintf_r+0x9a0>
  403d46:	e711      	b.n	403b6c <_vfiprintf_r+0x93c>
  403d48:	aa0d      	add	r2, sp, #52	; 0x34
  403d4a:	9900      	ldr	r1, [sp, #0]
  403d4c:	9805      	ldr	r0, [sp, #20]
  403d4e:	f7ff fa33 	bl	4031b8 <__sprint_r.part.0>
  403d52:	2800      	cmp	r0, #0
  403d54:	f47f af0a 	bne.w	403b6c <_vfiprintf_r+0x93c>
  403d58:	980e      	ldr	r0, [sp, #56]	; 0x38
  403d5a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403d5c:	f100 0e01 	add.w	lr, r0, #1
  403d60:	46da      	mov	sl, fp
  403d62:	f7ff bbe3 	b.w	40352c <_vfiprintf_r+0x2fc>
  403d66:	aa0d      	add	r2, sp, #52	; 0x34
  403d68:	9900      	ldr	r1, [sp, #0]
  403d6a:	9805      	ldr	r0, [sp, #20]
  403d6c:	f7ff fa24 	bl	4031b8 <__sprint_r.part.0>
  403d70:	2800      	cmp	r0, #0
  403d72:	f47f aefb 	bne.w	403b6c <_vfiprintf_r+0x93c>
  403d76:	980e      	ldr	r0, [sp, #56]	; 0x38
  403d78:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403d7a:	f100 0e01 	add.w	lr, r0, #1
  403d7e:	46da      	mov	sl, fp
  403d80:	e69b      	b.n	403aba <_vfiprintf_r+0x88a>
  403d82:	2a00      	cmp	r2, #0
  403d84:	f040 80d8 	bne.w	403f38 <_vfiprintf_r+0xd08>
  403d88:	f04f 0e01 	mov.w	lr, #1
  403d8c:	4610      	mov	r0, r2
  403d8e:	46da      	mov	sl, fp
  403d90:	e697      	b.n	403ac2 <_vfiprintf_r+0x892>
  403d92:	aa0d      	add	r2, sp, #52	; 0x34
  403d94:	9900      	ldr	r1, [sp, #0]
  403d96:	9805      	ldr	r0, [sp, #20]
  403d98:	f7ff fa0e 	bl	4031b8 <__sprint_r.part.0>
  403d9c:	2800      	cmp	r0, #0
  403d9e:	f47f aee5 	bne.w	403b6c <_vfiprintf_r+0x93c>
  403da2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403da4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403da6:	f103 0e01 	add.w	lr, r3, #1
  403daa:	46da      	mov	sl, fp
  403dac:	e422      	b.n	4035f4 <_vfiprintf_r+0x3c4>
  403dae:	2230      	movs	r2, #48	; 0x30
  403db0:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
  403db4:	9a01      	ldr	r2, [sp, #4]
  403db6:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  403dba:	2a00      	cmp	r2, #0
  403dbc:	f04f 0300 	mov.w	r3, #0
  403dc0:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  403dc4:	f046 0302 	orr.w	r3, r6, #2
  403dc8:	f2c0 80cb 	blt.w	403f62 <_vfiprintf_r+0xd32>
  403dcc:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  403dd0:	f046 0602 	orr.w	r6, r6, #2
  403dd4:	f04f 0900 	mov.w	r9, #0
  403dd8:	e742      	b.n	403c60 <_vfiprintf_r+0xa30>
  403dda:	f04f 0900 	mov.w	r9, #0
  403dde:	4890      	ldr	r0, [pc, #576]	; (404020 <_vfiprintf_r+0xdf0>)
  403de0:	e73e      	b.n	403c60 <_vfiprintf_r+0xa30>
  403de2:	9b01      	ldr	r3, [sp, #4]
  403de4:	4264      	negs	r4, r4
  403de6:	f04f 092d 	mov.w	r9, #45	; 0x2d
  403dea:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  403dee:	2b00      	cmp	r3, #0
  403df0:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  403df4:	f6ff ac7b 	blt.w	4036ee <_vfiprintf_r+0x4be>
  403df8:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  403dfc:	e477      	b.n	4036ee <_vfiprintf_r+0x4be>
  403dfe:	9b07      	ldr	r3, [sp, #28]
  403e00:	2b00      	cmp	r3, #0
  403e02:	d072      	beq.n	403eea <_vfiprintf_r+0xcba>
  403e04:	ab0c      	add	r3, sp, #48	; 0x30
  403e06:	2202      	movs	r2, #2
  403e08:	931a      	str	r3, [sp, #104]	; 0x68
  403e0a:	921b      	str	r2, [sp, #108]	; 0x6c
  403e0c:	f04f 0e01 	mov.w	lr, #1
  403e10:	46da      	mov	sl, fp
  403e12:	e713      	b.n	403c3c <_vfiprintf_r+0xa0c>
  403e14:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  403e18:	d048      	beq.n	403eac <_vfiprintf_r+0xc7c>
  403e1a:	9904      	ldr	r1, [sp, #16]
  403e1c:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  403e20:	460b      	mov	r3, r1
  403e22:	880c      	ldrh	r4, [r1, #0]
  403e24:	9901      	ldr	r1, [sp, #4]
  403e26:	2900      	cmp	r1, #0
  403e28:	f103 0304 	add.w	r3, r3, #4
  403e2c:	f04f 0500 	mov.w	r5, #0
  403e30:	f6ff ae10 	blt.w	403a54 <_vfiprintf_r+0x824>
  403e34:	ea54 0105 	orrs.w	r1, r4, r5
  403e38:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  403e3c:	9304      	str	r3, [sp, #16]
  403e3e:	f43f ac9c 	beq.w	40377a <_vfiprintf_r+0x54a>
  403e42:	4691      	mov	r9, r2
  403e44:	e4a1      	b.n	40378a <_vfiprintf_r+0x55a>
  403e46:	06f0      	lsls	r0, r6, #27
  403e48:	d40a      	bmi.n	403e60 <_vfiprintf_r+0xc30>
  403e4a:	0671      	lsls	r1, r6, #25
  403e4c:	d508      	bpl.n	403e60 <_vfiprintf_r+0xc30>
  403e4e:	9a04      	ldr	r2, [sp, #16]
  403e50:	6813      	ldr	r3, [r2, #0]
  403e52:	3204      	adds	r2, #4
  403e54:	9204      	str	r2, [sp, #16]
  403e56:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  403e5a:	801a      	strh	r2, [r3, #0]
  403e5c:	f7ff ba19 	b.w	403292 <_vfiprintf_r+0x62>
  403e60:	9a04      	ldr	r2, [sp, #16]
  403e62:	6813      	ldr	r3, [r2, #0]
  403e64:	3204      	adds	r2, #4
  403e66:	9204      	str	r2, [sp, #16]
  403e68:	9a02      	ldr	r2, [sp, #8]
  403e6a:	601a      	str	r2, [r3, #0]
  403e6c:	f7ff ba11 	b.w	403292 <_vfiprintf_r+0x62>
  403e70:	aa0d      	add	r2, sp, #52	; 0x34
  403e72:	9900      	ldr	r1, [sp, #0]
  403e74:	9805      	ldr	r0, [sp, #20]
  403e76:	f7ff f99f 	bl	4031b8 <__sprint_r.part.0>
  403e7a:	2800      	cmp	r0, #0
  403e7c:	f47f ae76 	bne.w	403b6c <_vfiprintf_r+0x93c>
  403e80:	980e      	ldr	r0, [sp, #56]	; 0x38
  403e82:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403e84:	f100 0e01 	add.w	lr, r0, #1
  403e88:	46da      	mov	sl, fp
  403e8a:	e5fa      	b.n	403a82 <_vfiprintf_r+0x852>
  403e8c:	f04f 30ff 	mov.w	r0, #4294967295
  403e90:	f7ff bab6 	b.w	403400 <_vfiprintf_r+0x1d0>
  403e94:	4862      	ldr	r0, [pc, #392]	; (404020 <_vfiprintf_r+0xdf0>)
  403e96:	4616      	mov	r6, r2
  403e98:	ea54 0205 	orrs.w	r2, r4, r5
  403e9c:	9304      	str	r3, [sp, #16]
  403e9e:	f04f 0900 	mov.w	r9, #0
  403ea2:	f47f aedd 	bne.w	403c60 <_vfiprintf_r+0xa30>
  403ea6:	e6fc      	b.n	403ca2 <_vfiprintf_r+0xa72>
  403ea8:	9b04      	ldr	r3, [sp, #16]
  403eaa:	e7f5      	b.n	403e98 <_vfiprintf_r+0xc68>
  403eac:	9a04      	ldr	r2, [sp, #16]
  403eae:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  403eb2:	4613      	mov	r3, r2
  403eb4:	6814      	ldr	r4, [r2, #0]
  403eb6:	9a01      	ldr	r2, [sp, #4]
  403eb8:	2a00      	cmp	r2, #0
  403eba:	f103 0304 	add.w	r3, r3, #4
  403ebe:	f04f 0500 	mov.w	r5, #0
  403ec2:	f6ff adc7 	blt.w	403a54 <_vfiprintf_r+0x824>
  403ec6:	ea54 0205 	orrs.w	r2, r4, r5
  403eca:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  403ece:	9304      	str	r3, [sp, #16]
  403ed0:	f47f ac5b 	bne.w	40378a <_vfiprintf_r+0x55a>
  403ed4:	e451      	b.n	40377a <_vfiprintf_r+0x54a>
  403ed6:	aa0d      	add	r2, sp, #52	; 0x34
  403ed8:	9900      	ldr	r1, [sp, #0]
  403eda:	9805      	ldr	r0, [sp, #20]
  403edc:	f7ff f96c 	bl	4031b8 <__sprint_r.part.0>
  403ee0:	2800      	cmp	r0, #0
  403ee2:	f47f ae43 	bne.w	403b6c <_vfiprintf_r+0x93c>
  403ee6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403ee8:	e668      	b.n	403bbc <_vfiprintf_r+0x98c>
  403eea:	4610      	mov	r0, r2
  403eec:	f04f 0e01 	mov.w	lr, #1
  403ef0:	46da      	mov	sl, fp
  403ef2:	e5e6      	b.n	403ac2 <_vfiprintf_r+0x892>
  403ef4:	9904      	ldr	r1, [sp, #16]
  403ef6:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  403efa:	460a      	mov	r2, r1
  403efc:	880c      	ldrh	r4, [r1, #0]
  403efe:	9901      	ldr	r1, [sp, #4]
  403f00:	2900      	cmp	r1, #0
  403f02:	f102 0204 	add.w	r2, r2, #4
  403f06:	f04f 0500 	mov.w	r5, #0
  403f0a:	db4e      	blt.n	403faa <_vfiprintf_r+0xd7a>
  403f0c:	ea54 0105 	orrs.w	r1, r4, r5
  403f10:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  403f14:	9204      	str	r2, [sp, #16]
  403f16:	4699      	mov	r9, r3
  403f18:	f47f abe9 	bne.w	4036ee <_vfiprintf_r+0x4be>
  403f1c:	e4d4      	b.n	4038c8 <_vfiprintf_r+0x698>
  403f1e:	9304      	str	r3, [sp, #16]
  403f20:	e6f9      	b.n	403d16 <_vfiprintf_r+0xae6>
  403f22:	4638      	mov	r0, r7
  403f24:	9404      	str	r4, [sp, #16]
  403f26:	f7fd fd8b 	bl	401a40 <strlen>
  403f2a:	2300      	movs	r3, #0
  403f2c:	9003      	str	r0, [sp, #12]
  403f2e:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  403f32:	9301      	str	r3, [sp, #4]
  403f34:	f7ff ba9c 	b.w	403470 <_vfiprintf_r+0x240>
  403f38:	aa0d      	add	r2, sp, #52	; 0x34
  403f3a:	9900      	ldr	r1, [sp, #0]
  403f3c:	9805      	ldr	r0, [sp, #20]
  403f3e:	f7ff f93b 	bl	4031b8 <__sprint_r.part.0>
  403f42:	2800      	cmp	r0, #0
  403f44:	f47f ae12 	bne.w	403b6c <_vfiprintf_r+0x93c>
  403f48:	980e      	ldr	r0, [sp, #56]	; 0x38
  403f4a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403f4c:	f100 0e01 	add.w	lr, r0, #1
  403f50:	46da      	mov	sl, fp
  403f52:	e5b6      	b.n	403ac2 <_vfiprintf_r+0x892>
  403f54:	980e      	ldr	r0, [sp, #56]	; 0x38
  403f56:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403f58:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 404028 <_vfiprintf_r+0xdf8>
  403f5c:	3001      	adds	r0, #1
  403f5e:	f7ff bad2 	b.w	403506 <_vfiprintf_r+0x2d6>
  403f62:	461e      	mov	r6, r3
  403f64:	f04f 0900 	mov.w	r9, #0
  403f68:	e67a      	b.n	403c60 <_vfiprintf_r+0xa30>
  403f6a:	2b06      	cmp	r3, #6
  403f6c:	bf28      	it	cs
  403f6e:	2306      	movcs	r3, #6
  403f70:	9303      	str	r3, [sp, #12]
  403f72:	9404      	str	r4, [sp, #16]
  403f74:	ea23 75e3 	bic.w	r5, r3, r3, asr #31
  403f78:	4f2a      	ldr	r7, [pc, #168]	; (404024 <_vfiprintf_r+0xdf4>)
  403f7a:	e50c      	b.n	403996 <_vfiprintf_r+0x766>
  403f7c:	9204      	str	r2, [sp, #16]
  403f7e:	e56a      	b.n	403a56 <_vfiprintf_r+0x826>
  403f80:	980e      	ldr	r0, [sp, #56]	; 0x38
  403f82:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 404028 <_vfiprintf_r+0xdf8>
  403f86:	3001      	adds	r0, #1
  403f88:	f7ff bb73 	b.w	403672 <_vfiprintf_r+0x442>
  403f8c:	46f4      	mov	ip, lr
  403f8e:	f7ff bb1a 	b.w	4035c6 <_vfiprintf_r+0x396>
  403f92:	9b01      	ldr	r3, [sp, #4]
  403f94:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  403f98:	9303      	str	r3, [sp, #12]
  403f9a:	9404      	str	r4, [sp, #16]
  403f9c:	9001      	str	r0, [sp, #4]
  403f9e:	f7ff ba67 	b.w	403470 <_vfiprintf_r+0x240>
  403fa2:	2200      	movs	r2, #0
  403fa4:	9201      	str	r2, [sp, #4]
  403fa6:	f7ff b9ac 	b.w	403302 <_vfiprintf_r+0xd2>
  403faa:	9204      	str	r2, [sp, #16]
  403fac:	4699      	mov	r9, r3
  403fae:	e6b2      	b.n	403d16 <_vfiprintf_r+0xae6>
  403fb0:	9a04      	ldr	r2, [sp, #16]
  403fb2:	6813      	ldr	r3, [r2, #0]
  403fb4:	9301      	str	r3, [sp, #4]
  403fb6:	3204      	adds	r2, #4
  403fb8:	2b00      	cmp	r3, #0
  403fba:	9204      	str	r2, [sp, #16]
  403fbc:	f898 3001 	ldrb.w	r3, [r8, #1]
  403fc0:	46a8      	mov	r8, r5
  403fc2:	f6bf a99c 	bge.w	4032fe <_vfiprintf_r+0xce>
  403fc6:	f04f 32ff 	mov.w	r2, #4294967295
  403fca:	9201      	str	r2, [sp, #4]
  403fcc:	f7ff b997 	b.w	4032fe <_vfiprintf_r+0xce>
  403fd0:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  403fd4:	e48e      	b.n	4038f4 <_vfiprintf_r+0x6c4>
  403fd6:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  403fda:	e4f0      	b.n	4039be <_vfiprintf_r+0x78e>
  403fdc:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  403fe0:	e4ab      	b.n	40393a <_vfiprintf_r+0x70a>
  403fe2:	4699      	mov	r9, r3
  403fe4:	07f3      	lsls	r3, r6, #31
  403fe6:	d505      	bpl.n	403ff4 <_vfiprintf_r+0xdc4>
  403fe8:	af2a      	add	r7, sp, #168	; 0xa8
  403fea:	2330      	movs	r3, #48	; 0x30
  403fec:	f807 3d41 	strb.w	r3, [r7, #-65]!
  403ff0:	f7ff bb97 	b.w	403722 <_vfiprintf_r+0x4f2>
  403ff4:	9b01      	ldr	r3, [sp, #4]
  403ff6:	9303      	str	r3, [sp, #12]
  403ff8:	465f      	mov	r7, fp
  403ffa:	f7ff ba39 	b.w	403470 <_vfiprintf_r+0x240>
  403ffe:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  404002:	e443      	b.n	40388c <_vfiprintf_r+0x65c>
  404004:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  404008:	f7ff bb9a 	b.w	403740 <_vfiprintf_r+0x510>
  40400c:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  404010:	f7ff bb4d 	b.w	4036ae <_vfiprintf_r+0x47e>
  404014:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  404018:	e50f      	b.n	403a3a <_vfiprintf_r+0x80a>
  40401a:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40401e:	e4f3      	b.n	403a08 <_vfiprintf_r+0x7d8>
  404020:	004086b8 	.word	0x004086b8
  404024:	004086cc 	.word	0x004086cc
  404028:	004086f8 	.word	0x004086f8

0040402c <__sbprintf>:
  40402c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40402e:	460c      	mov	r4, r1
  404030:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
  404034:	8989      	ldrh	r1, [r1, #12]
  404036:	6e66      	ldr	r6, [r4, #100]	; 0x64
  404038:	89e5      	ldrh	r5, [r4, #14]
  40403a:	9619      	str	r6, [sp, #100]	; 0x64
  40403c:	f021 0102 	bic.w	r1, r1, #2
  404040:	6a66      	ldr	r6, [r4, #36]	; 0x24
  404042:	f8ad 500e 	strh.w	r5, [sp, #14]
  404046:	2500      	movs	r5, #0
  404048:	69e7      	ldr	r7, [r4, #28]
  40404a:	f8ad 100c 	strh.w	r1, [sp, #12]
  40404e:	9609      	str	r6, [sp, #36]	; 0x24
  404050:	9506      	str	r5, [sp, #24]
  404052:	ae1a      	add	r6, sp, #104	; 0x68
  404054:	f44f 6580 	mov.w	r5, #1024	; 0x400
  404058:	4669      	mov	r1, sp
  40405a:	9600      	str	r6, [sp, #0]
  40405c:	9604      	str	r6, [sp, #16]
  40405e:	9502      	str	r5, [sp, #8]
  404060:	9505      	str	r5, [sp, #20]
  404062:	9707      	str	r7, [sp, #28]
  404064:	4606      	mov	r6, r0
  404066:	f7ff f8e3 	bl	403230 <_vfiprintf_r>
  40406a:	1e05      	subs	r5, r0, #0
  40406c:	db07      	blt.n	40407e <__sbprintf+0x52>
  40406e:	4630      	mov	r0, r6
  404070:	4669      	mov	r1, sp
  404072:	f001 f8e9 	bl	405248 <_fflush_r>
  404076:	2800      	cmp	r0, #0
  404078:	bf18      	it	ne
  40407a:	f04f 35ff 	movne.w	r5, #4294967295
  40407e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  404082:	065b      	lsls	r3, r3, #25
  404084:	d503      	bpl.n	40408e <__sbprintf+0x62>
  404086:	89a3      	ldrh	r3, [r4, #12]
  404088:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40408c:	81a3      	strh	r3, [r4, #12]
  40408e:	4628      	mov	r0, r5
  404090:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
  404094:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404096:	bf00      	nop

00404098 <__swsetup_r>:
  404098:	b538      	push	{r3, r4, r5, lr}
  40409a:	4b30      	ldr	r3, [pc, #192]	; (40415c <__swsetup_r+0xc4>)
  40409c:	681b      	ldr	r3, [r3, #0]
  40409e:	4605      	mov	r5, r0
  4040a0:	460c      	mov	r4, r1
  4040a2:	b113      	cbz	r3, 4040aa <__swsetup_r+0x12>
  4040a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4040a6:	2a00      	cmp	r2, #0
  4040a8:	d038      	beq.n	40411c <__swsetup_r+0x84>
  4040aa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4040ae:	b293      	uxth	r3, r2
  4040b0:	0718      	lsls	r0, r3, #28
  4040b2:	d50c      	bpl.n	4040ce <__swsetup_r+0x36>
  4040b4:	6920      	ldr	r0, [r4, #16]
  4040b6:	b1a8      	cbz	r0, 4040e4 <__swsetup_r+0x4c>
  4040b8:	f013 0201 	ands.w	r2, r3, #1
  4040bc:	d01e      	beq.n	4040fc <__swsetup_r+0x64>
  4040be:	6963      	ldr	r3, [r4, #20]
  4040c0:	2200      	movs	r2, #0
  4040c2:	425b      	negs	r3, r3
  4040c4:	61a3      	str	r3, [r4, #24]
  4040c6:	60a2      	str	r2, [r4, #8]
  4040c8:	b1f0      	cbz	r0, 404108 <__swsetup_r+0x70>
  4040ca:	2000      	movs	r0, #0
  4040cc:	bd38      	pop	{r3, r4, r5, pc}
  4040ce:	06d9      	lsls	r1, r3, #27
  4040d0:	d53c      	bpl.n	40414c <__swsetup_r+0xb4>
  4040d2:	0758      	lsls	r0, r3, #29
  4040d4:	d426      	bmi.n	404124 <__swsetup_r+0x8c>
  4040d6:	6920      	ldr	r0, [r4, #16]
  4040d8:	f042 0308 	orr.w	r3, r2, #8
  4040dc:	81a3      	strh	r3, [r4, #12]
  4040de:	b29b      	uxth	r3, r3
  4040e0:	2800      	cmp	r0, #0
  4040e2:	d1e9      	bne.n	4040b8 <__swsetup_r+0x20>
  4040e4:	f403 7220 	and.w	r2, r3, #640	; 0x280
  4040e8:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4040ec:	d0e4      	beq.n	4040b8 <__swsetup_r+0x20>
  4040ee:	4628      	mov	r0, r5
  4040f0:	4621      	mov	r1, r4
  4040f2:	f001 fcd9 	bl	405aa8 <__smakebuf_r>
  4040f6:	89a3      	ldrh	r3, [r4, #12]
  4040f8:	6920      	ldr	r0, [r4, #16]
  4040fa:	e7dd      	b.n	4040b8 <__swsetup_r+0x20>
  4040fc:	0799      	lsls	r1, r3, #30
  4040fe:	bf58      	it	pl
  404100:	6962      	ldrpl	r2, [r4, #20]
  404102:	60a2      	str	r2, [r4, #8]
  404104:	2800      	cmp	r0, #0
  404106:	d1e0      	bne.n	4040ca <__swsetup_r+0x32>
  404108:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40410c:	061a      	lsls	r2, r3, #24
  40410e:	d5dd      	bpl.n	4040cc <__swsetup_r+0x34>
  404110:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404114:	81a3      	strh	r3, [r4, #12]
  404116:	f04f 30ff 	mov.w	r0, #4294967295
  40411a:	bd38      	pop	{r3, r4, r5, pc}
  40411c:	4618      	mov	r0, r3
  40411e:	f001 f927 	bl	405370 <__sinit>
  404122:	e7c2      	b.n	4040aa <__swsetup_r+0x12>
  404124:	6b21      	ldr	r1, [r4, #48]	; 0x30
  404126:	b151      	cbz	r1, 40413e <__swsetup_r+0xa6>
  404128:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40412c:	4299      	cmp	r1, r3
  40412e:	d004      	beq.n	40413a <__swsetup_r+0xa2>
  404130:	4628      	mov	r0, r5
  404132:	f001 f9e7 	bl	405504 <_free_r>
  404136:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40413a:	2300      	movs	r3, #0
  40413c:	6323      	str	r3, [r4, #48]	; 0x30
  40413e:	2300      	movs	r3, #0
  404140:	6920      	ldr	r0, [r4, #16]
  404142:	6063      	str	r3, [r4, #4]
  404144:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  404148:	6020      	str	r0, [r4, #0]
  40414a:	e7c5      	b.n	4040d8 <__swsetup_r+0x40>
  40414c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  404150:	2309      	movs	r3, #9
  404152:	602b      	str	r3, [r5, #0]
  404154:	f04f 30ff 	mov.w	r0, #4294967295
  404158:	81a2      	strh	r2, [r4, #12]
  40415a:	bd38      	pop	{r3, r4, r5, pc}
  40415c:	20000438 	.word	0x20000438

00404160 <register_fini>:
  404160:	4b02      	ldr	r3, [pc, #8]	; (40416c <register_fini+0xc>)
  404162:	b113      	cbz	r3, 40416a <register_fini+0xa>
  404164:	4802      	ldr	r0, [pc, #8]	; (404170 <register_fini+0x10>)
  404166:	f000 b805 	b.w	404174 <atexit>
  40416a:	4770      	bx	lr
  40416c:	00000000 	.word	0x00000000
  404170:	00405385 	.word	0x00405385

00404174 <atexit>:
  404174:	2300      	movs	r3, #0
  404176:	4601      	mov	r1, r0
  404178:	461a      	mov	r2, r3
  40417a:	4618      	mov	r0, r3
  40417c:	f002 bf5a 	b.w	407034 <__register_exitproc>

00404180 <quorem>:
  404180:	6902      	ldr	r2, [r0, #16]
  404182:	690b      	ldr	r3, [r1, #16]
  404184:	4293      	cmp	r3, r2
  404186:	f300 808d 	bgt.w	4042a4 <quorem+0x124>
  40418a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40418e:	f103 38ff 	add.w	r8, r3, #4294967295
  404192:	f101 0714 	add.w	r7, r1, #20
  404196:	f100 0b14 	add.w	fp, r0, #20
  40419a:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  40419e:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  4041a2:	ea4f 0488 	mov.w	r4, r8, lsl #2
  4041a6:	b083      	sub	sp, #12
  4041a8:	3201      	adds	r2, #1
  4041aa:	fbb3 f9f2 	udiv	r9, r3, r2
  4041ae:	eb0b 0304 	add.w	r3, fp, r4
  4041b2:	9400      	str	r4, [sp, #0]
  4041b4:	eb07 0a04 	add.w	sl, r7, r4
  4041b8:	9301      	str	r3, [sp, #4]
  4041ba:	f1b9 0f00 	cmp.w	r9, #0
  4041be:	d039      	beq.n	404234 <quorem+0xb4>
  4041c0:	2500      	movs	r5, #0
  4041c2:	46bc      	mov	ip, r7
  4041c4:	46de      	mov	lr, fp
  4041c6:	462b      	mov	r3, r5
  4041c8:	f85c 6b04 	ldr.w	r6, [ip], #4
  4041cc:	f8de 2000 	ldr.w	r2, [lr]
  4041d0:	b2b4      	uxth	r4, r6
  4041d2:	fb09 5504 	mla	r5, r9, r4, r5
  4041d6:	0c36      	lsrs	r6, r6, #16
  4041d8:	0c2c      	lsrs	r4, r5, #16
  4041da:	fb09 4406 	mla	r4, r9, r6, r4
  4041de:	b2ad      	uxth	r5, r5
  4041e0:	1b5b      	subs	r3, r3, r5
  4041e2:	b2a6      	uxth	r6, r4
  4041e4:	fa13 f382 	uxtah	r3, r3, r2
  4041e8:	ebc6 4612 	rsb	r6, r6, r2, lsr #16
  4041ec:	eb06 4623 	add.w	r6, r6, r3, asr #16
  4041f0:	b29b      	uxth	r3, r3
  4041f2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  4041f6:	45e2      	cmp	sl, ip
  4041f8:	f84e 3b04 	str.w	r3, [lr], #4
  4041fc:	ea4f 4514 	mov.w	r5, r4, lsr #16
  404200:	ea4f 4326 	mov.w	r3, r6, asr #16
  404204:	d2e0      	bcs.n	4041c8 <quorem+0x48>
  404206:	9b00      	ldr	r3, [sp, #0]
  404208:	f85b 3003 	ldr.w	r3, [fp, r3]
  40420c:	b993      	cbnz	r3, 404234 <quorem+0xb4>
  40420e:	9c01      	ldr	r4, [sp, #4]
  404210:	1f23      	subs	r3, r4, #4
  404212:	459b      	cmp	fp, r3
  404214:	d20c      	bcs.n	404230 <quorem+0xb0>
  404216:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40421a:	b94b      	cbnz	r3, 404230 <quorem+0xb0>
  40421c:	f1a4 0308 	sub.w	r3, r4, #8
  404220:	e002      	b.n	404228 <quorem+0xa8>
  404222:	681a      	ldr	r2, [r3, #0]
  404224:	3b04      	subs	r3, #4
  404226:	b91a      	cbnz	r2, 404230 <quorem+0xb0>
  404228:	459b      	cmp	fp, r3
  40422a:	f108 38ff 	add.w	r8, r8, #4294967295
  40422e:	d3f8      	bcc.n	404222 <quorem+0xa2>
  404230:	f8c0 8010 	str.w	r8, [r0, #16]
  404234:	4604      	mov	r4, r0
  404236:	f002 fa8d 	bl	406754 <__mcmp>
  40423a:	2800      	cmp	r0, #0
  40423c:	db2e      	blt.n	40429c <quorem+0x11c>
  40423e:	f109 0901 	add.w	r9, r9, #1
  404242:	465d      	mov	r5, fp
  404244:	2300      	movs	r3, #0
  404246:	f857 1b04 	ldr.w	r1, [r7], #4
  40424a:	6828      	ldr	r0, [r5, #0]
  40424c:	b28a      	uxth	r2, r1
  40424e:	1a9a      	subs	r2, r3, r2
  404250:	0c09      	lsrs	r1, r1, #16
  404252:	fa12 f280 	uxtah	r2, r2, r0
  404256:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
  40425a:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40425e:	b291      	uxth	r1, r2
  404260:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  404264:	45ba      	cmp	sl, r7
  404266:	f845 1b04 	str.w	r1, [r5], #4
  40426a:	ea4f 4323 	mov.w	r3, r3, asr #16
  40426e:	d2ea      	bcs.n	404246 <quorem+0xc6>
  404270:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  404274:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  404278:	b982      	cbnz	r2, 40429c <quorem+0x11c>
  40427a:	1f1a      	subs	r2, r3, #4
  40427c:	4593      	cmp	fp, r2
  40427e:	d20b      	bcs.n	404298 <quorem+0x118>
  404280:	f853 2c04 	ldr.w	r2, [r3, #-4]
  404284:	b942      	cbnz	r2, 404298 <quorem+0x118>
  404286:	3b08      	subs	r3, #8
  404288:	e002      	b.n	404290 <quorem+0x110>
  40428a:	681a      	ldr	r2, [r3, #0]
  40428c:	3b04      	subs	r3, #4
  40428e:	b91a      	cbnz	r2, 404298 <quorem+0x118>
  404290:	459b      	cmp	fp, r3
  404292:	f108 38ff 	add.w	r8, r8, #4294967295
  404296:	d3f8      	bcc.n	40428a <quorem+0x10a>
  404298:	f8c4 8010 	str.w	r8, [r4, #16]
  40429c:	4648      	mov	r0, r9
  40429e:	b003      	add	sp, #12
  4042a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4042a4:	2000      	movs	r0, #0
  4042a6:	4770      	bx	lr

004042a8 <_dtoa_r>:
  4042a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4042ac:	6c01      	ldr	r1, [r0, #64]	; 0x40
  4042ae:	b097      	sub	sp, #92	; 0x5c
  4042b0:	4681      	mov	r9, r0
  4042b2:	9c23      	ldr	r4, [sp, #140]	; 0x8c
  4042b4:	4692      	mov	sl, r2
  4042b6:	469b      	mov	fp, r3
  4042b8:	b149      	cbz	r1, 4042ce <_dtoa_r+0x26>
  4042ba:	6c42      	ldr	r2, [r0, #68]	; 0x44
  4042bc:	604a      	str	r2, [r1, #4]
  4042be:	2301      	movs	r3, #1
  4042c0:	4093      	lsls	r3, r2
  4042c2:	608b      	str	r3, [r1, #8]
  4042c4:	f002 f864 	bl	406390 <_Bfree>
  4042c8:	2300      	movs	r3, #0
  4042ca:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
  4042ce:	f1bb 0f00 	cmp.w	fp, #0
  4042d2:	46d8      	mov	r8, fp
  4042d4:	db33      	blt.n	40433e <_dtoa_r+0x96>
  4042d6:	2300      	movs	r3, #0
  4042d8:	6023      	str	r3, [r4, #0]
  4042da:	4ba5      	ldr	r3, [pc, #660]	; (404570 <_dtoa_r+0x2c8>)
  4042dc:	461a      	mov	r2, r3
  4042de:	ea08 0303 	and.w	r3, r8, r3
  4042e2:	4293      	cmp	r3, r2
  4042e4:	d014      	beq.n	404310 <_dtoa_r+0x68>
  4042e6:	4650      	mov	r0, sl
  4042e8:	4659      	mov	r1, fp
  4042ea:	2200      	movs	r2, #0
  4042ec:	2300      	movs	r3, #0
  4042ee:	f003 fbe9 	bl	407ac4 <__aeabi_dcmpeq>
  4042f2:	4605      	mov	r5, r0
  4042f4:	b348      	cbz	r0, 40434a <_dtoa_r+0xa2>
  4042f6:	9a22      	ldr	r2, [sp, #136]	; 0x88
  4042f8:	2301      	movs	r3, #1
  4042fa:	6013      	str	r3, [r2, #0]
  4042fc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4042fe:	2b00      	cmp	r3, #0
  404300:	f000 80c5 	beq.w	40448e <_dtoa_r+0x1e6>
  404304:	489b      	ldr	r0, [pc, #620]	; (404574 <_dtoa_r+0x2cc>)
  404306:	6018      	str	r0, [r3, #0]
  404308:	3801      	subs	r0, #1
  40430a:	b017      	add	sp, #92	; 0x5c
  40430c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404310:	9a22      	ldr	r2, [sp, #136]	; 0x88
  404312:	f242 730f 	movw	r3, #9999	; 0x270f
  404316:	6013      	str	r3, [r2, #0]
  404318:	f1ba 0f00 	cmp.w	sl, #0
  40431c:	f000 80a2 	beq.w	404464 <_dtoa_r+0x1bc>
  404320:	4895      	ldr	r0, [pc, #596]	; (404578 <_dtoa_r+0x2d0>)
  404322:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404324:	2b00      	cmp	r3, #0
  404326:	d0f0      	beq.n	40430a <_dtoa_r+0x62>
  404328:	78c3      	ldrb	r3, [r0, #3]
  40432a:	2b00      	cmp	r3, #0
  40432c:	f000 80b1 	beq.w	404492 <_dtoa_r+0x1ea>
  404330:	f100 0308 	add.w	r3, r0, #8
  404334:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404336:	6013      	str	r3, [r2, #0]
  404338:	b017      	add	sp, #92	; 0x5c
  40433a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40433e:	2301      	movs	r3, #1
  404340:	f02b 4800 	bic.w	r8, fp, #2147483648	; 0x80000000
  404344:	6023      	str	r3, [r4, #0]
  404346:	46c3      	mov	fp, r8
  404348:	e7c7      	b.n	4042da <_dtoa_r+0x32>
  40434a:	aa14      	add	r2, sp, #80	; 0x50
  40434c:	ab15      	add	r3, sp, #84	; 0x54
  40434e:	9201      	str	r2, [sp, #4]
  404350:	9300      	str	r3, [sp, #0]
  404352:	4652      	mov	r2, sl
  404354:	465b      	mov	r3, fp
  404356:	4648      	mov	r0, r9
  404358:	f002 faa6 	bl	4068a8 <__d2b>
  40435c:	ea5f 5418 	movs.w	r4, r8, lsr #20
  404360:	9008      	str	r0, [sp, #32]
  404362:	f040 8088 	bne.w	404476 <_dtoa_r+0x1ce>
  404366:	9d14      	ldr	r5, [sp, #80]	; 0x50
  404368:	9c15      	ldr	r4, [sp, #84]	; 0x54
  40436a:	442c      	add	r4, r5
  40436c:	f204 4332 	addw	r3, r4, #1074	; 0x432
  404370:	2b20      	cmp	r3, #32
  404372:	f340 8291 	ble.w	404898 <_dtoa_r+0x5f0>
  404376:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  40437a:	f204 4012 	addw	r0, r4, #1042	; 0x412
  40437e:	fa08 f803 	lsl.w	r8, r8, r3
  404382:	fa2a f000 	lsr.w	r0, sl, r0
  404386:	ea40 0008 	orr.w	r0, r0, r8
  40438a:	f003 f8bd 	bl	407508 <__aeabi_ui2d>
  40438e:	2301      	movs	r3, #1
  404390:	3c01      	subs	r4, #1
  404392:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  404396:	9310      	str	r3, [sp, #64]	; 0x40
  404398:	2200      	movs	r2, #0
  40439a:	4b78      	ldr	r3, [pc, #480]	; (40457c <_dtoa_r+0x2d4>)
  40439c:	f002 ff76 	bl	40728c <__aeabi_dsub>
  4043a0:	a36d      	add	r3, pc, #436	; (adr r3, 404558 <_dtoa_r+0x2b0>)
  4043a2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4043a6:	f003 f925 	bl	4075f4 <__aeabi_dmul>
  4043aa:	a36d      	add	r3, pc, #436	; (adr r3, 404560 <_dtoa_r+0x2b8>)
  4043ac:	e9d3 2300 	ldrd	r2, r3, [r3]
  4043b0:	f002 ff6e 	bl	407290 <__adddf3>
  4043b4:	4606      	mov	r6, r0
  4043b6:	4620      	mov	r0, r4
  4043b8:	460f      	mov	r7, r1
  4043ba:	f003 f8b5 	bl	407528 <__aeabi_i2d>
  4043be:	a36a      	add	r3, pc, #424	; (adr r3, 404568 <_dtoa_r+0x2c0>)
  4043c0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4043c4:	f003 f916 	bl	4075f4 <__aeabi_dmul>
  4043c8:	4602      	mov	r2, r0
  4043ca:	460b      	mov	r3, r1
  4043cc:	4630      	mov	r0, r6
  4043ce:	4639      	mov	r1, r7
  4043d0:	f002 ff5e 	bl	407290 <__adddf3>
  4043d4:	4606      	mov	r6, r0
  4043d6:	460f      	mov	r7, r1
  4043d8:	f003 fbbc 	bl	407b54 <__aeabi_d2iz>
  4043dc:	2200      	movs	r2, #0
  4043de:	9004      	str	r0, [sp, #16]
  4043e0:	2300      	movs	r3, #0
  4043e2:	4630      	mov	r0, r6
  4043e4:	4639      	mov	r1, r7
  4043e6:	f003 fb77 	bl	407ad8 <__aeabi_dcmplt>
  4043ea:	2800      	cmp	r0, #0
  4043ec:	f040 8230 	bne.w	404850 <_dtoa_r+0x5a8>
  4043f0:	9e04      	ldr	r6, [sp, #16]
  4043f2:	2e16      	cmp	r6, #22
  4043f4:	f200 8229 	bhi.w	40484a <_dtoa_r+0x5a2>
  4043f8:	4b61      	ldr	r3, [pc, #388]	; (404580 <_dtoa_r+0x2d8>)
  4043fa:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  4043fe:	e9d3 0100 	ldrd	r0, r1, [r3]
  404402:	4652      	mov	r2, sl
  404404:	465b      	mov	r3, fp
  404406:	f003 fb85 	bl	407b14 <__aeabi_dcmpgt>
  40440a:	2800      	cmp	r0, #0
  40440c:	f000 8249 	beq.w	4048a2 <_dtoa_r+0x5fa>
  404410:	1e73      	subs	r3, r6, #1
  404412:	9304      	str	r3, [sp, #16]
  404414:	2300      	movs	r3, #0
  404416:	930c      	str	r3, [sp, #48]	; 0x30
  404418:	1b2c      	subs	r4, r5, r4
  40441a:	1e63      	subs	r3, r4, #1
  40441c:	9302      	str	r3, [sp, #8]
  40441e:	f100 8232 	bmi.w	404886 <_dtoa_r+0x5de>
  404422:	2300      	movs	r3, #0
  404424:	9305      	str	r3, [sp, #20]
  404426:	9b04      	ldr	r3, [sp, #16]
  404428:	2b00      	cmp	r3, #0
  40442a:	f2c0 8223 	blt.w	404874 <_dtoa_r+0x5cc>
  40442e:	9a02      	ldr	r2, [sp, #8]
  404430:	930b      	str	r3, [sp, #44]	; 0x2c
  404432:	4611      	mov	r1, r2
  404434:	4419      	add	r1, r3
  404436:	2300      	movs	r3, #0
  404438:	9102      	str	r1, [sp, #8]
  40443a:	930a      	str	r3, [sp, #40]	; 0x28
  40443c:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40443e:	2b09      	cmp	r3, #9
  404440:	d829      	bhi.n	404496 <_dtoa_r+0x1ee>
  404442:	2b05      	cmp	r3, #5
  404444:	f340 8658 	ble.w	4050f8 <_dtoa_r+0xe50>
  404448:	3b04      	subs	r3, #4
  40444a:	9320      	str	r3, [sp, #128]	; 0x80
  40444c:	2500      	movs	r5, #0
  40444e:	9b20      	ldr	r3, [sp, #128]	; 0x80
  404450:	3b02      	subs	r3, #2
  404452:	2b03      	cmp	r3, #3
  404454:	f200 8635 	bhi.w	4050c2 <_dtoa_r+0xe1a>
  404458:	e8df f013 	tbh	[pc, r3, lsl #1]
  40445c:	0228032c 	.word	0x0228032c
  404460:	04590337 	.word	0x04590337
  404464:	4b44      	ldr	r3, [pc, #272]	; (404578 <_dtoa_r+0x2d0>)
  404466:	4a47      	ldr	r2, [pc, #284]	; (404584 <_dtoa_r+0x2dc>)
  404468:	f3c8 0013 	ubfx	r0, r8, #0, #20
  40446c:	2800      	cmp	r0, #0
  40446e:	bf14      	ite	ne
  404470:	4618      	movne	r0, r3
  404472:	4610      	moveq	r0, r2
  404474:	e755      	b.n	404322 <_dtoa_r+0x7a>
  404476:	f3cb 0313 	ubfx	r3, fp, #0, #20
  40447a:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  40447e:	9510      	str	r5, [sp, #64]	; 0x40
  404480:	4650      	mov	r0, sl
  404482:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
  404486:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  40448a:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40448c:	e784      	b.n	404398 <_dtoa_r+0xf0>
  40448e:	483e      	ldr	r0, [pc, #248]	; (404588 <_dtoa_r+0x2e0>)
  404490:	e73b      	b.n	40430a <_dtoa_r+0x62>
  404492:	1cc3      	adds	r3, r0, #3
  404494:	e74e      	b.n	404334 <_dtoa_r+0x8c>
  404496:	2100      	movs	r1, #0
  404498:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  40449c:	4648      	mov	r0, r9
  40449e:	9120      	str	r1, [sp, #128]	; 0x80
  4044a0:	f001 ff50 	bl	406344 <_Balloc>
  4044a4:	f04f 33ff 	mov.w	r3, #4294967295
  4044a8:	9306      	str	r3, [sp, #24]
  4044aa:	9a20      	ldr	r2, [sp, #128]	; 0x80
  4044ac:	930d      	str	r3, [sp, #52]	; 0x34
  4044ae:	2301      	movs	r3, #1
  4044b0:	9007      	str	r0, [sp, #28]
  4044b2:	9221      	str	r2, [sp, #132]	; 0x84
  4044b4:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  4044b8:	9309      	str	r3, [sp, #36]	; 0x24
  4044ba:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4044bc:	2b00      	cmp	r3, #0
  4044be:	f2c0 80d1 	blt.w	404664 <_dtoa_r+0x3bc>
  4044c2:	9a04      	ldr	r2, [sp, #16]
  4044c4:	2a0e      	cmp	r2, #14
  4044c6:	f300 80cd 	bgt.w	404664 <_dtoa_r+0x3bc>
  4044ca:	4b2d      	ldr	r3, [pc, #180]	; (404580 <_dtoa_r+0x2d8>)
  4044cc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4044d0:	e9d3 3400 	ldrd	r3, r4, [r3]
  4044d4:	e9cd 3402 	strd	r3, r4, [sp, #8]
  4044d8:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4044da:	2b00      	cmp	r3, #0
  4044dc:	f2c0 8300 	blt.w	404ae0 <_dtoa_r+0x838>
  4044e0:	4656      	mov	r6, sl
  4044e2:	465f      	mov	r7, fp
  4044e4:	4650      	mov	r0, sl
  4044e6:	4659      	mov	r1, fp
  4044e8:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
  4044ec:	4652      	mov	r2, sl
  4044ee:	465b      	mov	r3, fp
  4044f0:	f003 f9aa 	bl	407848 <__aeabi_ddiv>
  4044f4:	f003 fb2e 	bl	407b54 <__aeabi_d2iz>
  4044f8:	4604      	mov	r4, r0
  4044fa:	f003 f815 	bl	407528 <__aeabi_i2d>
  4044fe:	4652      	mov	r2, sl
  404500:	465b      	mov	r3, fp
  404502:	f003 f877 	bl	4075f4 <__aeabi_dmul>
  404506:	460b      	mov	r3, r1
  404508:	4602      	mov	r2, r0
  40450a:	4639      	mov	r1, r7
  40450c:	4630      	mov	r0, r6
  40450e:	f002 febd 	bl	40728c <__aeabi_dsub>
  404512:	9d07      	ldr	r5, [sp, #28]
  404514:	f104 0330 	add.w	r3, r4, #48	; 0x30
  404518:	702b      	strb	r3, [r5, #0]
  40451a:	9b06      	ldr	r3, [sp, #24]
  40451c:	2b01      	cmp	r3, #1
  40451e:	4606      	mov	r6, r0
  404520:	460f      	mov	r7, r1
  404522:	f105 0501 	add.w	r5, r5, #1
  404526:	d062      	beq.n	4045ee <_dtoa_r+0x346>
  404528:	2200      	movs	r2, #0
  40452a:	4b18      	ldr	r3, [pc, #96]	; (40458c <_dtoa_r+0x2e4>)
  40452c:	f003 f862 	bl	4075f4 <__aeabi_dmul>
  404530:	2200      	movs	r2, #0
  404532:	2300      	movs	r3, #0
  404534:	4606      	mov	r6, r0
  404536:	460f      	mov	r7, r1
  404538:	f003 fac4 	bl	407ac4 <__aeabi_dcmpeq>
  40453c:	2800      	cmp	r0, #0
  40453e:	d17e      	bne.n	40463e <_dtoa_r+0x396>
  404540:	f8cd 9014 	str.w	r9, [sp, #20]
  404544:	f8dd a018 	ldr.w	sl, [sp, #24]
  404548:	f8dd b01c 	ldr.w	fp, [sp, #28]
  40454c:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  404550:	e029      	b.n	4045a6 <_dtoa_r+0x2fe>
  404552:	bf00      	nop
  404554:	f3af 8000 	nop.w
  404558:	636f4361 	.word	0x636f4361
  40455c:	3fd287a7 	.word	0x3fd287a7
  404560:	8b60c8b3 	.word	0x8b60c8b3
  404564:	3fc68a28 	.word	0x3fc68a28
  404568:	509f79fb 	.word	0x509f79fb
  40456c:	3fd34413 	.word	0x3fd34413
  404570:	7ff00000 	.word	0x7ff00000
  404574:	004086d5 	.word	0x004086d5
  404578:	00408714 	.word	0x00408714
  40457c:	3ff80000 	.word	0x3ff80000
  404580:	00408728 	.word	0x00408728
  404584:	00408708 	.word	0x00408708
  404588:	004086d4 	.word	0x004086d4
  40458c:	40240000 	.word	0x40240000
  404590:	f003 f830 	bl	4075f4 <__aeabi_dmul>
  404594:	2200      	movs	r2, #0
  404596:	2300      	movs	r3, #0
  404598:	4606      	mov	r6, r0
  40459a:	460f      	mov	r7, r1
  40459c:	f003 fa92 	bl	407ac4 <__aeabi_dcmpeq>
  4045a0:	2800      	cmp	r0, #0
  4045a2:	f040 83b7 	bne.w	404d14 <_dtoa_r+0xa6c>
  4045a6:	4642      	mov	r2, r8
  4045a8:	464b      	mov	r3, r9
  4045aa:	4630      	mov	r0, r6
  4045ac:	4639      	mov	r1, r7
  4045ae:	f003 f94b 	bl	407848 <__aeabi_ddiv>
  4045b2:	f003 facf 	bl	407b54 <__aeabi_d2iz>
  4045b6:	4604      	mov	r4, r0
  4045b8:	f002 ffb6 	bl	407528 <__aeabi_i2d>
  4045bc:	4642      	mov	r2, r8
  4045be:	464b      	mov	r3, r9
  4045c0:	f003 f818 	bl	4075f4 <__aeabi_dmul>
  4045c4:	4602      	mov	r2, r0
  4045c6:	460b      	mov	r3, r1
  4045c8:	4630      	mov	r0, r6
  4045ca:	4639      	mov	r1, r7
  4045cc:	f002 fe5e 	bl	40728c <__aeabi_dsub>
  4045d0:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  4045d4:	f805 eb01 	strb.w	lr, [r5], #1
  4045d8:	ebcb 0e05 	rsb	lr, fp, r5
  4045dc:	45d6      	cmp	lr, sl
  4045de:	4606      	mov	r6, r0
  4045e0:	460f      	mov	r7, r1
  4045e2:	f04f 0200 	mov.w	r2, #0
  4045e6:	4bb0      	ldr	r3, [pc, #704]	; (4048a8 <_dtoa_r+0x600>)
  4045e8:	d1d2      	bne.n	404590 <_dtoa_r+0x2e8>
  4045ea:	f8dd 9014 	ldr.w	r9, [sp, #20]
  4045ee:	4632      	mov	r2, r6
  4045f0:	463b      	mov	r3, r7
  4045f2:	4630      	mov	r0, r6
  4045f4:	4639      	mov	r1, r7
  4045f6:	f002 fe4b 	bl	407290 <__adddf3>
  4045fa:	4606      	mov	r6, r0
  4045fc:	460f      	mov	r7, r1
  4045fe:	4602      	mov	r2, r0
  404600:	460b      	mov	r3, r1
  404602:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404606:	f003 fa67 	bl	407ad8 <__aeabi_dcmplt>
  40460a:	b940      	cbnz	r0, 40461e <_dtoa_r+0x376>
  40460c:	4632      	mov	r2, r6
  40460e:	463b      	mov	r3, r7
  404610:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404614:	f003 fa56 	bl	407ac4 <__aeabi_dcmpeq>
  404618:	b188      	cbz	r0, 40463e <_dtoa_r+0x396>
  40461a:	07e3      	lsls	r3, r4, #31
  40461c:	d50f      	bpl.n	40463e <_dtoa_r+0x396>
  40461e:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  404622:	9a07      	ldr	r2, [sp, #28]
  404624:	1e6b      	subs	r3, r5, #1
  404626:	e004      	b.n	404632 <_dtoa_r+0x38a>
  404628:	429a      	cmp	r2, r3
  40462a:	f000 842c 	beq.w	404e86 <_dtoa_r+0xbde>
  40462e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  404632:	2c39      	cmp	r4, #57	; 0x39
  404634:	f103 0501 	add.w	r5, r3, #1
  404638:	d0f6      	beq.n	404628 <_dtoa_r+0x380>
  40463a:	3401      	adds	r4, #1
  40463c:	701c      	strb	r4, [r3, #0]
  40463e:	9908      	ldr	r1, [sp, #32]
  404640:	4648      	mov	r0, r9
  404642:	f001 fea5 	bl	406390 <_Bfree>
  404646:	2200      	movs	r2, #0
  404648:	9b04      	ldr	r3, [sp, #16]
  40464a:	702a      	strb	r2, [r5, #0]
  40464c:	9a22      	ldr	r2, [sp, #136]	; 0x88
  40464e:	3301      	adds	r3, #1
  404650:	6013      	str	r3, [r2, #0]
  404652:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404654:	2b00      	cmp	r3, #0
  404656:	f000 83a7 	beq.w	404da8 <_dtoa_r+0xb00>
  40465a:	9807      	ldr	r0, [sp, #28]
  40465c:	601d      	str	r5, [r3, #0]
  40465e:	b017      	add	sp, #92	; 0x5c
  404660:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404664:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404666:	2a00      	cmp	r2, #0
  404668:	f000 8112 	beq.w	404890 <_dtoa_r+0x5e8>
  40466c:	9a20      	ldr	r2, [sp, #128]	; 0x80
  40466e:	2a01      	cmp	r2, #1
  404670:	f340 8258 	ble.w	404b24 <_dtoa_r+0x87c>
  404674:	9b06      	ldr	r3, [sp, #24]
  404676:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404678:	1e5f      	subs	r7, r3, #1
  40467a:	42ba      	cmp	r2, r7
  40467c:	f2c0 8397 	blt.w	404dae <_dtoa_r+0xb06>
  404680:	1bd7      	subs	r7, r2, r7
  404682:	9b06      	ldr	r3, [sp, #24]
  404684:	2b00      	cmp	r3, #0
  404686:	f2c0 848a 	blt.w	404f9e <_dtoa_r+0xcf6>
  40468a:	9d05      	ldr	r5, [sp, #20]
  40468c:	9b06      	ldr	r3, [sp, #24]
  40468e:	9a05      	ldr	r2, [sp, #20]
  404690:	441a      	add	r2, r3
  404692:	9205      	str	r2, [sp, #20]
  404694:	9a02      	ldr	r2, [sp, #8]
  404696:	2101      	movs	r1, #1
  404698:	441a      	add	r2, r3
  40469a:	4648      	mov	r0, r9
  40469c:	9202      	str	r2, [sp, #8]
  40469e:	f001 ff0f 	bl	4064c0 <__i2b>
  4046a2:	4606      	mov	r6, r0
  4046a4:	b165      	cbz	r5, 4046c0 <_dtoa_r+0x418>
  4046a6:	9902      	ldr	r1, [sp, #8]
  4046a8:	2900      	cmp	r1, #0
  4046aa:	460b      	mov	r3, r1
  4046ac:	dd08      	ble.n	4046c0 <_dtoa_r+0x418>
  4046ae:	42a9      	cmp	r1, r5
  4046b0:	9a05      	ldr	r2, [sp, #20]
  4046b2:	bfa8      	it	ge
  4046b4:	462b      	movge	r3, r5
  4046b6:	1ad2      	subs	r2, r2, r3
  4046b8:	1aed      	subs	r5, r5, r3
  4046ba:	1acb      	subs	r3, r1, r3
  4046bc:	9205      	str	r2, [sp, #20]
  4046be:	9302      	str	r3, [sp, #8]
  4046c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4046c2:	2b00      	cmp	r3, #0
  4046c4:	f340 82fc 	ble.w	404cc0 <_dtoa_r+0xa18>
  4046c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4046ca:	2a00      	cmp	r2, #0
  4046cc:	f000 8201 	beq.w	404ad2 <_dtoa_r+0x82a>
  4046d0:	2f00      	cmp	r7, #0
  4046d2:	f000 81fe 	beq.w	404ad2 <_dtoa_r+0x82a>
  4046d6:	4631      	mov	r1, r6
  4046d8:	463a      	mov	r2, r7
  4046da:	4648      	mov	r0, r9
  4046dc:	f001 ff92 	bl	406604 <__pow5mult>
  4046e0:	f8dd 8020 	ldr.w	r8, [sp, #32]
  4046e4:	4601      	mov	r1, r0
  4046e6:	4642      	mov	r2, r8
  4046e8:	4606      	mov	r6, r0
  4046ea:	4648      	mov	r0, r9
  4046ec:	f001 fef2 	bl	4064d4 <__multiply>
  4046f0:	4641      	mov	r1, r8
  4046f2:	4604      	mov	r4, r0
  4046f4:	4648      	mov	r0, r9
  4046f6:	f001 fe4b 	bl	406390 <_Bfree>
  4046fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4046fc:	1bdb      	subs	r3, r3, r7
  4046fe:	930a      	str	r3, [sp, #40]	; 0x28
  404700:	f040 81e6 	bne.w	404ad0 <_dtoa_r+0x828>
  404704:	2101      	movs	r1, #1
  404706:	4648      	mov	r0, r9
  404708:	f001 feda 	bl	4064c0 <__i2b>
  40470c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40470e:	4680      	mov	r8, r0
  404710:	2b00      	cmp	r3, #0
  404712:	f000 8219 	beq.w	404b48 <_dtoa_r+0x8a0>
  404716:	4601      	mov	r1, r0
  404718:	461a      	mov	r2, r3
  40471a:	4648      	mov	r0, r9
  40471c:	f001 ff72 	bl	406604 <__pow5mult>
  404720:	9b20      	ldr	r3, [sp, #128]	; 0x80
  404722:	2b01      	cmp	r3, #1
  404724:	4680      	mov	r8, r0
  404726:	f340 82f8 	ble.w	404d1a <_dtoa_r+0xa72>
  40472a:	2700      	movs	r7, #0
  40472c:	f8d8 3010 	ldr.w	r3, [r8, #16]
  404730:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  404734:	6918      	ldr	r0, [r3, #16]
  404736:	f001 fe75 	bl	406424 <__hi0bits>
  40473a:	f1c0 0020 	rsb	r0, r0, #32
  40473e:	9a02      	ldr	r2, [sp, #8]
  404740:	4410      	add	r0, r2
  404742:	f010 001f 	ands.w	r0, r0, #31
  404746:	f000 81f6 	beq.w	404b36 <_dtoa_r+0x88e>
  40474a:	f1c0 0320 	rsb	r3, r0, #32
  40474e:	2b04      	cmp	r3, #4
  404750:	f340 84ca 	ble.w	4050e8 <_dtoa_r+0xe40>
  404754:	9b05      	ldr	r3, [sp, #20]
  404756:	f1c0 001c 	rsb	r0, r0, #28
  40475a:	4403      	add	r3, r0
  40475c:	9305      	str	r3, [sp, #20]
  40475e:	4613      	mov	r3, r2
  404760:	4403      	add	r3, r0
  404762:	4405      	add	r5, r0
  404764:	9302      	str	r3, [sp, #8]
  404766:	9b05      	ldr	r3, [sp, #20]
  404768:	2b00      	cmp	r3, #0
  40476a:	dd05      	ble.n	404778 <_dtoa_r+0x4d0>
  40476c:	4621      	mov	r1, r4
  40476e:	461a      	mov	r2, r3
  404770:	4648      	mov	r0, r9
  404772:	f001 ff97 	bl	4066a4 <__lshift>
  404776:	4604      	mov	r4, r0
  404778:	9b02      	ldr	r3, [sp, #8]
  40477a:	2b00      	cmp	r3, #0
  40477c:	dd05      	ble.n	40478a <_dtoa_r+0x4e2>
  40477e:	4641      	mov	r1, r8
  404780:	461a      	mov	r2, r3
  404782:	4648      	mov	r0, r9
  404784:	f001 ff8e 	bl	4066a4 <__lshift>
  404788:	4680      	mov	r8, r0
  40478a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40478c:	2b00      	cmp	r3, #0
  40478e:	f040 827c 	bne.w	404c8a <_dtoa_r+0x9e2>
  404792:	9b06      	ldr	r3, [sp, #24]
  404794:	2b00      	cmp	r3, #0
  404796:	f340 8295 	ble.w	404cc4 <_dtoa_r+0xa1c>
  40479a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40479c:	2b00      	cmp	r3, #0
  40479e:	f040 81f5 	bne.w	404b8c <_dtoa_r+0x8e4>
  4047a2:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4047a6:	9f06      	ldr	r7, [sp, #24]
  4047a8:	465d      	mov	r5, fp
  4047aa:	e002      	b.n	4047b2 <_dtoa_r+0x50a>
  4047ac:	f001 fdfa 	bl	4063a4 <__multadd>
  4047b0:	4604      	mov	r4, r0
  4047b2:	4641      	mov	r1, r8
  4047b4:	4620      	mov	r0, r4
  4047b6:	f7ff fce3 	bl	404180 <quorem>
  4047ba:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  4047be:	f805 ab01 	strb.w	sl, [r5], #1
  4047c2:	ebcb 0305 	rsb	r3, fp, r5
  4047c6:	42bb      	cmp	r3, r7
  4047c8:	f04f 020a 	mov.w	r2, #10
  4047cc:	f04f 0300 	mov.w	r3, #0
  4047d0:	4621      	mov	r1, r4
  4047d2:	4648      	mov	r0, r9
  4047d4:	dbea      	blt.n	4047ac <_dtoa_r+0x504>
  4047d6:	9b07      	ldr	r3, [sp, #28]
  4047d8:	9a06      	ldr	r2, [sp, #24]
  4047da:	2a01      	cmp	r2, #1
  4047dc:	bfac      	ite	ge
  4047de:	189b      	addge	r3, r3, r2
  4047e0:	3301      	addlt	r3, #1
  4047e2:	461d      	mov	r5, r3
  4047e4:	f04f 0b00 	mov.w	fp, #0
  4047e8:	4621      	mov	r1, r4
  4047ea:	2201      	movs	r2, #1
  4047ec:	4648      	mov	r0, r9
  4047ee:	f001 ff59 	bl	4066a4 <__lshift>
  4047f2:	4641      	mov	r1, r8
  4047f4:	9008      	str	r0, [sp, #32]
  4047f6:	f001 ffad 	bl	406754 <__mcmp>
  4047fa:	2800      	cmp	r0, #0
  4047fc:	f340 830d 	ble.w	404e1a <_dtoa_r+0xb72>
  404800:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  404804:	9907      	ldr	r1, [sp, #28]
  404806:	1e6b      	subs	r3, r5, #1
  404808:	e004      	b.n	404814 <_dtoa_r+0x56c>
  40480a:	428b      	cmp	r3, r1
  40480c:	f000 8278 	beq.w	404d00 <_dtoa_r+0xa58>
  404810:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  404814:	2a39      	cmp	r2, #57	; 0x39
  404816:	f103 0501 	add.w	r5, r3, #1
  40481a:	d0f6      	beq.n	40480a <_dtoa_r+0x562>
  40481c:	3201      	adds	r2, #1
  40481e:	701a      	strb	r2, [r3, #0]
  404820:	4641      	mov	r1, r8
  404822:	4648      	mov	r0, r9
  404824:	f001 fdb4 	bl	406390 <_Bfree>
  404828:	2e00      	cmp	r6, #0
  40482a:	f43f af08 	beq.w	40463e <_dtoa_r+0x396>
  40482e:	f1bb 0f00 	cmp.w	fp, #0
  404832:	d005      	beq.n	404840 <_dtoa_r+0x598>
  404834:	45b3      	cmp	fp, r6
  404836:	d003      	beq.n	404840 <_dtoa_r+0x598>
  404838:	4659      	mov	r1, fp
  40483a:	4648      	mov	r0, r9
  40483c:	f001 fda8 	bl	406390 <_Bfree>
  404840:	4631      	mov	r1, r6
  404842:	4648      	mov	r0, r9
  404844:	f001 fda4 	bl	406390 <_Bfree>
  404848:	e6f9      	b.n	40463e <_dtoa_r+0x396>
  40484a:	2301      	movs	r3, #1
  40484c:	930c      	str	r3, [sp, #48]	; 0x30
  40484e:	e5e3      	b.n	404418 <_dtoa_r+0x170>
  404850:	f8dd 8010 	ldr.w	r8, [sp, #16]
  404854:	4640      	mov	r0, r8
  404856:	f002 fe67 	bl	407528 <__aeabi_i2d>
  40485a:	4602      	mov	r2, r0
  40485c:	460b      	mov	r3, r1
  40485e:	4630      	mov	r0, r6
  404860:	4639      	mov	r1, r7
  404862:	f003 f92f 	bl	407ac4 <__aeabi_dcmpeq>
  404866:	2800      	cmp	r0, #0
  404868:	f47f adc2 	bne.w	4043f0 <_dtoa_r+0x148>
  40486c:	f108 33ff 	add.w	r3, r8, #4294967295
  404870:	9304      	str	r3, [sp, #16]
  404872:	e5bd      	b.n	4043f0 <_dtoa_r+0x148>
  404874:	9a05      	ldr	r2, [sp, #20]
  404876:	9b04      	ldr	r3, [sp, #16]
  404878:	1ad2      	subs	r2, r2, r3
  40487a:	425b      	negs	r3, r3
  40487c:	930a      	str	r3, [sp, #40]	; 0x28
  40487e:	2300      	movs	r3, #0
  404880:	9205      	str	r2, [sp, #20]
  404882:	930b      	str	r3, [sp, #44]	; 0x2c
  404884:	e5da      	b.n	40443c <_dtoa_r+0x194>
  404886:	425b      	negs	r3, r3
  404888:	9305      	str	r3, [sp, #20]
  40488a:	2300      	movs	r3, #0
  40488c:	9302      	str	r3, [sp, #8]
  40488e:	e5ca      	b.n	404426 <_dtoa_r+0x17e>
  404890:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  404892:	9d05      	ldr	r5, [sp, #20]
  404894:	9e09      	ldr	r6, [sp, #36]	; 0x24
  404896:	e705      	b.n	4046a4 <_dtoa_r+0x3fc>
  404898:	f1c3 0820 	rsb	r8, r3, #32
  40489c:	fa0a f008 	lsl.w	r0, sl, r8
  4048a0:	e573      	b.n	40438a <_dtoa_r+0xe2>
  4048a2:	900c      	str	r0, [sp, #48]	; 0x30
  4048a4:	e5b8      	b.n	404418 <_dtoa_r+0x170>
  4048a6:	bf00      	nop
  4048a8:	40240000 	.word	0x40240000
  4048ac:	2300      	movs	r3, #0
  4048ae:	9309      	str	r3, [sp, #36]	; 0x24
  4048b0:	9b04      	ldr	r3, [sp, #16]
  4048b2:	9a21      	ldr	r2, [sp, #132]	; 0x84
  4048b4:	4413      	add	r3, r2
  4048b6:	930d      	str	r3, [sp, #52]	; 0x34
  4048b8:	3301      	adds	r3, #1
  4048ba:	2b00      	cmp	r3, #0
  4048bc:	9306      	str	r3, [sp, #24]
  4048be:	f340 8283 	ble.w	404dc8 <_dtoa_r+0xb20>
  4048c2:	9c06      	ldr	r4, [sp, #24]
  4048c4:	4626      	mov	r6, r4
  4048c6:	2100      	movs	r1, #0
  4048c8:	2e17      	cmp	r6, #23
  4048ca:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  4048ce:	d90b      	bls.n	4048e8 <_dtoa_r+0x640>
  4048d0:	2201      	movs	r2, #1
  4048d2:	2304      	movs	r3, #4
  4048d4:	005b      	lsls	r3, r3, #1
  4048d6:	f103 0014 	add.w	r0, r3, #20
  4048da:	42b0      	cmp	r0, r6
  4048dc:	4611      	mov	r1, r2
  4048de:	f102 0201 	add.w	r2, r2, #1
  4048e2:	d9f7      	bls.n	4048d4 <_dtoa_r+0x62c>
  4048e4:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  4048e8:	4648      	mov	r0, r9
  4048ea:	f001 fd2b 	bl	406344 <_Balloc>
  4048ee:	2c0e      	cmp	r4, #14
  4048f0:	9007      	str	r0, [sp, #28]
  4048f2:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  4048f6:	f63f ade0 	bhi.w	4044ba <_dtoa_r+0x212>
  4048fa:	2d00      	cmp	r5, #0
  4048fc:	f43f addd 	beq.w	4044ba <_dtoa_r+0x212>
  404900:	9904      	ldr	r1, [sp, #16]
  404902:	4657      	mov	r7, sl
  404904:	46d8      	mov	r8, fp
  404906:	2900      	cmp	r1, #0
  404908:	e9cd 780e 	strd	r7, r8, [sp, #56]	; 0x38
  40490c:	f340 8292 	ble.w	404e34 <_dtoa_r+0xb8c>
  404910:	4b91      	ldr	r3, [pc, #580]	; (404b58 <_dtoa_r+0x8b0>)
  404912:	f001 020f 	and.w	r2, r1, #15
  404916:	110e      	asrs	r6, r1, #4
  404918:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40491c:	06f0      	lsls	r0, r6, #27
  40491e:	e9d3 4500 	ldrd	r4, r5, [r3]
  404922:	f140 824c 	bpl.w	404dbe <_dtoa_r+0xb16>
  404926:	4b8d      	ldr	r3, [pc, #564]	; (404b5c <_dtoa_r+0x8b4>)
  404928:	4650      	mov	r0, sl
  40492a:	4659      	mov	r1, fp
  40492c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  404930:	f002 ff8a 	bl	407848 <__aeabi_ddiv>
  404934:	f006 060f 	and.w	r6, r6, #15
  404938:	4682      	mov	sl, r0
  40493a:	468b      	mov	fp, r1
  40493c:	f04f 0803 	mov.w	r8, #3
  404940:	b186      	cbz	r6, 404964 <_dtoa_r+0x6bc>
  404942:	4f86      	ldr	r7, [pc, #536]	; (404b5c <_dtoa_r+0x8b4>)
  404944:	07f1      	lsls	r1, r6, #31
  404946:	d509      	bpl.n	40495c <_dtoa_r+0x6b4>
  404948:	4620      	mov	r0, r4
  40494a:	4629      	mov	r1, r5
  40494c:	e9d7 2300 	ldrd	r2, r3, [r7]
  404950:	f002 fe50 	bl	4075f4 <__aeabi_dmul>
  404954:	f108 0801 	add.w	r8, r8, #1
  404958:	4604      	mov	r4, r0
  40495a:	460d      	mov	r5, r1
  40495c:	1076      	asrs	r6, r6, #1
  40495e:	f107 0708 	add.w	r7, r7, #8
  404962:	d1ef      	bne.n	404944 <_dtoa_r+0x69c>
  404964:	4622      	mov	r2, r4
  404966:	462b      	mov	r3, r5
  404968:	4650      	mov	r0, sl
  40496a:	4659      	mov	r1, fp
  40496c:	f002 ff6c 	bl	407848 <__aeabi_ddiv>
  404970:	4606      	mov	r6, r0
  404972:	460f      	mov	r7, r1
  404974:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404976:	b143      	cbz	r3, 40498a <_dtoa_r+0x6e2>
  404978:	2200      	movs	r2, #0
  40497a:	4b79      	ldr	r3, [pc, #484]	; (404b60 <_dtoa_r+0x8b8>)
  40497c:	4630      	mov	r0, r6
  40497e:	4639      	mov	r1, r7
  404980:	f003 f8aa 	bl	407ad8 <__aeabi_dcmplt>
  404984:	2800      	cmp	r0, #0
  404986:	f040 8320 	bne.w	404fca <_dtoa_r+0xd22>
  40498a:	4640      	mov	r0, r8
  40498c:	f002 fdcc 	bl	407528 <__aeabi_i2d>
  404990:	4632      	mov	r2, r6
  404992:	463b      	mov	r3, r7
  404994:	f002 fe2e 	bl	4075f4 <__aeabi_dmul>
  404998:	4b72      	ldr	r3, [pc, #456]	; (404b64 <_dtoa_r+0x8bc>)
  40499a:	2200      	movs	r2, #0
  40499c:	f002 fc78 	bl	407290 <__adddf3>
  4049a0:	9b06      	ldr	r3, [sp, #24]
  4049a2:	4604      	mov	r4, r0
  4049a4:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  4049a8:	2b00      	cmp	r3, #0
  4049aa:	f000 81df 	beq.w	404d6c <_dtoa_r+0xac4>
  4049ae:	9b04      	ldr	r3, [sp, #16]
  4049b0:	f8dd 8018 	ldr.w	r8, [sp, #24]
  4049b4:	9311      	str	r3, [sp, #68]	; 0x44
  4049b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4049b8:	2b00      	cmp	r3, #0
  4049ba:	f000 8297 	beq.w	404eec <_dtoa_r+0xc44>
  4049be:	4b66      	ldr	r3, [pc, #408]	; (404b58 <_dtoa_r+0x8b0>)
  4049c0:	4969      	ldr	r1, [pc, #420]	; (404b68 <_dtoa_r+0x8c0>)
  4049c2:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  4049c6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  4049ca:	2000      	movs	r0, #0
  4049cc:	f002 ff3c 	bl	407848 <__aeabi_ddiv>
  4049d0:	4622      	mov	r2, r4
  4049d2:	462b      	mov	r3, r5
  4049d4:	f002 fc5a 	bl	40728c <__aeabi_dsub>
  4049d8:	4682      	mov	sl, r0
  4049da:	468b      	mov	fp, r1
  4049dc:	4630      	mov	r0, r6
  4049de:	4639      	mov	r1, r7
  4049e0:	f003 f8b8 	bl	407b54 <__aeabi_d2iz>
  4049e4:	4604      	mov	r4, r0
  4049e6:	f002 fd9f 	bl	407528 <__aeabi_i2d>
  4049ea:	4602      	mov	r2, r0
  4049ec:	460b      	mov	r3, r1
  4049ee:	4630      	mov	r0, r6
  4049f0:	4639      	mov	r1, r7
  4049f2:	f002 fc4b 	bl	40728c <__aeabi_dsub>
  4049f6:	3430      	adds	r4, #48	; 0x30
  4049f8:	9d07      	ldr	r5, [sp, #28]
  4049fa:	b2e4      	uxtb	r4, r4
  4049fc:	4606      	mov	r6, r0
  4049fe:	460f      	mov	r7, r1
  404a00:	702c      	strb	r4, [r5, #0]
  404a02:	4602      	mov	r2, r0
  404a04:	460b      	mov	r3, r1
  404a06:	4650      	mov	r0, sl
  404a08:	4659      	mov	r1, fp
  404a0a:	3501      	adds	r5, #1
  404a0c:	f003 f882 	bl	407b14 <__aeabi_dcmpgt>
  404a10:	2800      	cmp	r0, #0
  404a12:	d14c      	bne.n	404aae <_dtoa_r+0x806>
  404a14:	4632      	mov	r2, r6
  404a16:	463b      	mov	r3, r7
  404a18:	2000      	movs	r0, #0
  404a1a:	4951      	ldr	r1, [pc, #324]	; (404b60 <_dtoa_r+0x8b8>)
  404a1c:	f002 fc36 	bl	40728c <__aeabi_dsub>
  404a20:	4602      	mov	r2, r0
  404a22:	460b      	mov	r3, r1
  404a24:	4650      	mov	r0, sl
  404a26:	4659      	mov	r1, fp
  404a28:	f003 f874 	bl	407b14 <__aeabi_dcmpgt>
  404a2c:	2800      	cmp	r0, #0
  404a2e:	f040 830d 	bne.w	40504c <_dtoa_r+0xda4>
  404a32:	f1b8 0f01 	cmp.w	r8, #1
  404a36:	f340 81b3 	ble.w	404da0 <_dtoa_r+0xaf8>
  404a3a:	9b07      	ldr	r3, [sp, #28]
  404a3c:	4498      	add	r8, r3
  404a3e:	e00d      	b.n	404a5c <_dtoa_r+0x7b4>
  404a40:	2000      	movs	r0, #0
  404a42:	4947      	ldr	r1, [pc, #284]	; (404b60 <_dtoa_r+0x8b8>)
  404a44:	f002 fc22 	bl	40728c <__aeabi_dsub>
  404a48:	4652      	mov	r2, sl
  404a4a:	465b      	mov	r3, fp
  404a4c:	f003 f844 	bl	407ad8 <__aeabi_dcmplt>
  404a50:	2800      	cmp	r0, #0
  404a52:	f040 82fb 	bne.w	40504c <_dtoa_r+0xda4>
  404a56:	4545      	cmp	r5, r8
  404a58:	f000 81a2 	beq.w	404da0 <_dtoa_r+0xaf8>
  404a5c:	4650      	mov	r0, sl
  404a5e:	4659      	mov	r1, fp
  404a60:	2200      	movs	r2, #0
  404a62:	4b42      	ldr	r3, [pc, #264]	; (404b6c <_dtoa_r+0x8c4>)
  404a64:	f002 fdc6 	bl	4075f4 <__aeabi_dmul>
  404a68:	2200      	movs	r2, #0
  404a6a:	4b40      	ldr	r3, [pc, #256]	; (404b6c <_dtoa_r+0x8c4>)
  404a6c:	4682      	mov	sl, r0
  404a6e:	468b      	mov	fp, r1
  404a70:	4630      	mov	r0, r6
  404a72:	4639      	mov	r1, r7
  404a74:	f002 fdbe 	bl	4075f4 <__aeabi_dmul>
  404a78:	460f      	mov	r7, r1
  404a7a:	4606      	mov	r6, r0
  404a7c:	f003 f86a 	bl	407b54 <__aeabi_d2iz>
  404a80:	4604      	mov	r4, r0
  404a82:	f002 fd51 	bl	407528 <__aeabi_i2d>
  404a86:	4602      	mov	r2, r0
  404a88:	460b      	mov	r3, r1
  404a8a:	4630      	mov	r0, r6
  404a8c:	4639      	mov	r1, r7
  404a8e:	f002 fbfd 	bl	40728c <__aeabi_dsub>
  404a92:	3430      	adds	r4, #48	; 0x30
  404a94:	b2e4      	uxtb	r4, r4
  404a96:	4652      	mov	r2, sl
  404a98:	465b      	mov	r3, fp
  404a9a:	f805 4b01 	strb.w	r4, [r5], #1
  404a9e:	4606      	mov	r6, r0
  404aa0:	460f      	mov	r7, r1
  404aa2:	f003 f819 	bl	407ad8 <__aeabi_dcmplt>
  404aa6:	4632      	mov	r2, r6
  404aa8:	463b      	mov	r3, r7
  404aaa:	2800      	cmp	r0, #0
  404aac:	d0c8      	beq.n	404a40 <_dtoa_r+0x798>
  404aae:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404ab0:	9304      	str	r3, [sp, #16]
  404ab2:	e5c4      	b.n	40463e <_dtoa_r+0x396>
  404ab4:	2300      	movs	r3, #0
  404ab6:	9309      	str	r3, [sp, #36]	; 0x24
  404ab8:	9b21      	ldr	r3, [sp, #132]	; 0x84
  404aba:	2b00      	cmp	r3, #0
  404abc:	f340 8189 	ble.w	404dd2 <_dtoa_r+0xb2a>
  404ac0:	461e      	mov	r6, r3
  404ac2:	461c      	mov	r4, r3
  404ac4:	930d      	str	r3, [sp, #52]	; 0x34
  404ac6:	9306      	str	r3, [sp, #24]
  404ac8:	e6fd      	b.n	4048c6 <_dtoa_r+0x61e>
  404aca:	2301      	movs	r3, #1
  404acc:	9309      	str	r3, [sp, #36]	; 0x24
  404ace:	e7f3      	b.n	404ab8 <_dtoa_r+0x810>
  404ad0:	9408      	str	r4, [sp, #32]
  404ad2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404ad4:	9908      	ldr	r1, [sp, #32]
  404ad6:	4648      	mov	r0, r9
  404ad8:	f001 fd94 	bl	406604 <__pow5mult>
  404adc:	4604      	mov	r4, r0
  404ade:	e611      	b.n	404704 <_dtoa_r+0x45c>
  404ae0:	9b06      	ldr	r3, [sp, #24]
  404ae2:	2b00      	cmp	r3, #0
  404ae4:	f73f acfc 	bgt.w	4044e0 <_dtoa_r+0x238>
  404ae8:	f040 82da 	bne.w	4050a0 <_dtoa_r+0xdf8>
  404aec:	2200      	movs	r2, #0
  404aee:	4b20      	ldr	r3, [pc, #128]	; (404b70 <_dtoa_r+0x8c8>)
  404af0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404af4:	f002 fd7e 	bl	4075f4 <__aeabi_dmul>
  404af8:	4652      	mov	r2, sl
  404afa:	465b      	mov	r3, fp
  404afc:	f003 f800 	bl	407b00 <__aeabi_dcmpge>
  404b00:	f8dd 8018 	ldr.w	r8, [sp, #24]
  404b04:	4646      	mov	r6, r8
  404b06:	2800      	cmp	r0, #0
  404b08:	f000 80f2 	beq.w	404cf0 <_dtoa_r+0xa48>
  404b0c:	9b21      	ldr	r3, [sp, #132]	; 0x84
  404b0e:	9d07      	ldr	r5, [sp, #28]
  404b10:	43db      	mvns	r3, r3
  404b12:	9304      	str	r3, [sp, #16]
  404b14:	4641      	mov	r1, r8
  404b16:	4648      	mov	r0, r9
  404b18:	f001 fc3a 	bl	406390 <_Bfree>
  404b1c:	2e00      	cmp	r6, #0
  404b1e:	f43f ad8e 	beq.w	40463e <_dtoa_r+0x396>
  404b22:	e68d      	b.n	404840 <_dtoa_r+0x598>
  404b24:	9a10      	ldr	r2, [sp, #64]	; 0x40
  404b26:	2a00      	cmp	r2, #0
  404b28:	f000 8241 	beq.w	404fae <_dtoa_r+0xd06>
  404b2c:	f203 4333 	addw	r3, r3, #1075	; 0x433
  404b30:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  404b32:	9d05      	ldr	r5, [sp, #20]
  404b34:	e5ab      	b.n	40468e <_dtoa_r+0x3e6>
  404b36:	201c      	movs	r0, #28
  404b38:	9b05      	ldr	r3, [sp, #20]
  404b3a:	4403      	add	r3, r0
  404b3c:	9305      	str	r3, [sp, #20]
  404b3e:	9b02      	ldr	r3, [sp, #8]
  404b40:	4403      	add	r3, r0
  404b42:	4405      	add	r5, r0
  404b44:	9302      	str	r3, [sp, #8]
  404b46:	e60e      	b.n	404766 <_dtoa_r+0x4be>
  404b48:	9b20      	ldr	r3, [sp, #128]	; 0x80
  404b4a:	2b01      	cmp	r3, #1
  404b4c:	f340 8282 	ble.w	405054 <_dtoa_r+0xdac>
  404b50:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
  404b52:	2001      	movs	r0, #1
  404b54:	e5f3      	b.n	40473e <_dtoa_r+0x496>
  404b56:	bf00      	nop
  404b58:	00408728 	.word	0x00408728
  404b5c:	004087f0 	.word	0x004087f0
  404b60:	3ff00000 	.word	0x3ff00000
  404b64:	401c0000 	.word	0x401c0000
  404b68:	3fe00000 	.word	0x3fe00000
  404b6c:	40240000 	.word	0x40240000
  404b70:	40140000 	.word	0x40140000
  404b74:	4631      	mov	r1, r6
  404b76:	2300      	movs	r3, #0
  404b78:	220a      	movs	r2, #10
  404b7a:	4648      	mov	r0, r9
  404b7c:	f001 fc12 	bl	4063a4 <__multadd>
  404b80:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404b82:	2b00      	cmp	r3, #0
  404b84:	4606      	mov	r6, r0
  404b86:	f340 8297 	ble.w	4050b8 <_dtoa_r+0xe10>
  404b8a:	9306      	str	r3, [sp, #24]
  404b8c:	2d00      	cmp	r5, #0
  404b8e:	dd05      	ble.n	404b9c <_dtoa_r+0x8f4>
  404b90:	4631      	mov	r1, r6
  404b92:	462a      	mov	r2, r5
  404b94:	4648      	mov	r0, r9
  404b96:	f001 fd85 	bl	4066a4 <__lshift>
  404b9a:	4606      	mov	r6, r0
  404b9c:	2f00      	cmp	r7, #0
  404b9e:	f040 817c 	bne.w	404e9a <_dtoa_r+0xbf2>
  404ba2:	9605      	str	r6, [sp, #20]
  404ba4:	9b06      	ldr	r3, [sp, #24]
  404ba6:	9a07      	ldr	r2, [sp, #28]
  404ba8:	f8dd b014 	ldr.w	fp, [sp, #20]
  404bac:	3b01      	subs	r3, #1
  404bae:	18d3      	adds	r3, r2, r3
  404bb0:	9308      	str	r3, [sp, #32]
  404bb2:	f00a 0301 	and.w	r3, sl, #1
  404bb6:	9309      	str	r3, [sp, #36]	; 0x24
  404bb8:	4617      	mov	r7, r2
  404bba:	46c2      	mov	sl, r8
  404bbc:	4651      	mov	r1, sl
  404bbe:	4620      	mov	r0, r4
  404bc0:	f7ff fade 	bl	404180 <quorem>
  404bc4:	4631      	mov	r1, r6
  404bc6:	4605      	mov	r5, r0
  404bc8:	4620      	mov	r0, r4
  404bca:	f001 fdc3 	bl	406754 <__mcmp>
  404bce:	465a      	mov	r2, fp
  404bd0:	9002      	str	r0, [sp, #8]
  404bd2:	4651      	mov	r1, sl
  404bd4:	4648      	mov	r0, r9
  404bd6:	f001 fddd 	bl	406794 <__mdiff>
  404bda:	68c2      	ldr	r2, [r0, #12]
  404bdc:	4680      	mov	r8, r0
  404bde:	f105 0330 	add.w	r3, r5, #48	; 0x30
  404be2:	2a00      	cmp	r2, #0
  404be4:	d149      	bne.n	404c7a <_dtoa_r+0x9d2>
  404be6:	4601      	mov	r1, r0
  404be8:	4620      	mov	r0, r4
  404bea:	9306      	str	r3, [sp, #24]
  404bec:	f001 fdb2 	bl	406754 <__mcmp>
  404bf0:	4641      	mov	r1, r8
  404bf2:	9005      	str	r0, [sp, #20]
  404bf4:	4648      	mov	r0, r9
  404bf6:	f001 fbcb 	bl	406390 <_Bfree>
  404bfa:	9a05      	ldr	r2, [sp, #20]
  404bfc:	9b06      	ldr	r3, [sp, #24]
  404bfe:	b92a      	cbnz	r2, 404c0c <_dtoa_r+0x964>
  404c00:	9920      	ldr	r1, [sp, #128]	; 0x80
  404c02:	b919      	cbnz	r1, 404c0c <_dtoa_r+0x964>
  404c04:	9909      	ldr	r1, [sp, #36]	; 0x24
  404c06:	2900      	cmp	r1, #0
  404c08:	f000 8236 	beq.w	405078 <_dtoa_r+0xdd0>
  404c0c:	9902      	ldr	r1, [sp, #8]
  404c0e:	2900      	cmp	r1, #0
  404c10:	f2c0 80e4 	blt.w	404ddc <_dtoa_r+0xb34>
  404c14:	d105      	bne.n	404c22 <_dtoa_r+0x97a>
  404c16:	9920      	ldr	r1, [sp, #128]	; 0x80
  404c18:	b919      	cbnz	r1, 404c22 <_dtoa_r+0x97a>
  404c1a:	9909      	ldr	r1, [sp, #36]	; 0x24
  404c1c:	2900      	cmp	r1, #0
  404c1e:	f000 80dd 	beq.w	404ddc <_dtoa_r+0xb34>
  404c22:	2a00      	cmp	r2, #0
  404c24:	f300 814d 	bgt.w	404ec2 <_dtoa_r+0xc1a>
  404c28:	9a08      	ldr	r2, [sp, #32]
  404c2a:	703b      	strb	r3, [r7, #0]
  404c2c:	f107 0801 	add.w	r8, r7, #1
  404c30:	4297      	cmp	r7, r2
  404c32:	4645      	mov	r5, r8
  404c34:	f000 8154 	beq.w	404ee0 <_dtoa_r+0xc38>
  404c38:	4621      	mov	r1, r4
  404c3a:	2300      	movs	r3, #0
  404c3c:	220a      	movs	r2, #10
  404c3e:	4648      	mov	r0, r9
  404c40:	f001 fbb0 	bl	4063a4 <__multadd>
  404c44:	455e      	cmp	r6, fp
  404c46:	4604      	mov	r4, r0
  404c48:	4631      	mov	r1, r6
  404c4a:	f04f 0300 	mov.w	r3, #0
  404c4e:	f04f 020a 	mov.w	r2, #10
  404c52:	4648      	mov	r0, r9
  404c54:	d00b      	beq.n	404c6e <_dtoa_r+0x9c6>
  404c56:	f001 fba5 	bl	4063a4 <__multadd>
  404c5a:	4659      	mov	r1, fp
  404c5c:	4606      	mov	r6, r0
  404c5e:	2300      	movs	r3, #0
  404c60:	220a      	movs	r2, #10
  404c62:	4648      	mov	r0, r9
  404c64:	f001 fb9e 	bl	4063a4 <__multadd>
  404c68:	4647      	mov	r7, r8
  404c6a:	4683      	mov	fp, r0
  404c6c:	e7a6      	b.n	404bbc <_dtoa_r+0x914>
  404c6e:	f001 fb99 	bl	4063a4 <__multadd>
  404c72:	4647      	mov	r7, r8
  404c74:	4606      	mov	r6, r0
  404c76:	4683      	mov	fp, r0
  404c78:	e7a0      	b.n	404bbc <_dtoa_r+0x914>
  404c7a:	4601      	mov	r1, r0
  404c7c:	4648      	mov	r0, r9
  404c7e:	9305      	str	r3, [sp, #20]
  404c80:	f001 fb86 	bl	406390 <_Bfree>
  404c84:	2201      	movs	r2, #1
  404c86:	9b05      	ldr	r3, [sp, #20]
  404c88:	e7c0      	b.n	404c0c <_dtoa_r+0x964>
  404c8a:	4641      	mov	r1, r8
  404c8c:	4620      	mov	r0, r4
  404c8e:	f001 fd61 	bl	406754 <__mcmp>
  404c92:	2800      	cmp	r0, #0
  404c94:	f6bf ad7d 	bge.w	404792 <_dtoa_r+0x4ea>
  404c98:	4621      	mov	r1, r4
  404c9a:	9c04      	ldr	r4, [sp, #16]
  404c9c:	2300      	movs	r3, #0
  404c9e:	3c01      	subs	r4, #1
  404ca0:	220a      	movs	r2, #10
  404ca2:	4648      	mov	r0, r9
  404ca4:	9404      	str	r4, [sp, #16]
  404ca6:	f001 fb7d 	bl	4063a4 <__multadd>
  404caa:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404cac:	4604      	mov	r4, r0
  404cae:	2b00      	cmp	r3, #0
  404cb0:	f47f af60 	bne.w	404b74 <_dtoa_r+0x8cc>
  404cb4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404cb6:	2b00      	cmp	r3, #0
  404cb8:	f340 81f6 	ble.w	4050a8 <_dtoa_r+0xe00>
  404cbc:	9306      	str	r3, [sp, #24]
  404cbe:	e570      	b.n	4047a2 <_dtoa_r+0x4fa>
  404cc0:	9c08      	ldr	r4, [sp, #32]
  404cc2:	e51f      	b.n	404704 <_dtoa_r+0x45c>
  404cc4:	9b20      	ldr	r3, [sp, #128]	; 0x80
  404cc6:	2b02      	cmp	r3, #2
  404cc8:	f77f ad67 	ble.w	40479a <_dtoa_r+0x4f2>
  404ccc:	9b06      	ldr	r3, [sp, #24]
  404cce:	2b00      	cmp	r3, #0
  404cd0:	f040 8179 	bne.w	404fc6 <_dtoa_r+0xd1e>
  404cd4:	4641      	mov	r1, r8
  404cd6:	2205      	movs	r2, #5
  404cd8:	4648      	mov	r0, r9
  404cda:	f001 fb63 	bl	4063a4 <__multadd>
  404cde:	4601      	mov	r1, r0
  404ce0:	4680      	mov	r8, r0
  404ce2:	4620      	mov	r0, r4
  404ce4:	f001 fd36 	bl	406754 <__mcmp>
  404ce8:	2800      	cmp	r0, #0
  404cea:	9408      	str	r4, [sp, #32]
  404cec:	f77f af0e 	ble.w	404b0c <_dtoa_r+0x864>
  404cf0:	9a04      	ldr	r2, [sp, #16]
  404cf2:	9907      	ldr	r1, [sp, #28]
  404cf4:	2331      	movs	r3, #49	; 0x31
  404cf6:	3201      	adds	r2, #1
  404cf8:	9204      	str	r2, [sp, #16]
  404cfa:	700b      	strb	r3, [r1, #0]
  404cfc:	1c4d      	adds	r5, r1, #1
  404cfe:	e709      	b.n	404b14 <_dtoa_r+0x86c>
  404d00:	9a04      	ldr	r2, [sp, #16]
  404d02:	3201      	adds	r2, #1
  404d04:	9204      	str	r2, [sp, #16]
  404d06:	9a07      	ldr	r2, [sp, #28]
  404d08:	2331      	movs	r3, #49	; 0x31
  404d0a:	7013      	strb	r3, [r2, #0]
  404d0c:	e588      	b.n	404820 <_dtoa_r+0x578>
  404d0e:	2301      	movs	r3, #1
  404d10:	9309      	str	r3, [sp, #36]	; 0x24
  404d12:	e5cd      	b.n	4048b0 <_dtoa_r+0x608>
  404d14:	f8dd 9014 	ldr.w	r9, [sp, #20]
  404d18:	e491      	b.n	40463e <_dtoa_r+0x396>
  404d1a:	f1ba 0f00 	cmp.w	sl, #0
  404d1e:	f47f ad04 	bne.w	40472a <_dtoa_r+0x482>
  404d22:	f3cb 0313 	ubfx	r3, fp, #0, #20
  404d26:	2b00      	cmp	r3, #0
  404d28:	f040 813f 	bne.w	404faa <_dtoa_r+0xd02>
  404d2c:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  404d30:	0d3f      	lsrs	r7, r7, #20
  404d32:	053f      	lsls	r7, r7, #20
  404d34:	b137      	cbz	r7, 404d44 <_dtoa_r+0xa9c>
  404d36:	9b05      	ldr	r3, [sp, #20]
  404d38:	3301      	adds	r3, #1
  404d3a:	9305      	str	r3, [sp, #20]
  404d3c:	9b02      	ldr	r3, [sp, #8]
  404d3e:	3301      	adds	r3, #1
  404d40:	9302      	str	r3, [sp, #8]
  404d42:	2701      	movs	r7, #1
  404d44:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404d46:	2001      	movs	r0, #1
  404d48:	2b00      	cmp	r3, #0
  404d4a:	f43f acf8 	beq.w	40473e <_dtoa_r+0x496>
  404d4e:	e4ed      	b.n	40472c <_dtoa_r+0x484>
  404d50:	4640      	mov	r0, r8
  404d52:	f002 fbe9 	bl	407528 <__aeabi_i2d>
  404d56:	4632      	mov	r2, r6
  404d58:	463b      	mov	r3, r7
  404d5a:	f002 fc4b 	bl	4075f4 <__aeabi_dmul>
  404d5e:	2200      	movs	r2, #0
  404d60:	4bbf      	ldr	r3, [pc, #764]	; (405060 <_dtoa_r+0xdb8>)
  404d62:	f002 fa95 	bl	407290 <__adddf3>
  404d66:	4604      	mov	r4, r0
  404d68:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  404d6c:	4630      	mov	r0, r6
  404d6e:	4639      	mov	r1, r7
  404d70:	2200      	movs	r2, #0
  404d72:	4bbc      	ldr	r3, [pc, #752]	; (405064 <_dtoa_r+0xdbc>)
  404d74:	f002 fa8a 	bl	40728c <__aeabi_dsub>
  404d78:	4622      	mov	r2, r4
  404d7a:	462b      	mov	r3, r5
  404d7c:	4606      	mov	r6, r0
  404d7e:	460f      	mov	r7, r1
  404d80:	f002 fec8 	bl	407b14 <__aeabi_dcmpgt>
  404d84:	4680      	mov	r8, r0
  404d86:	2800      	cmp	r0, #0
  404d88:	f040 8105 	bne.w	404f96 <_dtoa_r+0xcee>
  404d8c:	4622      	mov	r2, r4
  404d8e:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
  404d92:	4630      	mov	r0, r6
  404d94:	4639      	mov	r1, r7
  404d96:	f002 fe9f 	bl	407ad8 <__aeabi_dcmplt>
  404d9a:	b108      	cbz	r0, 404da0 <_dtoa_r+0xaf8>
  404d9c:	4646      	mov	r6, r8
  404d9e:	e6b5      	b.n	404b0c <_dtoa_r+0x864>
  404da0:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
  404da4:	f7ff bb89 	b.w	4044ba <_dtoa_r+0x212>
  404da8:	9807      	ldr	r0, [sp, #28]
  404daa:	f7ff baae 	b.w	40430a <_dtoa_r+0x62>
  404dae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404db0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404db2:	970a      	str	r7, [sp, #40]	; 0x28
  404db4:	1afb      	subs	r3, r7, r3
  404db6:	441a      	add	r2, r3
  404db8:	920b      	str	r2, [sp, #44]	; 0x2c
  404dba:	2700      	movs	r7, #0
  404dbc:	e461      	b.n	404682 <_dtoa_r+0x3da>
  404dbe:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
  404dc2:	f04f 0802 	mov.w	r8, #2
  404dc6:	e5bb      	b.n	404940 <_dtoa_r+0x698>
  404dc8:	461c      	mov	r4, r3
  404dca:	2100      	movs	r1, #0
  404dcc:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  404dd0:	e58a      	b.n	4048e8 <_dtoa_r+0x640>
  404dd2:	2401      	movs	r4, #1
  404dd4:	9421      	str	r4, [sp, #132]	; 0x84
  404dd6:	940d      	str	r4, [sp, #52]	; 0x34
  404dd8:	9406      	str	r4, [sp, #24]
  404dda:	e7f6      	b.n	404dca <_dtoa_r+0xb22>
  404ddc:	2a00      	cmp	r2, #0
  404dde:	46d0      	mov	r8, sl
  404de0:	f8cd b014 	str.w	fp, [sp, #20]
  404de4:	469a      	mov	sl, r3
  404de6:	dd11      	ble.n	404e0c <_dtoa_r+0xb64>
  404de8:	4621      	mov	r1, r4
  404dea:	2201      	movs	r2, #1
  404dec:	4648      	mov	r0, r9
  404dee:	f001 fc59 	bl	4066a4 <__lshift>
  404df2:	4641      	mov	r1, r8
  404df4:	4604      	mov	r4, r0
  404df6:	f001 fcad 	bl	406754 <__mcmp>
  404dfa:	2800      	cmp	r0, #0
  404dfc:	f340 8149 	ble.w	405092 <_dtoa_r+0xdea>
  404e00:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  404e04:	f000 8106 	beq.w	405014 <_dtoa_r+0xd6c>
  404e08:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  404e0c:	46b3      	mov	fp, r6
  404e0e:	f887 a000 	strb.w	sl, [r7]
  404e12:	1c7d      	adds	r5, r7, #1
  404e14:	9e05      	ldr	r6, [sp, #20]
  404e16:	9408      	str	r4, [sp, #32]
  404e18:	e502      	b.n	404820 <_dtoa_r+0x578>
  404e1a:	d104      	bne.n	404e26 <_dtoa_r+0xb7e>
  404e1c:	f01a 0f01 	tst.w	sl, #1
  404e20:	d001      	beq.n	404e26 <_dtoa_r+0xb7e>
  404e22:	e4ed      	b.n	404800 <_dtoa_r+0x558>
  404e24:	4615      	mov	r5, r2
  404e26:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404e2a:	2b30      	cmp	r3, #48	; 0x30
  404e2c:	f105 32ff 	add.w	r2, r5, #4294967295
  404e30:	d0f8      	beq.n	404e24 <_dtoa_r+0xb7c>
  404e32:	e4f5      	b.n	404820 <_dtoa_r+0x578>
  404e34:	9b04      	ldr	r3, [sp, #16]
  404e36:	425c      	negs	r4, r3
  404e38:	2c00      	cmp	r4, #0
  404e3a:	f000 80bf 	beq.w	404fbc <_dtoa_r+0xd14>
  404e3e:	4b8a      	ldr	r3, [pc, #552]	; (405068 <_dtoa_r+0xdc0>)
  404e40:	f004 020f 	and.w	r2, r4, #15
  404e44:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404e48:	e9d3 2300 	ldrd	r2, r3, [r3]
  404e4c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  404e50:	f002 fbd0 	bl	4075f4 <__aeabi_dmul>
  404e54:	1124      	asrs	r4, r4, #4
  404e56:	4606      	mov	r6, r0
  404e58:	460f      	mov	r7, r1
  404e5a:	f000 812a 	beq.w	4050b2 <_dtoa_r+0xe0a>
  404e5e:	4d83      	ldr	r5, [pc, #524]	; (40506c <_dtoa_r+0xdc4>)
  404e60:	f04f 0802 	mov.w	r8, #2
  404e64:	07e2      	lsls	r2, r4, #31
  404e66:	d509      	bpl.n	404e7c <_dtoa_r+0xbd4>
  404e68:	4630      	mov	r0, r6
  404e6a:	4639      	mov	r1, r7
  404e6c:	e9d5 2300 	ldrd	r2, r3, [r5]
  404e70:	f002 fbc0 	bl	4075f4 <__aeabi_dmul>
  404e74:	f108 0801 	add.w	r8, r8, #1
  404e78:	4606      	mov	r6, r0
  404e7a:	460f      	mov	r7, r1
  404e7c:	1064      	asrs	r4, r4, #1
  404e7e:	f105 0508 	add.w	r5, r5, #8
  404e82:	d1ef      	bne.n	404e64 <_dtoa_r+0xbbc>
  404e84:	e576      	b.n	404974 <_dtoa_r+0x6cc>
  404e86:	9907      	ldr	r1, [sp, #28]
  404e88:	2230      	movs	r2, #48	; 0x30
  404e8a:	700a      	strb	r2, [r1, #0]
  404e8c:	9a04      	ldr	r2, [sp, #16]
  404e8e:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  404e92:	3201      	adds	r2, #1
  404e94:	9204      	str	r2, [sp, #16]
  404e96:	f7ff bbd0 	b.w	40463a <_dtoa_r+0x392>
  404e9a:	6871      	ldr	r1, [r6, #4]
  404e9c:	4648      	mov	r0, r9
  404e9e:	f001 fa51 	bl	406344 <_Balloc>
  404ea2:	6933      	ldr	r3, [r6, #16]
  404ea4:	1c9a      	adds	r2, r3, #2
  404ea6:	4605      	mov	r5, r0
  404ea8:	0092      	lsls	r2, r2, #2
  404eaa:	f106 010c 	add.w	r1, r6, #12
  404eae:	300c      	adds	r0, #12
  404eb0:	f001 f946 	bl	406140 <memcpy>
  404eb4:	4629      	mov	r1, r5
  404eb6:	2201      	movs	r2, #1
  404eb8:	4648      	mov	r0, r9
  404eba:	f001 fbf3 	bl	4066a4 <__lshift>
  404ebe:	9005      	str	r0, [sp, #20]
  404ec0:	e670      	b.n	404ba4 <_dtoa_r+0x8fc>
  404ec2:	2b39      	cmp	r3, #57	; 0x39
  404ec4:	f8cd b014 	str.w	fp, [sp, #20]
  404ec8:	46d0      	mov	r8, sl
  404eca:	f000 80a3 	beq.w	405014 <_dtoa_r+0xd6c>
  404ece:	f103 0a01 	add.w	sl, r3, #1
  404ed2:	46b3      	mov	fp, r6
  404ed4:	f887 a000 	strb.w	sl, [r7]
  404ed8:	1c7d      	adds	r5, r7, #1
  404eda:	9e05      	ldr	r6, [sp, #20]
  404edc:	9408      	str	r4, [sp, #32]
  404ede:	e49f      	b.n	404820 <_dtoa_r+0x578>
  404ee0:	465a      	mov	r2, fp
  404ee2:	46d0      	mov	r8, sl
  404ee4:	46b3      	mov	fp, r6
  404ee6:	469a      	mov	sl, r3
  404ee8:	4616      	mov	r6, r2
  404eea:	e47d      	b.n	4047e8 <_dtoa_r+0x540>
  404eec:	495e      	ldr	r1, [pc, #376]	; (405068 <_dtoa_r+0xdc0>)
  404eee:	f108 3aff 	add.w	sl, r8, #4294967295
  404ef2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
  404ef6:	4622      	mov	r2, r4
  404ef8:	462b      	mov	r3, r5
  404efa:	e9d1 0100 	ldrd	r0, r1, [r1]
  404efe:	f002 fb79 	bl	4075f4 <__aeabi_dmul>
  404f02:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  404f06:	4639      	mov	r1, r7
  404f08:	4630      	mov	r0, r6
  404f0a:	f002 fe23 	bl	407b54 <__aeabi_d2iz>
  404f0e:	4604      	mov	r4, r0
  404f10:	f002 fb0a 	bl	407528 <__aeabi_i2d>
  404f14:	4602      	mov	r2, r0
  404f16:	460b      	mov	r3, r1
  404f18:	4630      	mov	r0, r6
  404f1a:	4639      	mov	r1, r7
  404f1c:	f002 f9b6 	bl	40728c <__aeabi_dsub>
  404f20:	9a07      	ldr	r2, [sp, #28]
  404f22:	3430      	adds	r4, #48	; 0x30
  404f24:	f1b8 0f01 	cmp.w	r8, #1
  404f28:	4606      	mov	r6, r0
  404f2a:	460f      	mov	r7, r1
  404f2c:	7014      	strb	r4, [r2, #0]
  404f2e:	f102 0501 	add.w	r5, r2, #1
  404f32:	d01e      	beq.n	404f72 <_dtoa_r+0xcca>
  404f34:	9b07      	ldr	r3, [sp, #28]
  404f36:	eb03 0b08 	add.w	fp, r3, r8
  404f3a:	46a8      	mov	r8, r5
  404f3c:	2200      	movs	r2, #0
  404f3e:	4b4c      	ldr	r3, [pc, #304]	; (405070 <_dtoa_r+0xdc8>)
  404f40:	4630      	mov	r0, r6
  404f42:	4639      	mov	r1, r7
  404f44:	f002 fb56 	bl	4075f4 <__aeabi_dmul>
  404f48:	460f      	mov	r7, r1
  404f4a:	4606      	mov	r6, r0
  404f4c:	f002 fe02 	bl	407b54 <__aeabi_d2iz>
  404f50:	4604      	mov	r4, r0
  404f52:	f002 fae9 	bl	407528 <__aeabi_i2d>
  404f56:	3430      	adds	r4, #48	; 0x30
  404f58:	4602      	mov	r2, r0
  404f5a:	460b      	mov	r3, r1
  404f5c:	4630      	mov	r0, r6
  404f5e:	4639      	mov	r1, r7
  404f60:	f002 f994 	bl	40728c <__aeabi_dsub>
  404f64:	f808 4b01 	strb.w	r4, [r8], #1
  404f68:	45c3      	cmp	fp, r8
  404f6a:	4606      	mov	r6, r0
  404f6c:	460f      	mov	r7, r1
  404f6e:	d1e5      	bne.n	404f3c <_dtoa_r+0xc94>
  404f70:	4455      	add	r5, sl
  404f72:	2200      	movs	r2, #0
  404f74:	4b3f      	ldr	r3, [pc, #252]	; (405074 <_dtoa_r+0xdcc>)
  404f76:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  404f7a:	f002 f989 	bl	407290 <__adddf3>
  404f7e:	4632      	mov	r2, r6
  404f80:	463b      	mov	r3, r7
  404f82:	f002 fda9 	bl	407ad8 <__aeabi_dcmplt>
  404f86:	2800      	cmp	r0, #0
  404f88:	d04c      	beq.n	405024 <_dtoa_r+0xd7c>
  404f8a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404f8c:	9304      	str	r3, [sp, #16]
  404f8e:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  404f92:	f7ff bb46 	b.w	404622 <_dtoa_r+0x37a>
  404f96:	f04f 0800 	mov.w	r8, #0
  404f9a:	4646      	mov	r6, r8
  404f9c:	e6a8      	b.n	404cf0 <_dtoa_r+0xa48>
  404f9e:	9b05      	ldr	r3, [sp, #20]
  404fa0:	9a06      	ldr	r2, [sp, #24]
  404fa2:	1a9d      	subs	r5, r3, r2
  404fa4:	2300      	movs	r3, #0
  404fa6:	f7ff bb72 	b.w	40468e <_dtoa_r+0x3e6>
  404faa:	2700      	movs	r7, #0
  404fac:	e6ca      	b.n	404d44 <_dtoa_r+0xa9c>
  404fae:	9b14      	ldr	r3, [sp, #80]	; 0x50
  404fb0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  404fb2:	9d05      	ldr	r5, [sp, #20]
  404fb4:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  404fb8:	f7ff bb69 	b.w	40468e <_dtoa_r+0x3e6>
  404fbc:	e9dd 670e 	ldrd	r6, r7, [sp, #56]	; 0x38
  404fc0:	f04f 0802 	mov.w	r8, #2
  404fc4:	e4d6      	b.n	404974 <_dtoa_r+0x6cc>
  404fc6:	9408      	str	r4, [sp, #32]
  404fc8:	e5a0      	b.n	404b0c <_dtoa_r+0x864>
  404fca:	9b06      	ldr	r3, [sp, #24]
  404fcc:	2b00      	cmp	r3, #0
  404fce:	f43f aebf 	beq.w	404d50 <_dtoa_r+0xaa8>
  404fd2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404fd4:	2b00      	cmp	r3, #0
  404fd6:	f77f aee3 	ble.w	404da0 <_dtoa_r+0xaf8>
  404fda:	2200      	movs	r2, #0
  404fdc:	4b24      	ldr	r3, [pc, #144]	; (405070 <_dtoa_r+0xdc8>)
  404fde:	4630      	mov	r0, r6
  404fe0:	4639      	mov	r1, r7
  404fe2:	f002 fb07 	bl	4075f4 <__aeabi_dmul>
  404fe6:	4606      	mov	r6, r0
  404fe8:	460f      	mov	r7, r1
  404fea:	f108 0001 	add.w	r0, r8, #1
  404fee:	f002 fa9b 	bl	407528 <__aeabi_i2d>
  404ff2:	4632      	mov	r2, r6
  404ff4:	463b      	mov	r3, r7
  404ff6:	f002 fafd 	bl	4075f4 <__aeabi_dmul>
  404ffa:	2200      	movs	r2, #0
  404ffc:	4b18      	ldr	r3, [pc, #96]	; (405060 <_dtoa_r+0xdb8>)
  404ffe:	f002 f947 	bl	407290 <__adddf3>
  405002:	9a04      	ldr	r2, [sp, #16]
  405004:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  405008:	3a01      	subs	r2, #1
  40500a:	4604      	mov	r4, r0
  40500c:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  405010:	9211      	str	r2, [sp, #68]	; 0x44
  405012:	e4d0      	b.n	4049b6 <_dtoa_r+0x70e>
  405014:	2239      	movs	r2, #57	; 0x39
  405016:	46b3      	mov	fp, r6
  405018:	9408      	str	r4, [sp, #32]
  40501a:	9e05      	ldr	r6, [sp, #20]
  40501c:	703a      	strb	r2, [r7, #0]
  40501e:	1c7d      	adds	r5, r7, #1
  405020:	f7ff bbf0 	b.w	404804 <_dtoa_r+0x55c>
  405024:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
  405028:	2000      	movs	r0, #0
  40502a:	4912      	ldr	r1, [pc, #72]	; (405074 <_dtoa_r+0xdcc>)
  40502c:	f002 f92e 	bl	40728c <__aeabi_dsub>
  405030:	4632      	mov	r2, r6
  405032:	463b      	mov	r3, r7
  405034:	f002 fd6e 	bl	407b14 <__aeabi_dcmpgt>
  405038:	b908      	cbnz	r0, 40503e <_dtoa_r+0xd96>
  40503a:	e6b1      	b.n	404da0 <_dtoa_r+0xaf8>
  40503c:	4615      	mov	r5, r2
  40503e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  405042:	2b30      	cmp	r3, #48	; 0x30
  405044:	f105 32ff 	add.w	r2, r5, #4294967295
  405048:	d0f8      	beq.n	40503c <_dtoa_r+0xd94>
  40504a:	e530      	b.n	404aae <_dtoa_r+0x806>
  40504c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40504e:	9304      	str	r3, [sp, #16]
  405050:	f7ff bae7 	b.w	404622 <_dtoa_r+0x37a>
  405054:	f1ba 0f00 	cmp.w	sl, #0
  405058:	f47f ad7a 	bne.w	404b50 <_dtoa_r+0x8a8>
  40505c:	e661      	b.n	404d22 <_dtoa_r+0xa7a>
  40505e:	bf00      	nop
  405060:	401c0000 	.word	0x401c0000
  405064:	40140000 	.word	0x40140000
  405068:	00408728 	.word	0x00408728
  40506c:	004087f0 	.word	0x004087f0
  405070:	40240000 	.word	0x40240000
  405074:	3fe00000 	.word	0x3fe00000
  405078:	2b39      	cmp	r3, #57	; 0x39
  40507a:	f8cd b014 	str.w	fp, [sp, #20]
  40507e:	46d0      	mov	r8, sl
  405080:	f8dd b008 	ldr.w	fp, [sp, #8]
  405084:	469a      	mov	sl, r3
  405086:	d0c5      	beq.n	405014 <_dtoa_r+0xd6c>
  405088:	f1bb 0f00 	cmp.w	fp, #0
  40508c:	f73f aebc 	bgt.w	404e08 <_dtoa_r+0xb60>
  405090:	e6bc      	b.n	404e0c <_dtoa_r+0xb64>
  405092:	f47f aebb 	bne.w	404e0c <_dtoa_r+0xb64>
  405096:	f01a 0f01 	tst.w	sl, #1
  40509a:	f43f aeb7 	beq.w	404e0c <_dtoa_r+0xb64>
  40509e:	e6af      	b.n	404e00 <_dtoa_r+0xb58>
  4050a0:	f04f 0800 	mov.w	r8, #0
  4050a4:	4646      	mov	r6, r8
  4050a6:	e531      	b.n	404b0c <_dtoa_r+0x864>
  4050a8:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4050aa:	2b02      	cmp	r3, #2
  4050ac:	dc21      	bgt.n	4050f2 <_dtoa_r+0xe4a>
  4050ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4050b0:	e604      	b.n	404cbc <_dtoa_r+0xa14>
  4050b2:	f04f 0802 	mov.w	r8, #2
  4050b6:	e45d      	b.n	404974 <_dtoa_r+0x6cc>
  4050b8:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4050ba:	2b02      	cmp	r3, #2
  4050bc:	dc19      	bgt.n	4050f2 <_dtoa_r+0xe4a>
  4050be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4050c0:	e563      	b.n	404b8a <_dtoa_r+0x8e2>
  4050c2:	2400      	movs	r4, #0
  4050c4:	f8c9 4044 	str.w	r4, [r9, #68]	; 0x44
  4050c8:	4621      	mov	r1, r4
  4050ca:	4648      	mov	r0, r9
  4050cc:	f001 f93a 	bl	406344 <_Balloc>
  4050d0:	f04f 33ff 	mov.w	r3, #4294967295
  4050d4:	9306      	str	r3, [sp, #24]
  4050d6:	930d      	str	r3, [sp, #52]	; 0x34
  4050d8:	2301      	movs	r3, #1
  4050da:	9007      	str	r0, [sp, #28]
  4050dc:	9421      	str	r4, [sp, #132]	; 0x84
  4050de:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  4050e2:	9309      	str	r3, [sp, #36]	; 0x24
  4050e4:	f7ff b9e9 	b.w	4044ba <_dtoa_r+0x212>
  4050e8:	f43f ab3d 	beq.w	404766 <_dtoa_r+0x4be>
  4050ec:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  4050f0:	e522      	b.n	404b38 <_dtoa_r+0x890>
  4050f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4050f4:	9306      	str	r3, [sp, #24]
  4050f6:	e5e9      	b.n	404ccc <_dtoa_r+0xa24>
  4050f8:	2501      	movs	r5, #1
  4050fa:	f7ff b9a8 	b.w	40444e <_dtoa_r+0x1a6>
  4050fe:	bf00      	nop

00405100 <__sflush_r>:
  405100:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  405104:	b29a      	uxth	r2, r3
  405106:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40510a:	460d      	mov	r5, r1
  40510c:	0711      	lsls	r1, r2, #28
  40510e:	4680      	mov	r8, r0
  405110:	d43c      	bmi.n	40518c <__sflush_r+0x8c>
  405112:	686a      	ldr	r2, [r5, #4]
  405114:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  405118:	2a00      	cmp	r2, #0
  40511a:	81ab      	strh	r3, [r5, #12]
  40511c:	dd73      	ble.n	405206 <__sflush_r+0x106>
  40511e:	6aac      	ldr	r4, [r5, #40]	; 0x28
  405120:	2c00      	cmp	r4, #0
  405122:	d04b      	beq.n	4051bc <__sflush_r+0xbc>
  405124:	b29b      	uxth	r3, r3
  405126:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  40512a:	2100      	movs	r1, #0
  40512c:	b292      	uxth	r2, r2
  40512e:	f8d8 6000 	ldr.w	r6, [r8]
  405132:	f8c8 1000 	str.w	r1, [r8]
  405136:	2a00      	cmp	r2, #0
  405138:	d069      	beq.n	40520e <__sflush_r+0x10e>
  40513a:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  40513c:	075f      	lsls	r7, r3, #29
  40513e:	d505      	bpl.n	40514c <__sflush_r+0x4c>
  405140:	6869      	ldr	r1, [r5, #4]
  405142:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  405144:	1a52      	subs	r2, r2, r1
  405146:	b10b      	cbz	r3, 40514c <__sflush_r+0x4c>
  405148:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40514a:	1ad2      	subs	r2, r2, r3
  40514c:	2300      	movs	r3, #0
  40514e:	69e9      	ldr	r1, [r5, #28]
  405150:	4640      	mov	r0, r8
  405152:	47a0      	blx	r4
  405154:	1c44      	adds	r4, r0, #1
  405156:	d03c      	beq.n	4051d2 <__sflush_r+0xd2>
  405158:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  40515c:	692a      	ldr	r2, [r5, #16]
  40515e:	602a      	str	r2, [r5, #0]
  405160:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  405164:	2200      	movs	r2, #0
  405166:	81ab      	strh	r3, [r5, #12]
  405168:	04db      	lsls	r3, r3, #19
  40516a:	606a      	str	r2, [r5, #4]
  40516c:	d449      	bmi.n	405202 <__sflush_r+0x102>
  40516e:	6b29      	ldr	r1, [r5, #48]	; 0x30
  405170:	f8c8 6000 	str.w	r6, [r8]
  405174:	b311      	cbz	r1, 4051bc <__sflush_r+0xbc>
  405176:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40517a:	4299      	cmp	r1, r3
  40517c:	d002      	beq.n	405184 <__sflush_r+0x84>
  40517e:	4640      	mov	r0, r8
  405180:	f000 f9c0 	bl	405504 <_free_r>
  405184:	2000      	movs	r0, #0
  405186:	6328      	str	r0, [r5, #48]	; 0x30
  405188:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40518c:	692e      	ldr	r6, [r5, #16]
  40518e:	b1ae      	cbz	r6, 4051bc <__sflush_r+0xbc>
  405190:	682c      	ldr	r4, [r5, #0]
  405192:	602e      	str	r6, [r5, #0]
  405194:	0790      	lsls	r0, r2, #30
  405196:	bf0c      	ite	eq
  405198:	696b      	ldreq	r3, [r5, #20]
  40519a:	2300      	movne	r3, #0
  40519c:	1ba4      	subs	r4, r4, r6
  40519e:	60ab      	str	r3, [r5, #8]
  4051a0:	e00a      	b.n	4051b8 <__sflush_r+0xb8>
  4051a2:	4623      	mov	r3, r4
  4051a4:	4632      	mov	r2, r6
  4051a6:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  4051a8:	69e9      	ldr	r1, [r5, #28]
  4051aa:	4640      	mov	r0, r8
  4051ac:	47b8      	blx	r7
  4051ae:	2800      	cmp	r0, #0
  4051b0:	eba4 0400 	sub.w	r4, r4, r0
  4051b4:	4406      	add	r6, r0
  4051b6:	dd04      	ble.n	4051c2 <__sflush_r+0xc2>
  4051b8:	2c00      	cmp	r4, #0
  4051ba:	dcf2      	bgt.n	4051a2 <__sflush_r+0xa2>
  4051bc:	2000      	movs	r0, #0
  4051be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4051c2:	89ab      	ldrh	r3, [r5, #12]
  4051c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4051c8:	81ab      	strh	r3, [r5, #12]
  4051ca:	f04f 30ff 	mov.w	r0, #4294967295
  4051ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4051d2:	f8d8 2000 	ldr.w	r2, [r8]
  4051d6:	2a1d      	cmp	r2, #29
  4051d8:	d8f3      	bhi.n	4051c2 <__sflush_r+0xc2>
  4051da:	4b1a      	ldr	r3, [pc, #104]	; (405244 <__sflush_r+0x144>)
  4051dc:	40d3      	lsrs	r3, r2
  4051de:	f003 0301 	and.w	r3, r3, #1
  4051e2:	f083 0401 	eor.w	r4, r3, #1
  4051e6:	2b00      	cmp	r3, #0
  4051e8:	d0eb      	beq.n	4051c2 <__sflush_r+0xc2>
  4051ea:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4051ee:	6929      	ldr	r1, [r5, #16]
  4051f0:	6029      	str	r1, [r5, #0]
  4051f2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4051f6:	04d9      	lsls	r1, r3, #19
  4051f8:	606c      	str	r4, [r5, #4]
  4051fa:	81ab      	strh	r3, [r5, #12]
  4051fc:	d5b7      	bpl.n	40516e <__sflush_r+0x6e>
  4051fe:	2a00      	cmp	r2, #0
  405200:	d1b5      	bne.n	40516e <__sflush_r+0x6e>
  405202:	6528      	str	r0, [r5, #80]	; 0x50
  405204:	e7b3      	b.n	40516e <__sflush_r+0x6e>
  405206:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  405208:	2a00      	cmp	r2, #0
  40520a:	dc88      	bgt.n	40511e <__sflush_r+0x1e>
  40520c:	e7d6      	b.n	4051bc <__sflush_r+0xbc>
  40520e:	2301      	movs	r3, #1
  405210:	69e9      	ldr	r1, [r5, #28]
  405212:	4640      	mov	r0, r8
  405214:	47a0      	blx	r4
  405216:	1c43      	adds	r3, r0, #1
  405218:	4602      	mov	r2, r0
  40521a:	d002      	beq.n	405222 <__sflush_r+0x122>
  40521c:	89ab      	ldrh	r3, [r5, #12]
  40521e:	6aac      	ldr	r4, [r5, #40]	; 0x28
  405220:	e78c      	b.n	40513c <__sflush_r+0x3c>
  405222:	f8d8 3000 	ldr.w	r3, [r8]
  405226:	2b00      	cmp	r3, #0
  405228:	d0f8      	beq.n	40521c <__sflush_r+0x11c>
  40522a:	2b1d      	cmp	r3, #29
  40522c:	d001      	beq.n	405232 <__sflush_r+0x132>
  40522e:	2b16      	cmp	r3, #22
  405230:	d102      	bne.n	405238 <__sflush_r+0x138>
  405232:	f8c8 6000 	str.w	r6, [r8]
  405236:	e7c1      	b.n	4051bc <__sflush_r+0xbc>
  405238:	89ab      	ldrh	r3, [r5, #12]
  40523a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40523e:	81ab      	strh	r3, [r5, #12]
  405240:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405244:	20400001 	.word	0x20400001

00405248 <_fflush_r>:
  405248:	b510      	push	{r4, lr}
  40524a:	4604      	mov	r4, r0
  40524c:	b082      	sub	sp, #8
  40524e:	b108      	cbz	r0, 405254 <_fflush_r+0xc>
  405250:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405252:	b153      	cbz	r3, 40526a <_fflush_r+0x22>
  405254:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  405258:	b908      	cbnz	r0, 40525e <_fflush_r+0x16>
  40525a:	b002      	add	sp, #8
  40525c:	bd10      	pop	{r4, pc}
  40525e:	4620      	mov	r0, r4
  405260:	b002      	add	sp, #8
  405262:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  405266:	f7ff bf4b 	b.w	405100 <__sflush_r>
  40526a:	9101      	str	r1, [sp, #4]
  40526c:	f000 f880 	bl	405370 <__sinit>
  405270:	9901      	ldr	r1, [sp, #4]
  405272:	e7ef      	b.n	405254 <_fflush_r+0xc>

00405274 <_cleanup_r>:
  405274:	4901      	ldr	r1, [pc, #4]	; (40527c <_cleanup_r+0x8>)
  405276:	f000 bbaf 	b.w	4059d8 <_fwalk_reent>
  40527a:	bf00      	nop
  40527c:	0040715d 	.word	0x0040715d

00405280 <__sinit.part.1>:
  405280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405284:	4b35      	ldr	r3, [pc, #212]	; (40535c <__sinit.part.1+0xdc>)
  405286:	6845      	ldr	r5, [r0, #4]
  405288:	63c3      	str	r3, [r0, #60]	; 0x3c
  40528a:	2400      	movs	r4, #0
  40528c:	4607      	mov	r7, r0
  40528e:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  405292:	2304      	movs	r3, #4
  405294:	2103      	movs	r1, #3
  405296:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  40529a:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  40529e:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  4052a2:	b083      	sub	sp, #12
  4052a4:	602c      	str	r4, [r5, #0]
  4052a6:	606c      	str	r4, [r5, #4]
  4052a8:	60ac      	str	r4, [r5, #8]
  4052aa:	666c      	str	r4, [r5, #100]	; 0x64
  4052ac:	81ec      	strh	r4, [r5, #14]
  4052ae:	612c      	str	r4, [r5, #16]
  4052b0:	616c      	str	r4, [r5, #20]
  4052b2:	61ac      	str	r4, [r5, #24]
  4052b4:	81ab      	strh	r3, [r5, #12]
  4052b6:	4621      	mov	r1, r4
  4052b8:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4052bc:	2208      	movs	r2, #8
  4052be:	f7fc fb37 	bl	401930 <memset>
  4052c2:	68be      	ldr	r6, [r7, #8]
  4052c4:	f8df b098 	ldr.w	fp, [pc, #152]	; 405360 <__sinit.part.1+0xe0>
  4052c8:	f8df a098 	ldr.w	sl, [pc, #152]	; 405364 <__sinit.part.1+0xe4>
  4052cc:	f8df 9098 	ldr.w	r9, [pc, #152]	; 405368 <__sinit.part.1+0xe8>
  4052d0:	f8df 8098 	ldr.w	r8, [pc, #152]	; 40536c <__sinit.part.1+0xec>
  4052d4:	f8c5 b020 	str.w	fp, [r5, #32]
  4052d8:	2301      	movs	r3, #1
  4052da:	2209      	movs	r2, #9
  4052dc:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  4052e0:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  4052e4:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  4052e8:	61ed      	str	r5, [r5, #28]
  4052ea:	4621      	mov	r1, r4
  4052ec:	81f3      	strh	r3, [r6, #14]
  4052ee:	81b2      	strh	r2, [r6, #12]
  4052f0:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  4052f4:	6034      	str	r4, [r6, #0]
  4052f6:	6074      	str	r4, [r6, #4]
  4052f8:	60b4      	str	r4, [r6, #8]
  4052fa:	6674      	str	r4, [r6, #100]	; 0x64
  4052fc:	6134      	str	r4, [r6, #16]
  4052fe:	6174      	str	r4, [r6, #20]
  405300:	61b4      	str	r4, [r6, #24]
  405302:	2208      	movs	r2, #8
  405304:	9301      	str	r3, [sp, #4]
  405306:	f7fc fb13 	bl	401930 <memset>
  40530a:	68fd      	ldr	r5, [r7, #12]
  40530c:	61f6      	str	r6, [r6, #28]
  40530e:	2012      	movs	r0, #18
  405310:	2202      	movs	r2, #2
  405312:	f8c6 b020 	str.w	fp, [r6, #32]
  405316:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  40531a:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  40531e:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  405322:	4621      	mov	r1, r4
  405324:	81a8      	strh	r0, [r5, #12]
  405326:	81ea      	strh	r2, [r5, #14]
  405328:	602c      	str	r4, [r5, #0]
  40532a:	606c      	str	r4, [r5, #4]
  40532c:	60ac      	str	r4, [r5, #8]
  40532e:	666c      	str	r4, [r5, #100]	; 0x64
  405330:	612c      	str	r4, [r5, #16]
  405332:	616c      	str	r4, [r5, #20]
  405334:	61ac      	str	r4, [r5, #24]
  405336:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40533a:	2208      	movs	r2, #8
  40533c:	f7fc faf8 	bl	401930 <memset>
  405340:	9b01      	ldr	r3, [sp, #4]
  405342:	61ed      	str	r5, [r5, #28]
  405344:	f8c5 b020 	str.w	fp, [r5, #32]
  405348:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  40534c:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  405350:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  405354:	63bb      	str	r3, [r7, #56]	; 0x38
  405356:	b003      	add	sp, #12
  405358:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40535c:	00405275 	.word	0x00405275
  405360:	00406d65 	.word	0x00406d65
  405364:	00406d89 	.word	0x00406d89
  405368:	00406dc5 	.word	0x00406dc5
  40536c:	00406de5 	.word	0x00406de5

00405370 <__sinit>:
  405370:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405372:	b103      	cbz	r3, 405376 <__sinit+0x6>
  405374:	4770      	bx	lr
  405376:	f7ff bf83 	b.w	405280 <__sinit.part.1>
  40537a:	bf00      	nop

0040537c <__sfp_lock_acquire>:
  40537c:	4770      	bx	lr
  40537e:	bf00      	nop

00405380 <__sfp_lock_release>:
  405380:	4770      	bx	lr
  405382:	bf00      	nop

00405384 <__libc_fini_array>:
  405384:	b538      	push	{r3, r4, r5, lr}
  405386:	4d07      	ldr	r5, [pc, #28]	; (4053a4 <__libc_fini_array+0x20>)
  405388:	4c07      	ldr	r4, [pc, #28]	; (4053a8 <__libc_fini_array+0x24>)
  40538a:	1b2c      	subs	r4, r5, r4
  40538c:	10a4      	asrs	r4, r4, #2
  40538e:	d005      	beq.n	40539c <__libc_fini_array+0x18>
  405390:	3c01      	subs	r4, #1
  405392:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  405396:	4798      	blx	r3
  405398:	2c00      	cmp	r4, #0
  40539a:	d1f9      	bne.n	405390 <__libc_fini_array+0xc>
  40539c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4053a0:	f003 ba4a 	b.w	408838 <_fini>
  4053a4:	00408848 	.word	0x00408848
  4053a8:	00408844 	.word	0x00408844

004053ac <__fputwc>:
  4053ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4053b0:	b082      	sub	sp, #8
  4053b2:	4680      	mov	r8, r0
  4053b4:	4689      	mov	r9, r1
  4053b6:	4614      	mov	r4, r2
  4053b8:	f000 fb3c 	bl	405a34 <__locale_mb_cur_max>
  4053bc:	2801      	cmp	r0, #1
  4053be:	d033      	beq.n	405428 <__fputwc+0x7c>
  4053c0:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  4053c4:	464a      	mov	r2, r9
  4053c6:	a901      	add	r1, sp, #4
  4053c8:	4640      	mov	r0, r8
  4053ca:	f001 fde5 	bl	406f98 <_wcrtomb_r>
  4053ce:	f1b0 3fff 	cmp.w	r0, #4294967295
  4053d2:	4682      	mov	sl, r0
  4053d4:	d021      	beq.n	40541a <__fputwc+0x6e>
  4053d6:	b388      	cbz	r0, 40543c <__fputwc+0x90>
  4053d8:	f89d 6004 	ldrb.w	r6, [sp, #4]
  4053dc:	2500      	movs	r5, #0
  4053de:	e008      	b.n	4053f2 <__fputwc+0x46>
  4053e0:	6823      	ldr	r3, [r4, #0]
  4053e2:	1c5a      	adds	r2, r3, #1
  4053e4:	6022      	str	r2, [r4, #0]
  4053e6:	701e      	strb	r6, [r3, #0]
  4053e8:	3501      	adds	r5, #1
  4053ea:	4555      	cmp	r5, sl
  4053ec:	d226      	bcs.n	40543c <__fputwc+0x90>
  4053ee:	ab01      	add	r3, sp, #4
  4053f0:	5d5e      	ldrb	r6, [r3, r5]
  4053f2:	68a3      	ldr	r3, [r4, #8]
  4053f4:	3b01      	subs	r3, #1
  4053f6:	2b00      	cmp	r3, #0
  4053f8:	60a3      	str	r3, [r4, #8]
  4053fa:	daf1      	bge.n	4053e0 <__fputwc+0x34>
  4053fc:	69a7      	ldr	r7, [r4, #24]
  4053fe:	42bb      	cmp	r3, r7
  405400:	4631      	mov	r1, r6
  405402:	4622      	mov	r2, r4
  405404:	4640      	mov	r0, r8
  405406:	db01      	blt.n	40540c <__fputwc+0x60>
  405408:	2e0a      	cmp	r6, #10
  40540a:	d1e9      	bne.n	4053e0 <__fputwc+0x34>
  40540c:	f001 fd6e 	bl	406eec <__swbuf_r>
  405410:	1c43      	adds	r3, r0, #1
  405412:	d1e9      	bne.n	4053e8 <__fputwc+0x3c>
  405414:	b002      	add	sp, #8
  405416:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40541a:	89a3      	ldrh	r3, [r4, #12]
  40541c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405420:	81a3      	strh	r3, [r4, #12]
  405422:	b002      	add	sp, #8
  405424:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405428:	f109 33ff 	add.w	r3, r9, #4294967295
  40542c:	2bfe      	cmp	r3, #254	; 0xfe
  40542e:	d8c7      	bhi.n	4053c0 <__fputwc+0x14>
  405430:	fa5f f689 	uxtb.w	r6, r9
  405434:	4682      	mov	sl, r0
  405436:	f88d 6004 	strb.w	r6, [sp, #4]
  40543a:	e7cf      	b.n	4053dc <__fputwc+0x30>
  40543c:	4648      	mov	r0, r9
  40543e:	b002      	add	sp, #8
  405440:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00405444 <_fputwc_r>:
  405444:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  405448:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  40544c:	d10a      	bne.n	405464 <_fputwc_r+0x20>
  40544e:	b410      	push	{r4}
  405450:	6e54      	ldr	r4, [r2, #100]	; 0x64
  405452:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  405456:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  40545a:	6654      	str	r4, [r2, #100]	; 0x64
  40545c:	8193      	strh	r3, [r2, #12]
  40545e:	bc10      	pop	{r4}
  405460:	f7ff bfa4 	b.w	4053ac <__fputwc>
  405464:	f7ff bfa2 	b.w	4053ac <__fputwc>

00405468 <_malloc_trim_r>:
  405468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40546a:	4f23      	ldr	r7, [pc, #140]	; (4054f8 <_malloc_trim_r+0x90>)
  40546c:	460c      	mov	r4, r1
  40546e:	4606      	mov	r6, r0
  405470:	f000 ff64 	bl	40633c <__malloc_lock>
  405474:	68bb      	ldr	r3, [r7, #8]
  405476:	685d      	ldr	r5, [r3, #4]
  405478:	f025 0503 	bic.w	r5, r5, #3
  40547c:	1b29      	subs	r1, r5, r4
  40547e:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  405482:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  405486:	f021 010f 	bic.w	r1, r1, #15
  40548a:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  40548e:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  405492:	db07      	blt.n	4054a4 <_malloc_trim_r+0x3c>
  405494:	2100      	movs	r1, #0
  405496:	4630      	mov	r0, r6
  405498:	f001 fc52 	bl	406d40 <_sbrk_r>
  40549c:	68bb      	ldr	r3, [r7, #8]
  40549e:	442b      	add	r3, r5
  4054a0:	4298      	cmp	r0, r3
  4054a2:	d004      	beq.n	4054ae <_malloc_trim_r+0x46>
  4054a4:	4630      	mov	r0, r6
  4054a6:	f000 ff4b 	bl	406340 <__malloc_unlock>
  4054aa:	2000      	movs	r0, #0
  4054ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4054ae:	4261      	negs	r1, r4
  4054b0:	4630      	mov	r0, r6
  4054b2:	f001 fc45 	bl	406d40 <_sbrk_r>
  4054b6:	3001      	adds	r0, #1
  4054b8:	d00d      	beq.n	4054d6 <_malloc_trim_r+0x6e>
  4054ba:	4b10      	ldr	r3, [pc, #64]	; (4054fc <_malloc_trim_r+0x94>)
  4054bc:	68ba      	ldr	r2, [r7, #8]
  4054be:	6819      	ldr	r1, [r3, #0]
  4054c0:	1b2d      	subs	r5, r5, r4
  4054c2:	f045 0501 	orr.w	r5, r5, #1
  4054c6:	4630      	mov	r0, r6
  4054c8:	1b09      	subs	r1, r1, r4
  4054ca:	6055      	str	r5, [r2, #4]
  4054cc:	6019      	str	r1, [r3, #0]
  4054ce:	f000 ff37 	bl	406340 <__malloc_unlock>
  4054d2:	2001      	movs	r0, #1
  4054d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4054d6:	2100      	movs	r1, #0
  4054d8:	4630      	mov	r0, r6
  4054da:	f001 fc31 	bl	406d40 <_sbrk_r>
  4054de:	68ba      	ldr	r2, [r7, #8]
  4054e0:	1a83      	subs	r3, r0, r2
  4054e2:	2b0f      	cmp	r3, #15
  4054e4:	ddde      	ble.n	4054a4 <_malloc_trim_r+0x3c>
  4054e6:	4c06      	ldr	r4, [pc, #24]	; (405500 <_malloc_trim_r+0x98>)
  4054e8:	4904      	ldr	r1, [pc, #16]	; (4054fc <_malloc_trim_r+0x94>)
  4054ea:	6824      	ldr	r4, [r4, #0]
  4054ec:	f043 0301 	orr.w	r3, r3, #1
  4054f0:	1b00      	subs	r0, r0, r4
  4054f2:	6053      	str	r3, [r2, #4]
  4054f4:	6008      	str	r0, [r1, #0]
  4054f6:	e7d5      	b.n	4054a4 <_malloc_trim_r+0x3c>
  4054f8:	20000498 	.word	0x20000498
  4054fc:	20000d14 	.word	0x20000d14
  405500:	200008a4 	.word	0x200008a4

00405504 <_free_r>:
  405504:	2900      	cmp	r1, #0
  405506:	d045      	beq.n	405594 <_free_r+0x90>
  405508:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40550c:	460d      	mov	r5, r1
  40550e:	4680      	mov	r8, r0
  405510:	f000 ff14 	bl	40633c <__malloc_lock>
  405514:	f855 7c04 	ldr.w	r7, [r5, #-4]
  405518:	496a      	ldr	r1, [pc, #424]	; (4056c4 <_free_r+0x1c0>)
  40551a:	f027 0301 	bic.w	r3, r7, #1
  40551e:	f1a5 0408 	sub.w	r4, r5, #8
  405522:	18e2      	adds	r2, r4, r3
  405524:	688e      	ldr	r6, [r1, #8]
  405526:	6850      	ldr	r0, [r2, #4]
  405528:	42b2      	cmp	r2, r6
  40552a:	f020 0003 	bic.w	r0, r0, #3
  40552e:	d062      	beq.n	4055f6 <_free_r+0xf2>
  405530:	07fe      	lsls	r6, r7, #31
  405532:	6050      	str	r0, [r2, #4]
  405534:	d40b      	bmi.n	40554e <_free_r+0x4a>
  405536:	f855 7c08 	ldr.w	r7, [r5, #-8]
  40553a:	1be4      	subs	r4, r4, r7
  40553c:	f101 0e08 	add.w	lr, r1, #8
  405540:	68a5      	ldr	r5, [r4, #8]
  405542:	4575      	cmp	r5, lr
  405544:	443b      	add	r3, r7
  405546:	d06f      	beq.n	405628 <_free_r+0x124>
  405548:	68e7      	ldr	r7, [r4, #12]
  40554a:	60ef      	str	r7, [r5, #12]
  40554c:	60bd      	str	r5, [r7, #8]
  40554e:	1815      	adds	r5, r2, r0
  405550:	686d      	ldr	r5, [r5, #4]
  405552:	07ed      	lsls	r5, r5, #31
  405554:	d542      	bpl.n	4055dc <_free_r+0xd8>
  405556:	f043 0201 	orr.w	r2, r3, #1
  40555a:	6062      	str	r2, [r4, #4]
  40555c:	50e3      	str	r3, [r4, r3]
  40555e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  405562:	d218      	bcs.n	405596 <_free_r+0x92>
  405564:	08db      	lsrs	r3, r3, #3
  405566:	1c5a      	adds	r2, r3, #1
  405568:	684d      	ldr	r5, [r1, #4]
  40556a:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
  40556e:	60a7      	str	r7, [r4, #8]
  405570:	2001      	movs	r0, #1
  405572:	109b      	asrs	r3, r3, #2
  405574:	fa00 f303 	lsl.w	r3, r0, r3
  405578:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
  40557c:	431d      	orrs	r5, r3
  40557e:	3808      	subs	r0, #8
  405580:	60e0      	str	r0, [r4, #12]
  405582:	604d      	str	r5, [r1, #4]
  405584:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
  405588:	60fc      	str	r4, [r7, #12]
  40558a:	4640      	mov	r0, r8
  40558c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405590:	f000 bed6 	b.w	406340 <__malloc_unlock>
  405594:	4770      	bx	lr
  405596:	0a5a      	lsrs	r2, r3, #9
  405598:	2a04      	cmp	r2, #4
  40559a:	d853      	bhi.n	405644 <_free_r+0x140>
  40559c:	099a      	lsrs	r2, r3, #6
  40559e:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4055a2:	007f      	lsls	r7, r7, #1
  4055a4:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4055a8:	eb01 0087 	add.w	r0, r1, r7, lsl #2
  4055ac:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
  4055b0:	4944      	ldr	r1, [pc, #272]	; (4056c4 <_free_r+0x1c0>)
  4055b2:	3808      	subs	r0, #8
  4055b4:	4290      	cmp	r0, r2
  4055b6:	d04d      	beq.n	405654 <_free_r+0x150>
  4055b8:	6851      	ldr	r1, [r2, #4]
  4055ba:	f021 0103 	bic.w	r1, r1, #3
  4055be:	428b      	cmp	r3, r1
  4055c0:	d202      	bcs.n	4055c8 <_free_r+0xc4>
  4055c2:	6892      	ldr	r2, [r2, #8]
  4055c4:	4290      	cmp	r0, r2
  4055c6:	d1f7      	bne.n	4055b8 <_free_r+0xb4>
  4055c8:	68d0      	ldr	r0, [r2, #12]
  4055ca:	60e0      	str	r0, [r4, #12]
  4055cc:	60a2      	str	r2, [r4, #8]
  4055ce:	6084      	str	r4, [r0, #8]
  4055d0:	60d4      	str	r4, [r2, #12]
  4055d2:	4640      	mov	r0, r8
  4055d4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4055d8:	f000 beb2 	b.w	406340 <__malloc_unlock>
  4055dc:	6895      	ldr	r5, [r2, #8]
  4055de:	4f3a      	ldr	r7, [pc, #232]	; (4056c8 <_free_r+0x1c4>)
  4055e0:	42bd      	cmp	r5, r7
  4055e2:	4403      	add	r3, r0
  4055e4:	d03f      	beq.n	405666 <_free_r+0x162>
  4055e6:	68d0      	ldr	r0, [r2, #12]
  4055e8:	60e8      	str	r0, [r5, #12]
  4055ea:	f043 0201 	orr.w	r2, r3, #1
  4055ee:	6085      	str	r5, [r0, #8]
  4055f0:	6062      	str	r2, [r4, #4]
  4055f2:	50e3      	str	r3, [r4, r3]
  4055f4:	e7b3      	b.n	40555e <_free_r+0x5a>
  4055f6:	07ff      	lsls	r7, r7, #31
  4055f8:	4403      	add	r3, r0
  4055fa:	d407      	bmi.n	40560c <_free_r+0x108>
  4055fc:	f855 2c08 	ldr.w	r2, [r5, #-8]
  405600:	1aa4      	subs	r4, r4, r2
  405602:	4413      	add	r3, r2
  405604:	68a0      	ldr	r0, [r4, #8]
  405606:	68e2      	ldr	r2, [r4, #12]
  405608:	60c2      	str	r2, [r0, #12]
  40560a:	6090      	str	r0, [r2, #8]
  40560c:	4a2f      	ldr	r2, [pc, #188]	; (4056cc <_free_r+0x1c8>)
  40560e:	6812      	ldr	r2, [r2, #0]
  405610:	f043 0001 	orr.w	r0, r3, #1
  405614:	4293      	cmp	r3, r2
  405616:	6060      	str	r0, [r4, #4]
  405618:	608c      	str	r4, [r1, #8]
  40561a:	d3b6      	bcc.n	40558a <_free_r+0x86>
  40561c:	4b2c      	ldr	r3, [pc, #176]	; (4056d0 <_free_r+0x1cc>)
  40561e:	4640      	mov	r0, r8
  405620:	6819      	ldr	r1, [r3, #0]
  405622:	f7ff ff21 	bl	405468 <_malloc_trim_r>
  405626:	e7b0      	b.n	40558a <_free_r+0x86>
  405628:	1811      	adds	r1, r2, r0
  40562a:	6849      	ldr	r1, [r1, #4]
  40562c:	07c9      	lsls	r1, r1, #31
  40562e:	d444      	bmi.n	4056ba <_free_r+0x1b6>
  405630:	6891      	ldr	r1, [r2, #8]
  405632:	68d2      	ldr	r2, [r2, #12]
  405634:	60ca      	str	r2, [r1, #12]
  405636:	4403      	add	r3, r0
  405638:	f043 0001 	orr.w	r0, r3, #1
  40563c:	6091      	str	r1, [r2, #8]
  40563e:	6060      	str	r0, [r4, #4]
  405640:	50e3      	str	r3, [r4, r3]
  405642:	e7a2      	b.n	40558a <_free_r+0x86>
  405644:	2a14      	cmp	r2, #20
  405646:	d817      	bhi.n	405678 <_free_r+0x174>
  405648:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  40564c:	007f      	lsls	r7, r7, #1
  40564e:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  405652:	e7a9      	b.n	4055a8 <_free_r+0xa4>
  405654:	10aa      	asrs	r2, r5, #2
  405656:	684b      	ldr	r3, [r1, #4]
  405658:	2501      	movs	r5, #1
  40565a:	fa05 f202 	lsl.w	r2, r5, r2
  40565e:	4313      	orrs	r3, r2
  405660:	604b      	str	r3, [r1, #4]
  405662:	4602      	mov	r2, r0
  405664:	e7b1      	b.n	4055ca <_free_r+0xc6>
  405666:	f043 0201 	orr.w	r2, r3, #1
  40566a:	614c      	str	r4, [r1, #20]
  40566c:	610c      	str	r4, [r1, #16]
  40566e:	60e5      	str	r5, [r4, #12]
  405670:	60a5      	str	r5, [r4, #8]
  405672:	6062      	str	r2, [r4, #4]
  405674:	50e3      	str	r3, [r4, r3]
  405676:	e788      	b.n	40558a <_free_r+0x86>
  405678:	2a54      	cmp	r2, #84	; 0x54
  40567a:	d806      	bhi.n	40568a <_free_r+0x186>
  40567c:	0b1a      	lsrs	r2, r3, #12
  40567e:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  405682:	007f      	lsls	r7, r7, #1
  405684:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  405688:	e78e      	b.n	4055a8 <_free_r+0xa4>
  40568a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40568e:	d806      	bhi.n	40569e <_free_r+0x19a>
  405690:	0bda      	lsrs	r2, r3, #15
  405692:	f102 0778 	add.w	r7, r2, #120	; 0x78
  405696:	007f      	lsls	r7, r7, #1
  405698:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40569c:	e784      	b.n	4055a8 <_free_r+0xa4>
  40569e:	f240 5054 	movw	r0, #1364	; 0x554
  4056a2:	4282      	cmp	r2, r0
  4056a4:	d806      	bhi.n	4056b4 <_free_r+0x1b0>
  4056a6:	0c9a      	lsrs	r2, r3, #18
  4056a8:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4056ac:	007f      	lsls	r7, r7, #1
  4056ae:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4056b2:	e779      	b.n	4055a8 <_free_r+0xa4>
  4056b4:	27fe      	movs	r7, #254	; 0xfe
  4056b6:	257e      	movs	r5, #126	; 0x7e
  4056b8:	e776      	b.n	4055a8 <_free_r+0xa4>
  4056ba:	f043 0201 	orr.w	r2, r3, #1
  4056be:	6062      	str	r2, [r4, #4]
  4056c0:	50e3      	str	r3, [r4, r3]
  4056c2:	e762      	b.n	40558a <_free_r+0x86>
  4056c4:	20000498 	.word	0x20000498
  4056c8:	200004a0 	.word	0x200004a0
  4056cc:	200008a0 	.word	0x200008a0
  4056d0:	20000d10 	.word	0x20000d10

004056d4 <__sfvwrite_r>:
  4056d4:	6893      	ldr	r3, [r2, #8]
  4056d6:	2b00      	cmp	r3, #0
  4056d8:	d076      	beq.n	4057c8 <__sfvwrite_r+0xf4>
  4056da:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4056de:	898b      	ldrh	r3, [r1, #12]
  4056e0:	b085      	sub	sp, #20
  4056e2:	460c      	mov	r4, r1
  4056e4:	0719      	lsls	r1, r3, #28
  4056e6:	9001      	str	r0, [sp, #4]
  4056e8:	4616      	mov	r6, r2
  4056ea:	d529      	bpl.n	405740 <__sfvwrite_r+0x6c>
  4056ec:	6922      	ldr	r2, [r4, #16]
  4056ee:	b33a      	cbz	r2, 405740 <__sfvwrite_r+0x6c>
  4056f0:	f003 0802 	and.w	r8, r3, #2
  4056f4:	fa1f f088 	uxth.w	r0, r8
  4056f8:	6835      	ldr	r5, [r6, #0]
  4056fa:	2800      	cmp	r0, #0
  4056fc:	d02f      	beq.n	40575e <__sfvwrite_r+0x8a>
  4056fe:	f04f 0900 	mov.w	r9, #0
  405702:	4fb4      	ldr	r7, [pc, #720]	; (4059d4 <__sfvwrite_r+0x300>)
  405704:	46c8      	mov	r8, r9
  405706:	46b2      	mov	sl, r6
  405708:	45b8      	cmp	r8, r7
  40570a:	4643      	mov	r3, r8
  40570c:	464a      	mov	r2, r9
  40570e:	bf28      	it	cs
  405710:	463b      	movcs	r3, r7
  405712:	9801      	ldr	r0, [sp, #4]
  405714:	f1b8 0f00 	cmp.w	r8, #0
  405718:	d050      	beq.n	4057bc <__sfvwrite_r+0xe8>
  40571a:	69e1      	ldr	r1, [r4, #28]
  40571c:	6a66      	ldr	r6, [r4, #36]	; 0x24
  40571e:	47b0      	blx	r6
  405720:	2800      	cmp	r0, #0
  405722:	dd71      	ble.n	405808 <__sfvwrite_r+0x134>
  405724:	f8da 3008 	ldr.w	r3, [sl, #8]
  405728:	1a1b      	subs	r3, r3, r0
  40572a:	4481      	add	r9, r0
  40572c:	ebc0 0808 	rsb	r8, r0, r8
  405730:	f8ca 3008 	str.w	r3, [sl, #8]
  405734:	2b00      	cmp	r3, #0
  405736:	d1e7      	bne.n	405708 <__sfvwrite_r+0x34>
  405738:	2000      	movs	r0, #0
  40573a:	b005      	add	sp, #20
  40573c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405740:	4621      	mov	r1, r4
  405742:	9801      	ldr	r0, [sp, #4]
  405744:	f7fe fca8 	bl	404098 <__swsetup_r>
  405748:	2800      	cmp	r0, #0
  40574a:	f040 813a 	bne.w	4059c2 <__sfvwrite_r+0x2ee>
  40574e:	89a3      	ldrh	r3, [r4, #12]
  405750:	6835      	ldr	r5, [r6, #0]
  405752:	f003 0802 	and.w	r8, r3, #2
  405756:	fa1f f088 	uxth.w	r0, r8
  40575a:	2800      	cmp	r0, #0
  40575c:	d1cf      	bne.n	4056fe <__sfvwrite_r+0x2a>
  40575e:	f013 0901 	ands.w	r9, r3, #1
  405762:	d15b      	bne.n	40581c <__sfvwrite_r+0x148>
  405764:	464f      	mov	r7, r9
  405766:	9602      	str	r6, [sp, #8]
  405768:	b31f      	cbz	r7, 4057b2 <__sfvwrite_r+0xde>
  40576a:	059a      	lsls	r2, r3, #22
  40576c:	f8d4 8008 	ldr.w	r8, [r4, #8]
  405770:	d52c      	bpl.n	4057cc <__sfvwrite_r+0xf8>
  405772:	4547      	cmp	r7, r8
  405774:	46c2      	mov	sl, r8
  405776:	f0c0 80a4 	bcc.w	4058c2 <__sfvwrite_r+0x1ee>
  40577a:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40577e:	f040 80b1 	bne.w	4058e4 <__sfvwrite_r+0x210>
  405782:	6820      	ldr	r0, [r4, #0]
  405784:	4652      	mov	r2, sl
  405786:	4649      	mov	r1, r9
  405788:	f000 fd74 	bl	406274 <memmove>
  40578c:	68a0      	ldr	r0, [r4, #8]
  40578e:	6823      	ldr	r3, [r4, #0]
  405790:	ebc8 0000 	rsb	r0, r8, r0
  405794:	4453      	add	r3, sl
  405796:	60a0      	str	r0, [r4, #8]
  405798:	6023      	str	r3, [r4, #0]
  40579a:	4638      	mov	r0, r7
  40579c:	9a02      	ldr	r2, [sp, #8]
  40579e:	6893      	ldr	r3, [r2, #8]
  4057a0:	1a1b      	subs	r3, r3, r0
  4057a2:	4481      	add	r9, r0
  4057a4:	1a3f      	subs	r7, r7, r0
  4057a6:	6093      	str	r3, [r2, #8]
  4057a8:	2b00      	cmp	r3, #0
  4057aa:	d0c5      	beq.n	405738 <__sfvwrite_r+0x64>
  4057ac:	89a3      	ldrh	r3, [r4, #12]
  4057ae:	2f00      	cmp	r7, #0
  4057b0:	d1db      	bne.n	40576a <__sfvwrite_r+0x96>
  4057b2:	f8d5 9000 	ldr.w	r9, [r5]
  4057b6:	686f      	ldr	r7, [r5, #4]
  4057b8:	3508      	adds	r5, #8
  4057ba:	e7d5      	b.n	405768 <__sfvwrite_r+0x94>
  4057bc:	f8d5 9000 	ldr.w	r9, [r5]
  4057c0:	f8d5 8004 	ldr.w	r8, [r5, #4]
  4057c4:	3508      	adds	r5, #8
  4057c6:	e79f      	b.n	405708 <__sfvwrite_r+0x34>
  4057c8:	2000      	movs	r0, #0
  4057ca:	4770      	bx	lr
  4057cc:	6820      	ldr	r0, [r4, #0]
  4057ce:	6923      	ldr	r3, [r4, #16]
  4057d0:	4298      	cmp	r0, r3
  4057d2:	d803      	bhi.n	4057dc <__sfvwrite_r+0x108>
  4057d4:	6961      	ldr	r1, [r4, #20]
  4057d6:	428f      	cmp	r7, r1
  4057d8:	f080 80b7 	bcs.w	40594a <__sfvwrite_r+0x276>
  4057dc:	45b8      	cmp	r8, r7
  4057de:	bf28      	it	cs
  4057e0:	46b8      	movcs	r8, r7
  4057e2:	4642      	mov	r2, r8
  4057e4:	4649      	mov	r1, r9
  4057e6:	f000 fd45 	bl	406274 <memmove>
  4057ea:	68a3      	ldr	r3, [r4, #8]
  4057ec:	6822      	ldr	r2, [r4, #0]
  4057ee:	ebc8 0303 	rsb	r3, r8, r3
  4057f2:	4442      	add	r2, r8
  4057f4:	60a3      	str	r3, [r4, #8]
  4057f6:	6022      	str	r2, [r4, #0]
  4057f8:	2b00      	cmp	r3, #0
  4057fa:	d149      	bne.n	405890 <__sfvwrite_r+0x1bc>
  4057fc:	4621      	mov	r1, r4
  4057fe:	9801      	ldr	r0, [sp, #4]
  405800:	f7ff fd22 	bl	405248 <_fflush_r>
  405804:	2800      	cmp	r0, #0
  405806:	d043      	beq.n	405890 <__sfvwrite_r+0x1bc>
  405808:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40580c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405810:	f04f 30ff 	mov.w	r0, #4294967295
  405814:	81a3      	strh	r3, [r4, #12]
  405816:	b005      	add	sp, #20
  405818:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40581c:	4680      	mov	r8, r0
  40581e:	9002      	str	r0, [sp, #8]
  405820:	4682      	mov	sl, r0
  405822:	4681      	mov	r9, r0
  405824:	f1b9 0f00 	cmp.w	r9, #0
  405828:	d02a      	beq.n	405880 <__sfvwrite_r+0x1ac>
  40582a:	9b02      	ldr	r3, [sp, #8]
  40582c:	2b00      	cmp	r3, #0
  40582e:	d04c      	beq.n	4058ca <__sfvwrite_r+0x1f6>
  405830:	6820      	ldr	r0, [r4, #0]
  405832:	6923      	ldr	r3, [r4, #16]
  405834:	6962      	ldr	r2, [r4, #20]
  405836:	45c8      	cmp	r8, r9
  405838:	46c3      	mov	fp, r8
  40583a:	bf28      	it	cs
  40583c:	46cb      	movcs	fp, r9
  40583e:	4298      	cmp	r0, r3
  405840:	465f      	mov	r7, fp
  405842:	d904      	bls.n	40584e <__sfvwrite_r+0x17a>
  405844:	68a3      	ldr	r3, [r4, #8]
  405846:	4413      	add	r3, r2
  405848:	459b      	cmp	fp, r3
  40584a:	f300 8090 	bgt.w	40596e <__sfvwrite_r+0x29a>
  40584e:	4593      	cmp	fp, r2
  405850:	db20      	blt.n	405894 <__sfvwrite_r+0x1c0>
  405852:	4613      	mov	r3, r2
  405854:	6a67      	ldr	r7, [r4, #36]	; 0x24
  405856:	69e1      	ldr	r1, [r4, #28]
  405858:	9801      	ldr	r0, [sp, #4]
  40585a:	4652      	mov	r2, sl
  40585c:	47b8      	blx	r7
  40585e:	1e07      	subs	r7, r0, #0
  405860:	ddd2      	ble.n	405808 <__sfvwrite_r+0x134>
  405862:	ebb8 0807 	subs.w	r8, r8, r7
  405866:	d023      	beq.n	4058b0 <__sfvwrite_r+0x1dc>
  405868:	68b3      	ldr	r3, [r6, #8]
  40586a:	1bdb      	subs	r3, r3, r7
  40586c:	44ba      	add	sl, r7
  40586e:	ebc7 0909 	rsb	r9, r7, r9
  405872:	60b3      	str	r3, [r6, #8]
  405874:	2b00      	cmp	r3, #0
  405876:	f43f af5f 	beq.w	405738 <__sfvwrite_r+0x64>
  40587a:	f1b9 0f00 	cmp.w	r9, #0
  40587e:	d1d4      	bne.n	40582a <__sfvwrite_r+0x156>
  405880:	2300      	movs	r3, #0
  405882:	f8d5 a000 	ldr.w	sl, [r5]
  405886:	f8d5 9004 	ldr.w	r9, [r5, #4]
  40588a:	9302      	str	r3, [sp, #8]
  40588c:	3508      	adds	r5, #8
  40588e:	e7c9      	b.n	405824 <__sfvwrite_r+0x150>
  405890:	4640      	mov	r0, r8
  405892:	e783      	b.n	40579c <__sfvwrite_r+0xc8>
  405894:	465a      	mov	r2, fp
  405896:	4651      	mov	r1, sl
  405898:	f000 fcec 	bl	406274 <memmove>
  40589c:	68a2      	ldr	r2, [r4, #8]
  40589e:	6823      	ldr	r3, [r4, #0]
  4058a0:	ebcb 0202 	rsb	r2, fp, r2
  4058a4:	445b      	add	r3, fp
  4058a6:	ebb8 0807 	subs.w	r8, r8, r7
  4058aa:	60a2      	str	r2, [r4, #8]
  4058ac:	6023      	str	r3, [r4, #0]
  4058ae:	d1db      	bne.n	405868 <__sfvwrite_r+0x194>
  4058b0:	4621      	mov	r1, r4
  4058b2:	9801      	ldr	r0, [sp, #4]
  4058b4:	f7ff fcc8 	bl	405248 <_fflush_r>
  4058b8:	2800      	cmp	r0, #0
  4058ba:	d1a5      	bne.n	405808 <__sfvwrite_r+0x134>
  4058bc:	f8cd 8008 	str.w	r8, [sp, #8]
  4058c0:	e7d2      	b.n	405868 <__sfvwrite_r+0x194>
  4058c2:	6820      	ldr	r0, [r4, #0]
  4058c4:	46b8      	mov	r8, r7
  4058c6:	46ba      	mov	sl, r7
  4058c8:	e75c      	b.n	405784 <__sfvwrite_r+0xb0>
  4058ca:	464a      	mov	r2, r9
  4058cc:	210a      	movs	r1, #10
  4058ce:	4650      	mov	r0, sl
  4058d0:	f000 fbe6 	bl	4060a0 <memchr>
  4058d4:	2800      	cmp	r0, #0
  4058d6:	d06f      	beq.n	4059b8 <__sfvwrite_r+0x2e4>
  4058d8:	3001      	adds	r0, #1
  4058da:	2301      	movs	r3, #1
  4058dc:	ebca 0800 	rsb	r8, sl, r0
  4058e0:	9302      	str	r3, [sp, #8]
  4058e2:	e7a5      	b.n	405830 <__sfvwrite_r+0x15c>
  4058e4:	6962      	ldr	r2, [r4, #20]
  4058e6:	6820      	ldr	r0, [r4, #0]
  4058e8:	6921      	ldr	r1, [r4, #16]
  4058ea:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  4058ee:	ebc1 0a00 	rsb	sl, r1, r0
  4058f2:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  4058f6:	f10a 0001 	add.w	r0, sl, #1
  4058fa:	ea4f 0868 	mov.w	r8, r8, asr #1
  4058fe:	4438      	add	r0, r7
  405900:	4540      	cmp	r0, r8
  405902:	4642      	mov	r2, r8
  405904:	bf84      	itt	hi
  405906:	4680      	movhi	r8, r0
  405908:	4642      	movhi	r2, r8
  40590a:	055b      	lsls	r3, r3, #21
  40590c:	d542      	bpl.n	405994 <__sfvwrite_r+0x2c0>
  40590e:	4611      	mov	r1, r2
  405910:	9801      	ldr	r0, [sp, #4]
  405912:	f000 f90d 	bl	405b30 <_malloc_r>
  405916:	4683      	mov	fp, r0
  405918:	2800      	cmp	r0, #0
  40591a:	d055      	beq.n	4059c8 <__sfvwrite_r+0x2f4>
  40591c:	4652      	mov	r2, sl
  40591e:	6921      	ldr	r1, [r4, #16]
  405920:	f000 fc0e 	bl	406140 <memcpy>
  405924:	89a3      	ldrh	r3, [r4, #12]
  405926:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  40592a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40592e:	81a3      	strh	r3, [r4, #12]
  405930:	ebca 0308 	rsb	r3, sl, r8
  405934:	eb0b 000a 	add.w	r0, fp, sl
  405938:	f8c4 8014 	str.w	r8, [r4, #20]
  40593c:	f8c4 b010 	str.w	fp, [r4, #16]
  405940:	6020      	str	r0, [r4, #0]
  405942:	60a3      	str	r3, [r4, #8]
  405944:	46b8      	mov	r8, r7
  405946:	46ba      	mov	sl, r7
  405948:	e71c      	b.n	405784 <__sfvwrite_r+0xb0>
  40594a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  40594e:	42bb      	cmp	r3, r7
  405950:	bf28      	it	cs
  405952:	463b      	movcs	r3, r7
  405954:	464a      	mov	r2, r9
  405956:	fb93 f3f1 	sdiv	r3, r3, r1
  40595a:	9801      	ldr	r0, [sp, #4]
  40595c:	6a66      	ldr	r6, [r4, #36]	; 0x24
  40595e:	fb01 f303 	mul.w	r3, r1, r3
  405962:	69e1      	ldr	r1, [r4, #28]
  405964:	47b0      	blx	r6
  405966:	2800      	cmp	r0, #0
  405968:	f73f af18 	bgt.w	40579c <__sfvwrite_r+0xc8>
  40596c:	e74c      	b.n	405808 <__sfvwrite_r+0x134>
  40596e:	461a      	mov	r2, r3
  405970:	4651      	mov	r1, sl
  405972:	9303      	str	r3, [sp, #12]
  405974:	f000 fc7e 	bl	406274 <memmove>
  405978:	6822      	ldr	r2, [r4, #0]
  40597a:	9b03      	ldr	r3, [sp, #12]
  40597c:	9801      	ldr	r0, [sp, #4]
  40597e:	441a      	add	r2, r3
  405980:	6022      	str	r2, [r4, #0]
  405982:	4621      	mov	r1, r4
  405984:	f7ff fc60 	bl	405248 <_fflush_r>
  405988:	9b03      	ldr	r3, [sp, #12]
  40598a:	2800      	cmp	r0, #0
  40598c:	f47f af3c 	bne.w	405808 <__sfvwrite_r+0x134>
  405990:	461f      	mov	r7, r3
  405992:	e766      	b.n	405862 <__sfvwrite_r+0x18e>
  405994:	9801      	ldr	r0, [sp, #4]
  405996:	f000 ffe3 	bl	406960 <_realloc_r>
  40599a:	4683      	mov	fp, r0
  40599c:	2800      	cmp	r0, #0
  40599e:	d1c7      	bne.n	405930 <__sfvwrite_r+0x25c>
  4059a0:	9d01      	ldr	r5, [sp, #4]
  4059a2:	6921      	ldr	r1, [r4, #16]
  4059a4:	4628      	mov	r0, r5
  4059a6:	f7ff fdad 	bl	405504 <_free_r>
  4059aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4059ae:	220c      	movs	r2, #12
  4059b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4059b4:	602a      	str	r2, [r5, #0]
  4059b6:	e729      	b.n	40580c <__sfvwrite_r+0x138>
  4059b8:	2301      	movs	r3, #1
  4059ba:	f109 0801 	add.w	r8, r9, #1
  4059be:	9302      	str	r3, [sp, #8]
  4059c0:	e736      	b.n	405830 <__sfvwrite_r+0x15c>
  4059c2:	f04f 30ff 	mov.w	r0, #4294967295
  4059c6:	e6b8      	b.n	40573a <__sfvwrite_r+0x66>
  4059c8:	9a01      	ldr	r2, [sp, #4]
  4059ca:	230c      	movs	r3, #12
  4059cc:	6013      	str	r3, [r2, #0]
  4059ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4059d2:	e71b      	b.n	40580c <__sfvwrite_r+0x138>
  4059d4:	7ffffc00 	.word	0x7ffffc00

004059d8 <_fwalk_reent>:
  4059d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4059dc:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  4059e0:	d01f      	beq.n	405a22 <_fwalk_reent+0x4a>
  4059e2:	4688      	mov	r8, r1
  4059e4:	4606      	mov	r6, r0
  4059e6:	f04f 0900 	mov.w	r9, #0
  4059ea:	687d      	ldr	r5, [r7, #4]
  4059ec:	68bc      	ldr	r4, [r7, #8]
  4059ee:	3d01      	subs	r5, #1
  4059f0:	d411      	bmi.n	405a16 <_fwalk_reent+0x3e>
  4059f2:	89a3      	ldrh	r3, [r4, #12]
  4059f4:	2b01      	cmp	r3, #1
  4059f6:	f105 35ff 	add.w	r5, r5, #4294967295
  4059fa:	d908      	bls.n	405a0e <_fwalk_reent+0x36>
  4059fc:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  405a00:	3301      	adds	r3, #1
  405a02:	4621      	mov	r1, r4
  405a04:	4630      	mov	r0, r6
  405a06:	d002      	beq.n	405a0e <_fwalk_reent+0x36>
  405a08:	47c0      	blx	r8
  405a0a:	ea49 0900 	orr.w	r9, r9, r0
  405a0e:	1c6b      	adds	r3, r5, #1
  405a10:	f104 0468 	add.w	r4, r4, #104	; 0x68
  405a14:	d1ed      	bne.n	4059f2 <_fwalk_reent+0x1a>
  405a16:	683f      	ldr	r7, [r7, #0]
  405a18:	2f00      	cmp	r7, #0
  405a1a:	d1e6      	bne.n	4059ea <_fwalk_reent+0x12>
  405a1c:	4648      	mov	r0, r9
  405a1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405a22:	46b9      	mov	r9, r7
  405a24:	4648      	mov	r0, r9
  405a26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405a2a:	bf00      	nop

00405a2c <__locale_charset>:
  405a2c:	4800      	ldr	r0, [pc, #0]	; (405a30 <__locale_charset+0x4>)
  405a2e:	4770      	bx	lr
  405a30:	20000474 	.word	0x20000474

00405a34 <__locale_mb_cur_max>:
  405a34:	4b01      	ldr	r3, [pc, #4]	; (405a3c <__locale_mb_cur_max+0x8>)
  405a36:	6818      	ldr	r0, [r3, #0]
  405a38:	4770      	bx	lr
  405a3a:	bf00      	nop
  405a3c:	20000494 	.word	0x20000494

00405a40 <_localeconv_r>:
  405a40:	4800      	ldr	r0, [pc, #0]	; (405a44 <_localeconv_r+0x4>)
  405a42:	4770      	bx	lr
  405a44:	2000043c 	.word	0x2000043c

00405a48 <__swhatbuf_r>:
  405a48:	b570      	push	{r4, r5, r6, lr}
  405a4a:	460d      	mov	r5, r1
  405a4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405a50:	2900      	cmp	r1, #0
  405a52:	b090      	sub	sp, #64	; 0x40
  405a54:	4614      	mov	r4, r2
  405a56:	461e      	mov	r6, r3
  405a58:	db14      	blt.n	405a84 <__swhatbuf_r+0x3c>
  405a5a:	aa01      	add	r2, sp, #4
  405a5c:	f001 fbc0 	bl	4071e0 <_fstat_r>
  405a60:	2800      	cmp	r0, #0
  405a62:	db0f      	blt.n	405a84 <__swhatbuf_r+0x3c>
  405a64:	9a02      	ldr	r2, [sp, #8]
  405a66:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  405a6a:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  405a6e:	fab2 f282 	clz	r2, r2
  405a72:	0952      	lsrs	r2, r2, #5
  405a74:	f44f 6380 	mov.w	r3, #1024	; 0x400
  405a78:	f44f 6000 	mov.w	r0, #2048	; 0x800
  405a7c:	6032      	str	r2, [r6, #0]
  405a7e:	6023      	str	r3, [r4, #0]
  405a80:	b010      	add	sp, #64	; 0x40
  405a82:	bd70      	pop	{r4, r5, r6, pc}
  405a84:	89a8      	ldrh	r0, [r5, #12]
  405a86:	f000 0080 	and.w	r0, r0, #128	; 0x80
  405a8a:	b282      	uxth	r2, r0
  405a8c:	2000      	movs	r0, #0
  405a8e:	6030      	str	r0, [r6, #0]
  405a90:	b11a      	cbz	r2, 405a9a <__swhatbuf_r+0x52>
  405a92:	2340      	movs	r3, #64	; 0x40
  405a94:	6023      	str	r3, [r4, #0]
  405a96:	b010      	add	sp, #64	; 0x40
  405a98:	bd70      	pop	{r4, r5, r6, pc}
  405a9a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  405a9e:	4610      	mov	r0, r2
  405aa0:	6023      	str	r3, [r4, #0]
  405aa2:	b010      	add	sp, #64	; 0x40
  405aa4:	bd70      	pop	{r4, r5, r6, pc}
  405aa6:	bf00      	nop

00405aa8 <__smakebuf_r>:
  405aa8:	898a      	ldrh	r2, [r1, #12]
  405aaa:	0792      	lsls	r2, r2, #30
  405aac:	460b      	mov	r3, r1
  405aae:	d506      	bpl.n	405abe <__smakebuf_r+0x16>
  405ab0:	f101 0243 	add.w	r2, r1, #67	; 0x43
  405ab4:	2101      	movs	r1, #1
  405ab6:	601a      	str	r2, [r3, #0]
  405ab8:	611a      	str	r2, [r3, #16]
  405aba:	6159      	str	r1, [r3, #20]
  405abc:	4770      	bx	lr
  405abe:	b5f0      	push	{r4, r5, r6, r7, lr}
  405ac0:	b083      	sub	sp, #12
  405ac2:	ab01      	add	r3, sp, #4
  405ac4:	466a      	mov	r2, sp
  405ac6:	460c      	mov	r4, r1
  405ac8:	4605      	mov	r5, r0
  405aca:	f7ff ffbd 	bl	405a48 <__swhatbuf_r>
  405ace:	9900      	ldr	r1, [sp, #0]
  405ad0:	4606      	mov	r6, r0
  405ad2:	4628      	mov	r0, r5
  405ad4:	f000 f82c 	bl	405b30 <_malloc_r>
  405ad8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405adc:	b1d0      	cbz	r0, 405b14 <__smakebuf_r+0x6c>
  405ade:	9a01      	ldr	r2, [sp, #4]
  405ae0:	4f12      	ldr	r7, [pc, #72]	; (405b2c <__smakebuf_r+0x84>)
  405ae2:	9900      	ldr	r1, [sp, #0]
  405ae4:	63ef      	str	r7, [r5, #60]	; 0x3c
  405ae6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405aea:	81a3      	strh	r3, [r4, #12]
  405aec:	6020      	str	r0, [r4, #0]
  405aee:	6120      	str	r0, [r4, #16]
  405af0:	6161      	str	r1, [r4, #20]
  405af2:	b91a      	cbnz	r2, 405afc <__smakebuf_r+0x54>
  405af4:	4333      	orrs	r3, r6
  405af6:	81a3      	strh	r3, [r4, #12]
  405af8:	b003      	add	sp, #12
  405afa:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405afc:	4628      	mov	r0, r5
  405afe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  405b02:	f001 fb81 	bl	407208 <_isatty_r>
  405b06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405b0a:	2800      	cmp	r0, #0
  405b0c:	d0f2      	beq.n	405af4 <__smakebuf_r+0x4c>
  405b0e:	f043 0301 	orr.w	r3, r3, #1
  405b12:	e7ef      	b.n	405af4 <__smakebuf_r+0x4c>
  405b14:	059a      	lsls	r2, r3, #22
  405b16:	d4ef      	bmi.n	405af8 <__smakebuf_r+0x50>
  405b18:	f104 0243 	add.w	r2, r4, #67	; 0x43
  405b1c:	f043 0302 	orr.w	r3, r3, #2
  405b20:	2101      	movs	r1, #1
  405b22:	81a3      	strh	r3, [r4, #12]
  405b24:	6022      	str	r2, [r4, #0]
  405b26:	6122      	str	r2, [r4, #16]
  405b28:	6161      	str	r1, [r4, #20]
  405b2a:	e7e5      	b.n	405af8 <__smakebuf_r+0x50>
  405b2c:	00405275 	.word	0x00405275

00405b30 <_malloc_r>:
  405b30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405b34:	f101 050b 	add.w	r5, r1, #11
  405b38:	2d16      	cmp	r5, #22
  405b3a:	b083      	sub	sp, #12
  405b3c:	4606      	mov	r6, r0
  405b3e:	f240 809f 	bls.w	405c80 <_malloc_r+0x150>
  405b42:	f035 0507 	bics.w	r5, r5, #7
  405b46:	f100 80bf 	bmi.w	405cc8 <_malloc_r+0x198>
  405b4a:	42a9      	cmp	r1, r5
  405b4c:	f200 80bc 	bhi.w	405cc8 <_malloc_r+0x198>
  405b50:	f000 fbf4 	bl	40633c <__malloc_lock>
  405b54:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  405b58:	f0c0 829c 	bcc.w	406094 <_malloc_r+0x564>
  405b5c:	0a6b      	lsrs	r3, r5, #9
  405b5e:	f000 80ba 	beq.w	405cd6 <_malloc_r+0x1a6>
  405b62:	2b04      	cmp	r3, #4
  405b64:	f200 8183 	bhi.w	405e6e <_malloc_r+0x33e>
  405b68:	09a8      	lsrs	r0, r5, #6
  405b6a:	f100 0e39 	add.w	lr, r0, #57	; 0x39
  405b6e:	ea4f 034e 	mov.w	r3, lr, lsl #1
  405b72:	3038      	adds	r0, #56	; 0x38
  405b74:	4fc4      	ldr	r7, [pc, #784]	; (405e88 <_malloc_r+0x358>)
  405b76:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  405b7a:	f1a3 0108 	sub.w	r1, r3, #8
  405b7e:	685c      	ldr	r4, [r3, #4]
  405b80:	42a1      	cmp	r1, r4
  405b82:	d107      	bne.n	405b94 <_malloc_r+0x64>
  405b84:	e0ac      	b.n	405ce0 <_malloc_r+0x1b0>
  405b86:	2a00      	cmp	r2, #0
  405b88:	f280 80ac 	bge.w	405ce4 <_malloc_r+0x1b4>
  405b8c:	68e4      	ldr	r4, [r4, #12]
  405b8e:	42a1      	cmp	r1, r4
  405b90:	f000 80a6 	beq.w	405ce0 <_malloc_r+0x1b0>
  405b94:	6863      	ldr	r3, [r4, #4]
  405b96:	f023 0303 	bic.w	r3, r3, #3
  405b9a:	1b5a      	subs	r2, r3, r5
  405b9c:	2a0f      	cmp	r2, #15
  405b9e:	ddf2      	ble.n	405b86 <_malloc_r+0x56>
  405ba0:	49b9      	ldr	r1, [pc, #740]	; (405e88 <_malloc_r+0x358>)
  405ba2:	693c      	ldr	r4, [r7, #16]
  405ba4:	f101 0e08 	add.w	lr, r1, #8
  405ba8:	4574      	cmp	r4, lr
  405baa:	f000 81b3 	beq.w	405f14 <_malloc_r+0x3e4>
  405bae:	6863      	ldr	r3, [r4, #4]
  405bb0:	f023 0303 	bic.w	r3, r3, #3
  405bb4:	1b5a      	subs	r2, r3, r5
  405bb6:	2a0f      	cmp	r2, #15
  405bb8:	f300 8199 	bgt.w	405eee <_malloc_r+0x3be>
  405bbc:	2a00      	cmp	r2, #0
  405bbe:	f8c1 e014 	str.w	lr, [r1, #20]
  405bc2:	f8c1 e010 	str.w	lr, [r1, #16]
  405bc6:	f280 809e 	bge.w	405d06 <_malloc_r+0x1d6>
  405bca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  405bce:	f080 8167 	bcs.w	405ea0 <_malloc_r+0x370>
  405bd2:	08db      	lsrs	r3, r3, #3
  405bd4:	f103 0c01 	add.w	ip, r3, #1
  405bd8:	2201      	movs	r2, #1
  405bda:	109b      	asrs	r3, r3, #2
  405bdc:	fa02 f303 	lsl.w	r3, r2, r3
  405be0:	684a      	ldr	r2, [r1, #4]
  405be2:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
  405be6:	f8c4 8008 	str.w	r8, [r4, #8]
  405bea:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
  405bee:	431a      	orrs	r2, r3
  405bf0:	f1a9 0308 	sub.w	r3, r9, #8
  405bf4:	60e3      	str	r3, [r4, #12]
  405bf6:	604a      	str	r2, [r1, #4]
  405bf8:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
  405bfc:	f8c8 400c 	str.w	r4, [r8, #12]
  405c00:	1083      	asrs	r3, r0, #2
  405c02:	2401      	movs	r4, #1
  405c04:	409c      	lsls	r4, r3
  405c06:	4294      	cmp	r4, r2
  405c08:	f200 808a 	bhi.w	405d20 <_malloc_r+0x1f0>
  405c0c:	4214      	tst	r4, r2
  405c0e:	d106      	bne.n	405c1e <_malloc_r+0xee>
  405c10:	f020 0003 	bic.w	r0, r0, #3
  405c14:	0064      	lsls	r4, r4, #1
  405c16:	4214      	tst	r4, r2
  405c18:	f100 0004 	add.w	r0, r0, #4
  405c1c:	d0fa      	beq.n	405c14 <_malloc_r+0xe4>
  405c1e:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  405c22:	46cc      	mov	ip, r9
  405c24:	4680      	mov	r8, r0
  405c26:	f8dc 100c 	ldr.w	r1, [ip, #12]
  405c2a:	458c      	cmp	ip, r1
  405c2c:	d107      	bne.n	405c3e <_malloc_r+0x10e>
  405c2e:	e173      	b.n	405f18 <_malloc_r+0x3e8>
  405c30:	2a00      	cmp	r2, #0
  405c32:	f280 8181 	bge.w	405f38 <_malloc_r+0x408>
  405c36:	68c9      	ldr	r1, [r1, #12]
  405c38:	458c      	cmp	ip, r1
  405c3a:	f000 816d 	beq.w	405f18 <_malloc_r+0x3e8>
  405c3e:	684b      	ldr	r3, [r1, #4]
  405c40:	f023 0303 	bic.w	r3, r3, #3
  405c44:	1b5a      	subs	r2, r3, r5
  405c46:	2a0f      	cmp	r2, #15
  405c48:	ddf2      	ble.n	405c30 <_malloc_r+0x100>
  405c4a:	460c      	mov	r4, r1
  405c4c:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  405c50:	f854 8f08 	ldr.w	r8, [r4, #8]!
  405c54:	194b      	adds	r3, r1, r5
  405c56:	f045 0501 	orr.w	r5, r5, #1
  405c5a:	604d      	str	r5, [r1, #4]
  405c5c:	f042 0101 	orr.w	r1, r2, #1
  405c60:	f8c8 c00c 	str.w	ip, [r8, #12]
  405c64:	4630      	mov	r0, r6
  405c66:	f8cc 8008 	str.w	r8, [ip, #8]
  405c6a:	617b      	str	r3, [r7, #20]
  405c6c:	613b      	str	r3, [r7, #16]
  405c6e:	f8c3 e00c 	str.w	lr, [r3, #12]
  405c72:	f8c3 e008 	str.w	lr, [r3, #8]
  405c76:	6059      	str	r1, [r3, #4]
  405c78:	509a      	str	r2, [r3, r2]
  405c7a:	f000 fb61 	bl	406340 <__malloc_unlock>
  405c7e:	e01f      	b.n	405cc0 <_malloc_r+0x190>
  405c80:	2910      	cmp	r1, #16
  405c82:	d821      	bhi.n	405cc8 <_malloc_r+0x198>
  405c84:	f000 fb5a 	bl	40633c <__malloc_lock>
  405c88:	2510      	movs	r5, #16
  405c8a:	2306      	movs	r3, #6
  405c8c:	2002      	movs	r0, #2
  405c8e:	4f7e      	ldr	r7, [pc, #504]	; (405e88 <_malloc_r+0x358>)
  405c90:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  405c94:	f1a3 0208 	sub.w	r2, r3, #8
  405c98:	685c      	ldr	r4, [r3, #4]
  405c9a:	4294      	cmp	r4, r2
  405c9c:	f000 8145 	beq.w	405f2a <_malloc_r+0x3fa>
  405ca0:	6863      	ldr	r3, [r4, #4]
  405ca2:	68e1      	ldr	r1, [r4, #12]
  405ca4:	68a5      	ldr	r5, [r4, #8]
  405ca6:	f023 0303 	bic.w	r3, r3, #3
  405caa:	4423      	add	r3, r4
  405cac:	4630      	mov	r0, r6
  405cae:	685a      	ldr	r2, [r3, #4]
  405cb0:	60e9      	str	r1, [r5, #12]
  405cb2:	f042 0201 	orr.w	r2, r2, #1
  405cb6:	608d      	str	r5, [r1, #8]
  405cb8:	605a      	str	r2, [r3, #4]
  405cba:	f000 fb41 	bl	406340 <__malloc_unlock>
  405cbe:	3408      	adds	r4, #8
  405cc0:	4620      	mov	r0, r4
  405cc2:	b003      	add	sp, #12
  405cc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405cc8:	2400      	movs	r4, #0
  405cca:	230c      	movs	r3, #12
  405ccc:	4620      	mov	r0, r4
  405cce:	6033      	str	r3, [r6, #0]
  405cd0:	b003      	add	sp, #12
  405cd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405cd6:	2380      	movs	r3, #128	; 0x80
  405cd8:	f04f 0e40 	mov.w	lr, #64	; 0x40
  405cdc:	203f      	movs	r0, #63	; 0x3f
  405cde:	e749      	b.n	405b74 <_malloc_r+0x44>
  405ce0:	4670      	mov	r0, lr
  405ce2:	e75d      	b.n	405ba0 <_malloc_r+0x70>
  405ce4:	4423      	add	r3, r4
  405ce6:	68e1      	ldr	r1, [r4, #12]
  405ce8:	685a      	ldr	r2, [r3, #4]
  405cea:	68a5      	ldr	r5, [r4, #8]
  405cec:	f042 0201 	orr.w	r2, r2, #1
  405cf0:	60e9      	str	r1, [r5, #12]
  405cf2:	4630      	mov	r0, r6
  405cf4:	608d      	str	r5, [r1, #8]
  405cf6:	605a      	str	r2, [r3, #4]
  405cf8:	f000 fb22 	bl	406340 <__malloc_unlock>
  405cfc:	3408      	adds	r4, #8
  405cfe:	4620      	mov	r0, r4
  405d00:	b003      	add	sp, #12
  405d02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405d06:	4423      	add	r3, r4
  405d08:	4630      	mov	r0, r6
  405d0a:	685a      	ldr	r2, [r3, #4]
  405d0c:	f042 0201 	orr.w	r2, r2, #1
  405d10:	605a      	str	r2, [r3, #4]
  405d12:	f000 fb15 	bl	406340 <__malloc_unlock>
  405d16:	3408      	adds	r4, #8
  405d18:	4620      	mov	r0, r4
  405d1a:	b003      	add	sp, #12
  405d1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405d20:	68bc      	ldr	r4, [r7, #8]
  405d22:	6863      	ldr	r3, [r4, #4]
  405d24:	f023 0803 	bic.w	r8, r3, #3
  405d28:	45a8      	cmp	r8, r5
  405d2a:	d304      	bcc.n	405d36 <_malloc_r+0x206>
  405d2c:	ebc5 0308 	rsb	r3, r5, r8
  405d30:	2b0f      	cmp	r3, #15
  405d32:	f300 808c 	bgt.w	405e4e <_malloc_r+0x31e>
  405d36:	4b55      	ldr	r3, [pc, #340]	; (405e8c <_malloc_r+0x35c>)
  405d38:	f8df 9160 	ldr.w	r9, [pc, #352]	; 405e9c <_malloc_r+0x36c>
  405d3c:	681a      	ldr	r2, [r3, #0]
  405d3e:	f8d9 3000 	ldr.w	r3, [r9]
  405d42:	3301      	adds	r3, #1
  405d44:	442a      	add	r2, r5
  405d46:	eb04 0a08 	add.w	sl, r4, r8
  405d4a:	f000 8160 	beq.w	40600e <_malloc_r+0x4de>
  405d4e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  405d52:	320f      	adds	r2, #15
  405d54:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  405d58:	f022 020f 	bic.w	r2, r2, #15
  405d5c:	4611      	mov	r1, r2
  405d5e:	4630      	mov	r0, r6
  405d60:	9201      	str	r2, [sp, #4]
  405d62:	f000 ffed 	bl	406d40 <_sbrk_r>
  405d66:	f1b0 3fff 	cmp.w	r0, #4294967295
  405d6a:	4683      	mov	fp, r0
  405d6c:	9a01      	ldr	r2, [sp, #4]
  405d6e:	f000 8158 	beq.w	406022 <_malloc_r+0x4f2>
  405d72:	4582      	cmp	sl, r0
  405d74:	f200 80fc 	bhi.w	405f70 <_malloc_r+0x440>
  405d78:	4b45      	ldr	r3, [pc, #276]	; (405e90 <_malloc_r+0x360>)
  405d7a:	6819      	ldr	r1, [r3, #0]
  405d7c:	45da      	cmp	sl, fp
  405d7e:	4411      	add	r1, r2
  405d80:	6019      	str	r1, [r3, #0]
  405d82:	f000 8153 	beq.w	40602c <_malloc_r+0x4fc>
  405d86:	f8d9 0000 	ldr.w	r0, [r9]
  405d8a:	f8df e110 	ldr.w	lr, [pc, #272]	; 405e9c <_malloc_r+0x36c>
  405d8e:	3001      	adds	r0, #1
  405d90:	bf1b      	ittet	ne
  405d92:	ebca 0a0b 	rsbne	sl, sl, fp
  405d96:	4451      	addne	r1, sl
  405d98:	f8ce b000 	streq.w	fp, [lr]
  405d9c:	6019      	strne	r1, [r3, #0]
  405d9e:	f01b 0107 	ands.w	r1, fp, #7
  405da2:	f000 8117 	beq.w	405fd4 <_malloc_r+0x4a4>
  405da6:	f1c1 0008 	rsb	r0, r1, #8
  405daa:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  405dae:	4483      	add	fp, r0
  405db0:	3108      	adds	r1, #8
  405db2:	445a      	add	r2, fp
  405db4:	f3c2 020b 	ubfx	r2, r2, #0, #12
  405db8:	ebc2 0901 	rsb	r9, r2, r1
  405dbc:	4649      	mov	r1, r9
  405dbe:	4630      	mov	r0, r6
  405dc0:	9301      	str	r3, [sp, #4]
  405dc2:	f000 ffbd 	bl	406d40 <_sbrk_r>
  405dc6:	1c43      	adds	r3, r0, #1
  405dc8:	9b01      	ldr	r3, [sp, #4]
  405dca:	f000 813f 	beq.w	40604c <_malloc_r+0x51c>
  405dce:	ebcb 0200 	rsb	r2, fp, r0
  405dd2:	444a      	add	r2, r9
  405dd4:	f042 0201 	orr.w	r2, r2, #1
  405dd8:	6819      	ldr	r1, [r3, #0]
  405dda:	f8c7 b008 	str.w	fp, [r7, #8]
  405dde:	4449      	add	r1, r9
  405de0:	42bc      	cmp	r4, r7
  405de2:	f8cb 2004 	str.w	r2, [fp, #4]
  405de6:	6019      	str	r1, [r3, #0]
  405de8:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 405e90 <_malloc_r+0x360>
  405dec:	d016      	beq.n	405e1c <_malloc_r+0x2ec>
  405dee:	f1b8 0f0f 	cmp.w	r8, #15
  405df2:	f240 80fd 	bls.w	405ff0 <_malloc_r+0x4c0>
  405df6:	6862      	ldr	r2, [r4, #4]
  405df8:	f1a8 030c 	sub.w	r3, r8, #12
  405dfc:	f023 0307 	bic.w	r3, r3, #7
  405e00:	18e0      	adds	r0, r4, r3
  405e02:	f002 0201 	and.w	r2, r2, #1
  405e06:	f04f 0e05 	mov.w	lr, #5
  405e0a:	431a      	orrs	r2, r3
  405e0c:	2b0f      	cmp	r3, #15
  405e0e:	6062      	str	r2, [r4, #4]
  405e10:	f8c0 e004 	str.w	lr, [r0, #4]
  405e14:	f8c0 e008 	str.w	lr, [r0, #8]
  405e18:	f200 811c 	bhi.w	406054 <_malloc_r+0x524>
  405e1c:	4b1d      	ldr	r3, [pc, #116]	; (405e94 <_malloc_r+0x364>)
  405e1e:	68bc      	ldr	r4, [r7, #8]
  405e20:	681a      	ldr	r2, [r3, #0]
  405e22:	4291      	cmp	r1, r2
  405e24:	bf88      	it	hi
  405e26:	6019      	strhi	r1, [r3, #0]
  405e28:	4b1b      	ldr	r3, [pc, #108]	; (405e98 <_malloc_r+0x368>)
  405e2a:	681a      	ldr	r2, [r3, #0]
  405e2c:	4291      	cmp	r1, r2
  405e2e:	6862      	ldr	r2, [r4, #4]
  405e30:	bf88      	it	hi
  405e32:	6019      	strhi	r1, [r3, #0]
  405e34:	f022 0203 	bic.w	r2, r2, #3
  405e38:	4295      	cmp	r5, r2
  405e3a:	eba2 0305 	sub.w	r3, r2, r5
  405e3e:	d801      	bhi.n	405e44 <_malloc_r+0x314>
  405e40:	2b0f      	cmp	r3, #15
  405e42:	dc04      	bgt.n	405e4e <_malloc_r+0x31e>
  405e44:	4630      	mov	r0, r6
  405e46:	f000 fa7b 	bl	406340 <__malloc_unlock>
  405e4a:	2400      	movs	r4, #0
  405e4c:	e738      	b.n	405cc0 <_malloc_r+0x190>
  405e4e:	1962      	adds	r2, r4, r5
  405e50:	f043 0301 	orr.w	r3, r3, #1
  405e54:	f045 0501 	orr.w	r5, r5, #1
  405e58:	6065      	str	r5, [r4, #4]
  405e5a:	4630      	mov	r0, r6
  405e5c:	60ba      	str	r2, [r7, #8]
  405e5e:	6053      	str	r3, [r2, #4]
  405e60:	f000 fa6e 	bl	406340 <__malloc_unlock>
  405e64:	3408      	adds	r4, #8
  405e66:	4620      	mov	r0, r4
  405e68:	b003      	add	sp, #12
  405e6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405e6e:	2b14      	cmp	r3, #20
  405e70:	d971      	bls.n	405f56 <_malloc_r+0x426>
  405e72:	2b54      	cmp	r3, #84	; 0x54
  405e74:	f200 80a4 	bhi.w	405fc0 <_malloc_r+0x490>
  405e78:	0b28      	lsrs	r0, r5, #12
  405e7a:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
  405e7e:	ea4f 034e 	mov.w	r3, lr, lsl #1
  405e82:	306e      	adds	r0, #110	; 0x6e
  405e84:	e676      	b.n	405b74 <_malloc_r+0x44>
  405e86:	bf00      	nop
  405e88:	20000498 	.word	0x20000498
  405e8c:	20000d10 	.word	0x20000d10
  405e90:	20000d14 	.word	0x20000d14
  405e94:	20000d0c 	.word	0x20000d0c
  405e98:	20000d08 	.word	0x20000d08
  405e9c:	200008a4 	.word	0x200008a4
  405ea0:	0a5a      	lsrs	r2, r3, #9
  405ea2:	2a04      	cmp	r2, #4
  405ea4:	d95e      	bls.n	405f64 <_malloc_r+0x434>
  405ea6:	2a14      	cmp	r2, #20
  405ea8:	f200 80b3 	bhi.w	406012 <_malloc_r+0x4e2>
  405eac:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  405eb0:	0049      	lsls	r1, r1, #1
  405eb2:	325b      	adds	r2, #91	; 0x5b
  405eb4:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
  405eb8:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
  405ebc:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 40609c <_malloc_r+0x56c>
  405ec0:	f1ac 0c08 	sub.w	ip, ip, #8
  405ec4:	458c      	cmp	ip, r1
  405ec6:	f000 8088 	beq.w	405fda <_malloc_r+0x4aa>
  405eca:	684a      	ldr	r2, [r1, #4]
  405ecc:	f022 0203 	bic.w	r2, r2, #3
  405ed0:	4293      	cmp	r3, r2
  405ed2:	d202      	bcs.n	405eda <_malloc_r+0x3aa>
  405ed4:	6889      	ldr	r1, [r1, #8]
  405ed6:	458c      	cmp	ip, r1
  405ed8:	d1f7      	bne.n	405eca <_malloc_r+0x39a>
  405eda:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  405ede:	687a      	ldr	r2, [r7, #4]
  405ee0:	f8c4 c00c 	str.w	ip, [r4, #12]
  405ee4:	60a1      	str	r1, [r4, #8]
  405ee6:	f8cc 4008 	str.w	r4, [ip, #8]
  405eea:	60cc      	str	r4, [r1, #12]
  405eec:	e688      	b.n	405c00 <_malloc_r+0xd0>
  405eee:	1963      	adds	r3, r4, r5
  405ef0:	f042 0701 	orr.w	r7, r2, #1
  405ef4:	f045 0501 	orr.w	r5, r5, #1
  405ef8:	6065      	str	r5, [r4, #4]
  405efa:	4630      	mov	r0, r6
  405efc:	614b      	str	r3, [r1, #20]
  405efe:	610b      	str	r3, [r1, #16]
  405f00:	f8c3 e00c 	str.w	lr, [r3, #12]
  405f04:	f8c3 e008 	str.w	lr, [r3, #8]
  405f08:	605f      	str	r7, [r3, #4]
  405f0a:	509a      	str	r2, [r3, r2]
  405f0c:	3408      	adds	r4, #8
  405f0e:	f000 fa17 	bl	406340 <__malloc_unlock>
  405f12:	e6d5      	b.n	405cc0 <_malloc_r+0x190>
  405f14:	684a      	ldr	r2, [r1, #4]
  405f16:	e673      	b.n	405c00 <_malloc_r+0xd0>
  405f18:	f108 0801 	add.w	r8, r8, #1
  405f1c:	f018 0f03 	tst.w	r8, #3
  405f20:	f10c 0c08 	add.w	ip, ip, #8
  405f24:	f47f ae7f 	bne.w	405c26 <_malloc_r+0xf6>
  405f28:	e030      	b.n	405f8c <_malloc_r+0x45c>
  405f2a:	68dc      	ldr	r4, [r3, #12]
  405f2c:	42a3      	cmp	r3, r4
  405f2e:	bf08      	it	eq
  405f30:	3002      	addeq	r0, #2
  405f32:	f43f ae35 	beq.w	405ba0 <_malloc_r+0x70>
  405f36:	e6b3      	b.n	405ca0 <_malloc_r+0x170>
  405f38:	440b      	add	r3, r1
  405f3a:	460c      	mov	r4, r1
  405f3c:	685a      	ldr	r2, [r3, #4]
  405f3e:	68c9      	ldr	r1, [r1, #12]
  405f40:	f854 5f08 	ldr.w	r5, [r4, #8]!
  405f44:	f042 0201 	orr.w	r2, r2, #1
  405f48:	605a      	str	r2, [r3, #4]
  405f4a:	4630      	mov	r0, r6
  405f4c:	60e9      	str	r1, [r5, #12]
  405f4e:	608d      	str	r5, [r1, #8]
  405f50:	f000 f9f6 	bl	406340 <__malloc_unlock>
  405f54:	e6b4      	b.n	405cc0 <_malloc_r+0x190>
  405f56:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
  405f5a:	f103 005b 	add.w	r0, r3, #91	; 0x5b
  405f5e:	ea4f 034e 	mov.w	r3, lr, lsl #1
  405f62:	e607      	b.n	405b74 <_malloc_r+0x44>
  405f64:	099a      	lsrs	r2, r3, #6
  405f66:	f102 0139 	add.w	r1, r2, #57	; 0x39
  405f6a:	0049      	lsls	r1, r1, #1
  405f6c:	3238      	adds	r2, #56	; 0x38
  405f6e:	e7a1      	b.n	405eb4 <_malloc_r+0x384>
  405f70:	42bc      	cmp	r4, r7
  405f72:	4b4a      	ldr	r3, [pc, #296]	; (40609c <_malloc_r+0x56c>)
  405f74:	f43f af00 	beq.w	405d78 <_malloc_r+0x248>
  405f78:	689c      	ldr	r4, [r3, #8]
  405f7a:	6862      	ldr	r2, [r4, #4]
  405f7c:	f022 0203 	bic.w	r2, r2, #3
  405f80:	e75a      	b.n	405e38 <_malloc_r+0x308>
  405f82:	f859 3908 	ldr.w	r3, [r9], #-8
  405f86:	4599      	cmp	r9, r3
  405f88:	f040 8082 	bne.w	406090 <_malloc_r+0x560>
  405f8c:	f010 0f03 	tst.w	r0, #3
  405f90:	f100 30ff 	add.w	r0, r0, #4294967295
  405f94:	d1f5      	bne.n	405f82 <_malloc_r+0x452>
  405f96:	687b      	ldr	r3, [r7, #4]
  405f98:	ea23 0304 	bic.w	r3, r3, r4
  405f9c:	607b      	str	r3, [r7, #4]
  405f9e:	0064      	lsls	r4, r4, #1
  405fa0:	429c      	cmp	r4, r3
  405fa2:	f63f aebd 	bhi.w	405d20 <_malloc_r+0x1f0>
  405fa6:	2c00      	cmp	r4, #0
  405fa8:	f43f aeba 	beq.w	405d20 <_malloc_r+0x1f0>
  405fac:	421c      	tst	r4, r3
  405fae:	4640      	mov	r0, r8
  405fb0:	f47f ae35 	bne.w	405c1e <_malloc_r+0xee>
  405fb4:	0064      	lsls	r4, r4, #1
  405fb6:	421c      	tst	r4, r3
  405fb8:	f100 0004 	add.w	r0, r0, #4
  405fbc:	d0fa      	beq.n	405fb4 <_malloc_r+0x484>
  405fbe:	e62e      	b.n	405c1e <_malloc_r+0xee>
  405fc0:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  405fc4:	d818      	bhi.n	405ff8 <_malloc_r+0x4c8>
  405fc6:	0be8      	lsrs	r0, r5, #15
  405fc8:	f100 0e78 	add.w	lr, r0, #120	; 0x78
  405fcc:	ea4f 034e 	mov.w	r3, lr, lsl #1
  405fd0:	3077      	adds	r0, #119	; 0x77
  405fd2:	e5cf      	b.n	405b74 <_malloc_r+0x44>
  405fd4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  405fd8:	e6eb      	b.n	405db2 <_malloc_r+0x282>
  405fda:	2101      	movs	r1, #1
  405fdc:	f8d8 3004 	ldr.w	r3, [r8, #4]
  405fe0:	1092      	asrs	r2, r2, #2
  405fe2:	fa01 f202 	lsl.w	r2, r1, r2
  405fe6:	431a      	orrs	r2, r3
  405fe8:	f8c8 2004 	str.w	r2, [r8, #4]
  405fec:	4661      	mov	r1, ip
  405fee:	e777      	b.n	405ee0 <_malloc_r+0x3b0>
  405ff0:	2301      	movs	r3, #1
  405ff2:	f8cb 3004 	str.w	r3, [fp, #4]
  405ff6:	e725      	b.n	405e44 <_malloc_r+0x314>
  405ff8:	f240 5254 	movw	r2, #1364	; 0x554
  405ffc:	4293      	cmp	r3, r2
  405ffe:	d820      	bhi.n	406042 <_malloc_r+0x512>
  406000:	0ca8      	lsrs	r0, r5, #18
  406002:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
  406006:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40600a:	307c      	adds	r0, #124	; 0x7c
  40600c:	e5b2      	b.n	405b74 <_malloc_r+0x44>
  40600e:	3210      	adds	r2, #16
  406010:	e6a4      	b.n	405d5c <_malloc_r+0x22c>
  406012:	2a54      	cmp	r2, #84	; 0x54
  406014:	d826      	bhi.n	406064 <_malloc_r+0x534>
  406016:	0b1a      	lsrs	r2, r3, #12
  406018:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40601c:	0049      	lsls	r1, r1, #1
  40601e:	326e      	adds	r2, #110	; 0x6e
  406020:	e748      	b.n	405eb4 <_malloc_r+0x384>
  406022:	68bc      	ldr	r4, [r7, #8]
  406024:	6862      	ldr	r2, [r4, #4]
  406026:	f022 0203 	bic.w	r2, r2, #3
  40602a:	e705      	b.n	405e38 <_malloc_r+0x308>
  40602c:	f3ca 000b 	ubfx	r0, sl, #0, #12
  406030:	2800      	cmp	r0, #0
  406032:	f47f aea8 	bne.w	405d86 <_malloc_r+0x256>
  406036:	4442      	add	r2, r8
  406038:	68bb      	ldr	r3, [r7, #8]
  40603a:	f042 0201 	orr.w	r2, r2, #1
  40603e:	605a      	str	r2, [r3, #4]
  406040:	e6ec      	b.n	405e1c <_malloc_r+0x2ec>
  406042:	23fe      	movs	r3, #254	; 0xfe
  406044:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
  406048:	207e      	movs	r0, #126	; 0x7e
  40604a:	e593      	b.n	405b74 <_malloc_r+0x44>
  40604c:	2201      	movs	r2, #1
  40604e:	f04f 0900 	mov.w	r9, #0
  406052:	e6c1      	b.n	405dd8 <_malloc_r+0x2a8>
  406054:	f104 0108 	add.w	r1, r4, #8
  406058:	4630      	mov	r0, r6
  40605a:	f7ff fa53 	bl	405504 <_free_r>
  40605e:	f8d9 1000 	ldr.w	r1, [r9]
  406062:	e6db      	b.n	405e1c <_malloc_r+0x2ec>
  406064:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  406068:	d805      	bhi.n	406076 <_malloc_r+0x546>
  40606a:	0bda      	lsrs	r2, r3, #15
  40606c:	f102 0178 	add.w	r1, r2, #120	; 0x78
  406070:	0049      	lsls	r1, r1, #1
  406072:	3277      	adds	r2, #119	; 0x77
  406074:	e71e      	b.n	405eb4 <_malloc_r+0x384>
  406076:	f240 5154 	movw	r1, #1364	; 0x554
  40607a:	428a      	cmp	r2, r1
  40607c:	d805      	bhi.n	40608a <_malloc_r+0x55a>
  40607e:	0c9a      	lsrs	r2, r3, #18
  406080:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  406084:	0049      	lsls	r1, r1, #1
  406086:	327c      	adds	r2, #124	; 0x7c
  406088:	e714      	b.n	405eb4 <_malloc_r+0x384>
  40608a:	21fe      	movs	r1, #254	; 0xfe
  40608c:	227e      	movs	r2, #126	; 0x7e
  40608e:	e711      	b.n	405eb4 <_malloc_r+0x384>
  406090:	687b      	ldr	r3, [r7, #4]
  406092:	e784      	b.n	405f9e <_malloc_r+0x46e>
  406094:	08e8      	lsrs	r0, r5, #3
  406096:	1c43      	adds	r3, r0, #1
  406098:	005b      	lsls	r3, r3, #1
  40609a:	e5f8      	b.n	405c8e <_malloc_r+0x15e>
  40609c:	20000498 	.word	0x20000498

004060a0 <memchr>:
  4060a0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4060a4:	2a10      	cmp	r2, #16
  4060a6:	db2b      	blt.n	406100 <memchr+0x60>
  4060a8:	f010 0f07 	tst.w	r0, #7
  4060ac:	d008      	beq.n	4060c0 <memchr+0x20>
  4060ae:	f810 3b01 	ldrb.w	r3, [r0], #1
  4060b2:	3a01      	subs	r2, #1
  4060b4:	428b      	cmp	r3, r1
  4060b6:	d02d      	beq.n	406114 <memchr+0x74>
  4060b8:	f010 0f07 	tst.w	r0, #7
  4060bc:	b342      	cbz	r2, 406110 <memchr+0x70>
  4060be:	d1f6      	bne.n	4060ae <memchr+0xe>
  4060c0:	b4f0      	push	{r4, r5, r6, r7}
  4060c2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4060c6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4060ca:	f022 0407 	bic.w	r4, r2, #7
  4060ce:	f07f 0700 	mvns.w	r7, #0
  4060d2:	2300      	movs	r3, #0
  4060d4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4060d8:	3c08      	subs	r4, #8
  4060da:	ea85 0501 	eor.w	r5, r5, r1
  4060de:	ea86 0601 	eor.w	r6, r6, r1
  4060e2:	fa85 f547 	uadd8	r5, r5, r7
  4060e6:	faa3 f587 	sel	r5, r3, r7
  4060ea:	fa86 f647 	uadd8	r6, r6, r7
  4060ee:	faa5 f687 	sel	r6, r5, r7
  4060f2:	b98e      	cbnz	r6, 406118 <memchr+0x78>
  4060f4:	d1ee      	bne.n	4060d4 <memchr+0x34>
  4060f6:	bcf0      	pop	{r4, r5, r6, r7}
  4060f8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4060fc:	f002 0207 	and.w	r2, r2, #7
  406100:	b132      	cbz	r2, 406110 <memchr+0x70>
  406102:	f810 3b01 	ldrb.w	r3, [r0], #1
  406106:	3a01      	subs	r2, #1
  406108:	ea83 0301 	eor.w	r3, r3, r1
  40610c:	b113      	cbz	r3, 406114 <memchr+0x74>
  40610e:	d1f8      	bne.n	406102 <memchr+0x62>
  406110:	2000      	movs	r0, #0
  406112:	4770      	bx	lr
  406114:	3801      	subs	r0, #1
  406116:	4770      	bx	lr
  406118:	2d00      	cmp	r5, #0
  40611a:	bf06      	itte	eq
  40611c:	4635      	moveq	r5, r6
  40611e:	3803      	subeq	r0, #3
  406120:	3807      	subne	r0, #7
  406122:	f015 0f01 	tst.w	r5, #1
  406126:	d107      	bne.n	406138 <memchr+0x98>
  406128:	3001      	adds	r0, #1
  40612a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40612e:	bf02      	ittt	eq
  406130:	3001      	addeq	r0, #1
  406132:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  406136:	3001      	addeq	r0, #1
  406138:	bcf0      	pop	{r4, r5, r6, r7}
  40613a:	3801      	subs	r0, #1
  40613c:	4770      	bx	lr
  40613e:	bf00      	nop

00406140 <memcpy>:
  406140:	4684      	mov	ip, r0
  406142:	ea41 0300 	orr.w	r3, r1, r0
  406146:	f013 0303 	ands.w	r3, r3, #3
  40614a:	d16d      	bne.n	406228 <memcpy+0xe8>
  40614c:	3a40      	subs	r2, #64	; 0x40
  40614e:	d341      	bcc.n	4061d4 <memcpy+0x94>
  406150:	f851 3b04 	ldr.w	r3, [r1], #4
  406154:	f840 3b04 	str.w	r3, [r0], #4
  406158:	f851 3b04 	ldr.w	r3, [r1], #4
  40615c:	f840 3b04 	str.w	r3, [r0], #4
  406160:	f851 3b04 	ldr.w	r3, [r1], #4
  406164:	f840 3b04 	str.w	r3, [r0], #4
  406168:	f851 3b04 	ldr.w	r3, [r1], #4
  40616c:	f840 3b04 	str.w	r3, [r0], #4
  406170:	f851 3b04 	ldr.w	r3, [r1], #4
  406174:	f840 3b04 	str.w	r3, [r0], #4
  406178:	f851 3b04 	ldr.w	r3, [r1], #4
  40617c:	f840 3b04 	str.w	r3, [r0], #4
  406180:	f851 3b04 	ldr.w	r3, [r1], #4
  406184:	f840 3b04 	str.w	r3, [r0], #4
  406188:	f851 3b04 	ldr.w	r3, [r1], #4
  40618c:	f840 3b04 	str.w	r3, [r0], #4
  406190:	f851 3b04 	ldr.w	r3, [r1], #4
  406194:	f840 3b04 	str.w	r3, [r0], #4
  406198:	f851 3b04 	ldr.w	r3, [r1], #4
  40619c:	f840 3b04 	str.w	r3, [r0], #4
  4061a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4061a4:	f840 3b04 	str.w	r3, [r0], #4
  4061a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4061ac:	f840 3b04 	str.w	r3, [r0], #4
  4061b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4061b4:	f840 3b04 	str.w	r3, [r0], #4
  4061b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4061bc:	f840 3b04 	str.w	r3, [r0], #4
  4061c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4061c4:	f840 3b04 	str.w	r3, [r0], #4
  4061c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4061cc:	f840 3b04 	str.w	r3, [r0], #4
  4061d0:	3a40      	subs	r2, #64	; 0x40
  4061d2:	d2bd      	bcs.n	406150 <memcpy+0x10>
  4061d4:	3230      	adds	r2, #48	; 0x30
  4061d6:	d311      	bcc.n	4061fc <memcpy+0xbc>
  4061d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4061dc:	f840 3b04 	str.w	r3, [r0], #4
  4061e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4061e4:	f840 3b04 	str.w	r3, [r0], #4
  4061e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4061ec:	f840 3b04 	str.w	r3, [r0], #4
  4061f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4061f4:	f840 3b04 	str.w	r3, [r0], #4
  4061f8:	3a10      	subs	r2, #16
  4061fa:	d2ed      	bcs.n	4061d8 <memcpy+0x98>
  4061fc:	320c      	adds	r2, #12
  4061fe:	d305      	bcc.n	40620c <memcpy+0xcc>
  406200:	f851 3b04 	ldr.w	r3, [r1], #4
  406204:	f840 3b04 	str.w	r3, [r0], #4
  406208:	3a04      	subs	r2, #4
  40620a:	d2f9      	bcs.n	406200 <memcpy+0xc0>
  40620c:	3204      	adds	r2, #4
  40620e:	d008      	beq.n	406222 <memcpy+0xe2>
  406210:	07d2      	lsls	r2, r2, #31
  406212:	bf1c      	itt	ne
  406214:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406218:	f800 3b01 	strbne.w	r3, [r0], #1
  40621c:	d301      	bcc.n	406222 <memcpy+0xe2>
  40621e:	880b      	ldrh	r3, [r1, #0]
  406220:	8003      	strh	r3, [r0, #0]
  406222:	4660      	mov	r0, ip
  406224:	4770      	bx	lr
  406226:	bf00      	nop
  406228:	2a08      	cmp	r2, #8
  40622a:	d313      	bcc.n	406254 <memcpy+0x114>
  40622c:	078b      	lsls	r3, r1, #30
  40622e:	d08d      	beq.n	40614c <memcpy+0xc>
  406230:	f010 0303 	ands.w	r3, r0, #3
  406234:	d08a      	beq.n	40614c <memcpy+0xc>
  406236:	f1c3 0304 	rsb	r3, r3, #4
  40623a:	1ad2      	subs	r2, r2, r3
  40623c:	07db      	lsls	r3, r3, #31
  40623e:	bf1c      	itt	ne
  406240:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406244:	f800 3b01 	strbne.w	r3, [r0], #1
  406248:	d380      	bcc.n	40614c <memcpy+0xc>
  40624a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40624e:	f820 3b02 	strh.w	r3, [r0], #2
  406252:	e77b      	b.n	40614c <memcpy+0xc>
  406254:	3a04      	subs	r2, #4
  406256:	d3d9      	bcc.n	40620c <memcpy+0xcc>
  406258:	3a01      	subs	r2, #1
  40625a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40625e:	f800 3b01 	strb.w	r3, [r0], #1
  406262:	d2f9      	bcs.n	406258 <memcpy+0x118>
  406264:	780b      	ldrb	r3, [r1, #0]
  406266:	7003      	strb	r3, [r0, #0]
  406268:	784b      	ldrb	r3, [r1, #1]
  40626a:	7043      	strb	r3, [r0, #1]
  40626c:	788b      	ldrb	r3, [r1, #2]
  40626e:	7083      	strb	r3, [r0, #2]
  406270:	4660      	mov	r0, ip
  406272:	4770      	bx	lr

00406274 <memmove>:
  406274:	4288      	cmp	r0, r1
  406276:	b5f0      	push	{r4, r5, r6, r7, lr}
  406278:	d90d      	bls.n	406296 <memmove+0x22>
  40627a:	188b      	adds	r3, r1, r2
  40627c:	4298      	cmp	r0, r3
  40627e:	d20a      	bcs.n	406296 <memmove+0x22>
  406280:	1881      	adds	r1, r0, r2
  406282:	2a00      	cmp	r2, #0
  406284:	d051      	beq.n	40632a <memmove+0xb6>
  406286:	1a9a      	subs	r2, r3, r2
  406288:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40628c:	f801 4d01 	strb.w	r4, [r1, #-1]!
  406290:	4293      	cmp	r3, r2
  406292:	d1f9      	bne.n	406288 <memmove+0x14>
  406294:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406296:	2a0f      	cmp	r2, #15
  406298:	d948      	bls.n	40632c <memmove+0xb8>
  40629a:	ea41 0300 	orr.w	r3, r1, r0
  40629e:	079b      	lsls	r3, r3, #30
  4062a0:	d146      	bne.n	406330 <memmove+0xbc>
  4062a2:	f100 0410 	add.w	r4, r0, #16
  4062a6:	f101 0310 	add.w	r3, r1, #16
  4062aa:	4615      	mov	r5, r2
  4062ac:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4062b0:	f844 6c10 	str.w	r6, [r4, #-16]
  4062b4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4062b8:	f844 6c0c 	str.w	r6, [r4, #-12]
  4062bc:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4062c0:	f844 6c08 	str.w	r6, [r4, #-8]
  4062c4:	3d10      	subs	r5, #16
  4062c6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4062ca:	f844 6c04 	str.w	r6, [r4, #-4]
  4062ce:	2d0f      	cmp	r5, #15
  4062d0:	f103 0310 	add.w	r3, r3, #16
  4062d4:	f104 0410 	add.w	r4, r4, #16
  4062d8:	d8e8      	bhi.n	4062ac <memmove+0x38>
  4062da:	f1a2 0310 	sub.w	r3, r2, #16
  4062de:	f023 030f 	bic.w	r3, r3, #15
  4062e2:	f002 0e0f 	and.w	lr, r2, #15
  4062e6:	3310      	adds	r3, #16
  4062e8:	f1be 0f03 	cmp.w	lr, #3
  4062ec:	4419      	add	r1, r3
  4062ee:	4403      	add	r3, r0
  4062f0:	d921      	bls.n	406336 <memmove+0xc2>
  4062f2:	1f1e      	subs	r6, r3, #4
  4062f4:	460d      	mov	r5, r1
  4062f6:	4674      	mov	r4, lr
  4062f8:	3c04      	subs	r4, #4
  4062fa:	f855 7b04 	ldr.w	r7, [r5], #4
  4062fe:	f846 7f04 	str.w	r7, [r6, #4]!
  406302:	2c03      	cmp	r4, #3
  406304:	d8f8      	bhi.n	4062f8 <memmove+0x84>
  406306:	f1ae 0404 	sub.w	r4, lr, #4
  40630a:	f024 0403 	bic.w	r4, r4, #3
  40630e:	3404      	adds	r4, #4
  406310:	4423      	add	r3, r4
  406312:	4421      	add	r1, r4
  406314:	f002 0203 	and.w	r2, r2, #3
  406318:	b162      	cbz	r2, 406334 <memmove+0xc0>
  40631a:	3b01      	subs	r3, #1
  40631c:	440a      	add	r2, r1
  40631e:	f811 4b01 	ldrb.w	r4, [r1], #1
  406322:	f803 4f01 	strb.w	r4, [r3, #1]!
  406326:	428a      	cmp	r2, r1
  406328:	d1f9      	bne.n	40631e <memmove+0xaa>
  40632a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40632c:	4603      	mov	r3, r0
  40632e:	e7f3      	b.n	406318 <memmove+0xa4>
  406330:	4603      	mov	r3, r0
  406332:	e7f2      	b.n	40631a <memmove+0xa6>
  406334:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406336:	4672      	mov	r2, lr
  406338:	e7ee      	b.n	406318 <memmove+0xa4>
  40633a:	bf00      	nop

0040633c <__malloc_lock>:
  40633c:	4770      	bx	lr
  40633e:	bf00      	nop

00406340 <__malloc_unlock>:
  406340:	4770      	bx	lr
  406342:	bf00      	nop

00406344 <_Balloc>:
  406344:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  406346:	b570      	push	{r4, r5, r6, lr}
  406348:	4605      	mov	r5, r0
  40634a:	460c      	mov	r4, r1
  40634c:	b14b      	cbz	r3, 406362 <_Balloc+0x1e>
  40634e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  406352:	b180      	cbz	r0, 406376 <_Balloc+0x32>
  406354:	6802      	ldr	r2, [r0, #0]
  406356:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  40635a:	2300      	movs	r3, #0
  40635c:	6103      	str	r3, [r0, #16]
  40635e:	60c3      	str	r3, [r0, #12]
  406360:	bd70      	pop	{r4, r5, r6, pc}
  406362:	2221      	movs	r2, #33	; 0x21
  406364:	2104      	movs	r1, #4
  406366:	f000 feb7 	bl	4070d8 <_calloc_r>
  40636a:	64e8      	str	r0, [r5, #76]	; 0x4c
  40636c:	4603      	mov	r3, r0
  40636e:	2800      	cmp	r0, #0
  406370:	d1ed      	bne.n	40634e <_Balloc+0xa>
  406372:	2000      	movs	r0, #0
  406374:	bd70      	pop	{r4, r5, r6, pc}
  406376:	2101      	movs	r1, #1
  406378:	fa01 f604 	lsl.w	r6, r1, r4
  40637c:	1d72      	adds	r2, r6, #5
  40637e:	4628      	mov	r0, r5
  406380:	0092      	lsls	r2, r2, #2
  406382:	f000 fea9 	bl	4070d8 <_calloc_r>
  406386:	2800      	cmp	r0, #0
  406388:	d0f3      	beq.n	406372 <_Balloc+0x2e>
  40638a:	6044      	str	r4, [r0, #4]
  40638c:	6086      	str	r6, [r0, #8]
  40638e:	e7e4      	b.n	40635a <_Balloc+0x16>

00406390 <_Bfree>:
  406390:	b131      	cbz	r1, 4063a0 <_Bfree+0x10>
  406392:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  406394:	684a      	ldr	r2, [r1, #4]
  406396:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40639a:	6008      	str	r0, [r1, #0]
  40639c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4063a0:	4770      	bx	lr
  4063a2:	bf00      	nop

004063a4 <__multadd>:
  4063a4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4063a6:	690c      	ldr	r4, [r1, #16]
  4063a8:	b083      	sub	sp, #12
  4063aa:	460d      	mov	r5, r1
  4063ac:	4606      	mov	r6, r0
  4063ae:	f101 0e14 	add.w	lr, r1, #20
  4063b2:	2700      	movs	r7, #0
  4063b4:	f8de 0000 	ldr.w	r0, [lr]
  4063b8:	b281      	uxth	r1, r0
  4063ba:	fb02 3101 	mla	r1, r2, r1, r3
  4063be:	0c0b      	lsrs	r3, r1, #16
  4063c0:	0c00      	lsrs	r0, r0, #16
  4063c2:	fb02 3300 	mla	r3, r2, r0, r3
  4063c6:	b289      	uxth	r1, r1
  4063c8:	3701      	adds	r7, #1
  4063ca:	eb01 4103 	add.w	r1, r1, r3, lsl #16
  4063ce:	42bc      	cmp	r4, r7
  4063d0:	f84e 1b04 	str.w	r1, [lr], #4
  4063d4:	ea4f 4313 	mov.w	r3, r3, lsr #16
  4063d8:	dcec      	bgt.n	4063b4 <__multadd+0x10>
  4063da:	b13b      	cbz	r3, 4063ec <__multadd+0x48>
  4063dc:	68aa      	ldr	r2, [r5, #8]
  4063de:	4294      	cmp	r4, r2
  4063e0:	da07      	bge.n	4063f2 <__multadd+0x4e>
  4063e2:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  4063e6:	3401      	adds	r4, #1
  4063e8:	6153      	str	r3, [r2, #20]
  4063ea:	612c      	str	r4, [r5, #16]
  4063ec:	4628      	mov	r0, r5
  4063ee:	b003      	add	sp, #12
  4063f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4063f2:	6869      	ldr	r1, [r5, #4]
  4063f4:	9301      	str	r3, [sp, #4]
  4063f6:	3101      	adds	r1, #1
  4063f8:	4630      	mov	r0, r6
  4063fa:	f7ff ffa3 	bl	406344 <_Balloc>
  4063fe:	692a      	ldr	r2, [r5, #16]
  406400:	3202      	adds	r2, #2
  406402:	f105 010c 	add.w	r1, r5, #12
  406406:	4607      	mov	r7, r0
  406408:	0092      	lsls	r2, r2, #2
  40640a:	300c      	adds	r0, #12
  40640c:	f7ff fe98 	bl	406140 <memcpy>
  406410:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  406412:	6869      	ldr	r1, [r5, #4]
  406414:	9b01      	ldr	r3, [sp, #4]
  406416:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  40641a:	6028      	str	r0, [r5, #0]
  40641c:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  406420:	463d      	mov	r5, r7
  406422:	e7de      	b.n	4063e2 <__multadd+0x3e>

00406424 <__hi0bits>:
  406424:	0c03      	lsrs	r3, r0, #16
  406426:	041b      	lsls	r3, r3, #16
  406428:	b9b3      	cbnz	r3, 406458 <__hi0bits+0x34>
  40642a:	0400      	lsls	r0, r0, #16
  40642c:	2310      	movs	r3, #16
  40642e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  406432:	bf04      	itt	eq
  406434:	0200      	lsleq	r0, r0, #8
  406436:	3308      	addeq	r3, #8
  406438:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  40643c:	bf04      	itt	eq
  40643e:	0100      	lsleq	r0, r0, #4
  406440:	3304      	addeq	r3, #4
  406442:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  406446:	bf04      	itt	eq
  406448:	0080      	lsleq	r0, r0, #2
  40644a:	3302      	addeq	r3, #2
  40644c:	2800      	cmp	r0, #0
  40644e:	db07      	blt.n	406460 <__hi0bits+0x3c>
  406450:	0042      	lsls	r2, r0, #1
  406452:	d403      	bmi.n	40645c <__hi0bits+0x38>
  406454:	2020      	movs	r0, #32
  406456:	4770      	bx	lr
  406458:	2300      	movs	r3, #0
  40645a:	e7e8      	b.n	40642e <__hi0bits+0xa>
  40645c:	1c58      	adds	r0, r3, #1
  40645e:	4770      	bx	lr
  406460:	4618      	mov	r0, r3
  406462:	4770      	bx	lr

00406464 <__lo0bits>:
  406464:	6803      	ldr	r3, [r0, #0]
  406466:	f013 0207 	ands.w	r2, r3, #7
  40646a:	d007      	beq.n	40647c <__lo0bits+0x18>
  40646c:	07d9      	lsls	r1, r3, #31
  40646e:	d420      	bmi.n	4064b2 <__lo0bits+0x4e>
  406470:	079a      	lsls	r2, r3, #30
  406472:	d420      	bmi.n	4064b6 <__lo0bits+0x52>
  406474:	089b      	lsrs	r3, r3, #2
  406476:	6003      	str	r3, [r0, #0]
  406478:	2002      	movs	r0, #2
  40647a:	4770      	bx	lr
  40647c:	b299      	uxth	r1, r3
  40647e:	b909      	cbnz	r1, 406484 <__lo0bits+0x20>
  406480:	0c1b      	lsrs	r3, r3, #16
  406482:	2210      	movs	r2, #16
  406484:	f013 0fff 	tst.w	r3, #255	; 0xff
  406488:	bf04      	itt	eq
  40648a:	0a1b      	lsreq	r3, r3, #8
  40648c:	3208      	addeq	r2, #8
  40648e:	0719      	lsls	r1, r3, #28
  406490:	bf04      	itt	eq
  406492:	091b      	lsreq	r3, r3, #4
  406494:	3204      	addeq	r2, #4
  406496:	0799      	lsls	r1, r3, #30
  406498:	bf04      	itt	eq
  40649a:	089b      	lsreq	r3, r3, #2
  40649c:	3202      	addeq	r2, #2
  40649e:	07d9      	lsls	r1, r3, #31
  4064a0:	d404      	bmi.n	4064ac <__lo0bits+0x48>
  4064a2:	085b      	lsrs	r3, r3, #1
  4064a4:	d101      	bne.n	4064aa <__lo0bits+0x46>
  4064a6:	2020      	movs	r0, #32
  4064a8:	4770      	bx	lr
  4064aa:	3201      	adds	r2, #1
  4064ac:	6003      	str	r3, [r0, #0]
  4064ae:	4610      	mov	r0, r2
  4064b0:	4770      	bx	lr
  4064b2:	2000      	movs	r0, #0
  4064b4:	4770      	bx	lr
  4064b6:	085b      	lsrs	r3, r3, #1
  4064b8:	6003      	str	r3, [r0, #0]
  4064ba:	2001      	movs	r0, #1
  4064bc:	4770      	bx	lr
  4064be:	bf00      	nop

004064c0 <__i2b>:
  4064c0:	b510      	push	{r4, lr}
  4064c2:	460c      	mov	r4, r1
  4064c4:	2101      	movs	r1, #1
  4064c6:	f7ff ff3d 	bl	406344 <_Balloc>
  4064ca:	2201      	movs	r2, #1
  4064cc:	6144      	str	r4, [r0, #20]
  4064ce:	6102      	str	r2, [r0, #16]
  4064d0:	bd10      	pop	{r4, pc}
  4064d2:	bf00      	nop

004064d4 <__multiply>:
  4064d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4064d8:	690d      	ldr	r5, [r1, #16]
  4064da:	6917      	ldr	r7, [r2, #16]
  4064dc:	42bd      	cmp	r5, r7
  4064de:	b083      	sub	sp, #12
  4064e0:	460c      	mov	r4, r1
  4064e2:	4616      	mov	r6, r2
  4064e4:	da04      	bge.n	4064f0 <__multiply+0x1c>
  4064e6:	462a      	mov	r2, r5
  4064e8:	4634      	mov	r4, r6
  4064ea:	463d      	mov	r5, r7
  4064ec:	460e      	mov	r6, r1
  4064ee:	4617      	mov	r7, r2
  4064f0:	68a3      	ldr	r3, [r4, #8]
  4064f2:	6861      	ldr	r1, [r4, #4]
  4064f4:	eb05 0807 	add.w	r8, r5, r7
  4064f8:	4598      	cmp	r8, r3
  4064fa:	bfc8      	it	gt
  4064fc:	3101      	addgt	r1, #1
  4064fe:	f7ff ff21 	bl	406344 <_Balloc>
  406502:	f100 0c14 	add.w	ip, r0, #20
  406506:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
  40650a:	45cc      	cmp	ip, r9
  40650c:	9000      	str	r0, [sp, #0]
  40650e:	d205      	bcs.n	40651c <__multiply+0x48>
  406510:	4663      	mov	r3, ip
  406512:	2100      	movs	r1, #0
  406514:	f843 1b04 	str.w	r1, [r3], #4
  406518:	4599      	cmp	r9, r3
  40651a:	d8fb      	bhi.n	406514 <__multiply+0x40>
  40651c:	f106 0214 	add.w	r2, r6, #20
  406520:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
  406524:	f104 0314 	add.w	r3, r4, #20
  406528:	4552      	cmp	r2, sl
  40652a:	eb03 0e85 	add.w	lr, r3, r5, lsl #2
  40652e:	d254      	bcs.n	4065da <__multiply+0x106>
  406530:	f8cd 9004 	str.w	r9, [sp, #4]
  406534:	4699      	mov	r9, r3
  406536:	f852 3b04 	ldr.w	r3, [r2], #4
  40653a:	fa1f fb83 	uxth.w	fp, r3
  40653e:	f1bb 0f00 	cmp.w	fp, #0
  406542:	d020      	beq.n	406586 <__multiply+0xb2>
  406544:	2000      	movs	r0, #0
  406546:	464f      	mov	r7, r9
  406548:	4666      	mov	r6, ip
  40654a:	4605      	mov	r5, r0
  40654c:	e000      	b.n	406550 <__multiply+0x7c>
  40654e:	461e      	mov	r6, r3
  406550:	f857 4b04 	ldr.w	r4, [r7], #4
  406554:	6830      	ldr	r0, [r6, #0]
  406556:	b2a1      	uxth	r1, r4
  406558:	b283      	uxth	r3, r0
  40655a:	fb0b 3101 	mla	r1, fp, r1, r3
  40655e:	0c24      	lsrs	r4, r4, #16
  406560:	0c00      	lsrs	r0, r0, #16
  406562:	194b      	adds	r3, r1, r5
  406564:	fb0b 0004 	mla	r0, fp, r4, r0
  406568:	eb00 4013 	add.w	r0, r0, r3, lsr #16
  40656c:	b299      	uxth	r1, r3
  40656e:	4633      	mov	r3, r6
  406570:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
  406574:	45be      	cmp	lr, r7
  406576:	ea4f 4510 	mov.w	r5, r0, lsr #16
  40657a:	f843 1b04 	str.w	r1, [r3], #4
  40657e:	d8e6      	bhi.n	40654e <__multiply+0x7a>
  406580:	6075      	str	r5, [r6, #4]
  406582:	f852 3c04 	ldr.w	r3, [r2, #-4]
  406586:	ea5f 4b13 	movs.w	fp, r3, lsr #16
  40658a:	d020      	beq.n	4065ce <__multiply+0xfa>
  40658c:	f8dc 3000 	ldr.w	r3, [ip]
  406590:	4667      	mov	r7, ip
  406592:	4618      	mov	r0, r3
  406594:	464d      	mov	r5, r9
  406596:	2100      	movs	r1, #0
  406598:	e000      	b.n	40659c <__multiply+0xc8>
  40659a:	4637      	mov	r7, r6
  40659c:	882c      	ldrh	r4, [r5, #0]
  40659e:	0c00      	lsrs	r0, r0, #16
  4065a0:	fb0b 0004 	mla	r0, fp, r4, r0
  4065a4:	4401      	add	r1, r0
  4065a6:	b29c      	uxth	r4, r3
  4065a8:	463e      	mov	r6, r7
  4065aa:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
  4065ae:	f846 3b04 	str.w	r3, [r6], #4
  4065b2:	6878      	ldr	r0, [r7, #4]
  4065b4:	f855 4b04 	ldr.w	r4, [r5], #4
  4065b8:	b283      	uxth	r3, r0
  4065ba:	0c24      	lsrs	r4, r4, #16
  4065bc:	fb0b 3404 	mla	r4, fp, r4, r3
  4065c0:	eb04 4311 	add.w	r3, r4, r1, lsr #16
  4065c4:	45ae      	cmp	lr, r5
  4065c6:	ea4f 4113 	mov.w	r1, r3, lsr #16
  4065ca:	d8e6      	bhi.n	40659a <__multiply+0xc6>
  4065cc:	607b      	str	r3, [r7, #4]
  4065ce:	4592      	cmp	sl, r2
  4065d0:	f10c 0c04 	add.w	ip, ip, #4
  4065d4:	d8af      	bhi.n	406536 <__multiply+0x62>
  4065d6:	f8dd 9004 	ldr.w	r9, [sp, #4]
  4065da:	f1b8 0f00 	cmp.w	r8, #0
  4065de:	dd0b      	ble.n	4065f8 <__multiply+0x124>
  4065e0:	f859 3c04 	ldr.w	r3, [r9, #-4]
  4065e4:	f1a9 0904 	sub.w	r9, r9, #4
  4065e8:	b11b      	cbz	r3, 4065f2 <__multiply+0x11e>
  4065ea:	e005      	b.n	4065f8 <__multiply+0x124>
  4065ec:	f859 3d04 	ldr.w	r3, [r9, #-4]!
  4065f0:	b913      	cbnz	r3, 4065f8 <__multiply+0x124>
  4065f2:	f1b8 0801 	subs.w	r8, r8, #1
  4065f6:	d1f9      	bne.n	4065ec <__multiply+0x118>
  4065f8:	9800      	ldr	r0, [sp, #0]
  4065fa:	f8c0 8010 	str.w	r8, [r0, #16]
  4065fe:	b003      	add	sp, #12
  406600:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00406604 <__pow5mult>:
  406604:	f012 0303 	ands.w	r3, r2, #3
  406608:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40660c:	4614      	mov	r4, r2
  40660e:	4607      	mov	r7, r0
  406610:	d12e      	bne.n	406670 <__pow5mult+0x6c>
  406612:	460e      	mov	r6, r1
  406614:	10a4      	asrs	r4, r4, #2
  406616:	d01c      	beq.n	406652 <__pow5mult+0x4e>
  406618:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  40661a:	b395      	cbz	r5, 406682 <__pow5mult+0x7e>
  40661c:	07e3      	lsls	r3, r4, #31
  40661e:	f04f 0800 	mov.w	r8, #0
  406622:	d406      	bmi.n	406632 <__pow5mult+0x2e>
  406624:	1064      	asrs	r4, r4, #1
  406626:	d014      	beq.n	406652 <__pow5mult+0x4e>
  406628:	6828      	ldr	r0, [r5, #0]
  40662a:	b1a8      	cbz	r0, 406658 <__pow5mult+0x54>
  40662c:	4605      	mov	r5, r0
  40662e:	07e3      	lsls	r3, r4, #31
  406630:	d5f8      	bpl.n	406624 <__pow5mult+0x20>
  406632:	462a      	mov	r2, r5
  406634:	4631      	mov	r1, r6
  406636:	4638      	mov	r0, r7
  406638:	f7ff ff4c 	bl	4064d4 <__multiply>
  40663c:	b1b6      	cbz	r6, 40666c <__pow5mult+0x68>
  40663e:	6872      	ldr	r2, [r6, #4]
  406640:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  406642:	1064      	asrs	r4, r4, #1
  406644:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  406648:	6031      	str	r1, [r6, #0]
  40664a:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40664e:	4606      	mov	r6, r0
  406650:	d1ea      	bne.n	406628 <__pow5mult+0x24>
  406652:	4630      	mov	r0, r6
  406654:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406658:	462a      	mov	r2, r5
  40665a:	4629      	mov	r1, r5
  40665c:	4638      	mov	r0, r7
  40665e:	f7ff ff39 	bl	4064d4 <__multiply>
  406662:	6028      	str	r0, [r5, #0]
  406664:	f8c0 8000 	str.w	r8, [r0]
  406668:	4605      	mov	r5, r0
  40666a:	e7e0      	b.n	40662e <__pow5mult+0x2a>
  40666c:	4606      	mov	r6, r0
  40666e:	e7d9      	b.n	406624 <__pow5mult+0x20>
  406670:	1e5a      	subs	r2, r3, #1
  406672:	4d0b      	ldr	r5, [pc, #44]	; (4066a0 <__pow5mult+0x9c>)
  406674:	2300      	movs	r3, #0
  406676:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  40667a:	f7ff fe93 	bl	4063a4 <__multadd>
  40667e:	4606      	mov	r6, r0
  406680:	e7c8      	b.n	406614 <__pow5mult+0x10>
  406682:	2101      	movs	r1, #1
  406684:	4638      	mov	r0, r7
  406686:	f7ff fe5d 	bl	406344 <_Balloc>
  40668a:	f240 2171 	movw	r1, #625	; 0x271
  40668e:	2201      	movs	r2, #1
  406690:	2300      	movs	r3, #0
  406692:	6141      	str	r1, [r0, #20]
  406694:	6102      	str	r2, [r0, #16]
  406696:	4605      	mov	r5, r0
  406698:	64b8      	str	r0, [r7, #72]	; 0x48
  40669a:	6003      	str	r3, [r0, #0]
  40669c:	e7be      	b.n	40661c <__pow5mult+0x18>
  40669e:	bf00      	nop
  4066a0:	00408818 	.word	0x00408818

004066a4 <__lshift>:
  4066a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4066a8:	4691      	mov	r9, r2
  4066aa:	690a      	ldr	r2, [r1, #16]
  4066ac:	688b      	ldr	r3, [r1, #8]
  4066ae:	ea4f 1469 	mov.w	r4, r9, asr #5
  4066b2:	eb04 0802 	add.w	r8, r4, r2
  4066b6:	f108 0501 	add.w	r5, r8, #1
  4066ba:	429d      	cmp	r5, r3
  4066bc:	460e      	mov	r6, r1
  4066be:	4682      	mov	sl, r0
  4066c0:	6849      	ldr	r1, [r1, #4]
  4066c2:	dd04      	ble.n	4066ce <__lshift+0x2a>
  4066c4:	005b      	lsls	r3, r3, #1
  4066c6:	429d      	cmp	r5, r3
  4066c8:	f101 0101 	add.w	r1, r1, #1
  4066cc:	dcfa      	bgt.n	4066c4 <__lshift+0x20>
  4066ce:	4650      	mov	r0, sl
  4066d0:	f7ff fe38 	bl	406344 <_Balloc>
  4066d4:	2c00      	cmp	r4, #0
  4066d6:	f100 0214 	add.w	r2, r0, #20
  4066da:	dd38      	ble.n	40674e <__lshift+0xaa>
  4066dc:	eb02 0384 	add.w	r3, r2, r4, lsl #2
  4066e0:	2100      	movs	r1, #0
  4066e2:	f842 1b04 	str.w	r1, [r2], #4
  4066e6:	4293      	cmp	r3, r2
  4066e8:	d1fb      	bne.n	4066e2 <__lshift+0x3e>
  4066ea:	6934      	ldr	r4, [r6, #16]
  4066ec:	f106 0114 	add.w	r1, r6, #20
  4066f0:	f019 091f 	ands.w	r9, r9, #31
  4066f4:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  4066f8:	d021      	beq.n	40673e <__lshift+0x9a>
  4066fa:	f1c9 0220 	rsb	r2, r9, #32
  4066fe:	2400      	movs	r4, #0
  406700:	680f      	ldr	r7, [r1, #0]
  406702:	fa07 fc09 	lsl.w	ip, r7, r9
  406706:	ea4c 0404 	orr.w	r4, ip, r4
  40670a:	469c      	mov	ip, r3
  40670c:	f843 4b04 	str.w	r4, [r3], #4
  406710:	f851 4b04 	ldr.w	r4, [r1], #4
  406714:	458e      	cmp	lr, r1
  406716:	fa24 f402 	lsr.w	r4, r4, r2
  40671a:	d8f1      	bhi.n	406700 <__lshift+0x5c>
  40671c:	f8cc 4004 	str.w	r4, [ip, #4]
  406720:	b10c      	cbz	r4, 406726 <__lshift+0x82>
  406722:	f108 0502 	add.w	r5, r8, #2
  406726:	f8da 304c 	ldr.w	r3, [sl, #76]	; 0x4c
  40672a:	6872      	ldr	r2, [r6, #4]
  40672c:	3d01      	subs	r5, #1
  40672e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  406732:	6105      	str	r5, [r0, #16]
  406734:	6031      	str	r1, [r6, #0]
  406736:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40673a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40673e:	3b04      	subs	r3, #4
  406740:	f851 2b04 	ldr.w	r2, [r1], #4
  406744:	f843 2f04 	str.w	r2, [r3, #4]!
  406748:	458e      	cmp	lr, r1
  40674a:	d8f9      	bhi.n	406740 <__lshift+0x9c>
  40674c:	e7eb      	b.n	406726 <__lshift+0x82>
  40674e:	4613      	mov	r3, r2
  406750:	e7cb      	b.n	4066ea <__lshift+0x46>
  406752:	bf00      	nop

00406754 <__mcmp>:
  406754:	6902      	ldr	r2, [r0, #16]
  406756:	690b      	ldr	r3, [r1, #16]
  406758:	1ad2      	subs	r2, r2, r3
  40675a:	d112      	bne.n	406782 <__mcmp+0x2e>
  40675c:	009b      	lsls	r3, r3, #2
  40675e:	3014      	adds	r0, #20
  406760:	3114      	adds	r1, #20
  406762:	4419      	add	r1, r3
  406764:	b410      	push	{r4}
  406766:	4403      	add	r3, r0
  406768:	e001      	b.n	40676e <__mcmp+0x1a>
  40676a:	4298      	cmp	r0, r3
  40676c:	d20b      	bcs.n	406786 <__mcmp+0x32>
  40676e:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  406772:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  406776:	4294      	cmp	r4, r2
  406778:	d0f7      	beq.n	40676a <__mcmp+0x16>
  40677a:	d307      	bcc.n	40678c <__mcmp+0x38>
  40677c:	2001      	movs	r0, #1
  40677e:	bc10      	pop	{r4}
  406780:	4770      	bx	lr
  406782:	4610      	mov	r0, r2
  406784:	4770      	bx	lr
  406786:	2000      	movs	r0, #0
  406788:	bc10      	pop	{r4}
  40678a:	4770      	bx	lr
  40678c:	f04f 30ff 	mov.w	r0, #4294967295
  406790:	e7f5      	b.n	40677e <__mcmp+0x2a>
  406792:	bf00      	nop

00406794 <__mdiff>:
  406794:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406798:	690b      	ldr	r3, [r1, #16]
  40679a:	460f      	mov	r7, r1
  40679c:	6911      	ldr	r1, [r2, #16]
  40679e:	1a5b      	subs	r3, r3, r1
  4067a0:	2b00      	cmp	r3, #0
  4067a2:	4690      	mov	r8, r2
  4067a4:	d117      	bne.n	4067d6 <__mdiff+0x42>
  4067a6:	0089      	lsls	r1, r1, #2
  4067a8:	f107 0214 	add.w	r2, r7, #20
  4067ac:	f108 0514 	add.w	r5, r8, #20
  4067b0:	1853      	adds	r3, r2, r1
  4067b2:	4429      	add	r1, r5
  4067b4:	e001      	b.n	4067ba <__mdiff+0x26>
  4067b6:	429a      	cmp	r2, r3
  4067b8:	d25e      	bcs.n	406878 <__mdiff+0xe4>
  4067ba:	f853 6d04 	ldr.w	r6, [r3, #-4]!
  4067be:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  4067c2:	42a6      	cmp	r6, r4
  4067c4:	d0f7      	beq.n	4067b6 <__mdiff+0x22>
  4067c6:	d260      	bcs.n	40688a <__mdiff+0xf6>
  4067c8:	463b      	mov	r3, r7
  4067ca:	4614      	mov	r4, r2
  4067cc:	4647      	mov	r7, r8
  4067ce:	f04f 0901 	mov.w	r9, #1
  4067d2:	4698      	mov	r8, r3
  4067d4:	e006      	b.n	4067e4 <__mdiff+0x50>
  4067d6:	db5d      	blt.n	406894 <__mdiff+0x100>
  4067d8:	f107 0514 	add.w	r5, r7, #20
  4067dc:	f102 0414 	add.w	r4, r2, #20
  4067e0:	f04f 0900 	mov.w	r9, #0
  4067e4:	6879      	ldr	r1, [r7, #4]
  4067e6:	f7ff fdad 	bl	406344 <_Balloc>
  4067ea:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4067ee:	693e      	ldr	r6, [r7, #16]
  4067f0:	f8c0 900c 	str.w	r9, [r0, #12]
  4067f4:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  4067f8:	46a6      	mov	lr, r4
  4067fa:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  4067fe:	f100 0414 	add.w	r4, r0, #20
  406802:	2300      	movs	r3, #0
  406804:	f85e 1b04 	ldr.w	r1, [lr], #4
  406808:	f855 8b04 	ldr.w	r8, [r5], #4
  40680c:	b28a      	uxth	r2, r1
  40680e:	fa13 f388 	uxtah	r3, r3, r8
  406812:	0c09      	lsrs	r1, r1, #16
  406814:	1a9a      	subs	r2, r3, r2
  406816:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  40681a:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40681e:	b292      	uxth	r2, r2
  406820:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  406824:	45f4      	cmp	ip, lr
  406826:	f844 2b04 	str.w	r2, [r4], #4
  40682a:	ea4f 4323 	mov.w	r3, r3, asr #16
  40682e:	d8e9      	bhi.n	406804 <__mdiff+0x70>
  406830:	42af      	cmp	r7, r5
  406832:	d917      	bls.n	406864 <__mdiff+0xd0>
  406834:	46a4      	mov	ip, r4
  406836:	4629      	mov	r1, r5
  406838:	f851 eb04 	ldr.w	lr, [r1], #4
  40683c:	fa13 f28e 	uxtah	r2, r3, lr
  406840:	1413      	asrs	r3, r2, #16
  406842:	eb03 431e 	add.w	r3, r3, lr, lsr #16
  406846:	b292      	uxth	r2, r2
  406848:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40684c:	428f      	cmp	r7, r1
  40684e:	f84c 2b04 	str.w	r2, [ip], #4
  406852:	ea4f 4323 	mov.w	r3, r3, asr #16
  406856:	d8ef      	bhi.n	406838 <__mdiff+0xa4>
  406858:	43ed      	mvns	r5, r5
  40685a:	443d      	add	r5, r7
  40685c:	f025 0503 	bic.w	r5, r5, #3
  406860:	3504      	adds	r5, #4
  406862:	442c      	add	r4, r5
  406864:	3c04      	subs	r4, #4
  406866:	b922      	cbnz	r2, 406872 <__mdiff+0xde>
  406868:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  40686c:	3e01      	subs	r6, #1
  40686e:	2b00      	cmp	r3, #0
  406870:	d0fa      	beq.n	406868 <__mdiff+0xd4>
  406872:	6106      	str	r6, [r0, #16]
  406874:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406878:	2100      	movs	r1, #0
  40687a:	f7ff fd63 	bl	406344 <_Balloc>
  40687e:	2201      	movs	r2, #1
  406880:	2300      	movs	r3, #0
  406882:	6102      	str	r2, [r0, #16]
  406884:	6143      	str	r3, [r0, #20]
  406886:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40688a:	462c      	mov	r4, r5
  40688c:	f04f 0900 	mov.w	r9, #0
  406890:	4615      	mov	r5, r2
  406892:	e7a7      	b.n	4067e4 <__mdiff+0x50>
  406894:	463b      	mov	r3, r7
  406896:	f107 0414 	add.w	r4, r7, #20
  40689a:	f108 0514 	add.w	r5, r8, #20
  40689e:	4647      	mov	r7, r8
  4068a0:	f04f 0901 	mov.w	r9, #1
  4068a4:	4698      	mov	r8, r3
  4068a6:	e79d      	b.n	4067e4 <__mdiff+0x50>

004068a8 <__d2b>:
  4068a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4068ac:	b082      	sub	sp, #8
  4068ae:	2101      	movs	r1, #1
  4068b0:	461c      	mov	r4, r3
  4068b2:	f3c3 570a 	ubfx	r7, r3, #20, #11
  4068b6:	4615      	mov	r5, r2
  4068b8:	9e08      	ldr	r6, [sp, #32]
  4068ba:	f7ff fd43 	bl	406344 <_Balloc>
  4068be:	f3c4 0413 	ubfx	r4, r4, #0, #20
  4068c2:	4680      	mov	r8, r0
  4068c4:	b10f      	cbz	r7, 4068ca <__d2b+0x22>
  4068c6:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  4068ca:	9401      	str	r4, [sp, #4]
  4068cc:	b31d      	cbz	r5, 406916 <__d2b+0x6e>
  4068ce:	a802      	add	r0, sp, #8
  4068d0:	f840 5d08 	str.w	r5, [r0, #-8]!
  4068d4:	f7ff fdc6 	bl	406464 <__lo0bits>
  4068d8:	2800      	cmp	r0, #0
  4068da:	d134      	bne.n	406946 <__d2b+0x9e>
  4068dc:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4068e0:	f8c8 2014 	str.w	r2, [r8, #20]
  4068e4:	2b00      	cmp	r3, #0
  4068e6:	bf0c      	ite	eq
  4068e8:	2101      	moveq	r1, #1
  4068ea:	2102      	movne	r1, #2
  4068ec:	f8c8 3018 	str.w	r3, [r8, #24]
  4068f0:	f8c8 1010 	str.w	r1, [r8, #16]
  4068f4:	b9df      	cbnz	r7, 40692e <__d2b+0x86>
  4068f6:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  4068fa:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  4068fe:	6030      	str	r0, [r6, #0]
  406900:	6918      	ldr	r0, [r3, #16]
  406902:	f7ff fd8f 	bl	406424 <__hi0bits>
  406906:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406908:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  40690c:	6018      	str	r0, [r3, #0]
  40690e:	4640      	mov	r0, r8
  406910:	b002      	add	sp, #8
  406912:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406916:	a801      	add	r0, sp, #4
  406918:	f7ff fda4 	bl	406464 <__lo0bits>
  40691c:	9b01      	ldr	r3, [sp, #4]
  40691e:	f8c8 3014 	str.w	r3, [r8, #20]
  406922:	2101      	movs	r1, #1
  406924:	3020      	adds	r0, #32
  406926:	f8c8 1010 	str.w	r1, [r8, #16]
  40692a:	2f00      	cmp	r7, #0
  40692c:	d0e3      	beq.n	4068f6 <__d2b+0x4e>
  40692e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406930:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  406934:	4407      	add	r7, r0
  406936:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40693a:	6037      	str	r7, [r6, #0]
  40693c:	6018      	str	r0, [r3, #0]
  40693e:	4640      	mov	r0, r8
  406940:	b002      	add	sp, #8
  406942:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406946:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40694a:	f1c0 0120 	rsb	r1, r0, #32
  40694e:	fa03 f101 	lsl.w	r1, r3, r1
  406952:	430a      	orrs	r2, r1
  406954:	40c3      	lsrs	r3, r0
  406956:	9301      	str	r3, [sp, #4]
  406958:	f8c8 2014 	str.w	r2, [r8, #20]
  40695c:	e7c2      	b.n	4068e4 <__d2b+0x3c>
  40695e:	bf00      	nop

00406960 <_realloc_r>:
  406960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406964:	4617      	mov	r7, r2
  406966:	b083      	sub	sp, #12
  406968:	2900      	cmp	r1, #0
  40696a:	f000 80c1 	beq.w	406af0 <_realloc_r+0x190>
  40696e:	460e      	mov	r6, r1
  406970:	4681      	mov	r9, r0
  406972:	f107 050b 	add.w	r5, r7, #11
  406976:	f7ff fce1 	bl	40633c <__malloc_lock>
  40697a:	f856 ec04 	ldr.w	lr, [r6, #-4]
  40697e:	2d16      	cmp	r5, #22
  406980:	f02e 0403 	bic.w	r4, lr, #3
  406984:	f1a6 0808 	sub.w	r8, r6, #8
  406988:	d840      	bhi.n	406a0c <_realloc_r+0xac>
  40698a:	2210      	movs	r2, #16
  40698c:	4615      	mov	r5, r2
  40698e:	42af      	cmp	r7, r5
  406990:	d841      	bhi.n	406a16 <_realloc_r+0xb6>
  406992:	4294      	cmp	r4, r2
  406994:	da75      	bge.n	406a82 <_realloc_r+0x122>
  406996:	4bc9      	ldr	r3, [pc, #804]	; (406cbc <_realloc_r+0x35c>)
  406998:	6899      	ldr	r1, [r3, #8]
  40699a:	eb08 0004 	add.w	r0, r8, r4
  40699e:	4288      	cmp	r0, r1
  4069a0:	6841      	ldr	r1, [r0, #4]
  4069a2:	f000 80d9 	beq.w	406b58 <_realloc_r+0x1f8>
  4069a6:	f021 0301 	bic.w	r3, r1, #1
  4069aa:	4403      	add	r3, r0
  4069ac:	685b      	ldr	r3, [r3, #4]
  4069ae:	07db      	lsls	r3, r3, #31
  4069b0:	d57d      	bpl.n	406aae <_realloc_r+0x14e>
  4069b2:	f01e 0f01 	tst.w	lr, #1
  4069b6:	d035      	beq.n	406a24 <_realloc_r+0xc4>
  4069b8:	4639      	mov	r1, r7
  4069ba:	4648      	mov	r0, r9
  4069bc:	f7ff f8b8 	bl	405b30 <_malloc_r>
  4069c0:	4607      	mov	r7, r0
  4069c2:	b1e0      	cbz	r0, 4069fe <_realloc_r+0x9e>
  4069c4:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4069c8:	f023 0301 	bic.w	r3, r3, #1
  4069cc:	4443      	add	r3, r8
  4069ce:	f1a0 0208 	sub.w	r2, r0, #8
  4069d2:	429a      	cmp	r2, r3
  4069d4:	f000 8144 	beq.w	406c60 <_realloc_r+0x300>
  4069d8:	1f22      	subs	r2, r4, #4
  4069da:	2a24      	cmp	r2, #36	; 0x24
  4069dc:	f200 8131 	bhi.w	406c42 <_realloc_r+0x2e2>
  4069e0:	2a13      	cmp	r2, #19
  4069e2:	f200 8104 	bhi.w	406bee <_realloc_r+0x28e>
  4069e6:	4603      	mov	r3, r0
  4069e8:	4632      	mov	r2, r6
  4069ea:	6811      	ldr	r1, [r2, #0]
  4069ec:	6019      	str	r1, [r3, #0]
  4069ee:	6851      	ldr	r1, [r2, #4]
  4069f0:	6059      	str	r1, [r3, #4]
  4069f2:	6892      	ldr	r2, [r2, #8]
  4069f4:	609a      	str	r2, [r3, #8]
  4069f6:	4631      	mov	r1, r6
  4069f8:	4648      	mov	r0, r9
  4069fa:	f7fe fd83 	bl	405504 <_free_r>
  4069fe:	4648      	mov	r0, r9
  406a00:	f7ff fc9e 	bl	406340 <__malloc_unlock>
  406a04:	4638      	mov	r0, r7
  406a06:	b003      	add	sp, #12
  406a08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406a0c:	f025 0507 	bic.w	r5, r5, #7
  406a10:	2d00      	cmp	r5, #0
  406a12:	462a      	mov	r2, r5
  406a14:	dabb      	bge.n	40698e <_realloc_r+0x2e>
  406a16:	230c      	movs	r3, #12
  406a18:	2000      	movs	r0, #0
  406a1a:	f8c9 3000 	str.w	r3, [r9]
  406a1e:	b003      	add	sp, #12
  406a20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406a24:	f856 3c08 	ldr.w	r3, [r6, #-8]
  406a28:	ebc3 0a08 	rsb	sl, r3, r8
  406a2c:	f8da 3004 	ldr.w	r3, [sl, #4]
  406a30:	f023 0c03 	bic.w	ip, r3, #3
  406a34:	eb04 030c 	add.w	r3, r4, ip
  406a38:	4293      	cmp	r3, r2
  406a3a:	dbbd      	blt.n	4069b8 <_realloc_r+0x58>
  406a3c:	4657      	mov	r7, sl
  406a3e:	f8da 100c 	ldr.w	r1, [sl, #12]
  406a42:	f857 0f08 	ldr.w	r0, [r7, #8]!
  406a46:	1f22      	subs	r2, r4, #4
  406a48:	2a24      	cmp	r2, #36	; 0x24
  406a4a:	60c1      	str	r1, [r0, #12]
  406a4c:	6088      	str	r0, [r1, #8]
  406a4e:	f200 8117 	bhi.w	406c80 <_realloc_r+0x320>
  406a52:	2a13      	cmp	r2, #19
  406a54:	f240 8112 	bls.w	406c7c <_realloc_r+0x31c>
  406a58:	6831      	ldr	r1, [r6, #0]
  406a5a:	f8ca 1008 	str.w	r1, [sl, #8]
  406a5e:	6871      	ldr	r1, [r6, #4]
  406a60:	f8ca 100c 	str.w	r1, [sl, #12]
  406a64:	2a1b      	cmp	r2, #27
  406a66:	f200 812b 	bhi.w	406cc0 <_realloc_r+0x360>
  406a6a:	3608      	adds	r6, #8
  406a6c:	f10a 0210 	add.w	r2, sl, #16
  406a70:	6831      	ldr	r1, [r6, #0]
  406a72:	6011      	str	r1, [r2, #0]
  406a74:	6871      	ldr	r1, [r6, #4]
  406a76:	6051      	str	r1, [r2, #4]
  406a78:	68b1      	ldr	r1, [r6, #8]
  406a7a:	6091      	str	r1, [r2, #8]
  406a7c:	463e      	mov	r6, r7
  406a7e:	461c      	mov	r4, r3
  406a80:	46d0      	mov	r8, sl
  406a82:	1b63      	subs	r3, r4, r5
  406a84:	2b0f      	cmp	r3, #15
  406a86:	d81d      	bhi.n	406ac4 <_realloc_r+0x164>
  406a88:	f8d8 3004 	ldr.w	r3, [r8, #4]
  406a8c:	f003 0301 	and.w	r3, r3, #1
  406a90:	4323      	orrs	r3, r4
  406a92:	4444      	add	r4, r8
  406a94:	f8c8 3004 	str.w	r3, [r8, #4]
  406a98:	6863      	ldr	r3, [r4, #4]
  406a9a:	f043 0301 	orr.w	r3, r3, #1
  406a9e:	6063      	str	r3, [r4, #4]
  406aa0:	4648      	mov	r0, r9
  406aa2:	f7ff fc4d 	bl	406340 <__malloc_unlock>
  406aa6:	4630      	mov	r0, r6
  406aa8:	b003      	add	sp, #12
  406aaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406aae:	f021 0103 	bic.w	r1, r1, #3
  406ab2:	4421      	add	r1, r4
  406ab4:	4291      	cmp	r1, r2
  406ab6:	db21      	blt.n	406afc <_realloc_r+0x19c>
  406ab8:	68c3      	ldr	r3, [r0, #12]
  406aba:	6882      	ldr	r2, [r0, #8]
  406abc:	460c      	mov	r4, r1
  406abe:	60d3      	str	r3, [r2, #12]
  406ac0:	609a      	str	r2, [r3, #8]
  406ac2:	e7de      	b.n	406a82 <_realloc_r+0x122>
  406ac4:	f8d8 2004 	ldr.w	r2, [r8, #4]
  406ac8:	eb08 0105 	add.w	r1, r8, r5
  406acc:	f002 0201 	and.w	r2, r2, #1
  406ad0:	4315      	orrs	r5, r2
  406ad2:	f043 0201 	orr.w	r2, r3, #1
  406ad6:	440b      	add	r3, r1
  406ad8:	f8c8 5004 	str.w	r5, [r8, #4]
  406adc:	604a      	str	r2, [r1, #4]
  406ade:	685a      	ldr	r2, [r3, #4]
  406ae0:	f042 0201 	orr.w	r2, r2, #1
  406ae4:	3108      	adds	r1, #8
  406ae6:	605a      	str	r2, [r3, #4]
  406ae8:	4648      	mov	r0, r9
  406aea:	f7fe fd0b 	bl	405504 <_free_r>
  406aee:	e7d7      	b.n	406aa0 <_realloc_r+0x140>
  406af0:	4611      	mov	r1, r2
  406af2:	b003      	add	sp, #12
  406af4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406af8:	f7ff b81a 	b.w	405b30 <_malloc_r>
  406afc:	f01e 0f01 	tst.w	lr, #1
  406b00:	f47f af5a 	bne.w	4069b8 <_realloc_r+0x58>
  406b04:	f856 3c08 	ldr.w	r3, [r6, #-8]
  406b08:	ebc3 0a08 	rsb	sl, r3, r8
  406b0c:	f8da 3004 	ldr.w	r3, [sl, #4]
  406b10:	f023 0c03 	bic.w	ip, r3, #3
  406b14:	eb01 0e0c 	add.w	lr, r1, ip
  406b18:	4596      	cmp	lr, r2
  406b1a:	db8b      	blt.n	406a34 <_realloc_r+0xd4>
  406b1c:	68c3      	ldr	r3, [r0, #12]
  406b1e:	6882      	ldr	r2, [r0, #8]
  406b20:	4657      	mov	r7, sl
  406b22:	60d3      	str	r3, [r2, #12]
  406b24:	609a      	str	r2, [r3, #8]
  406b26:	f857 1f08 	ldr.w	r1, [r7, #8]!
  406b2a:	f8da 300c 	ldr.w	r3, [sl, #12]
  406b2e:	60cb      	str	r3, [r1, #12]
  406b30:	1f22      	subs	r2, r4, #4
  406b32:	2a24      	cmp	r2, #36	; 0x24
  406b34:	6099      	str	r1, [r3, #8]
  406b36:	f200 8099 	bhi.w	406c6c <_realloc_r+0x30c>
  406b3a:	2a13      	cmp	r2, #19
  406b3c:	d962      	bls.n	406c04 <_realloc_r+0x2a4>
  406b3e:	6833      	ldr	r3, [r6, #0]
  406b40:	f8ca 3008 	str.w	r3, [sl, #8]
  406b44:	6873      	ldr	r3, [r6, #4]
  406b46:	f8ca 300c 	str.w	r3, [sl, #12]
  406b4a:	2a1b      	cmp	r2, #27
  406b4c:	f200 80a0 	bhi.w	406c90 <_realloc_r+0x330>
  406b50:	3608      	adds	r6, #8
  406b52:	f10a 0310 	add.w	r3, sl, #16
  406b56:	e056      	b.n	406c06 <_realloc_r+0x2a6>
  406b58:	f021 0b03 	bic.w	fp, r1, #3
  406b5c:	44a3      	add	fp, r4
  406b5e:	f105 0010 	add.w	r0, r5, #16
  406b62:	4583      	cmp	fp, r0
  406b64:	da59      	bge.n	406c1a <_realloc_r+0x2ba>
  406b66:	f01e 0f01 	tst.w	lr, #1
  406b6a:	f47f af25 	bne.w	4069b8 <_realloc_r+0x58>
  406b6e:	f856 1c08 	ldr.w	r1, [r6, #-8]
  406b72:	ebc1 0a08 	rsb	sl, r1, r8
  406b76:	f8da 1004 	ldr.w	r1, [sl, #4]
  406b7a:	f021 0c03 	bic.w	ip, r1, #3
  406b7e:	44e3      	add	fp, ip
  406b80:	4558      	cmp	r0, fp
  406b82:	f73f af57 	bgt.w	406a34 <_realloc_r+0xd4>
  406b86:	4657      	mov	r7, sl
  406b88:	f8da 100c 	ldr.w	r1, [sl, #12]
  406b8c:	f857 0f08 	ldr.w	r0, [r7, #8]!
  406b90:	1f22      	subs	r2, r4, #4
  406b92:	2a24      	cmp	r2, #36	; 0x24
  406b94:	60c1      	str	r1, [r0, #12]
  406b96:	6088      	str	r0, [r1, #8]
  406b98:	f200 80b4 	bhi.w	406d04 <_realloc_r+0x3a4>
  406b9c:	2a13      	cmp	r2, #19
  406b9e:	f240 80a5 	bls.w	406cec <_realloc_r+0x38c>
  406ba2:	6831      	ldr	r1, [r6, #0]
  406ba4:	f8ca 1008 	str.w	r1, [sl, #8]
  406ba8:	6871      	ldr	r1, [r6, #4]
  406baa:	f8ca 100c 	str.w	r1, [sl, #12]
  406bae:	2a1b      	cmp	r2, #27
  406bb0:	f200 80af 	bhi.w	406d12 <_realloc_r+0x3b2>
  406bb4:	3608      	adds	r6, #8
  406bb6:	f10a 0210 	add.w	r2, sl, #16
  406bba:	6831      	ldr	r1, [r6, #0]
  406bbc:	6011      	str	r1, [r2, #0]
  406bbe:	6871      	ldr	r1, [r6, #4]
  406bc0:	6051      	str	r1, [r2, #4]
  406bc2:	68b1      	ldr	r1, [r6, #8]
  406bc4:	6091      	str	r1, [r2, #8]
  406bc6:	eb0a 0105 	add.w	r1, sl, r5
  406bca:	ebc5 020b 	rsb	r2, r5, fp
  406bce:	f042 0201 	orr.w	r2, r2, #1
  406bd2:	6099      	str	r1, [r3, #8]
  406bd4:	604a      	str	r2, [r1, #4]
  406bd6:	f8da 3004 	ldr.w	r3, [sl, #4]
  406bda:	f003 0301 	and.w	r3, r3, #1
  406bde:	431d      	orrs	r5, r3
  406be0:	4648      	mov	r0, r9
  406be2:	f8ca 5004 	str.w	r5, [sl, #4]
  406be6:	f7ff fbab 	bl	406340 <__malloc_unlock>
  406bea:	4638      	mov	r0, r7
  406bec:	e75c      	b.n	406aa8 <_realloc_r+0x148>
  406bee:	6833      	ldr	r3, [r6, #0]
  406bf0:	6003      	str	r3, [r0, #0]
  406bf2:	6873      	ldr	r3, [r6, #4]
  406bf4:	6043      	str	r3, [r0, #4]
  406bf6:	2a1b      	cmp	r2, #27
  406bf8:	d827      	bhi.n	406c4a <_realloc_r+0x2ea>
  406bfa:	f100 0308 	add.w	r3, r0, #8
  406bfe:	f106 0208 	add.w	r2, r6, #8
  406c02:	e6f2      	b.n	4069ea <_realloc_r+0x8a>
  406c04:	463b      	mov	r3, r7
  406c06:	6832      	ldr	r2, [r6, #0]
  406c08:	601a      	str	r2, [r3, #0]
  406c0a:	6872      	ldr	r2, [r6, #4]
  406c0c:	605a      	str	r2, [r3, #4]
  406c0e:	68b2      	ldr	r2, [r6, #8]
  406c10:	609a      	str	r2, [r3, #8]
  406c12:	463e      	mov	r6, r7
  406c14:	4674      	mov	r4, lr
  406c16:	46d0      	mov	r8, sl
  406c18:	e733      	b.n	406a82 <_realloc_r+0x122>
  406c1a:	eb08 0105 	add.w	r1, r8, r5
  406c1e:	ebc5 0b0b 	rsb	fp, r5, fp
  406c22:	f04b 0201 	orr.w	r2, fp, #1
  406c26:	6099      	str	r1, [r3, #8]
  406c28:	604a      	str	r2, [r1, #4]
  406c2a:	f856 3c04 	ldr.w	r3, [r6, #-4]
  406c2e:	f003 0301 	and.w	r3, r3, #1
  406c32:	431d      	orrs	r5, r3
  406c34:	4648      	mov	r0, r9
  406c36:	f846 5c04 	str.w	r5, [r6, #-4]
  406c3a:	f7ff fb81 	bl	406340 <__malloc_unlock>
  406c3e:	4630      	mov	r0, r6
  406c40:	e732      	b.n	406aa8 <_realloc_r+0x148>
  406c42:	4631      	mov	r1, r6
  406c44:	f7ff fb16 	bl	406274 <memmove>
  406c48:	e6d5      	b.n	4069f6 <_realloc_r+0x96>
  406c4a:	68b3      	ldr	r3, [r6, #8]
  406c4c:	6083      	str	r3, [r0, #8]
  406c4e:	68f3      	ldr	r3, [r6, #12]
  406c50:	60c3      	str	r3, [r0, #12]
  406c52:	2a24      	cmp	r2, #36	; 0x24
  406c54:	d028      	beq.n	406ca8 <_realloc_r+0x348>
  406c56:	f100 0310 	add.w	r3, r0, #16
  406c5a:	f106 0210 	add.w	r2, r6, #16
  406c5e:	e6c4      	b.n	4069ea <_realloc_r+0x8a>
  406c60:	f850 3c04 	ldr.w	r3, [r0, #-4]
  406c64:	f023 0303 	bic.w	r3, r3, #3
  406c68:	441c      	add	r4, r3
  406c6a:	e70a      	b.n	406a82 <_realloc_r+0x122>
  406c6c:	4631      	mov	r1, r6
  406c6e:	4638      	mov	r0, r7
  406c70:	4674      	mov	r4, lr
  406c72:	46d0      	mov	r8, sl
  406c74:	f7ff fafe 	bl	406274 <memmove>
  406c78:	463e      	mov	r6, r7
  406c7a:	e702      	b.n	406a82 <_realloc_r+0x122>
  406c7c:	463a      	mov	r2, r7
  406c7e:	e6f7      	b.n	406a70 <_realloc_r+0x110>
  406c80:	4631      	mov	r1, r6
  406c82:	4638      	mov	r0, r7
  406c84:	461c      	mov	r4, r3
  406c86:	46d0      	mov	r8, sl
  406c88:	f7ff faf4 	bl	406274 <memmove>
  406c8c:	463e      	mov	r6, r7
  406c8e:	e6f8      	b.n	406a82 <_realloc_r+0x122>
  406c90:	68b3      	ldr	r3, [r6, #8]
  406c92:	f8ca 3010 	str.w	r3, [sl, #16]
  406c96:	68f3      	ldr	r3, [r6, #12]
  406c98:	f8ca 3014 	str.w	r3, [sl, #20]
  406c9c:	2a24      	cmp	r2, #36	; 0x24
  406c9e:	d01b      	beq.n	406cd8 <_realloc_r+0x378>
  406ca0:	3610      	adds	r6, #16
  406ca2:	f10a 0318 	add.w	r3, sl, #24
  406ca6:	e7ae      	b.n	406c06 <_realloc_r+0x2a6>
  406ca8:	6933      	ldr	r3, [r6, #16]
  406caa:	6103      	str	r3, [r0, #16]
  406cac:	6973      	ldr	r3, [r6, #20]
  406cae:	6143      	str	r3, [r0, #20]
  406cb0:	f106 0218 	add.w	r2, r6, #24
  406cb4:	f100 0318 	add.w	r3, r0, #24
  406cb8:	e697      	b.n	4069ea <_realloc_r+0x8a>
  406cba:	bf00      	nop
  406cbc:	20000498 	.word	0x20000498
  406cc0:	68b1      	ldr	r1, [r6, #8]
  406cc2:	f8ca 1010 	str.w	r1, [sl, #16]
  406cc6:	68f1      	ldr	r1, [r6, #12]
  406cc8:	f8ca 1014 	str.w	r1, [sl, #20]
  406ccc:	2a24      	cmp	r2, #36	; 0x24
  406cce:	d00f      	beq.n	406cf0 <_realloc_r+0x390>
  406cd0:	3610      	adds	r6, #16
  406cd2:	f10a 0218 	add.w	r2, sl, #24
  406cd6:	e6cb      	b.n	406a70 <_realloc_r+0x110>
  406cd8:	6933      	ldr	r3, [r6, #16]
  406cda:	f8ca 3018 	str.w	r3, [sl, #24]
  406cde:	6973      	ldr	r3, [r6, #20]
  406ce0:	f8ca 301c 	str.w	r3, [sl, #28]
  406ce4:	3618      	adds	r6, #24
  406ce6:	f10a 0320 	add.w	r3, sl, #32
  406cea:	e78c      	b.n	406c06 <_realloc_r+0x2a6>
  406cec:	463a      	mov	r2, r7
  406cee:	e764      	b.n	406bba <_realloc_r+0x25a>
  406cf0:	6932      	ldr	r2, [r6, #16]
  406cf2:	f8ca 2018 	str.w	r2, [sl, #24]
  406cf6:	6972      	ldr	r2, [r6, #20]
  406cf8:	f8ca 201c 	str.w	r2, [sl, #28]
  406cfc:	3618      	adds	r6, #24
  406cfe:	f10a 0220 	add.w	r2, sl, #32
  406d02:	e6b5      	b.n	406a70 <_realloc_r+0x110>
  406d04:	4631      	mov	r1, r6
  406d06:	4638      	mov	r0, r7
  406d08:	9301      	str	r3, [sp, #4]
  406d0a:	f7ff fab3 	bl	406274 <memmove>
  406d0e:	9b01      	ldr	r3, [sp, #4]
  406d10:	e759      	b.n	406bc6 <_realloc_r+0x266>
  406d12:	68b1      	ldr	r1, [r6, #8]
  406d14:	f8ca 1010 	str.w	r1, [sl, #16]
  406d18:	68f1      	ldr	r1, [r6, #12]
  406d1a:	f8ca 1014 	str.w	r1, [sl, #20]
  406d1e:	2a24      	cmp	r2, #36	; 0x24
  406d20:	d003      	beq.n	406d2a <_realloc_r+0x3ca>
  406d22:	3610      	adds	r6, #16
  406d24:	f10a 0218 	add.w	r2, sl, #24
  406d28:	e747      	b.n	406bba <_realloc_r+0x25a>
  406d2a:	6932      	ldr	r2, [r6, #16]
  406d2c:	f8ca 2018 	str.w	r2, [sl, #24]
  406d30:	6972      	ldr	r2, [r6, #20]
  406d32:	f8ca 201c 	str.w	r2, [sl, #28]
  406d36:	3618      	adds	r6, #24
  406d38:	f10a 0220 	add.w	r2, sl, #32
  406d3c:	e73d      	b.n	406bba <_realloc_r+0x25a>
  406d3e:	bf00      	nop

00406d40 <_sbrk_r>:
  406d40:	b538      	push	{r3, r4, r5, lr}
  406d42:	4c07      	ldr	r4, [pc, #28]	; (406d60 <_sbrk_r+0x20>)
  406d44:	2300      	movs	r3, #0
  406d46:	4605      	mov	r5, r0
  406d48:	4608      	mov	r0, r1
  406d4a:	6023      	str	r3, [r4, #0]
  406d4c:	f7fa fbee 	bl	40152c <_sbrk>
  406d50:	1c43      	adds	r3, r0, #1
  406d52:	d000      	beq.n	406d56 <_sbrk_r+0x16>
  406d54:	bd38      	pop	{r3, r4, r5, pc}
  406d56:	6823      	ldr	r3, [r4, #0]
  406d58:	2b00      	cmp	r3, #0
  406d5a:	d0fb      	beq.n	406d54 <_sbrk_r+0x14>
  406d5c:	602b      	str	r3, [r5, #0]
  406d5e:	bd38      	pop	{r3, r4, r5, pc}
  406d60:	20000d5c 	.word	0x20000d5c

00406d64 <__sread>:
  406d64:	b510      	push	{r4, lr}
  406d66:	460c      	mov	r4, r1
  406d68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406d6c:	f000 fa74 	bl	407258 <_read_r>
  406d70:	2800      	cmp	r0, #0
  406d72:	db03      	blt.n	406d7c <__sread+0x18>
  406d74:	6d23      	ldr	r3, [r4, #80]	; 0x50
  406d76:	4403      	add	r3, r0
  406d78:	6523      	str	r3, [r4, #80]	; 0x50
  406d7a:	bd10      	pop	{r4, pc}
  406d7c:	89a3      	ldrh	r3, [r4, #12]
  406d7e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  406d82:	81a3      	strh	r3, [r4, #12]
  406d84:	bd10      	pop	{r4, pc}
  406d86:	bf00      	nop

00406d88 <__swrite>:
  406d88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406d8c:	4616      	mov	r6, r2
  406d8e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  406d92:	461f      	mov	r7, r3
  406d94:	05d3      	lsls	r3, r2, #23
  406d96:	460c      	mov	r4, r1
  406d98:	4605      	mov	r5, r0
  406d9a:	d507      	bpl.n	406dac <__swrite+0x24>
  406d9c:	2200      	movs	r2, #0
  406d9e:	2302      	movs	r3, #2
  406da0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406da4:	f000 fa42 	bl	40722c <_lseek_r>
  406da8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406dac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406db0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  406db4:	81a2      	strh	r2, [r4, #12]
  406db6:	463b      	mov	r3, r7
  406db8:	4632      	mov	r2, r6
  406dba:	4628      	mov	r0, r5
  406dbc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406dc0:	f000 b922 	b.w	407008 <_write_r>

00406dc4 <__sseek>:
  406dc4:	b510      	push	{r4, lr}
  406dc6:	460c      	mov	r4, r1
  406dc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406dcc:	f000 fa2e 	bl	40722c <_lseek_r>
  406dd0:	89a3      	ldrh	r3, [r4, #12]
  406dd2:	1c42      	adds	r2, r0, #1
  406dd4:	bf0e      	itee	eq
  406dd6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  406dda:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  406dde:	6520      	strne	r0, [r4, #80]	; 0x50
  406de0:	81a3      	strh	r3, [r4, #12]
  406de2:	bd10      	pop	{r4, pc}

00406de4 <__sclose>:
  406de4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406de8:	f000 b9a6 	b.w	407138 <_close_r>

00406dec <__ssprint_r>:
  406dec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406df0:	6893      	ldr	r3, [r2, #8]
  406df2:	b083      	sub	sp, #12
  406df4:	4690      	mov	r8, r2
  406df6:	2b00      	cmp	r3, #0
  406df8:	d072      	beq.n	406ee0 <__ssprint_r+0xf4>
  406dfa:	4683      	mov	fp, r0
  406dfc:	f04f 0900 	mov.w	r9, #0
  406e00:	6816      	ldr	r6, [r2, #0]
  406e02:	6808      	ldr	r0, [r1, #0]
  406e04:	688b      	ldr	r3, [r1, #8]
  406e06:	460d      	mov	r5, r1
  406e08:	464c      	mov	r4, r9
  406e0a:	2c00      	cmp	r4, #0
  406e0c:	d045      	beq.n	406e9a <__ssprint_r+0xae>
  406e0e:	429c      	cmp	r4, r3
  406e10:	461f      	mov	r7, r3
  406e12:	469a      	mov	sl, r3
  406e14:	d346      	bcc.n	406ea4 <__ssprint_r+0xb8>
  406e16:	89ab      	ldrh	r3, [r5, #12]
  406e18:	f413 6f90 	tst.w	r3, #1152	; 0x480
  406e1c:	d02d      	beq.n	406e7a <__ssprint_r+0x8e>
  406e1e:	696f      	ldr	r7, [r5, #20]
  406e20:	6929      	ldr	r1, [r5, #16]
  406e22:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  406e26:	ebc1 0a00 	rsb	sl, r1, r0
  406e2a:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  406e2e:	1c60      	adds	r0, r4, #1
  406e30:	107f      	asrs	r7, r7, #1
  406e32:	4450      	add	r0, sl
  406e34:	42b8      	cmp	r0, r7
  406e36:	463a      	mov	r2, r7
  406e38:	bf84      	itt	hi
  406e3a:	4607      	movhi	r7, r0
  406e3c:	463a      	movhi	r2, r7
  406e3e:	055b      	lsls	r3, r3, #21
  406e40:	d533      	bpl.n	406eaa <__ssprint_r+0xbe>
  406e42:	4611      	mov	r1, r2
  406e44:	4658      	mov	r0, fp
  406e46:	f7fe fe73 	bl	405b30 <_malloc_r>
  406e4a:	2800      	cmp	r0, #0
  406e4c:	d037      	beq.n	406ebe <__ssprint_r+0xd2>
  406e4e:	4652      	mov	r2, sl
  406e50:	6929      	ldr	r1, [r5, #16]
  406e52:	9001      	str	r0, [sp, #4]
  406e54:	f7ff f974 	bl	406140 <memcpy>
  406e58:	89aa      	ldrh	r2, [r5, #12]
  406e5a:	9b01      	ldr	r3, [sp, #4]
  406e5c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  406e60:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  406e64:	81aa      	strh	r2, [r5, #12]
  406e66:	ebca 0207 	rsb	r2, sl, r7
  406e6a:	eb03 000a 	add.w	r0, r3, sl
  406e6e:	616f      	str	r7, [r5, #20]
  406e70:	612b      	str	r3, [r5, #16]
  406e72:	6028      	str	r0, [r5, #0]
  406e74:	60aa      	str	r2, [r5, #8]
  406e76:	4627      	mov	r7, r4
  406e78:	46a2      	mov	sl, r4
  406e7a:	4652      	mov	r2, sl
  406e7c:	4649      	mov	r1, r9
  406e7e:	f7ff f9f9 	bl	406274 <memmove>
  406e82:	f8d8 2008 	ldr.w	r2, [r8, #8]
  406e86:	68ab      	ldr	r3, [r5, #8]
  406e88:	6828      	ldr	r0, [r5, #0]
  406e8a:	1bdb      	subs	r3, r3, r7
  406e8c:	4450      	add	r0, sl
  406e8e:	1b14      	subs	r4, r2, r4
  406e90:	60ab      	str	r3, [r5, #8]
  406e92:	6028      	str	r0, [r5, #0]
  406e94:	f8c8 4008 	str.w	r4, [r8, #8]
  406e98:	b314      	cbz	r4, 406ee0 <__ssprint_r+0xf4>
  406e9a:	f8d6 9000 	ldr.w	r9, [r6]
  406e9e:	6874      	ldr	r4, [r6, #4]
  406ea0:	3608      	adds	r6, #8
  406ea2:	e7b2      	b.n	406e0a <__ssprint_r+0x1e>
  406ea4:	4627      	mov	r7, r4
  406ea6:	46a2      	mov	sl, r4
  406ea8:	e7e7      	b.n	406e7a <__ssprint_r+0x8e>
  406eaa:	4658      	mov	r0, fp
  406eac:	f7ff fd58 	bl	406960 <_realloc_r>
  406eb0:	4603      	mov	r3, r0
  406eb2:	2800      	cmp	r0, #0
  406eb4:	d1d7      	bne.n	406e66 <__ssprint_r+0x7a>
  406eb6:	6929      	ldr	r1, [r5, #16]
  406eb8:	4658      	mov	r0, fp
  406eba:	f7fe fb23 	bl	405504 <_free_r>
  406ebe:	230c      	movs	r3, #12
  406ec0:	f8cb 3000 	str.w	r3, [fp]
  406ec4:	89ab      	ldrh	r3, [r5, #12]
  406ec6:	2200      	movs	r2, #0
  406ec8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406ecc:	f04f 30ff 	mov.w	r0, #4294967295
  406ed0:	81ab      	strh	r3, [r5, #12]
  406ed2:	f8c8 2008 	str.w	r2, [r8, #8]
  406ed6:	f8c8 2004 	str.w	r2, [r8, #4]
  406eda:	b003      	add	sp, #12
  406edc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406ee0:	2000      	movs	r0, #0
  406ee2:	f8c8 0004 	str.w	r0, [r8, #4]
  406ee6:	b003      	add	sp, #12
  406ee8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00406eec <__swbuf_r>:
  406eec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406eee:	460e      	mov	r6, r1
  406ef0:	4614      	mov	r4, r2
  406ef2:	4607      	mov	r7, r0
  406ef4:	b110      	cbz	r0, 406efc <__swbuf_r+0x10>
  406ef6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406ef8:	2b00      	cmp	r3, #0
  406efa:	d04a      	beq.n	406f92 <__swbuf_r+0xa6>
  406efc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406f00:	69a3      	ldr	r3, [r4, #24]
  406f02:	60a3      	str	r3, [r4, #8]
  406f04:	b291      	uxth	r1, r2
  406f06:	0708      	lsls	r0, r1, #28
  406f08:	d538      	bpl.n	406f7c <__swbuf_r+0x90>
  406f0a:	6923      	ldr	r3, [r4, #16]
  406f0c:	2b00      	cmp	r3, #0
  406f0e:	d035      	beq.n	406f7c <__swbuf_r+0x90>
  406f10:	0489      	lsls	r1, r1, #18
  406f12:	b2f5      	uxtb	r5, r6
  406f14:	d515      	bpl.n	406f42 <__swbuf_r+0x56>
  406f16:	6822      	ldr	r2, [r4, #0]
  406f18:	6961      	ldr	r1, [r4, #20]
  406f1a:	1ad3      	subs	r3, r2, r3
  406f1c:	428b      	cmp	r3, r1
  406f1e:	da1c      	bge.n	406f5a <__swbuf_r+0x6e>
  406f20:	3301      	adds	r3, #1
  406f22:	68a1      	ldr	r1, [r4, #8]
  406f24:	1c50      	adds	r0, r2, #1
  406f26:	3901      	subs	r1, #1
  406f28:	60a1      	str	r1, [r4, #8]
  406f2a:	6020      	str	r0, [r4, #0]
  406f2c:	7016      	strb	r6, [r2, #0]
  406f2e:	6962      	ldr	r2, [r4, #20]
  406f30:	429a      	cmp	r2, r3
  406f32:	d01a      	beq.n	406f6a <__swbuf_r+0x7e>
  406f34:	89a3      	ldrh	r3, [r4, #12]
  406f36:	07db      	lsls	r3, r3, #31
  406f38:	d501      	bpl.n	406f3e <__swbuf_r+0x52>
  406f3a:	2d0a      	cmp	r5, #10
  406f3c:	d015      	beq.n	406f6a <__swbuf_r+0x7e>
  406f3e:	4628      	mov	r0, r5
  406f40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406f42:	6e61      	ldr	r1, [r4, #100]	; 0x64
  406f44:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  406f48:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  406f4c:	81a2      	strh	r2, [r4, #12]
  406f4e:	6822      	ldr	r2, [r4, #0]
  406f50:	6661      	str	r1, [r4, #100]	; 0x64
  406f52:	6961      	ldr	r1, [r4, #20]
  406f54:	1ad3      	subs	r3, r2, r3
  406f56:	428b      	cmp	r3, r1
  406f58:	dbe2      	blt.n	406f20 <__swbuf_r+0x34>
  406f5a:	4621      	mov	r1, r4
  406f5c:	4638      	mov	r0, r7
  406f5e:	f7fe f973 	bl	405248 <_fflush_r>
  406f62:	b940      	cbnz	r0, 406f76 <__swbuf_r+0x8a>
  406f64:	6822      	ldr	r2, [r4, #0]
  406f66:	2301      	movs	r3, #1
  406f68:	e7db      	b.n	406f22 <__swbuf_r+0x36>
  406f6a:	4621      	mov	r1, r4
  406f6c:	4638      	mov	r0, r7
  406f6e:	f7fe f96b 	bl	405248 <_fflush_r>
  406f72:	2800      	cmp	r0, #0
  406f74:	d0e3      	beq.n	406f3e <__swbuf_r+0x52>
  406f76:	f04f 30ff 	mov.w	r0, #4294967295
  406f7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406f7c:	4621      	mov	r1, r4
  406f7e:	4638      	mov	r0, r7
  406f80:	f7fd f88a 	bl	404098 <__swsetup_r>
  406f84:	2800      	cmp	r0, #0
  406f86:	d1f6      	bne.n	406f76 <__swbuf_r+0x8a>
  406f88:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406f8c:	6923      	ldr	r3, [r4, #16]
  406f8e:	b291      	uxth	r1, r2
  406f90:	e7be      	b.n	406f10 <__swbuf_r+0x24>
  406f92:	f7fe f9ed 	bl	405370 <__sinit>
  406f96:	e7b1      	b.n	406efc <__swbuf_r+0x10>

00406f98 <_wcrtomb_r>:
  406f98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406f9c:	4605      	mov	r5, r0
  406f9e:	b086      	sub	sp, #24
  406fa0:	461e      	mov	r6, r3
  406fa2:	460c      	mov	r4, r1
  406fa4:	b1a1      	cbz	r1, 406fd0 <_wcrtomb_r+0x38>
  406fa6:	4b10      	ldr	r3, [pc, #64]	; (406fe8 <_wcrtomb_r+0x50>)
  406fa8:	4617      	mov	r7, r2
  406faa:	f8d3 8000 	ldr.w	r8, [r3]
  406fae:	f7fe fd3d 	bl	405a2c <__locale_charset>
  406fb2:	9600      	str	r6, [sp, #0]
  406fb4:	4603      	mov	r3, r0
  406fb6:	463a      	mov	r2, r7
  406fb8:	4621      	mov	r1, r4
  406fba:	4628      	mov	r0, r5
  406fbc:	47c0      	blx	r8
  406fbe:	1c43      	adds	r3, r0, #1
  406fc0:	d103      	bne.n	406fca <_wcrtomb_r+0x32>
  406fc2:	2200      	movs	r2, #0
  406fc4:	238a      	movs	r3, #138	; 0x8a
  406fc6:	6032      	str	r2, [r6, #0]
  406fc8:	602b      	str	r3, [r5, #0]
  406fca:	b006      	add	sp, #24
  406fcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406fd0:	4b05      	ldr	r3, [pc, #20]	; (406fe8 <_wcrtomb_r+0x50>)
  406fd2:	681f      	ldr	r7, [r3, #0]
  406fd4:	f7fe fd2a 	bl	405a2c <__locale_charset>
  406fd8:	9600      	str	r6, [sp, #0]
  406fda:	4603      	mov	r3, r0
  406fdc:	4622      	mov	r2, r4
  406fde:	a903      	add	r1, sp, #12
  406fe0:	4628      	mov	r0, r5
  406fe2:	47b8      	blx	r7
  406fe4:	e7eb      	b.n	406fbe <_wcrtomb_r+0x26>
  406fe6:	bf00      	nop
  406fe8:	200008a8 	.word	0x200008a8

00406fec <__ascii_wctomb>:
  406fec:	b121      	cbz	r1, 406ff8 <__ascii_wctomb+0xc>
  406fee:	2aff      	cmp	r2, #255	; 0xff
  406ff0:	d804      	bhi.n	406ffc <__ascii_wctomb+0x10>
  406ff2:	700a      	strb	r2, [r1, #0]
  406ff4:	2001      	movs	r0, #1
  406ff6:	4770      	bx	lr
  406ff8:	4608      	mov	r0, r1
  406ffa:	4770      	bx	lr
  406ffc:	238a      	movs	r3, #138	; 0x8a
  406ffe:	6003      	str	r3, [r0, #0]
  407000:	f04f 30ff 	mov.w	r0, #4294967295
  407004:	4770      	bx	lr
  407006:	bf00      	nop

00407008 <_write_r>:
  407008:	b570      	push	{r4, r5, r6, lr}
  40700a:	460d      	mov	r5, r1
  40700c:	4c08      	ldr	r4, [pc, #32]	; (407030 <_write_r+0x28>)
  40700e:	4611      	mov	r1, r2
  407010:	4606      	mov	r6, r0
  407012:	461a      	mov	r2, r3
  407014:	4628      	mov	r0, r5
  407016:	2300      	movs	r3, #0
  407018:	6023      	str	r3, [r4, #0]
  40701a:	f7f9 fd85 	bl	400b28 <_write>
  40701e:	1c43      	adds	r3, r0, #1
  407020:	d000      	beq.n	407024 <_write_r+0x1c>
  407022:	bd70      	pop	{r4, r5, r6, pc}
  407024:	6823      	ldr	r3, [r4, #0]
  407026:	2b00      	cmp	r3, #0
  407028:	d0fb      	beq.n	407022 <_write_r+0x1a>
  40702a:	6033      	str	r3, [r6, #0]
  40702c:	bd70      	pop	{r4, r5, r6, pc}
  40702e:	bf00      	nop
  407030:	20000d5c 	.word	0x20000d5c

00407034 <__register_exitproc>:
  407034:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  407038:	4c25      	ldr	r4, [pc, #148]	; (4070d0 <__register_exitproc+0x9c>)
  40703a:	6825      	ldr	r5, [r4, #0]
  40703c:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  407040:	4606      	mov	r6, r0
  407042:	4688      	mov	r8, r1
  407044:	4692      	mov	sl, r2
  407046:	4699      	mov	r9, r3
  407048:	b3c4      	cbz	r4, 4070bc <__register_exitproc+0x88>
  40704a:	6860      	ldr	r0, [r4, #4]
  40704c:	281f      	cmp	r0, #31
  40704e:	dc17      	bgt.n	407080 <__register_exitproc+0x4c>
  407050:	1c43      	adds	r3, r0, #1
  407052:	b176      	cbz	r6, 407072 <__register_exitproc+0x3e>
  407054:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  407058:	2201      	movs	r2, #1
  40705a:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  40705e:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  407062:	4082      	lsls	r2, r0
  407064:	4311      	orrs	r1, r2
  407066:	2e02      	cmp	r6, #2
  407068:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  40706c:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  407070:	d01e      	beq.n	4070b0 <__register_exitproc+0x7c>
  407072:	3002      	adds	r0, #2
  407074:	6063      	str	r3, [r4, #4]
  407076:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  40707a:	2000      	movs	r0, #0
  40707c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407080:	4b14      	ldr	r3, [pc, #80]	; (4070d4 <__register_exitproc+0xa0>)
  407082:	b303      	cbz	r3, 4070c6 <__register_exitproc+0x92>
  407084:	f44f 70c8 	mov.w	r0, #400	; 0x190
  407088:	f3af 8000 	nop.w
  40708c:	4604      	mov	r4, r0
  40708e:	b1d0      	cbz	r0, 4070c6 <__register_exitproc+0x92>
  407090:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  407094:	2700      	movs	r7, #0
  407096:	e880 0088 	stmia.w	r0, {r3, r7}
  40709a:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  40709e:	4638      	mov	r0, r7
  4070a0:	2301      	movs	r3, #1
  4070a2:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  4070a6:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  4070aa:	2e00      	cmp	r6, #0
  4070ac:	d0e1      	beq.n	407072 <__register_exitproc+0x3e>
  4070ae:	e7d1      	b.n	407054 <__register_exitproc+0x20>
  4070b0:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  4070b4:	430a      	orrs	r2, r1
  4070b6:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  4070ba:	e7da      	b.n	407072 <__register_exitproc+0x3e>
  4070bc:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  4070c0:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4070c4:	e7c1      	b.n	40704a <__register_exitproc+0x16>
  4070c6:	f04f 30ff 	mov.w	r0, #4294967295
  4070ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4070ce:	bf00      	nop
  4070d0:	00408680 	.word	0x00408680
  4070d4:	00000000 	.word	0x00000000

004070d8 <_calloc_r>:
  4070d8:	b510      	push	{r4, lr}
  4070da:	fb02 f101 	mul.w	r1, r2, r1
  4070de:	f7fe fd27 	bl	405b30 <_malloc_r>
  4070e2:	4604      	mov	r4, r0
  4070e4:	b1d8      	cbz	r0, 40711e <_calloc_r+0x46>
  4070e6:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4070ea:	f022 0203 	bic.w	r2, r2, #3
  4070ee:	3a04      	subs	r2, #4
  4070f0:	2a24      	cmp	r2, #36	; 0x24
  4070f2:	d818      	bhi.n	407126 <_calloc_r+0x4e>
  4070f4:	2a13      	cmp	r2, #19
  4070f6:	d914      	bls.n	407122 <_calloc_r+0x4a>
  4070f8:	2300      	movs	r3, #0
  4070fa:	2a1b      	cmp	r2, #27
  4070fc:	6003      	str	r3, [r0, #0]
  4070fe:	6043      	str	r3, [r0, #4]
  407100:	d916      	bls.n	407130 <_calloc_r+0x58>
  407102:	2a24      	cmp	r2, #36	; 0x24
  407104:	6083      	str	r3, [r0, #8]
  407106:	60c3      	str	r3, [r0, #12]
  407108:	bf11      	iteee	ne
  40710a:	f100 0210 	addne.w	r2, r0, #16
  40710e:	6103      	streq	r3, [r0, #16]
  407110:	6143      	streq	r3, [r0, #20]
  407112:	f100 0218 	addeq.w	r2, r0, #24
  407116:	2300      	movs	r3, #0
  407118:	6013      	str	r3, [r2, #0]
  40711a:	6053      	str	r3, [r2, #4]
  40711c:	6093      	str	r3, [r2, #8]
  40711e:	4620      	mov	r0, r4
  407120:	bd10      	pop	{r4, pc}
  407122:	4602      	mov	r2, r0
  407124:	e7f7      	b.n	407116 <_calloc_r+0x3e>
  407126:	2100      	movs	r1, #0
  407128:	f7fa fc02 	bl	401930 <memset>
  40712c:	4620      	mov	r0, r4
  40712e:	bd10      	pop	{r4, pc}
  407130:	f100 0208 	add.w	r2, r0, #8
  407134:	e7ef      	b.n	407116 <_calloc_r+0x3e>
  407136:	bf00      	nop

00407138 <_close_r>:
  407138:	b538      	push	{r3, r4, r5, lr}
  40713a:	4c07      	ldr	r4, [pc, #28]	; (407158 <_close_r+0x20>)
  40713c:	2300      	movs	r3, #0
  40713e:	4605      	mov	r5, r0
  407140:	4608      	mov	r0, r1
  407142:	6023      	str	r3, [r4, #0]
  407144:	f7fa fa0c 	bl	401560 <_close>
  407148:	1c43      	adds	r3, r0, #1
  40714a:	d000      	beq.n	40714e <_close_r+0x16>
  40714c:	bd38      	pop	{r3, r4, r5, pc}
  40714e:	6823      	ldr	r3, [r4, #0]
  407150:	2b00      	cmp	r3, #0
  407152:	d0fb      	beq.n	40714c <_close_r+0x14>
  407154:	602b      	str	r3, [r5, #0]
  407156:	bd38      	pop	{r3, r4, r5, pc}
  407158:	20000d5c 	.word	0x20000d5c

0040715c <_fclose_r>:
  40715c:	2900      	cmp	r1, #0
  40715e:	d03d      	beq.n	4071dc <_fclose_r+0x80>
  407160:	b570      	push	{r4, r5, r6, lr}
  407162:	4605      	mov	r5, r0
  407164:	460c      	mov	r4, r1
  407166:	b108      	cbz	r0, 40716c <_fclose_r+0x10>
  407168:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40716a:	b37b      	cbz	r3, 4071cc <_fclose_r+0x70>
  40716c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407170:	b90b      	cbnz	r3, 407176 <_fclose_r+0x1a>
  407172:	2000      	movs	r0, #0
  407174:	bd70      	pop	{r4, r5, r6, pc}
  407176:	4621      	mov	r1, r4
  407178:	4628      	mov	r0, r5
  40717a:	f7fd ffc1 	bl	405100 <__sflush_r>
  40717e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  407180:	4606      	mov	r6, r0
  407182:	b133      	cbz	r3, 407192 <_fclose_r+0x36>
  407184:	69e1      	ldr	r1, [r4, #28]
  407186:	4628      	mov	r0, r5
  407188:	4798      	blx	r3
  40718a:	2800      	cmp	r0, #0
  40718c:	bfb8      	it	lt
  40718e:	f04f 36ff 	movlt.w	r6, #4294967295
  407192:	89a3      	ldrh	r3, [r4, #12]
  407194:	061b      	lsls	r3, r3, #24
  407196:	d41c      	bmi.n	4071d2 <_fclose_r+0x76>
  407198:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40719a:	b141      	cbz	r1, 4071ae <_fclose_r+0x52>
  40719c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4071a0:	4299      	cmp	r1, r3
  4071a2:	d002      	beq.n	4071aa <_fclose_r+0x4e>
  4071a4:	4628      	mov	r0, r5
  4071a6:	f7fe f9ad 	bl	405504 <_free_r>
  4071aa:	2300      	movs	r3, #0
  4071ac:	6323      	str	r3, [r4, #48]	; 0x30
  4071ae:	6c61      	ldr	r1, [r4, #68]	; 0x44
  4071b0:	b121      	cbz	r1, 4071bc <_fclose_r+0x60>
  4071b2:	4628      	mov	r0, r5
  4071b4:	f7fe f9a6 	bl	405504 <_free_r>
  4071b8:	2300      	movs	r3, #0
  4071ba:	6463      	str	r3, [r4, #68]	; 0x44
  4071bc:	f7fe f8de 	bl	40537c <__sfp_lock_acquire>
  4071c0:	2300      	movs	r3, #0
  4071c2:	81a3      	strh	r3, [r4, #12]
  4071c4:	f7fe f8dc 	bl	405380 <__sfp_lock_release>
  4071c8:	4630      	mov	r0, r6
  4071ca:	bd70      	pop	{r4, r5, r6, pc}
  4071cc:	f7fe f8d0 	bl	405370 <__sinit>
  4071d0:	e7cc      	b.n	40716c <_fclose_r+0x10>
  4071d2:	6921      	ldr	r1, [r4, #16]
  4071d4:	4628      	mov	r0, r5
  4071d6:	f7fe f995 	bl	405504 <_free_r>
  4071da:	e7dd      	b.n	407198 <_fclose_r+0x3c>
  4071dc:	2000      	movs	r0, #0
  4071de:	4770      	bx	lr

004071e0 <_fstat_r>:
  4071e0:	b538      	push	{r3, r4, r5, lr}
  4071e2:	460b      	mov	r3, r1
  4071e4:	4c07      	ldr	r4, [pc, #28]	; (407204 <_fstat_r+0x24>)
  4071e6:	4605      	mov	r5, r0
  4071e8:	4611      	mov	r1, r2
  4071ea:	4618      	mov	r0, r3
  4071ec:	2300      	movs	r3, #0
  4071ee:	6023      	str	r3, [r4, #0]
  4071f0:	f7fa f9ba 	bl	401568 <_fstat>
  4071f4:	1c43      	adds	r3, r0, #1
  4071f6:	d000      	beq.n	4071fa <_fstat_r+0x1a>
  4071f8:	bd38      	pop	{r3, r4, r5, pc}
  4071fa:	6823      	ldr	r3, [r4, #0]
  4071fc:	2b00      	cmp	r3, #0
  4071fe:	d0fb      	beq.n	4071f8 <_fstat_r+0x18>
  407200:	602b      	str	r3, [r5, #0]
  407202:	bd38      	pop	{r3, r4, r5, pc}
  407204:	20000d5c 	.word	0x20000d5c

00407208 <_isatty_r>:
  407208:	b538      	push	{r3, r4, r5, lr}
  40720a:	4c07      	ldr	r4, [pc, #28]	; (407228 <_isatty_r+0x20>)
  40720c:	2300      	movs	r3, #0
  40720e:	4605      	mov	r5, r0
  407210:	4608      	mov	r0, r1
  407212:	6023      	str	r3, [r4, #0]
  407214:	f7fa f9ae 	bl	401574 <_isatty>
  407218:	1c43      	adds	r3, r0, #1
  40721a:	d000      	beq.n	40721e <_isatty_r+0x16>
  40721c:	bd38      	pop	{r3, r4, r5, pc}
  40721e:	6823      	ldr	r3, [r4, #0]
  407220:	2b00      	cmp	r3, #0
  407222:	d0fb      	beq.n	40721c <_isatty_r+0x14>
  407224:	602b      	str	r3, [r5, #0]
  407226:	bd38      	pop	{r3, r4, r5, pc}
  407228:	20000d5c 	.word	0x20000d5c

0040722c <_lseek_r>:
  40722c:	b570      	push	{r4, r5, r6, lr}
  40722e:	460d      	mov	r5, r1
  407230:	4c08      	ldr	r4, [pc, #32]	; (407254 <_lseek_r+0x28>)
  407232:	4611      	mov	r1, r2
  407234:	4606      	mov	r6, r0
  407236:	461a      	mov	r2, r3
  407238:	4628      	mov	r0, r5
  40723a:	2300      	movs	r3, #0
  40723c:	6023      	str	r3, [r4, #0]
  40723e:	f7fa f99b 	bl	401578 <_lseek>
  407242:	1c43      	adds	r3, r0, #1
  407244:	d000      	beq.n	407248 <_lseek_r+0x1c>
  407246:	bd70      	pop	{r4, r5, r6, pc}
  407248:	6823      	ldr	r3, [r4, #0]
  40724a:	2b00      	cmp	r3, #0
  40724c:	d0fb      	beq.n	407246 <_lseek_r+0x1a>
  40724e:	6033      	str	r3, [r6, #0]
  407250:	bd70      	pop	{r4, r5, r6, pc}
  407252:	bf00      	nop
  407254:	20000d5c 	.word	0x20000d5c

00407258 <_read_r>:
  407258:	b570      	push	{r4, r5, r6, lr}
  40725a:	460d      	mov	r5, r1
  40725c:	4c08      	ldr	r4, [pc, #32]	; (407280 <_read_r+0x28>)
  40725e:	4611      	mov	r1, r2
  407260:	4606      	mov	r6, r0
  407262:	461a      	mov	r2, r3
  407264:	4628      	mov	r0, r5
  407266:	2300      	movs	r3, #0
  407268:	6023      	str	r3, [r4, #0]
  40726a:	f7f8 ff5d 	bl	400128 <_read>
  40726e:	1c43      	adds	r3, r0, #1
  407270:	d000      	beq.n	407274 <_read_r+0x1c>
  407272:	bd70      	pop	{r4, r5, r6, pc}
  407274:	6823      	ldr	r3, [r4, #0]
  407276:	2b00      	cmp	r3, #0
  407278:	d0fb      	beq.n	407272 <_read_r+0x1a>
  40727a:	6033      	str	r3, [r6, #0]
  40727c:	bd70      	pop	{r4, r5, r6, pc}
  40727e:	bf00      	nop
  407280:	20000d5c 	.word	0x20000d5c

00407284 <__aeabi_drsub>:
  407284:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  407288:	e002      	b.n	407290 <__adddf3>
  40728a:	bf00      	nop

0040728c <__aeabi_dsub>:
  40728c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00407290 <__adddf3>:
  407290:	b530      	push	{r4, r5, lr}
  407292:	ea4f 0441 	mov.w	r4, r1, lsl #1
  407296:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40729a:	ea94 0f05 	teq	r4, r5
  40729e:	bf08      	it	eq
  4072a0:	ea90 0f02 	teqeq	r0, r2
  4072a4:	bf1f      	itttt	ne
  4072a6:	ea54 0c00 	orrsne.w	ip, r4, r0
  4072aa:	ea55 0c02 	orrsne.w	ip, r5, r2
  4072ae:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4072b2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4072b6:	f000 80e2 	beq.w	40747e <__adddf3+0x1ee>
  4072ba:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4072be:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4072c2:	bfb8      	it	lt
  4072c4:	426d      	neglt	r5, r5
  4072c6:	dd0c      	ble.n	4072e2 <__adddf3+0x52>
  4072c8:	442c      	add	r4, r5
  4072ca:	ea80 0202 	eor.w	r2, r0, r2
  4072ce:	ea81 0303 	eor.w	r3, r1, r3
  4072d2:	ea82 0000 	eor.w	r0, r2, r0
  4072d6:	ea83 0101 	eor.w	r1, r3, r1
  4072da:	ea80 0202 	eor.w	r2, r0, r2
  4072de:	ea81 0303 	eor.w	r3, r1, r3
  4072e2:	2d36      	cmp	r5, #54	; 0x36
  4072e4:	bf88      	it	hi
  4072e6:	bd30      	pophi	{r4, r5, pc}
  4072e8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4072ec:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4072f0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4072f4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4072f8:	d002      	beq.n	407300 <__adddf3+0x70>
  4072fa:	4240      	negs	r0, r0
  4072fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  407300:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  407304:	ea4f 3303 	mov.w	r3, r3, lsl #12
  407308:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  40730c:	d002      	beq.n	407314 <__adddf3+0x84>
  40730e:	4252      	negs	r2, r2
  407310:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  407314:	ea94 0f05 	teq	r4, r5
  407318:	f000 80a7 	beq.w	40746a <__adddf3+0x1da>
  40731c:	f1a4 0401 	sub.w	r4, r4, #1
  407320:	f1d5 0e20 	rsbs	lr, r5, #32
  407324:	db0d      	blt.n	407342 <__adddf3+0xb2>
  407326:	fa02 fc0e 	lsl.w	ip, r2, lr
  40732a:	fa22 f205 	lsr.w	r2, r2, r5
  40732e:	1880      	adds	r0, r0, r2
  407330:	f141 0100 	adc.w	r1, r1, #0
  407334:	fa03 f20e 	lsl.w	r2, r3, lr
  407338:	1880      	adds	r0, r0, r2
  40733a:	fa43 f305 	asr.w	r3, r3, r5
  40733e:	4159      	adcs	r1, r3
  407340:	e00e      	b.n	407360 <__adddf3+0xd0>
  407342:	f1a5 0520 	sub.w	r5, r5, #32
  407346:	f10e 0e20 	add.w	lr, lr, #32
  40734a:	2a01      	cmp	r2, #1
  40734c:	fa03 fc0e 	lsl.w	ip, r3, lr
  407350:	bf28      	it	cs
  407352:	f04c 0c02 	orrcs.w	ip, ip, #2
  407356:	fa43 f305 	asr.w	r3, r3, r5
  40735a:	18c0      	adds	r0, r0, r3
  40735c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  407360:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407364:	d507      	bpl.n	407376 <__adddf3+0xe6>
  407366:	f04f 0e00 	mov.w	lr, #0
  40736a:	f1dc 0c00 	rsbs	ip, ip, #0
  40736e:	eb7e 0000 	sbcs.w	r0, lr, r0
  407372:	eb6e 0101 	sbc.w	r1, lr, r1
  407376:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40737a:	d31b      	bcc.n	4073b4 <__adddf3+0x124>
  40737c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  407380:	d30c      	bcc.n	40739c <__adddf3+0x10c>
  407382:	0849      	lsrs	r1, r1, #1
  407384:	ea5f 0030 	movs.w	r0, r0, rrx
  407388:	ea4f 0c3c 	mov.w	ip, ip, rrx
  40738c:	f104 0401 	add.w	r4, r4, #1
  407390:	ea4f 5244 	mov.w	r2, r4, lsl #21
  407394:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  407398:	f080 809a 	bcs.w	4074d0 <__adddf3+0x240>
  40739c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4073a0:	bf08      	it	eq
  4073a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4073a6:	f150 0000 	adcs.w	r0, r0, #0
  4073aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4073ae:	ea41 0105 	orr.w	r1, r1, r5
  4073b2:	bd30      	pop	{r4, r5, pc}
  4073b4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4073b8:	4140      	adcs	r0, r0
  4073ba:	eb41 0101 	adc.w	r1, r1, r1
  4073be:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4073c2:	f1a4 0401 	sub.w	r4, r4, #1
  4073c6:	d1e9      	bne.n	40739c <__adddf3+0x10c>
  4073c8:	f091 0f00 	teq	r1, #0
  4073cc:	bf04      	itt	eq
  4073ce:	4601      	moveq	r1, r0
  4073d0:	2000      	moveq	r0, #0
  4073d2:	fab1 f381 	clz	r3, r1
  4073d6:	bf08      	it	eq
  4073d8:	3320      	addeq	r3, #32
  4073da:	f1a3 030b 	sub.w	r3, r3, #11
  4073de:	f1b3 0220 	subs.w	r2, r3, #32
  4073e2:	da0c      	bge.n	4073fe <__adddf3+0x16e>
  4073e4:	320c      	adds	r2, #12
  4073e6:	dd08      	ble.n	4073fa <__adddf3+0x16a>
  4073e8:	f102 0c14 	add.w	ip, r2, #20
  4073ec:	f1c2 020c 	rsb	r2, r2, #12
  4073f0:	fa01 f00c 	lsl.w	r0, r1, ip
  4073f4:	fa21 f102 	lsr.w	r1, r1, r2
  4073f8:	e00c      	b.n	407414 <__adddf3+0x184>
  4073fa:	f102 0214 	add.w	r2, r2, #20
  4073fe:	bfd8      	it	le
  407400:	f1c2 0c20 	rsble	ip, r2, #32
  407404:	fa01 f102 	lsl.w	r1, r1, r2
  407408:	fa20 fc0c 	lsr.w	ip, r0, ip
  40740c:	bfdc      	itt	le
  40740e:	ea41 010c 	orrle.w	r1, r1, ip
  407412:	4090      	lslle	r0, r2
  407414:	1ae4      	subs	r4, r4, r3
  407416:	bfa2      	ittt	ge
  407418:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  40741c:	4329      	orrge	r1, r5
  40741e:	bd30      	popge	{r4, r5, pc}
  407420:	ea6f 0404 	mvn.w	r4, r4
  407424:	3c1f      	subs	r4, #31
  407426:	da1c      	bge.n	407462 <__adddf3+0x1d2>
  407428:	340c      	adds	r4, #12
  40742a:	dc0e      	bgt.n	40744a <__adddf3+0x1ba>
  40742c:	f104 0414 	add.w	r4, r4, #20
  407430:	f1c4 0220 	rsb	r2, r4, #32
  407434:	fa20 f004 	lsr.w	r0, r0, r4
  407438:	fa01 f302 	lsl.w	r3, r1, r2
  40743c:	ea40 0003 	orr.w	r0, r0, r3
  407440:	fa21 f304 	lsr.w	r3, r1, r4
  407444:	ea45 0103 	orr.w	r1, r5, r3
  407448:	bd30      	pop	{r4, r5, pc}
  40744a:	f1c4 040c 	rsb	r4, r4, #12
  40744e:	f1c4 0220 	rsb	r2, r4, #32
  407452:	fa20 f002 	lsr.w	r0, r0, r2
  407456:	fa01 f304 	lsl.w	r3, r1, r4
  40745a:	ea40 0003 	orr.w	r0, r0, r3
  40745e:	4629      	mov	r1, r5
  407460:	bd30      	pop	{r4, r5, pc}
  407462:	fa21 f004 	lsr.w	r0, r1, r4
  407466:	4629      	mov	r1, r5
  407468:	bd30      	pop	{r4, r5, pc}
  40746a:	f094 0f00 	teq	r4, #0
  40746e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  407472:	bf06      	itte	eq
  407474:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  407478:	3401      	addeq	r4, #1
  40747a:	3d01      	subne	r5, #1
  40747c:	e74e      	b.n	40731c <__adddf3+0x8c>
  40747e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  407482:	bf18      	it	ne
  407484:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  407488:	d029      	beq.n	4074de <__adddf3+0x24e>
  40748a:	ea94 0f05 	teq	r4, r5
  40748e:	bf08      	it	eq
  407490:	ea90 0f02 	teqeq	r0, r2
  407494:	d005      	beq.n	4074a2 <__adddf3+0x212>
  407496:	ea54 0c00 	orrs.w	ip, r4, r0
  40749a:	bf04      	itt	eq
  40749c:	4619      	moveq	r1, r3
  40749e:	4610      	moveq	r0, r2
  4074a0:	bd30      	pop	{r4, r5, pc}
  4074a2:	ea91 0f03 	teq	r1, r3
  4074a6:	bf1e      	ittt	ne
  4074a8:	2100      	movne	r1, #0
  4074aa:	2000      	movne	r0, #0
  4074ac:	bd30      	popne	{r4, r5, pc}
  4074ae:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4074b2:	d105      	bne.n	4074c0 <__adddf3+0x230>
  4074b4:	0040      	lsls	r0, r0, #1
  4074b6:	4149      	adcs	r1, r1
  4074b8:	bf28      	it	cs
  4074ba:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4074be:	bd30      	pop	{r4, r5, pc}
  4074c0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4074c4:	bf3c      	itt	cc
  4074c6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4074ca:	bd30      	popcc	{r4, r5, pc}
  4074cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4074d0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4074d4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4074d8:	f04f 0000 	mov.w	r0, #0
  4074dc:	bd30      	pop	{r4, r5, pc}
  4074de:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4074e2:	bf1a      	itte	ne
  4074e4:	4619      	movne	r1, r3
  4074e6:	4610      	movne	r0, r2
  4074e8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4074ec:	bf1c      	itt	ne
  4074ee:	460b      	movne	r3, r1
  4074f0:	4602      	movne	r2, r0
  4074f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4074f6:	bf06      	itte	eq
  4074f8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4074fc:	ea91 0f03 	teqeq	r1, r3
  407500:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  407504:	bd30      	pop	{r4, r5, pc}
  407506:	bf00      	nop

00407508 <__aeabi_ui2d>:
  407508:	f090 0f00 	teq	r0, #0
  40750c:	bf04      	itt	eq
  40750e:	2100      	moveq	r1, #0
  407510:	4770      	bxeq	lr
  407512:	b530      	push	{r4, r5, lr}
  407514:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407518:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40751c:	f04f 0500 	mov.w	r5, #0
  407520:	f04f 0100 	mov.w	r1, #0
  407524:	e750      	b.n	4073c8 <__adddf3+0x138>
  407526:	bf00      	nop

00407528 <__aeabi_i2d>:
  407528:	f090 0f00 	teq	r0, #0
  40752c:	bf04      	itt	eq
  40752e:	2100      	moveq	r1, #0
  407530:	4770      	bxeq	lr
  407532:	b530      	push	{r4, r5, lr}
  407534:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407538:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40753c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  407540:	bf48      	it	mi
  407542:	4240      	negmi	r0, r0
  407544:	f04f 0100 	mov.w	r1, #0
  407548:	e73e      	b.n	4073c8 <__adddf3+0x138>
  40754a:	bf00      	nop

0040754c <__aeabi_f2d>:
  40754c:	0042      	lsls	r2, r0, #1
  40754e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  407552:	ea4f 0131 	mov.w	r1, r1, rrx
  407556:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40755a:	bf1f      	itttt	ne
  40755c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  407560:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  407564:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  407568:	4770      	bxne	lr
  40756a:	f092 0f00 	teq	r2, #0
  40756e:	bf14      	ite	ne
  407570:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  407574:	4770      	bxeq	lr
  407576:	b530      	push	{r4, r5, lr}
  407578:	f44f 7460 	mov.w	r4, #896	; 0x380
  40757c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407580:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  407584:	e720      	b.n	4073c8 <__adddf3+0x138>
  407586:	bf00      	nop

00407588 <__aeabi_ul2d>:
  407588:	ea50 0201 	orrs.w	r2, r0, r1
  40758c:	bf08      	it	eq
  40758e:	4770      	bxeq	lr
  407590:	b530      	push	{r4, r5, lr}
  407592:	f04f 0500 	mov.w	r5, #0
  407596:	e00a      	b.n	4075ae <__aeabi_l2d+0x16>

00407598 <__aeabi_l2d>:
  407598:	ea50 0201 	orrs.w	r2, r0, r1
  40759c:	bf08      	it	eq
  40759e:	4770      	bxeq	lr
  4075a0:	b530      	push	{r4, r5, lr}
  4075a2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4075a6:	d502      	bpl.n	4075ae <__aeabi_l2d+0x16>
  4075a8:	4240      	negs	r0, r0
  4075aa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4075ae:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4075b2:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4075b6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4075ba:	f43f aedc 	beq.w	407376 <__adddf3+0xe6>
  4075be:	f04f 0203 	mov.w	r2, #3
  4075c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4075c6:	bf18      	it	ne
  4075c8:	3203      	addne	r2, #3
  4075ca:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4075ce:	bf18      	it	ne
  4075d0:	3203      	addne	r2, #3
  4075d2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4075d6:	f1c2 0320 	rsb	r3, r2, #32
  4075da:	fa00 fc03 	lsl.w	ip, r0, r3
  4075de:	fa20 f002 	lsr.w	r0, r0, r2
  4075e2:	fa01 fe03 	lsl.w	lr, r1, r3
  4075e6:	ea40 000e 	orr.w	r0, r0, lr
  4075ea:	fa21 f102 	lsr.w	r1, r1, r2
  4075ee:	4414      	add	r4, r2
  4075f0:	e6c1      	b.n	407376 <__adddf3+0xe6>
  4075f2:	bf00      	nop

004075f4 <__aeabi_dmul>:
  4075f4:	b570      	push	{r4, r5, r6, lr}
  4075f6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4075fa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4075fe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  407602:	bf1d      	ittte	ne
  407604:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  407608:	ea94 0f0c 	teqne	r4, ip
  40760c:	ea95 0f0c 	teqne	r5, ip
  407610:	f000 f8de 	bleq	4077d0 <__aeabi_dmul+0x1dc>
  407614:	442c      	add	r4, r5
  407616:	ea81 0603 	eor.w	r6, r1, r3
  40761a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40761e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  407622:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  407626:	bf18      	it	ne
  407628:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  40762c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407630:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  407634:	d038      	beq.n	4076a8 <__aeabi_dmul+0xb4>
  407636:	fba0 ce02 	umull	ip, lr, r0, r2
  40763a:	f04f 0500 	mov.w	r5, #0
  40763e:	fbe1 e502 	umlal	lr, r5, r1, r2
  407642:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  407646:	fbe0 e503 	umlal	lr, r5, r0, r3
  40764a:	f04f 0600 	mov.w	r6, #0
  40764e:	fbe1 5603 	umlal	r5, r6, r1, r3
  407652:	f09c 0f00 	teq	ip, #0
  407656:	bf18      	it	ne
  407658:	f04e 0e01 	orrne.w	lr, lr, #1
  40765c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  407660:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  407664:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  407668:	d204      	bcs.n	407674 <__aeabi_dmul+0x80>
  40766a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40766e:	416d      	adcs	r5, r5
  407670:	eb46 0606 	adc.w	r6, r6, r6
  407674:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  407678:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40767c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  407680:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  407684:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  407688:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40768c:	bf88      	it	hi
  40768e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  407692:	d81e      	bhi.n	4076d2 <__aeabi_dmul+0xde>
  407694:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  407698:	bf08      	it	eq
  40769a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40769e:	f150 0000 	adcs.w	r0, r0, #0
  4076a2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4076a6:	bd70      	pop	{r4, r5, r6, pc}
  4076a8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4076ac:	ea46 0101 	orr.w	r1, r6, r1
  4076b0:	ea40 0002 	orr.w	r0, r0, r2
  4076b4:	ea81 0103 	eor.w	r1, r1, r3
  4076b8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4076bc:	bfc2      	ittt	gt
  4076be:	ebd4 050c 	rsbsgt	r5, r4, ip
  4076c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4076c6:	bd70      	popgt	{r4, r5, r6, pc}
  4076c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4076cc:	f04f 0e00 	mov.w	lr, #0
  4076d0:	3c01      	subs	r4, #1
  4076d2:	f300 80ab 	bgt.w	40782c <__aeabi_dmul+0x238>
  4076d6:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4076da:	bfde      	ittt	le
  4076dc:	2000      	movle	r0, #0
  4076de:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4076e2:	bd70      	pople	{r4, r5, r6, pc}
  4076e4:	f1c4 0400 	rsb	r4, r4, #0
  4076e8:	3c20      	subs	r4, #32
  4076ea:	da35      	bge.n	407758 <__aeabi_dmul+0x164>
  4076ec:	340c      	adds	r4, #12
  4076ee:	dc1b      	bgt.n	407728 <__aeabi_dmul+0x134>
  4076f0:	f104 0414 	add.w	r4, r4, #20
  4076f4:	f1c4 0520 	rsb	r5, r4, #32
  4076f8:	fa00 f305 	lsl.w	r3, r0, r5
  4076fc:	fa20 f004 	lsr.w	r0, r0, r4
  407700:	fa01 f205 	lsl.w	r2, r1, r5
  407704:	ea40 0002 	orr.w	r0, r0, r2
  407708:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  40770c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  407710:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  407714:	fa21 f604 	lsr.w	r6, r1, r4
  407718:	eb42 0106 	adc.w	r1, r2, r6
  40771c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407720:	bf08      	it	eq
  407722:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407726:	bd70      	pop	{r4, r5, r6, pc}
  407728:	f1c4 040c 	rsb	r4, r4, #12
  40772c:	f1c4 0520 	rsb	r5, r4, #32
  407730:	fa00 f304 	lsl.w	r3, r0, r4
  407734:	fa20 f005 	lsr.w	r0, r0, r5
  407738:	fa01 f204 	lsl.w	r2, r1, r4
  40773c:	ea40 0002 	orr.w	r0, r0, r2
  407740:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  407748:	f141 0100 	adc.w	r1, r1, #0
  40774c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407750:	bf08      	it	eq
  407752:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407756:	bd70      	pop	{r4, r5, r6, pc}
  407758:	f1c4 0520 	rsb	r5, r4, #32
  40775c:	fa00 f205 	lsl.w	r2, r0, r5
  407760:	ea4e 0e02 	orr.w	lr, lr, r2
  407764:	fa20 f304 	lsr.w	r3, r0, r4
  407768:	fa01 f205 	lsl.w	r2, r1, r5
  40776c:	ea43 0302 	orr.w	r3, r3, r2
  407770:	fa21 f004 	lsr.w	r0, r1, r4
  407774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407778:	fa21 f204 	lsr.w	r2, r1, r4
  40777c:	ea20 0002 	bic.w	r0, r0, r2
  407780:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  407784:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407788:	bf08      	it	eq
  40778a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40778e:	bd70      	pop	{r4, r5, r6, pc}
  407790:	f094 0f00 	teq	r4, #0
  407794:	d10f      	bne.n	4077b6 <__aeabi_dmul+0x1c2>
  407796:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40779a:	0040      	lsls	r0, r0, #1
  40779c:	eb41 0101 	adc.w	r1, r1, r1
  4077a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4077a4:	bf08      	it	eq
  4077a6:	3c01      	subeq	r4, #1
  4077a8:	d0f7      	beq.n	40779a <__aeabi_dmul+0x1a6>
  4077aa:	ea41 0106 	orr.w	r1, r1, r6
  4077ae:	f095 0f00 	teq	r5, #0
  4077b2:	bf18      	it	ne
  4077b4:	4770      	bxne	lr
  4077b6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4077ba:	0052      	lsls	r2, r2, #1
  4077bc:	eb43 0303 	adc.w	r3, r3, r3
  4077c0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4077c4:	bf08      	it	eq
  4077c6:	3d01      	subeq	r5, #1
  4077c8:	d0f7      	beq.n	4077ba <__aeabi_dmul+0x1c6>
  4077ca:	ea43 0306 	orr.w	r3, r3, r6
  4077ce:	4770      	bx	lr
  4077d0:	ea94 0f0c 	teq	r4, ip
  4077d4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4077d8:	bf18      	it	ne
  4077da:	ea95 0f0c 	teqne	r5, ip
  4077de:	d00c      	beq.n	4077fa <__aeabi_dmul+0x206>
  4077e0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4077e4:	bf18      	it	ne
  4077e6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4077ea:	d1d1      	bne.n	407790 <__aeabi_dmul+0x19c>
  4077ec:	ea81 0103 	eor.w	r1, r1, r3
  4077f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4077f4:	f04f 0000 	mov.w	r0, #0
  4077f8:	bd70      	pop	{r4, r5, r6, pc}
  4077fa:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4077fe:	bf06      	itte	eq
  407800:	4610      	moveq	r0, r2
  407802:	4619      	moveq	r1, r3
  407804:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  407808:	d019      	beq.n	40783e <__aeabi_dmul+0x24a>
  40780a:	ea94 0f0c 	teq	r4, ip
  40780e:	d102      	bne.n	407816 <__aeabi_dmul+0x222>
  407810:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  407814:	d113      	bne.n	40783e <__aeabi_dmul+0x24a>
  407816:	ea95 0f0c 	teq	r5, ip
  40781a:	d105      	bne.n	407828 <__aeabi_dmul+0x234>
  40781c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  407820:	bf1c      	itt	ne
  407822:	4610      	movne	r0, r2
  407824:	4619      	movne	r1, r3
  407826:	d10a      	bne.n	40783e <__aeabi_dmul+0x24a>
  407828:	ea81 0103 	eor.w	r1, r1, r3
  40782c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407830:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  407834:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  407838:	f04f 0000 	mov.w	r0, #0
  40783c:	bd70      	pop	{r4, r5, r6, pc}
  40783e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  407842:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  407846:	bd70      	pop	{r4, r5, r6, pc}

00407848 <__aeabi_ddiv>:
  407848:	b570      	push	{r4, r5, r6, lr}
  40784a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40784e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  407852:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  407856:	bf1d      	ittte	ne
  407858:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40785c:	ea94 0f0c 	teqne	r4, ip
  407860:	ea95 0f0c 	teqne	r5, ip
  407864:	f000 f8a7 	bleq	4079b6 <__aeabi_ddiv+0x16e>
  407868:	eba4 0405 	sub.w	r4, r4, r5
  40786c:	ea81 0e03 	eor.w	lr, r1, r3
  407870:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  407874:	ea4f 3101 	mov.w	r1, r1, lsl #12
  407878:	f000 8088 	beq.w	40798c <__aeabi_ddiv+0x144>
  40787c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  407880:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  407884:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  407888:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40788c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  407890:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  407894:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  407898:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40789c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4078a0:	429d      	cmp	r5, r3
  4078a2:	bf08      	it	eq
  4078a4:	4296      	cmpeq	r6, r2
  4078a6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4078aa:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4078ae:	d202      	bcs.n	4078b6 <__aeabi_ddiv+0x6e>
  4078b0:	085b      	lsrs	r3, r3, #1
  4078b2:	ea4f 0232 	mov.w	r2, r2, rrx
  4078b6:	1ab6      	subs	r6, r6, r2
  4078b8:	eb65 0503 	sbc.w	r5, r5, r3
  4078bc:	085b      	lsrs	r3, r3, #1
  4078be:	ea4f 0232 	mov.w	r2, r2, rrx
  4078c2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4078c6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4078ca:	ebb6 0e02 	subs.w	lr, r6, r2
  4078ce:	eb75 0e03 	sbcs.w	lr, r5, r3
  4078d2:	bf22      	ittt	cs
  4078d4:	1ab6      	subcs	r6, r6, r2
  4078d6:	4675      	movcs	r5, lr
  4078d8:	ea40 000c 	orrcs.w	r0, r0, ip
  4078dc:	085b      	lsrs	r3, r3, #1
  4078de:	ea4f 0232 	mov.w	r2, r2, rrx
  4078e2:	ebb6 0e02 	subs.w	lr, r6, r2
  4078e6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4078ea:	bf22      	ittt	cs
  4078ec:	1ab6      	subcs	r6, r6, r2
  4078ee:	4675      	movcs	r5, lr
  4078f0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4078f4:	085b      	lsrs	r3, r3, #1
  4078f6:	ea4f 0232 	mov.w	r2, r2, rrx
  4078fa:	ebb6 0e02 	subs.w	lr, r6, r2
  4078fe:	eb75 0e03 	sbcs.w	lr, r5, r3
  407902:	bf22      	ittt	cs
  407904:	1ab6      	subcs	r6, r6, r2
  407906:	4675      	movcs	r5, lr
  407908:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40790c:	085b      	lsrs	r3, r3, #1
  40790e:	ea4f 0232 	mov.w	r2, r2, rrx
  407912:	ebb6 0e02 	subs.w	lr, r6, r2
  407916:	eb75 0e03 	sbcs.w	lr, r5, r3
  40791a:	bf22      	ittt	cs
  40791c:	1ab6      	subcs	r6, r6, r2
  40791e:	4675      	movcs	r5, lr
  407920:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  407924:	ea55 0e06 	orrs.w	lr, r5, r6
  407928:	d018      	beq.n	40795c <__aeabi_ddiv+0x114>
  40792a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40792e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  407932:	ea4f 1606 	mov.w	r6, r6, lsl #4
  407936:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40793a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40793e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  407942:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  407946:	d1c0      	bne.n	4078ca <__aeabi_ddiv+0x82>
  407948:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40794c:	d10b      	bne.n	407966 <__aeabi_ddiv+0x11e>
  40794e:	ea41 0100 	orr.w	r1, r1, r0
  407952:	f04f 0000 	mov.w	r0, #0
  407956:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40795a:	e7b6      	b.n	4078ca <__aeabi_ddiv+0x82>
  40795c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407960:	bf04      	itt	eq
  407962:	4301      	orreq	r1, r0
  407964:	2000      	moveq	r0, #0
  407966:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40796a:	bf88      	it	hi
  40796c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  407970:	f63f aeaf 	bhi.w	4076d2 <__aeabi_dmul+0xde>
  407974:	ebb5 0c03 	subs.w	ip, r5, r3
  407978:	bf04      	itt	eq
  40797a:	ebb6 0c02 	subseq.w	ip, r6, r2
  40797e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  407982:	f150 0000 	adcs.w	r0, r0, #0
  407986:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40798a:	bd70      	pop	{r4, r5, r6, pc}
  40798c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  407990:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  407994:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  407998:	bfc2      	ittt	gt
  40799a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40799e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4079a2:	bd70      	popgt	{r4, r5, r6, pc}
  4079a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4079a8:	f04f 0e00 	mov.w	lr, #0
  4079ac:	3c01      	subs	r4, #1
  4079ae:	e690      	b.n	4076d2 <__aeabi_dmul+0xde>
  4079b0:	ea45 0e06 	orr.w	lr, r5, r6
  4079b4:	e68d      	b.n	4076d2 <__aeabi_dmul+0xde>
  4079b6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4079ba:	ea94 0f0c 	teq	r4, ip
  4079be:	bf08      	it	eq
  4079c0:	ea95 0f0c 	teqeq	r5, ip
  4079c4:	f43f af3b 	beq.w	40783e <__aeabi_dmul+0x24a>
  4079c8:	ea94 0f0c 	teq	r4, ip
  4079cc:	d10a      	bne.n	4079e4 <__aeabi_ddiv+0x19c>
  4079ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4079d2:	f47f af34 	bne.w	40783e <__aeabi_dmul+0x24a>
  4079d6:	ea95 0f0c 	teq	r5, ip
  4079da:	f47f af25 	bne.w	407828 <__aeabi_dmul+0x234>
  4079de:	4610      	mov	r0, r2
  4079e0:	4619      	mov	r1, r3
  4079e2:	e72c      	b.n	40783e <__aeabi_dmul+0x24a>
  4079e4:	ea95 0f0c 	teq	r5, ip
  4079e8:	d106      	bne.n	4079f8 <__aeabi_ddiv+0x1b0>
  4079ea:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4079ee:	f43f aefd 	beq.w	4077ec <__aeabi_dmul+0x1f8>
  4079f2:	4610      	mov	r0, r2
  4079f4:	4619      	mov	r1, r3
  4079f6:	e722      	b.n	40783e <__aeabi_dmul+0x24a>
  4079f8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4079fc:	bf18      	it	ne
  4079fe:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  407a02:	f47f aec5 	bne.w	407790 <__aeabi_dmul+0x19c>
  407a06:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  407a0a:	f47f af0d 	bne.w	407828 <__aeabi_dmul+0x234>
  407a0e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  407a12:	f47f aeeb 	bne.w	4077ec <__aeabi_dmul+0x1f8>
  407a16:	e712      	b.n	40783e <__aeabi_dmul+0x24a>

00407a18 <__gedf2>:
  407a18:	f04f 3cff 	mov.w	ip, #4294967295
  407a1c:	e006      	b.n	407a2c <__cmpdf2+0x4>
  407a1e:	bf00      	nop

00407a20 <__ledf2>:
  407a20:	f04f 0c01 	mov.w	ip, #1
  407a24:	e002      	b.n	407a2c <__cmpdf2+0x4>
  407a26:	bf00      	nop

00407a28 <__cmpdf2>:
  407a28:	f04f 0c01 	mov.w	ip, #1
  407a2c:	f84d cd04 	str.w	ip, [sp, #-4]!
  407a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407a38:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407a3c:	bf18      	it	ne
  407a3e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  407a42:	d01b      	beq.n	407a7c <__cmpdf2+0x54>
  407a44:	b001      	add	sp, #4
  407a46:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  407a4a:	bf0c      	ite	eq
  407a4c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  407a50:	ea91 0f03 	teqne	r1, r3
  407a54:	bf02      	ittt	eq
  407a56:	ea90 0f02 	teqeq	r0, r2
  407a5a:	2000      	moveq	r0, #0
  407a5c:	4770      	bxeq	lr
  407a5e:	f110 0f00 	cmn.w	r0, #0
  407a62:	ea91 0f03 	teq	r1, r3
  407a66:	bf58      	it	pl
  407a68:	4299      	cmppl	r1, r3
  407a6a:	bf08      	it	eq
  407a6c:	4290      	cmpeq	r0, r2
  407a6e:	bf2c      	ite	cs
  407a70:	17d8      	asrcs	r0, r3, #31
  407a72:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  407a76:	f040 0001 	orr.w	r0, r0, #1
  407a7a:	4770      	bx	lr
  407a7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407a84:	d102      	bne.n	407a8c <__cmpdf2+0x64>
  407a86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  407a8a:	d107      	bne.n	407a9c <__cmpdf2+0x74>
  407a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407a90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407a94:	d1d6      	bne.n	407a44 <__cmpdf2+0x1c>
  407a96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  407a9a:	d0d3      	beq.n	407a44 <__cmpdf2+0x1c>
  407a9c:	f85d 0b04 	ldr.w	r0, [sp], #4
  407aa0:	4770      	bx	lr
  407aa2:	bf00      	nop

00407aa4 <__aeabi_cdrcmple>:
  407aa4:	4684      	mov	ip, r0
  407aa6:	4610      	mov	r0, r2
  407aa8:	4662      	mov	r2, ip
  407aaa:	468c      	mov	ip, r1
  407aac:	4619      	mov	r1, r3
  407aae:	4663      	mov	r3, ip
  407ab0:	e000      	b.n	407ab4 <__aeabi_cdcmpeq>
  407ab2:	bf00      	nop

00407ab4 <__aeabi_cdcmpeq>:
  407ab4:	b501      	push	{r0, lr}
  407ab6:	f7ff ffb7 	bl	407a28 <__cmpdf2>
  407aba:	2800      	cmp	r0, #0
  407abc:	bf48      	it	mi
  407abe:	f110 0f00 	cmnmi.w	r0, #0
  407ac2:	bd01      	pop	{r0, pc}

00407ac4 <__aeabi_dcmpeq>:
  407ac4:	f84d ed08 	str.w	lr, [sp, #-8]!
  407ac8:	f7ff fff4 	bl	407ab4 <__aeabi_cdcmpeq>
  407acc:	bf0c      	ite	eq
  407ace:	2001      	moveq	r0, #1
  407ad0:	2000      	movne	r0, #0
  407ad2:	f85d fb08 	ldr.w	pc, [sp], #8
  407ad6:	bf00      	nop

00407ad8 <__aeabi_dcmplt>:
  407ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
  407adc:	f7ff ffea 	bl	407ab4 <__aeabi_cdcmpeq>
  407ae0:	bf34      	ite	cc
  407ae2:	2001      	movcc	r0, #1
  407ae4:	2000      	movcs	r0, #0
  407ae6:	f85d fb08 	ldr.w	pc, [sp], #8
  407aea:	bf00      	nop

00407aec <__aeabi_dcmple>:
  407aec:	f84d ed08 	str.w	lr, [sp, #-8]!
  407af0:	f7ff ffe0 	bl	407ab4 <__aeabi_cdcmpeq>
  407af4:	bf94      	ite	ls
  407af6:	2001      	movls	r0, #1
  407af8:	2000      	movhi	r0, #0
  407afa:	f85d fb08 	ldr.w	pc, [sp], #8
  407afe:	bf00      	nop

00407b00 <__aeabi_dcmpge>:
  407b00:	f84d ed08 	str.w	lr, [sp, #-8]!
  407b04:	f7ff ffce 	bl	407aa4 <__aeabi_cdrcmple>
  407b08:	bf94      	ite	ls
  407b0a:	2001      	movls	r0, #1
  407b0c:	2000      	movhi	r0, #0
  407b0e:	f85d fb08 	ldr.w	pc, [sp], #8
  407b12:	bf00      	nop

00407b14 <__aeabi_dcmpgt>:
  407b14:	f84d ed08 	str.w	lr, [sp, #-8]!
  407b18:	f7ff ffc4 	bl	407aa4 <__aeabi_cdrcmple>
  407b1c:	bf34      	ite	cc
  407b1e:	2001      	movcc	r0, #1
  407b20:	2000      	movcs	r0, #0
  407b22:	f85d fb08 	ldr.w	pc, [sp], #8
  407b26:	bf00      	nop

00407b28 <__aeabi_dcmpun>:
  407b28:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407b2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407b30:	d102      	bne.n	407b38 <__aeabi_dcmpun+0x10>
  407b32:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  407b36:	d10a      	bne.n	407b4e <__aeabi_dcmpun+0x26>
  407b38:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407b3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407b40:	d102      	bne.n	407b48 <__aeabi_dcmpun+0x20>
  407b42:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  407b46:	d102      	bne.n	407b4e <__aeabi_dcmpun+0x26>
  407b48:	f04f 0000 	mov.w	r0, #0
  407b4c:	4770      	bx	lr
  407b4e:	f04f 0001 	mov.w	r0, #1
  407b52:	4770      	bx	lr

00407b54 <__aeabi_d2iz>:
  407b54:	ea4f 0241 	mov.w	r2, r1, lsl #1
  407b58:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  407b5c:	d215      	bcs.n	407b8a <__aeabi_d2iz+0x36>
  407b5e:	d511      	bpl.n	407b84 <__aeabi_d2iz+0x30>
  407b60:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  407b64:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  407b68:	d912      	bls.n	407b90 <__aeabi_d2iz+0x3c>
  407b6a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  407b6e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  407b72:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  407b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  407b7a:	fa23 f002 	lsr.w	r0, r3, r2
  407b7e:	bf18      	it	ne
  407b80:	4240      	negne	r0, r0
  407b82:	4770      	bx	lr
  407b84:	f04f 0000 	mov.w	r0, #0
  407b88:	4770      	bx	lr
  407b8a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  407b8e:	d105      	bne.n	407b9c <__aeabi_d2iz+0x48>
  407b90:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  407b94:	bf08      	it	eq
  407b96:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  407b9a:	4770      	bx	lr
  407b9c:	f04f 0000 	mov.w	r0, #0
  407ba0:	4770      	bx	lr
  407ba2:	bf00      	nop

00407ba4 <__aeabi_uldivmod>:
  407ba4:	b953      	cbnz	r3, 407bbc <__aeabi_uldivmod+0x18>
  407ba6:	b94a      	cbnz	r2, 407bbc <__aeabi_uldivmod+0x18>
  407ba8:	2900      	cmp	r1, #0
  407baa:	bf08      	it	eq
  407bac:	2800      	cmpeq	r0, #0
  407bae:	bf1c      	itt	ne
  407bb0:	f04f 31ff 	movne.w	r1, #4294967295
  407bb4:	f04f 30ff 	movne.w	r0, #4294967295
  407bb8:	f000 b97e 	b.w	407eb8 <__aeabi_idiv0>
  407bbc:	f1ad 0c08 	sub.w	ip, sp, #8
  407bc0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  407bc4:	f000 f806 	bl	407bd4 <__udivmoddi4>
  407bc8:	f8dd e004 	ldr.w	lr, [sp, #4]
  407bcc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  407bd0:	b004      	add	sp, #16
  407bd2:	4770      	bx	lr

00407bd4 <__udivmoddi4>:
  407bd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  407bd8:	468c      	mov	ip, r1
  407bda:	460e      	mov	r6, r1
  407bdc:	4604      	mov	r4, r0
  407bde:	9d08      	ldr	r5, [sp, #32]
  407be0:	2b00      	cmp	r3, #0
  407be2:	d150      	bne.n	407c86 <__udivmoddi4+0xb2>
  407be4:	428a      	cmp	r2, r1
  407be6:	4617      	mov	r7, r2
  407be8:	d96c      	bls.n	407cc4 <__udivmoddi4+0xf0>
  407bea:	fab2 fe82 	clz	lr, r2
  407bee:	f1be 0f00 	cmp.w	lr, #0
  407bf2:	d00b      	beq.n	407c0c <__udivmoddi4+0x38>
  407bf4:	f1ce 0420 	rsb	r4, lr, #32
  407bf8:	fa20 f404 	lsr.w	r4, r0, r4
  407bfc:	fa01 f60e 	lsl.w	r6, r1, lr
  407c00:	ea44 0c06 	orr.w	ip, r4, r6
  407c04:	fa02 f70e 	lsl.w	r7, r2, lr
  407c08:	fa00 f40e 	lsl.w	r4, r0, lr
  407c0c:	ea4f 4917 	mov.w	r9, r7, lsr #16
  407c10:	0c22      	lsrs	r2, r4, #16
  407c12:	fbbc f0f9 	udiv	r0, ip, r9
  407c16:	fa1f f887 	uxth.w	r8, r7
  407c1a:	fb09 c610 	mls	r6, r9, r0, ip
  407c1e:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  407c22:	fb00 f308 	mul.w	r3, r0, r8
  407c26:	42b3      	cmp	r3, r6
  407c28:	d909      	bls.n	407c3e <__udivmoddi4+0x6a>
  407c2a:	19f6      	adds	r6, r6, r7
  407c2c:	f100 32ff 	add.w	r2, r0, #4294967295
  407c30:	f080 8122 	bcs.w	407e78 <__udivmoddi4+0x2a4>
  407c34:	42b3      	cmp	r3, r6
  407c36:	f240 811f 	bls.w	407e78 <__udivmoddi4+0x2a4>
  407c3a:	3802      	subs	r0, #2
  407c3c:	443e      	add	r6, r7
  407c3e:	1af6      	subs	r6, r6, r3
  407c40:	b2a2      	uxth	r2, r4
  407c42:	fbb6 f3f9 	udiv	r3, r6, r9
  407c46:	fb09 6613 	mls	r6, r9, r3, r6
  407c4a:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  407c4e:	fb03 f808 	mul.w	r8, r3, r8
  407c52:	45a0      	cmp	r8, r4
  407c54:	d909      	bls.n	407c6a <__udivmoddi4+0x96>
  407c56:	19e4      	adds	r4, r4, r7
  407c58:	f103 32ff 	add.w	r2, r3, #4294967295
  407c5c:	f080 810a 	bcs.w	407e74 <__udivmoddi4+0x2a0>
  407c60:	45a0      	cmp	r8, r4
  407c62:	f240 8107 	bls.w	407e74 <__udivmoddi4+0x2a0>
  407c66:	3b02      	subs	r3, #2
  407c68:	443c      	add	r4, r7
  407c6a:	ebc8 0404 	rsb	r4, r8, r4
  407c6e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  407c72:	2100      	movs	r1, #0
  407c74:	2d00      	cmp	r5, #0
  407c76:	d062      	beq.n	407d3e <__udivmoddi4+0x16a>
  407c78:	fa24 f40e 	lsr.w	r4, r4, lr
  407c7c:	2300      	movs	r3, #0
  407c7e:	602c      	str	r4, [r5, #0]
  407c80:	606b      	str	r3, [r5, #4]
  407c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407c86:	428b      	cmp	r3, r1
  407c88:	d907      	bls.n	407c9a <__udivmoddi4+0xc6>
  407c8a:	2d00      	cmp	r5, #0
  407c8c:	d055      	beq.n	407d3a <__udivmoddi4+0x166>
  407c8e:	2100      	movs	r1, #0
  407c90:	e885 0041 	stmia.w	r5, {r0, r6}
  407c94:	4608      	mov	r0, r1
  407c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407c9a:	fab3 f183 	clz	r1, r3
  407c9e:	2900      	cmp	r1, #0
  407ca0:	f040 8090 	bne.w	407dc4 <__udivmoddi4+0x1f0>
  407ca4:	42b3      	cmp	r3, r6
  407ca6:	d302      	bcc.n	407cae <__udivmoddi4+0xda>
  407ca8:	4282      	cmp	r2, r0
  407caa:	f200 80f8 	bhi.w	407e9e <__udivmoddi4+0x2ca>
  407cae:	1a84      	subs	r4, r0, r2
  407cb0:	eb66 0603 	sbc.w	r6, r6, r3
  407cb4:	2001      	movs	r0, #1
  407cb6:	46b4      	mov	ip, r6
  407cb8:	2d00      	cmp	r5, #0
  407cba:	d040      	beq.n	407d3e <__udivmoddi4+0x16a>
  407cbc:	e885 1010 	stmia.w	r5, {r4, ip}
  407cc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407cc4:	b912      	cbnz	r2, 407ccc <__udivmoddi4+0xf8>
  407cc6:	2701      	movs	r7, #1
  407cc8:	fbb7 f7f2 	udiv	r7, r7, r2
  407ccc:	fab7 fe87 	clz	lr, r7
  407cd0:	f1be 0f00 	cmp.w	lr, #0
  407cd4:	d135      	bne.n	407d42 <__udivmoddi4+0x16e>
  407cd6:	1bf3      	subs	r3, r6, r7
  407cd8:	ea4f 4817 	mov.w	r8, r7, lsr #16
  407cdc:	fa1f fc87 	uxth.w	ip, r7
  407ce0:	2101      	movs	r1, #1
  407ce2:	fbb3 f0f8 	udiv	r0, r3, r8
  407ce6:	0c22      	lsrs	r2, r4, #16
  407ce8:	fb08 3610 	mls	r6, r8, r0, r3
  407cec:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  407cf0:	fb0c f300 	mul.w	r3, ip, r0
  407cf4:	42b3      	cmp	r3, r6
  407cf6:	d907      	bls.n	407d08 <__udivmoddi4+0x134>
  407cf8:	19f6      	adds	r6, r6, r7
  407cfa:	f100 32ff 	add.w	r2, r0, #4294967295
  407cfe:	d202      	bcs.n	407d06 <__udivmoddi4+0x132>
  407d00:	42b3      	cmp	r3, r6
  407d02:	f200 80ce 	bhi.w	407ea2 <__udivmoddi4+0x2ce>
  407d06:	4610      	mov	r0, r2
  407d08:	1af6      	subs	r6, r6, r3
  407d0a:	b2a2      	uxth	r2, r4
  407d0c:	fbb6 f3f8 	udiv	r3, r6, r8
  407d10:	fb08 6613 	mls	r6, r8, r3, r6
  407d14:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  407d18:	fb0c fc03 	mul.w	ip, ip, r3
  407d1c:	45a4      	cmp	ip, r4
  407d1e:	d907      	bls.n	407d30 <__udivmoddi4+0x15c>
  407d20:	19e4      	adds	r4, r4, r7
  407d22:	f103 32ff 	add.w	r2, r3, #4294967295
  407d26:	d202      	bcs.n	407d2e <__udivmoddi4+0x15a>
  407d28:	45a4      	cmp	ip, r4
  407d2a:	f200 80b5 	bhi.w	407e98 <__udivmoddi4+0x2c4>
  407d2e:	4613      	mov	r3, r2
  407d30:	ebcc 0404 	rsb	r4, ip, r4
  407d34:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  407d38:	e79c      	b.n	407c74 <__udivmoddi4+0xa0>
  407d3a:	4629      	mov	r1, r5
  407d3c:	4628      	mov	r0, r5
  407d3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407d42:	f1ce 0120 	rsb	r1, lr, #32
  407d46:	fa06 f30e 	lsl.w	r3, r6, lr
  407d4a:	fa07 f70e 	lsl.w	r7, r7, lr
  407d4e:	fa20 f901 	lsr.w	r9, r0, r1
  407d52:	ea4f 4817 	mov.w	r8, r7, lsr #16
  407d56:	40ce      	lsrs	r6, r1
  407d58:	ea49 0903 	orr.w	r9, r9, r3
  407d5c:	fbb6 faf8 	udiv	sl, r6, r8
  407d60:	ea4f 4419 	mov.w	r4, r9, lsr #16
  407d64:	fb08 661a 	mls	r6, r8, sl, r6
  407d68:	fa1f fc87 	uxth.w	ip, r7
  407d6c:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
  407d70:	fb0a f20c 	mul.w	r2, sl, ip
  407d74:	429a      	cmp	r2, r3
  407d76:	fa00 f40e 	lsl.w	r4, r0, lr
  407d7a:	d90a      	bls.n	407d92 <__udivmoddi4+0x1be>
  407d7c:	19db      	adds	r3, r3, r7
  407d7e:	f10a 31ff 	add.w	r1, sl, #4294967295
  407d82:	f080 8087 	bcs.w	407e94 <__udivmoddi4+0x2c0>
  407d86:	429a      	cmp	r2, r3
  407d88:	f240 8084 	bls.w	407e94 <__udivmoddi4+0x2c0>
  407d8c:	f1aa 0a02 	sub.w	sl, sl, #2
  407d90:	443b      	add	r3, r7
  407d92:	1a9b      	subs	r3, r3, r2
  407d94:	fa1f f989 	uxth.w	r9, r9
  407d98:	fbb3 f1f8 	udiv	r1, r3, r8
  407d9c:	fb08 3311 	mls	r3, r8, r1, r3
  407da0:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
  407da4:	fb01 f60c 	mul.w	r6, r1, ip
  407da8:	429e      	cmp	r6, r3
  407daa:	d907      	bls.n	407dbc <__udivmoddi4+0x1e8>
  407dac:	19db      	adds	r3, r3, r7
  407dae:	f101 32ff 	add.w	r2, r1, #4294967295
  407db2:	d26b      	bcs.n	407e8c <__udivmoddi4+0x2b8>
  407db4:	429e      	cmp	r6, r3
  407db6:	d969      	bls.n	407e8c <__udivmoddi4+0x2b8>
  407db8:	3902      	subs	r1, #2
  407dba:	443b      	add	r3, r7
  407dbc:	1b9b      	subs	r3, r3, r6
  407dbe:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
  407dc2:	e78e      	b.n	407ce2 <__udivmoddi4+0x10e>
  407dc4:	f1c1 0e20 	rsb	lr, r1, #32
  407dc8:	fa22 f40e 	lsr.w	r4, r2, lr
  407dcc:	408b      	lsls	r3, r1
  407dce:	4323      	orrs	r3, r4
  407dd0:	fa20 f70e 	lsr.w	r7, r0, lr
  407dd4:	fa06 f401 	lsl.w	r4, r6, r1
  407dd8:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  407ddc:	fa26 f60e 	lsr.w	r6, r6, lr
  407de0:	433c      	orrs	r4, r7
  407de2:	fbb6 f9fc 	udiv	r9, r6, ip
  407de6:	0c27      	lsrs	r7, r4, #16
  407de8:	fb0c 6619 	mls	r6, ip, r9, r6
  407dec:	fa1f f883 	uxth.w	r8, r3
  407df0:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  407df4:	fb09 f708 	mul.w	r7, r9, r8
  407df8:	42b7      	cmp	r7, r6
  407dfa:	fa02 f201 	lsl.w	r2, r2, r1
  407dfe:	fa00 fa01 	lsl.w	sl, r0, r1
  407e02:	d908      	bls.n	407e16 <__udivmoddi4+0x242>
  407e04:	18f6      	adds	r6, r6, r3
  407e06:	f109 30ff 	add.w	r0, r9, #4294967295
  407e0a:	d241      	bcs.n	407e90 <__udivmoddi4+0x2bc>
  407e0c:	42b7      	cmp	r7, r6
  407e0e:	d93f      	bls.n	407e90 <__udivmoddi4+0x2bc>
  407e10:	f1a9 0902 	sub.w	r9, r9, #2
  407e14:	441e      	add	r6, r3
  407e16:	1bf6      	subs	r6, r6, r7
  407e18:	b2a0      	uxth	r0, r4
  407e1a:	fbb6 f4fc 	udiv	r4, r6, ip
  407e1e:	fb0c 6614 	mls	r6, ip, r4, r6
  407e22:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
  407e26:	fb04 f808 	mul.w	r8, r4, r8
  407e2a:	45b8      	cmp	r8, r7
  407e2c:	d907      	bls.n	407e3e <__udivmoddi4+0x26a>
  407e2e:	18ff      	adds	r7, r7, r3
  407e30:	f104 30ff 	add.w	r0, r4, #4294967295
  407e34:	d228      	bcs.n	407e88 <__udivmoddi4+0x2b4>
  407e36:	45b8      	cmp	r8, r7
  407e38:	d926      	bls.n	407e88 <__udivmoddi4+0x2b4>
  407e3a:	3c02      	subs	r4, #2
  407e3c:	441f      	add	r7, r3
  407e3e:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
  407e42:	ebc8 0707 	rsb	r7, r8, r7
  407e46:	fba0 8902 	umull	r8, r9, r0, r2
  407e4a:	454f      	cmp	r7, r9
  407e4c:	4644      	mov	r4, r8
  407e4e:	464e      	mov	r6, r9
  407e50:	d314      	bcc.n	407e7c <__udivmoddi4+0x2a8>
  407e52:	d029      	beq.n	407ea8 <__udivmoddi4+0x2d4>
  407e54:	b365      	cbz	r5, 407eb0 <__udivmoddi4+0x2dc>
  407e56:	ebba 0304 	subs.w	r3, sl, r4
  407e5a:	eb67 0706 	sbc.w	r7, r7, r6
  407e5e:	fa07 fe0e 	lsl.w	lr, r7, lr
  407e62:	40cb      	lsrs	r3, r1
  407e64:	40cf      	lsrs	r7, r1
  407e66:	ea4e 0303 	orr.w	r3, lr, r3
  407e6a:	e885 0088 	stmia.w	r5, {r3, r7}
  407e6e:	2100      	movs	r1, #0
  407e70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407e74:	4613      	mov	r3, r2
  407e76:	e6f8      	b.n	407c6a <__udivmoddi4+0x96>
  407e78:	4610      	mov	r0, r2
  407e7a:	e6e0      	b.n	407c3e <__udivmoddi4+0x6a>
  407e7c:	ebb8 0402 	subs.w	r4, r8, r2
  407e80:	eb69 0603 	sbc.w	r6, r9, r3
  407e84:	3801      	subs	r0, #1
  407e86:	e7e5      	b.n	407e54 <__udivmoddi4+0x280>
  407e88:	4604      	mov	r4, r0
  407e8a:	e7d8      	b.n	407e3e <__udivmoddi4+0x26a>
  407e8c:	4611      	mov	r1, r2
  407e8e:	e795      	b.n	407dbc <__udivmoddi4+0x1e8>
  407e90:	4681      	mov	r9, r0
  407e92:	e7c0      	b.n	407e16 <__udivmoddi4+0x242>
  407e94:	468a      	mov	sl, r1
  407e96:	e77c      	b.n	407d92 <__udivmoddi4+0x1be>
  407e98:	3b02      	subs	r3, #2
  407e9a:	443c      	add	r4, r7
  407e9c:	e748      	b.n	407d30 <__udivmoddi4+0x15c>
  407e9e:	4608      	mov	r0, r1
  407ea0:	e70a      	b.n	407cb8 <__udivmoddi4+0xe4>
  407ea2:	3802      	subs	r0, #2
  407ea4:	443e      	add	r6, r7
  407ea6:	e72f      	b.n	407d08 <__udivmoddi4+0x134>
  407ea8:	45c2      	cmp	sl, r8
  407eaa:	d3e7      	bcc.n	407e7c <__udivmoddi4+0x2a8>
  407eac:	463e      	mov	r6, r7
  407eae:	e7d1      	b.n	407e54 <__udivmoddi4+0x280>
  407eb0:	4629      	mov	r1, r5
  407eb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407eb6:	bf00      	nop

00407eb8 <__aeabi_idiv0>:
  407eb8:	4770      	bx	lr
  407eba:	bf00      	nop

00407ebc <p_uc_charset10x14>:
	...
  407ed8:	ccff ccff 0000 0000 0000 0000 0000 0000     ................
  407ee8:	00f0 00f0 0000 0000 00f0 00f0 0000 0000     ................
  407ef8:	c00c c00c fcff fcff c00c c00c fcff fcff     ................
  407f08:	c00c c00c 600c 701e 303f 3033 fcff fcff     .....`.p?030....
  407f18:	3033 f033 e039 c018 0060 0cf0 3cf0 f060     303.9...`....<`.
  407f28:	c003 000f 183c 3cf0 3cc0 1800 f03c f87f     ....<..<.<..<...
  407f38:	1cc3 8cc7 cccf ecdc 7878 3030 fc00 cc00     ........xx00....
  407f48:	0000 0000 0000 0044 00ec 00f8 0070 0000     ......D.....p...
	...
  407f60:	c00f f03f 7878 1860 0cc0 0cc0 0000 0000     ..?.xx`.........
  407f70:	0000 0000 0cc0 0cc0 1860 7878 f03f c00f     ........`.xx?...
  407f80:	0000 0000 600c e00e c007 8003 f83f f83f     .....`......?.?.
  407f90:	8003 c007 e00e 600c 0003 0003 0003 0003     .......`........
  407fa0:	f03f f03f 0003 0003 0003 0003 4400 ec00     ?.?..........D..
  407fb0:	f800 7000 0000 0000 0000 0000 0000 0000     ...p............
  407fc0:	0003 0003 0003 0003 0003 0003 0003 0003     ................
  407fd0:	0003 0003 1800 3c00 3c00 1800 0000 0000     .......<.<......
	...
  407fe8:	0000 0c00 3c00 f000 c003 000f 003c 00f0     .....<......<...
  407ff8:	00c0 0000 f03f f87f fce0 ccc1 8cc3 0cc7     ....?...........
  408008:	0cce 1cfc f87f f03f 0000 0000 0c30 0c70     ......?.....0.p.
  408018:	fcff fcff 0c00 0c00 0000 0000 0c30 1c70     ............0.p.
  408028:	3ce0 7cc0 ecc0 ccc1 8cc3 0ce7 0c7e 0c3c     .<.|........~.<.
  408038:	3030 3870 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     00p8............
  408048:	f87f f03c c003 c007 c00e c01c c038 c070     ..<.........8.p.
  408058:	fcff fcff c000 c000 30fc 38fc 1ccc 0ccc     .........0.8....
  408068:	0ccc 0ccc 0ccc 1cce f8c7 f0c3 f03f f87f     ............?...
  408078:	1ce3 0cc3 0cc3 0cc3 0cc3 9ce3 f871 f030     ............q.0.
  408088:	00c0 00c0 00c0 00c0 fcc3 fcc7 00ce 00dc     ................
  408098:	00f8 00f0 f03c f87f 9ce7 0cc3 0cc3 0cc3     ....<...........
  4080a8:	0cc3 9ce7 f87f f03c 003c 007e 0ce7 0cc3     ......<.<.~.....
  4080b8:	1cc3 38c3 70c3 e0e7 c07f 803f 0000 0000     ...8.p....?.....
  4080c8:	0000 6018 f03c f03c 6018 0000 0000 0000     ...`<.<..`......
  4080d8:	0000 0000 0000 4418 ec3c f83c 7018 0000     .......D<.<..p..
  4080e8:	0000 0000 0000 0003 8007 c00f e01c 7038     ..............8p
  4080f8:	3870 1ce0 0cc0 0000 c00c c00c c00c c00c     p8..............
  408108:	c00c c00c c00c c00c c00c c00c 0000 0cc0     ................
  408118:	1ce0 3870 7038 e01c c00f 8007 0003 0000     ..p88p..........
  408128:	0030 0070 00e0 00c0 ecc1 ecc3 00c3 00e6     0.p.............
  408138:	007e 003c f030 f871 9ce3 0cc3 fcc3 fcc3     ~.<.0.q.........
  408148:	0cc0 1ce0 f87f f03f fc3f fc7f c0e0 c0c0     ......?.?.......
  408158:	c0c0 c0c0 c0c0 c0e0 fc7f fc3f fcff fcff     ..........?.....
  408168:	0cc3 0cc3 0cc3 0cc3 0cc3 9ce7 f87f f03c     ..............<.
  408178:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  408188:	3870 3030 fcff fcff 0cc0 0cc0 0cc0 0cc0     p800............
  408198:	0cc0 1ce0 f87f f03f fcff fcff 0cc3 0cc3     ......?.........
  4081a8:	0cc3 0cc3 0cc3 0cc3 0cc0 0cc0 fcff fcff     ................
  4081b8:	00c3 00c3 00c3 00c3 00c3 00c3 00c0 00c0     ................
  4081c8:	f03f f87f 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     ?...............
  4081d8:	f873 f033 fcff fcff 0003 0003 0003 0003     s.3.............
  4081e8:	0003 0003 fcff fcff 0000 0000 0cc0 0cc0     ................
  4081f8:	fcff fcff 0cc0 0cc0 0000 0000 3000 3800     .............0.8
  408208:	1cc0 0cc0 0cc0 1cc0 f8ff f0ff 00c0 00c0     ................
  408218:	fcff fcff 8007 8007 c00f e01c 7038 3870     ............8pp8
  408228:	1ce0 0cc0 fcff fcff 0c00 0c00 0c00 0c00     ................
  408238:	0c00 0c00 0c00 0c00 fcff fcff 0070 0038     ............p.8.
  408248:	001f 001f 0038 0070 fcff fcff fcff fcff     ....8.p.........
  408258:	001c 000e 0007 8003 c001 e000 fcff fcff     ................
  408268:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  408278:	f87f f03f fcff fcff 00c3 00c3 00c3 00c3     ..?.............
  408288:	00c3 00e7 007e 003c f03f f87f 1ce0 0cc0     ....~.<.?.......
  408298:	ccc0 ecc0 7cc0 38e0 fc7f ec3f fcff fcff     .....|.8..?.....
  4082a8:	00c3 80c3 80c3 c0c3 c0c3 70e7 3c7e 1c3c     ...........p~<<.
  4082b8:	183c 1c7e 0ce7 0cc3 0cc3 0cc3 0cc3 9cc3     <.~.............
  4082c8:	f8e1 f060 00c0 00c0 00c0 00c0 fcff fcff     ..`.............
  4082d8:	00c0 00c0 00c0 00c0 f0ff f8ff 1c00 0c00     ................
  4082e8:	0c00 0c00 0c00 1c00 f8ff f0ff c0ff e0ff     ................
  4082f8:	7000 3800 1c00 1c00 3800 7000 e0ff c0ff     .p.8.....8.p....
  408308:	f0ff f8ff 1c00 3c00 f800 f800 3c00 1c00     .......<.....<..
  408318:	f8ff f0ff 3cf0 7cf8 e01c c00f 8007 8007     .....<.|........
  408328:	c00f e01c 7cf8 3cf0 00fc 00fe 0007 8003     .....|.<........
  408338:	fc01 fc01 8003 0007 00fe 00fc 3cc0 7cc0     .............<.|
  408348:	ecc0 ccc1 8cc3 0cc7 0cce 0cdc 0cf8 0cf0     ................
  408358:	0000 0000 fcff fcff 0cc0 0cc0 0cc0 0000     ................
  408368:	0000 0000 0030 0030 000c 000c 0003 0003     ....0.0.........
  408378:	c000 c000 3000 3000 0000 0000 0cc0 0cc0     .....0.0........
  408388:	0cc0 fcff fcff 0000 0000 0000 000c 001c     ................
  408398:	0038 0070 00e0 00e0 0070 0038 001c 000c     8.p.....p.8.....
  4083a8:	0c00 0c00 0c00 0c00 0c00 0c00 0c00 0c00     ................
  4083b8:	0c00 0c00 0000 0000 00c0 00e0 0070 0038     ............p.8.
  4083c8:	0018 0000 0000 0000 3000 7806 fc0e cc0c     .........0.x....
  4083d8:	cc0c cc0c cc0c cc0e fc07 f803 fcff fcff     ................
  4083e8:	0c03 0c03 0c03 0c03 0c03 9c03 f801 f000     ................
  4083f8:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  408408:	3807 3003 f000 f801 9c03 0c03 0c03 0c03     .8.0............
  408418:	0c03 0c03 fcff fcff f003 f807 dc0e cc0c     ................
  408428:	cc0c cc0c cc0c dc0e d807 9003 0000 0003     ................
  408438:	fc3f fc7f 00e3 00e3 0070 0030 0000 0000     ?.......p.0.....
  408448:	1803 9c07 cc0f cc0c cc0c cc0c cc0c dc0c     ................
  408458:	f80f f007 fcff fcff 0003 0003 0003 0003     ................
  408468:	8003 fc01 fc00 0000 0000 0000 0000 0000     ................
  408478:	fc1b fc1b 0000 0000 0000 0000 0000 3000     ...............0
  408488:	3800 1c00 0c00 0c00 1c00 f8cf f0cf 0000     .8..............
  408498:	0000 fcff fcff e000 e001 f003 3807 1c0e     .............8..
  4084a8:	0c0c 0000 0000 0000 0cc0 0cc0 fcff fcff     ................
  4084b8:	0c00 0c00 0000 0000 fc0f fc0f 000e 0007     ................
  4084c8:	c003 c003 0007 000e fc0f fc0f fc0f fc0f     ................
  4084d8:	0003 0007 000e 000c 000c 000e fc07 fc03     ................
  4084e8:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  4084f8:	f807 f003 fc0f fc0f c00c c00c c00c c00c     ................
  408508:	c00c c00f 8007 0003 0003 8007 c00f c00c     ................
  408518:	c00c c00c c00c c00c fc0f fc0f fc0f fc0f     ................
  408528:	8003 0007 000e 000c 000c 000e 0007 0003     ................
  408538:	1803 9c07 cc0f cc0c cc0c cc0c cc0c fc0c     ................
  408548:	780e 3006 0000 000c 000c f0ff f8ff 1c0c     .x.0............
  408558:	1c0c 380c 300c 0000 f00f f80f 1c00 0c00     ...8.0..........
  408568:	0c00 0c00 0c00 1c00 f80f f00f c00f e00f     ................
  408578:	7000 3800 1c00 1c00 3800 7000 e00f c00f     .p.8.....8.p....
  408588:	f00f f80f 1c00 1c00 f800 f800 1c00 1c00     ................
  408598:	f80f f00f 0c0c 1c0e 3807 f003 e001 e001     .........8......
  4085a8:	f003 3807 1c0e 0c0c 000c 000e 0c07 9c03     ...8............
  4085b8:	f801 f001 8003 0007 000e 000c 0c0c 1c0c     ................
  4085c8:	3c0c 7c0c ec0c cc0d 8c0f 0c0f 0c0e 0c0c     .<.|............
  4085d8:	0000 0003 8007 f03f f87c 1ce0 0cc0 0cc0     ......?.|.......
  4085e8:	0cc0 0000 0c03 0c03 fc3f fc7f 0ce3 0cc3     ........?.......
  4085f8:	0cc0 0ce0 0c70 0c30 0000 0cc0 0cc0 0cc0     ....p.0.........
  408608:	1ce0 f87c f03f 8007 0003 0000 00c0 00c0     ..|.?...........
  408618:	00c0 00c0 00c0 00c0 00c0 00c0 00c0 00c0     ................
  408628:	fcff fcff fcff fcff fcff fcff fcff fcff     ................
  408638:	fcff fcff 6425 0000 6c43 636f 206b 6f64     ....%d..Clock do
  408648:	7020 7265 6669 7265 6369 206f 4353 4b4c      periferico SCLK
  408658:	203a 7525 0a20 000d 6f63 6e75 7374 203a     : %u ...counts: 
  408668:	7525 0a20 000d 0000 7541 616c 2d20 4120     %u .....Aula - A
  408678:	4344 0000 0043 0000                         DC..C...

00408680 <_global_impure_ptr>:
  408680:	0010 2000                                   ... 

00408684 <zeroes.7035>:
  408684:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  408694:	4e49 0046 6e69 0066 414e 004e 616e 006e     INF.inf.NAN.nan.
  4086a4:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
  4086b4:	0000 0000 3130 3332 3534 3736 3938 6261     ....0123456789ab
  4086c4:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
  4086d4:	0030 0000                                   0...

004086d8 <blanks.7034>:
  4086d8:	2020 2020 2020 2020 2020 2020 2020 2020                     

004086e8 <zeroes.6993>:
  4086e8:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

004086f8 <blanks.6992>:
  4086f8:	2020 2020 2020 2020 2020 2020 2020 2020                     
  408708:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  408718:	4f50 4953 0058 0000 002e 0000 0000 0000     POSIX...........

00408728 <__mprec_tens>:
  408728:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  408738:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  408748:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  408758:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  408768:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  408778:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  408788:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  408798:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  4087a8:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  4087b8:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  4087c8:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  4087d8:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  4087e8:	9db4 79d9 7843 44ea                         ...yCx.D

004087f0 <__mprec_bigtens>:
  4087f0:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  408800:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  408810:	bf3c 7f73 4fdd 7515                         <.s..O.u

00408818 <p05.5373>:
  408818:	0005 0000 0019 0000 007d 0000               ........}...

00408824 <_init>:
  408824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408826:	bf00      	nop
  408828:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40882a:	bc08      	pop	{r3}
  40882c:	469e      	mov	lr, r3
  40882e:	4770      	bx	lr

00408830 <__init_array_start>:
  408830:	00404161 	.word	0x00404161

00408834 <__frame_dummy_init_array_entry>:
  408834:	004000f1                                ..@.

00408838 <_fini>:
  408838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40883a:	bf00      	nop
  40883c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40883e:	bc08      	pop	{r3}
  408840:	469e      	mov	lr, r3
  408842:	4770      	bx	lr

00408844 <__fini_array_start>:
  408844:	004000cd 	.word	0x004000cd
