{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 30 09:58:38 2019 " "Info: Processing started: Sat Nov 30 09:58:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cnt16 -c cnt16 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cnt16 -c cnt16 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTAN_COMB_LATCH_NODE" "dat\[1\] " "Warning: Node \"dat\[1\]\" is a latch" {  } { { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "dat\[2\] " "Warning: Node \"dat\[2\]\" is a latch" {  } { { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "dat\[0\] " "Warning: Node \"dat\[0\]\" is a latch" {  } { { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "dat\[3\] " "Warning: Node \"dat\[3\]\" is a latch" {  } { { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk100khz " "Info: Assuming node \"clk100khz\" is an undefined clock" {  } { { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 6 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clk100khz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "en " "Info: Assuming node \"en\" is an undefined clock" {  } { { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 3 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "en" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk10hz " "Info: Assuming node \"clk10hz\" is an undefined clock" {  } { { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 6 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clk10hz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk1hz " "Info: Assuming node \"clk1hz\" is an undefined clock" {  } { { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 6 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clk1hz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "c " "Info: Detected ripple clock \"c\" as buffer" {  } { { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 11 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "c" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "f1~10 " "Info: Detected gated clock \"f1~10\" as buffer" {  } { { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 11 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "f1~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "f2 " "Info: Detected ripple clock \"f2\" as buffer" {  } { { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 11 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "f2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "Decoder~124 " "Info: Detected gated clock \"Decoder~124\" as buffer" {  } { { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "Decoder~124" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "cnt\[1\] " "Info: Detected ripple clock \"cnt\[1\]\" as buffer" {  } { { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 80 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "cnt\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "cnt\[2\] " "Info: Detected ripple clock \"cnt\[2\]\" as buffer" {  } { { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 80 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "cnt\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk100khz register register cnt\[1\] cnt\[2\] 360.1 MHz Internal " "Info: Clock \"clk100khz\" Internal fmax is restricted to 360.1 MHz between source register \"cnt\[1\]\" and destination register \"cnt\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.508 ns + Longest register register " "Info: + Longest register to register delay is 1.508 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt\[1\] 1 REG LCFF_X1_Y3_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y3_N19; Fanout = 5; REG Node = 'cnt\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "" { cnt[1] } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.624 ns) 1.400 ns cnt\[2\]~55 2 COMB LCCOMB_X1_Y3_N24 1 " "Info: 2: + IC(0.776 ns) + CELL(0.624 ns) = 1.400 ns; Loc. = LCCOMB_X1_Y3_N24; Fanout = 1; COMB Node = 'cnt\[2\]~55'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "1.400 ns" { cnt[1] cnt[2]~55 } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.508 ns cnt\[2\] 3 REG LCFF_X1_Y3_N25 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.508 ns; Loc. = LCFF_X1_Y3_N25; Fanout = 5; REG Node = 'cnt\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "0.108 ns" { cnt[2]~55 cnt[2] } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.732 ns ( 48.54 % ) " "Info: Total cell delay = 0.732 ns ( 48.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.776 ns ( 51.46 % ) " "Info: Total interconnect delay = 0.776 ns ( 51.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "1.508 ns" { cnt[1] cnt[2]~55 cnt[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "1.508 ns" { cnt[1] cnt[2]~55 cnt[2] } { 0.000ns 0.776ns 0.000ns } { 0.000ns 0.624ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100khz destination 2.950 ns + Shortest register " "Info: + Shortest clock path from clock \"clk100khz\" to destination register is 2.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns clk100khz 1 CLK PIN_25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_25; Fanout = 3; CLK Node = 'clk100khz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "" { clk100khz } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.349 ns) + CELL(0.666 ns) 2.950 ns cnt\[2\] 2 REG LCFF_X1_Y3_N25 5 " "Info: 2: + IC(1.349 ns) + CELL(0.666 ns) = 2.950 ns; Loc. = LCFF_X1_Y3_N25; Fanout = 5; REG Node = 'cnt\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "2.015 ns" { clk100khz cnt[2] } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.601 ns ( 54.27 % ) " "Info: Total cell delay = 1.601 ns ( 54.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.349 ns ( 45.73 % ) " "Info: Total interconnect delay = 1.349 ns ( 45.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "2.950 ns" { clk100khz cnt[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.950 ns" { clk100khz clk100khz~combout cnt[2] } { 0.000ns 0.000ns 1.349ns } { 0.000ns 0.935ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100khz source 2.950 ns - Longest register " "Info: - Longest clock path from clock \"clk100khz\" to source register is 2.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns clk100khz 1 CLK PIN_25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_25; Fanout = 3; CLK Node = 'clk100khz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "" { clk100khz } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.349 ns) + CELL(0.666 ns) 2.950 ns cnt\[1\] 2 REG LCFF_X1_Y3_N19 5 " "Info: 2: + IC(1.349 ns) + CELL(0.666 ns) = 2.950 ns; Loc. = LCFF_X1_Y3_N19; Fanout = 5; REG Node = 'cnt\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "2.015 ns" { clk100khz cnt[1] } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.601 ns ( 54.27 % ) " "Info: Total cell delay = 1.601 ns ( 54.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.349 ns ( 45.73 % ) " "Info: Total interconnect delay = 1.349 ns ( 45.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "2.950 ns" { clk100khz cnt[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.950 ns" { clk100khz clk100khz~combout cnt[1] } { 0.000ns 0.000ns 1.349ns } { 0.000ns 0.935ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "2.950 ns" { clk100khz cnt[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.950 ns" { clk100khz clk100khz~combout cnt[2] } { 0.000ns 0.000ns 1.349ns } { 0.000ns 0.935ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "2.950 ns" { clk100khz cnt[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.950 ns" { clk100khz clk100khz~combout cnt[1] } { 0.000ns 0.000ns 1.349ns } { 0.000ns 0.935ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 80 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 80 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "1.508 ns" { cnt[1] cnt[2]~55 cnt[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "1.508 ns" { cnt[1] cnt[2]~55 cnt[2] } { 0.000ns 0.776ns 0.000ns } { 0.000ns 0.624ns 0.108ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "2.950 ns" { clk100khz cnt[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.950 ns" { clk100khz clk100khz~combout cnt[2] } { 0.000ns 0.000ns 1.349ns } { 0.000ns 0.935ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "2.950 ns" { clk100khz cnt[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.950 ns" { clk100khz clk100khz~combout cnt[1] } { 0.000ns 0.000ns 1.349ns } { 0.000ns 0.935ns 0.666ns } } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "" { cnt[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { cnt[2] } {  } {  } } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 80 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "en register data2\[0\] register data1\[3\] 133.87 MHz 7.47 ns Internal " "Info: Clock \"en\" has Internal fmax of 133.87 MHz between source register \"data2\[0\]\" and destination register \"data1\[3\]\" (period= 7.47 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.877 ns + Longest register register " "Info: + Longest register to register delay is 3.877 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data2\[0\] 1 REG LCFF_X3_Y3_N21 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y3_N21; Fanout = 5; REG Node = 'data2\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "" { data2[0] } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.534 ns) 1.667 ns rtl~76 2 COMB LCCOMB_X1_Y3_N14 3 " "Info: 2: + IC(1.133 ns) + CELL(0.534 ns) = 1.667 ns; Loc. = LCCOMB_X1_Y3_N14; Fanout = 3; COMB Node = 'rtl~76'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "1.667 ns" { data2[0] rtl~76 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.624 ns) 2.665 ns data1\[3\]~428 3 COMB LCCOMB_X1_Y3_N30 4 " "Info: 3: + IC(0.374 ns) + CELL(0.624 ns) = 2.665 ns; Loc. = LCCOMB_X1_Y3_N30; Fanout = 4; COMB Node = 'data1\[3\]~428'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "0.998 ns" { rtl~76 data1[3]~428 } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.552 ns) + CELL(0.660 ns) 3.877 ns data1\[3\] 4 REG LCFF_X2_Y3_N31 4 " "Info: 4: + IC(0.552 ns) + CELL(0.660 ns) = 3.877 ns; Loc. = LCFF_X2_Y3_N31; Fanout = 4; REG Node = 'data1\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "1.212 ns" { data1[3]~428 data1[3] } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.818 ns ( 46.89 % ) " "Info: Total cell delay = 1.818 ns ( 46.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.059 ns ( 53.11 % ) " "Info: Total interconnect delay = 2.059 ns ( 53.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "3.877 ns" { data2[0] rtl~76 data1[3]~428 data1[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.877 ns" { data2[0] rtl~76 data1[3]~428 data1[3] } { 0.000ns 1.133ns 0.374ns 0.552ns } { 0.000ns 0.534ns 0.624ns 0.660ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.329 ns - Smallest " "Info: - Smallest clock skew is -3.329 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "en destination 5.051 ns + Shortest register " "Info: + Shortest clock path from clock \"en\" to destination register is 5.051 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns en 1 CLK PIN_26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_26; Fanout = 1; CLK Node = 'en'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "" { en } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.966 ns) + CELL(0.624 ns) 2.525 ns f1~10 2 COMB LCCOMB_X1_Y5_N0 1 " "Info: 2: + IC(0.966 ns) + CELL(0.624 ns) = 2.525 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 1; COMB Node = 'f1~10'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "1.590 ns" { en f1~10 } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.000 ns) 3.555 ns f1~10clkctrl 3 COMB CLKCTRL_G1 5 " "Info: 3: + IC(1.030 ns) + CELL(0.000 ns) = 3.555 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'f1~10clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "1.030 ns" { f1~10 f1~10clkctrl } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 5.051 ns data1\[3\] 4 REG LCFF_X2_Y3_N31 4 " "Info: 4: + IC(0.830 ns) + CELL(0.666 ns) = 5.051 ns; Loc. = LCFF_X2_Y3_N31; Fanout = 4; REG Node = 'data1\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "1.496 ns" { f1~10clkctrl data1[3] } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.225 ns ( 44.05 % ) " "Info: Total cell delay = 2.225 ns ( 44.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.826 ns ( 55.95 % ) " "Info: Total interconnect delay = 2.826 ns ( 55.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "5.051 ns" { en f1~10 f1~10clkctrl data1[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.051 ns" { en en~combout f1~10 f1~10clkctrl data1[3] } { 0.000ns 0.000ns 0.966ns 1.030ns 0.830ns } { 0.000ns 0.935ns 0.624ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "en source 8.380 ns - Longest register " "Info: - Longest clock path from clock \"en\" to source register is 8.380 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns en 1 CLK PIN_26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_26; Fanout = 1; CLK Node = 'en'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "" { en } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.966 ns) + CELL(0.624 ns) 2.525 ns f1~10 2 COMB LCCOMB_X1_Y5_N0 1 " "Info: 2: + IC(0.966 ns) + CELL(0.624 ns) = 2.525 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 1; COMB Node = 'f1~10'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "1.590 ns" { en f1~10 } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.000 ns) 3.555 ns f1~10clkctrl 3 COMB CLKCTRL_G1 5 " "Info: 3: + IC(1.030 ns) + CELL(0.000 ns) = 3.555 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'f1~10clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "1.030 ns" { f1~10 f1~10clkctrl } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.970 ns) 5.355 ns f2 4 REG LCFF_X2_Y3_N1 2 " "Info: 4: + IC(0.830 ns) + CELL(0.970 ns) = 5.355 ns; Loc. = LCFF_X2_Y3_N1; Fanout = 2; REG Node = 'f2'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "1.800 ns" { f1~10clkctrl f2 } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.529 ns) + CELL(0.000 ns) 6.884 ns f2~clkctrl 5 COMB CLKCTRL_G0 4 " "Info: 5: + IC(1.529 ns) + CELL(0.000 ns) = 6.884 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = 'f2~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "1.529 ns" { f2 f2~clkctrl } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 8.380 ns data2\[0\] 6 REG LCFF_X3_Y3_N21 5 " "Info: 6: + IC(0.830 ns) + CELL(0.666 ns) = 8.380 ns; Loc. = LCFF_X3_Y3_N21; Fanout = 5; REG Node = 'data2\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "1.496 ns" { f2~clkctrl data2[0] } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.195 ns ( 38.13 % ) " "Info: Total cell delay = 3.195 ns ( 38.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.185 ns ( 61.87 % ) " "Info: Total interconnect delay = 5.185 ns ( 61.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "8.380 ns" { en f1~10 f1~10clkctrl f2 f2~clkctrl data2[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.380 ns" { en en~combout f1~10 f1~10clkctrl f2 f2~clkctrl data2[0] } { 0.000ns 0.000ns 0.966ns 1.030ns 0.830ns 1.529ns 0.830ns } { 0.000ns 0.935ns 0.624ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "5.051 ns" { en f1~10 f1~10clkctrl data1[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.051 ns" { en en~combout f1~10 f1~10clkctrl data1[3] } { 0.000ns 0.000ns 0.966ns 1.030ns 0.830ns } { 0.000ns 0.935ns 0.624ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "8.380 ns" { en f1~10 f1~10clkctrl f2 f2~clkctrl data2[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.380 ns" { en en~combout f1~10 f1~10clkctrl f2 f2~clkctrl data2[0] } { 0.000ns 0.000ns 0.966ns 1.030ns 0.830ns 1.529ns 0.830ns } { 0.000ns 0.935ns 0.624ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 57 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "3.877 ns" { data2[0] rtl~76 data1[3]~428 data1[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.877 ns" { data2[0] rtl~76 data1[3]~428 data1[3] } { 0.000ns 1.133ns 0.374ns 0.552ns } { 0.000ns 0.534ns 0.624ns 0.660ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "5.051 ns" { en f1~10 f1~10clkctrl data1[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.051 ns" { en en~combout f1~10 f1~10clkctrl data1[3] } { 0.000ns 0.000ns 0.966ns 1.030ns 0.830ns } { 0.000ns 0.935ns 0.624ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "8.380 ns" { en f1~10 f1~10clkctrl f2 f2~clkctrl data2[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.380 ns" { en en~combout f1~10 f1~10clkctrl f2 f2~clkctrl data2[0] } { 0.000ns 0.000ns 0.966ns 1.030ns 0.830ns 1.529ns 0.830ns } { 0.000ns 0.935ns 0.624ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk10hz register data2\[0\] register data1\[3\] 133.87 MHz 7.47 ns Internal " "Info: Clock \"clk10hz\" has Internal fmax of 133.87 MHz between source register \"data2\[0\]\" and destination register \"data1\[3\]\" (period= 7.47 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.877 ns + Longest register register " "Info: + Longest register to register delay is 3.877 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data2\[0\] 1 REG LCFF_X3_Y3_N21 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y3_N21; Fanout = 5; REG Node = 'data2\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "" { data2[0] } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.534 ns) 1.667 ns rtl~76 2 COMB LCCOMB_X1_Y3_N14 3 " "Info: 2: + IC(1.133 ns) + CELL(0.534 ns) = 1.667 ns; Loc. = LCCOMB_X1_Y3_N14; Fanout = 3; COMB Node = 'rtl~76'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "1.667 ns" { data2[0] rtl~76 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.624 ns) 2.665 ns data1\[3\]~428 3 COMB LCCOMB_X1_Y3_N30 4 " "Info: 3: + IC(0.374 ns) + CELL(0.624 ns) = 2.665 ns; Loc. = LCCOMB_X1_Y3_N30; Fanout = 4; COMB Node = 'data1\[3\]~428'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "0.998 ns" { rtl~76 data1[3]~428 } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.552 ns) + CELL(0.660 ns) 3.877 ns data1\[3\] 4 REG LCFF_X2_Y3_N31 4 " "Info: 4: + IC(0.552 ns) + CELL(0.660 ns) = 3.877 ns; Loc. = LCFF_X2_Y3_N31; Fanout = 4; REG Node = 'data1\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "1.212 ns" { data1[3]~428 data1[3] } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.818 ns ( 46.89 % ) " "Info: Total cell delay = 1.818 ns ( 46.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.059 ns ( 53.11 % ) " "Info: Total interconnect delay = 2.059 ns ( 53.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "3.877 ns" { data2[0] rtl~76 data1[3]~428 data1[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.877 ns" { data2[0] rtl~76 data1[3]~428 data1[3] } { 0.000ns 1.133ns 0.374ns 0.552ns } { 0.000ns 0.534ns 0.624ns 0.660ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.329 ns - Smallest " "Info: - Smallest clock skew is -3.329 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk10hz destination 6.183 ns + Shortest register " "Info: + Shortest clock path from clock \"clk10hz\" to destination register is 6.183 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns clk10hz 1 CLK PIN_32 1 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_32; Fanout = 1; CLK Node = 'clk10hz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "" { clk10hz } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.349 ns) + CELL(0.970 ns) 3.264 ns c 2 REG LCFF_X1_Y5_N1 1 " "Info: 2: + IC(1.349 ns) + CELL(0.970 ns) = 3.264 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 1; REG Node = 'c'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "2.319 ns" { clk10hz c } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 3.657 ns f1~10 3 COMB LCCOMB_X1_Y5_N0 1 " "Info: 3: + IC(0.000 ns) + CELL(0.393 ns) = 3.657 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 1; COMB Node = 'f1~10'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "0.393 ns" { c f1~10 } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.000 ns) 4.687 ns f1~10clkctrl 4 COMB CLKCTRL_G1 5 " "Info: 4: + IC(1.030 ns) + CELL(0.000 ns) = 4.687 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'f1~10clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "1.030 ns" { f1~10 f1~10clkctrl } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 6.183 ns data1\[3\] 5 REG LCFF_X2_Y3_N31 4 " "Info: 5: + IC(0.830 ns) + CELL(0.666 ns) = 6.183 ns; Loc. = LCFF_X2_Y3_N31; Fanout = 4; REG Node = 'data1\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "1.496 ns" { f1~10clkctrl data1[3] } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.974 ns ( 48.10 % ) " "Info: Total cell delay = 2.974 ns ( 48.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.209 ns ( 51.90 % ) " "Info: Total interconnect delay = 3.209 ns ( 51.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "6.183 ns" { clk10hz c f1~10 f1~10clkctrl data1[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.183 ns" { clk10hz clk10hz~combout c f1~10 f1~10clkctrl data1[3] } { 0.000ns 0.000ns 1.349ns 0.000ns 1.030ns 0.830ns } { 0.000ns 0.945ns 0.970ns 0.393ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk10hz source 9.512 ns - Longest register " "Info: - Longest clock path from clock \"clk10hz\" to source register is 9.512 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns clk10hz 1 CLK PIN_32 1 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_32; Fanout = 1; CLK Node = 'clk10hz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "" { clk10hz } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.349 ns) + CELL(0.970 ns) 3.264 ns c 2 REG LCFF_X1_Y5_N1 1 " "Info: 2: + IC(1.349 ns) + CELL(0.970 ns) = 3.264 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 1; REG Node = 'c'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "2.319 ns" { clk10hz c } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 3.657 ns f1~10 3 COMB LCCOMB_X1_Y5_N0 1 " "Info: 3: + IC(0.000 ns) + CELL(0.393 ns) = 3.657 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 1; COMB Node = 'f1~10'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "0.393 ns" { c f1~10 } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.000 ns) 4.687 ns f1~10clkctrl 4 COMB CLKCTRL_G1 5 " "Info: 4: + IC(1.030 ns) + CELL(0.000 ns) = 4.687 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'f1~10clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "1.030 ns" { f1~10 f1~10clkctrl } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.970 ns) 6.487 ns f2 5 REG LCFF_X2_Y3_N1 2 " "Info: 5: + IC(0.830 ns) + CELL(0.970 ns) = 6.487 ns; Loc. = LCFF_X2_Y3_N1; Fanout = 2; REG Node = 'f2'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "1.800 ns" { f1~10clkctrl f2 } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.529 ns) + CELL(0.000 ns) 8.016 ns f2~clkctrl 6 COMB CLKCTRL_G0 4 " "Info: 6: + IC(1.529 ns) + CELL(0.000 ns) = 8.016 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = 'f2~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "1.529 ns" { f2 f2~clkctrl } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 9.512 ns data2\[0\] 7 REG LCFF_X3_Y3_N21 5 " "Info: 7: + IC(0.830 ns) + CELL(0.666 ns) = 9.512 ns; Loc. = LCFF_X3_Y3_N21; Fanout = 5; REG Node = 'data2\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "1.496 ns" { f2~clkctrl data2[0] } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.944 ns ( 41.46 % ) " "Info: Total cell delay = 3.944 ns ( 41.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.568 ns ( 58.54 % ) " "Info: Total interconnect delay = 5.568 ns ( 58.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "9.512 ns" { clk10hz c f1~10 f1~10clkctrl f2 f2~clkctrl data2[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "9.512 ns" { clk10hz clk10hz~combout c f1~10 f1~10clkctrl f2 f2~clkctrl data2[0] } { 0.000ns 0.000ns 1.349ns 0.000ns 1.030ns 0.830ns 1.529ns 0.830ns } { 0.000ns 0.945ns 0.970ns 0.393ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "6.183 ns" { clk10hz c f1~10 f1~10clkctrl data1[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.183 ns" { clk10hz clk10hz~combout c f1~10 f1~10clkctrl data1[3] } { 0.000ns 0.000ns 1.349ns 0.000ns 1.030ns 0.830ns } { 0.000ns 0.945ns 0.970ns 0.393ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "9.512 ns" { clk10hz c f1~10 f1~10clkctrl f2 f2~clkctrl data2[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "9.512 ns" { clk10hz clk10hz~combout c f1~10 f1~10clkctrl f2 f2~clkctrl data2[0] } { 0.000ns 0.000ns 1.349ns 0.000ns 1.030ns 0.830ns 1.529ns 0.830ns } { 0.000ns 0.945ns 0.970ns 0.393ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 57 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "3.877 ns" { data2[0] rtl~76 data1[3]~428 data1[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.877 ns" { data2[0] rtl~76 data1[3]~428 data1[3] } { 0.000ns 1.133ns 0.374ns 0.552ns } { 0.000ns 0.534ns 0.624ns 0.660ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "6.183 ns" { clk10hz c f1~10 f1~10clkctrl data1[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.183 ns" { clk10hz clk10hz~combout c f1~10 f1~10clkctrl data1[3] } { 0.000ns 0.000ns 1.349ns 0.000ns 1.030ns 0.830ns } { 0.000ns 0.945ns 0.970ns 0.393ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "9.512 ns" { clk10hz c f1~10 f1~10clkctrl f2 f2~clkctrl data2[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "9.512 ns" { clk10hz clk10hz~combout c f1~10 f1~10clkctrl f2 f2~clkctrl data2[0] } { 0.000ns 0.000ns 1.349ns 0.000ns 1.030ns 0.830ns 1.529ns 0.830ns } { 0.000ns 0.945ns 0.970ns 0.393ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk1hz register data2\[0\] register data1\[3\] 133.87 MHz 7.47 ns Internal " "Info: Clock \"clk1hz\" has Internal fmax of 133.87 MHz between source register \"data2\[0\]\" and destination register \"data1\[3\]\" (period= 7.47 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.877 ns + Longest register register " "Info: + Longest register to register delay is 3.877 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data2\[0\] 1 REG LCFF_X3_Y3_N21 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y3_N21; Fanout = 5; REG Node = 'data2\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "" { data2[0] } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.534 ns) 1.667 ns rtl~76 2 COMB LCCOMB_X1_Y3_N14 3 " "Info: 2: + IC(1.133 ns) + CELL(0.534 ns) = 1.667 ns; Loc. = LCCOMB_X1_Y3_N14; Fanout = 3; COMB Node = 'rtl~76'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "1.667 ns" { data2[0] rtl~76 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.624 ns) 2.665 ns data1\[3\]~428 3 COMB LCCOMB_X1_Y3_N30 4 " "Info: 3: + IC(0.374 ns) + CELL(0.624 ns) = 2.665 ns; Loc. = LCCOMB_X1_Y3_N30; Fanout = 4; COMB Node = 'data1\[3\]~428'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "0.998 ns" { rtl~76 data1[3]~428 } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.552 ns) + CELL(0.660 ns) 3.877 ns data1\[3\] 4 REG LCFF_X2_Y3_N31 4 " "Info: 4: + IC(0.552 ns) + CELL(0.660 ns) = 3.877 ns; Loc. = LCFF_X2_Y3_N31; Fanout = 4; REG Node = 'data1\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "1.212 ns" { data1[3]~428 data1[3] } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.818 ns ( 46.89 % ) " "Info: Total cell delay = 1.818 ns ( 46.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.059 ns ( 53.11 % ) " "Info: Total interconnect delay = 2.059 ns ( 53.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "3.877 ns" { data2[0] rtl~76 data1[3]~428 data1[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.877 ns" { data2[0] rtl~76 data1[3]~428 data1[3] } { 0.000ns 1.133ns 0.374ns 0.552ns } { 0.000ns 0.534ns 0.624ns 0.660ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.329 ns - Smallest " "Info: - Smallest clock skew is -3.329 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1hz destination 4.634 ns + Shortest register " "Info: + Shortest clock path from clock \"clk1hz\" to destination register is 4.634 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns clk1hz 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'clk1hz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "" { clk1hz } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.206 ns) 2.108 ns f1~10 2 COMB LCCOMB_X1_Y5_N0 1 " "Info: 2: + IC(0.967 ns) + CELL(0.206 ns) = 2.108 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 1; COMB Node = 'f1~10'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "1.173 ns" { clk1hz f1~10 } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.000 ns) 3.138 ns f1~10clkctrl 3 COMB CLKCTRL_G1 5 " "Info: 3: + IC(1.030 ns) + CELL(0.000 ns) = 3.138 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'f1~10clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "1.030 ns" { f1~10 f1~10clkctrl } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 4.634 ns data1\[3\] 4 REG LCFF_X2_Y3_N31 4 " "Info: 4: + IC(0.830 ns) + CELL(0.666 ns) = 4.634 ns; Loc. = LCFF_X2_Y3_N31; Fanout = 4; REG Node = 'data1\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "1.496 ns" { f1~10clkctrl data1[3] } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.807 ns ( 38.99 % ) " "Info: Total cell delay = 1.807 ns ( 38.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.827 ns ( 61.01 % ) " "Info: Total interconnect delay = 2.827 ns ( 61.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "4.634 ns" { clk1hz f1~10 f1~10clkctrl data1[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.634 ns" { clk1hz clk1hz~combout f1~10 f1~10clkctrl data1[3] } { 0.000ns 0.000ns 0.967ns 1.030ns 0.830ns } { 0.000ns 0.935ns 0.206ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1hz source 7.963 ns - Longest register " "Info: - Longest clock path from clock \"clk1hz\" to source register is 7.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns clk1hz 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'clk1hz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "" { clk1hz } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.206 ns) 2.108 ns f1~10 2 COMB LCCOMB_X1_Y5_N0 1 " "Info: 2: + IC(0.967 ns) + CELL(0.206 ns) = 2.108 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 1; COMB Node = 'f1~10'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "1.173 ns" { clk1hz f1~10 } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.000 ns) 3.138 ns f1~10clkctrl 3 COMB CLKCTRL_G1 5 " "Info: 3: + IC(1.030 ns) + CELL(0.000 ns) = 3.138 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'f1~10clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "1.030 ns" { f1~10 f1~10clkctrl } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.970 ns) 4.938 ns f2 4 REG LCFF_X2_Y3_N1 2 " "Info: 4: + IC(0.830 ns) + CELL(0.970 ns) = 4.938 ns; Loc. = LCFF_X2_Y3_N1; Fanout = 2; REG Node = 'f2'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "1.800 ns" { f1~10clkctrl f2 } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.529 ns) + CELL(0.000 ns) 6.467 ns f2~clkctrl 5 COMB CLKCTRL_G0 4 " "Info: 5: + IC(1.529 ns) + CELL(0.000 ns) = 6.467 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = 'f2~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "1.529 ns" { f2 f2~clkctrl } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 7.963 ns data2\[0\] 6 REG LCFF_X3_Y3_N21 5 " "Info: 6: + IC(0.830 ns) + CELL(0.666 ns) = 7.963 ns; Loc. = LCFF_X3_Y3_N21; Fanout = 5; REG Node = 'data2\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "1.496 ns" { f2~clkctrl data2[0] } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.777 ns ( 34.87 % ) " "Info: Total cell delay = 2.777 ns ( 34.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.186 ns ( 65.13 % ) " "Info: Total interconnect delay = 5.186 ns ( 65.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "7.963 ns" { clk1hz f1~10 f1~10clkctrl f2 f2~clkctrl data2[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.963 ns" { clk1hz clk1hz~combout f1~10 f1~10clkctrl f2 f2~clkctrl data2[0] } { 0.000ns 0.000ns 0.967ns 1.030ns 0.830ns 1.529ns 0.830ns } { 0.000ns 0.935ns 0.206ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "4.634 ns" { clk1hz f1~10 f1~10clkctrl data1[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.634 ns" { clk1hz clk1hz~combout f1~10 f1~10clkctrl data1[3] } { 0.000ns 0.000ns 0.967ns 1.030ns 0.830ns } { 0.000ns 0.935ns 0.206ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "7.963 ns" { clk1hz f1~10 f1~10clkctrl f2 f2~clkctrl data2[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.963 ns" { clk1hz clk1hz~combout f1~10 f1~10clkctrl f2 f2~clkctrl data2[0] } { 0.000ns 0.000ns 0.967ns 1.030ns 0.830ns 1.529ns 0.830ns } { 0.000ns 0.935ns 0.206ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 57 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "3.877 ns" { data2[0] rtl~76 data1[3]~428 data1[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.877 ns" { data2[0] rtl~76 data1[3]~428 data1[3] } { 0.000ns 1.133ns 0.374ns 0.552ns } { 0.000ns 0.534ns 0.624ns 0.660ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "4.634 ns" { clk1hz f1~10 f1~10clkctrl data1[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.634 ns" { clk1hz clk1hz~combout f1~10 f1~10clkctrl data1[3] } { 0.000ns 0.000ns 0.967ns 1.030ns 0.830ns } { 0.000ns 0.935ns 0.206ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "7.963 ns" { clk1hz f1~10 f1~10clkctrl f2 f2~clkctrl data2[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.963 ns" { clk1hz clk1hz~combout f1~10 f1~10clkctrl f2 f2~clkctrl data2[0] } { 0.000ns 0.000ns 0.967ns 1.030ns 0.830ns 1.529ns 0.830ns } { 0.000ns 0.935ns 0.206ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk100khz 4 " "Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock \"clk100khz\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "cnt\[0\] dat\[2\] clk100khz 1.889 ns " "Info: Found hold time violation between source  pin or register \"cnt\[0\]\" and destination pin or register \"dat\[2\]\" for clock \"clk100khz\" (Hold time is 1.889 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.879 ns + Largest " "Info: + Largest clock skew is 3.879 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100khz destination 6.829 ns + Longest register " "Info: + Longest clock path from clock \"clk100khz\" to destination register is 6.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns clk100khz 1 CLK PIN_25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_25; Fanout = 3; CLK Node = 'clk100khz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "" { clk100khz } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.349 ns) + CELL(0.970 ns) 3.254 ns cnt\[2\] 2 REG LCFF_X1_Y3_N25 5 " "Info: 2: + IC(1.349 ns) + CELL(0.970 ns) = 3.254 ns; Loc. = LCFF_X1_Y3_N25; Fanout = 5; REG Node = 'cnt\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "2.319 ns" { clk100khz cnt[2] } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.474 ns) + CELL(0.370 ns) 4.098 ns Decoder~124 3 COMB LCCOMB_X1_Y3_N4 1 " "Info: 3: + IC(0.474 ns) + CELL(0.370 ns) = 4.098 ns; Loc. = LCCOMB_X1_Y3_N4; Fanout = 1; COMB Node = 'Decoder~124'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "0.844 ns" { cnt[2] Decoder~124 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.173 ns) + CELL(0.000 ns) 5.271 ns Decoder~124clkctrl 4 COMB CLKCTRL_G3 4 " "Info: 4: + IC(1.173 ns) + CELL(0.000 ns) = 5.271 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'Decoder~124clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "1.173 ns" { Decoder~124 Decoder~124clkctrl } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.352 ns) + CELL(0.206 ns) 6.829 ns dat\[2\] 5 REG LCCOMB_X1_Y3_N16 7 " "Info: 5: + IC(1.352 ns) + CELL(0.206 ns) = 6.829 ns; Loc. = LCCOMB_X1_Y3_N16; Fanout = 7; REG Node = 'dat\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "1.558 ns" { Decoder~124clkctrl dat[2] } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.481 ns ( 36.33 % ) " "Info: Total cell delay = 2.481 ns ( 36.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.348 ns ( 63.67 % ) " "Info: Total interconnect delay = 4.348 ns ( 63.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "6.829 ns" { clk100khz cnt[2] Decoder~124 Decoder~124clkctrl dat[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.829 ns" { clk100khz clk100khz~combout cnt[2] Decoder~124 Decoder~124clkctrl dat[2] } { 0.000ns 0.000ns 1.349ns 0.474ns 1.173ns 1.352ns } { 0.000ns 0.935ns 0.970ns 0.370ns 0.000ns 0.206ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100khz source 2.950 ns - Shortest register " "Info: - Shortest clock path from clock \"clk100khz\" to source register is 2.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns clk100khz 1 CLK PIN_25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_25; Fanout = 3; CLK Node = 'clk100khz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "" { clk100khz } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.349 ns) + CELL(0.666 ns) 2.950 ns cnt\[0\] 2 REG LCFF_X1_Y3_N1 9 " "Info: 2: + IC(1.349 ns) + CELL(0.666 ns) = 2.950 ns; Loc. = LCFF_X1_Y3_N1; Fanout = 9; REG Node = 'cnt\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "2.015 ns" { clk100khz cnt[0] } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.601 ns ( 54.27 % ) " "Info: Total cell delay = 1.601 ns ( 54.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.349 ns ( 45.73 % ) " "Info: Total interconnect delay = 1.349 ns ( 45.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "2.950 ns" { clk100khz cnt[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.950 ns" { clk100khz clk100khz~combout cnt[0] } { 0.000ns 0.000ns 1.349ns } { 0.000ns 0.935ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "6.829 ns" { clk100khz cnt[2] Decoder~124 Decoder~124clkctrl dat[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.829 ns" { clk100khz clk100khz~combout cnt[2] Decoder~124 Decoder~124clkctrl dat[2] } { 0.000ns 0.000ns 1.349ns 0.474ns 1.173ns 1.352ns } { 0.000ns 0.935ns 0.970ns 0.370ns 0.000ns 0.206ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "2.950 ns" { clk100khz cnt[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.950 ns" { clk100khz clk100khz~combout cnt[0] } { 0.000ns 0.000ns 1.349ns } { 0.000ns 0.935ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 80 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.686 ns - Shortest register register " "Info: - Shortest register to register delay is 1.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt\[0\] 1 REG LCFF_X1_Y3_N1 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y3_N1; Fanout = 9; REG Node = 'cnt\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "" { cnt[0] } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.206 ns) 0.696 ns Select~202 2 COMB LCCOMB_X1_Y3_N28 1 " "Info: 2: + IC(0.490 ns) + CELL(0.206 ns) = 0.696 ns; Loc. = LCCOMB_X1_Y3_N28; Fanout = 1; COMB Node = 'Select~202'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "0.696 ns" { cnt[0] Select~202 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.624 ns) 1.686 ns dat\[2\] 3 REG LCCOMB_X1_Y3_N16 7 " "Info: 3: + IC(0.366 ns) + CELL(0.624 ns) = 1.686 ns; Loc. = LCCOMB_X1_Y3_N16; Fanout = 7; REG Node = 'dat\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "0.990 ns" { Select~202 dat[2] } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.830 ns ( 49.23 % ) " "Info: Total cell delay = 0.830 ns ( 49.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.856 ns ( 50.77 % ) " "Info: Total interconnect delay = 0.856 ns ( 50.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "1.686 ns" { cnt[0] Select~202 dat[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "1.686 ns" { cnt[0] Select~202 dat[2] } { 0.000ns 0.490ns 0.366ns } { 0.000ns 0.206ns 0.624ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 84 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 80 -1 0 } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 84 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "6.829 ns" { clk100khz cnt[2] Decoder~124 Decoder~124clkctrl dat[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.829 ns" { clk100khz clk100khz~combout cnt[2] Decoder~124 Decoder~124clkctrl dat[2] } { 0.000ns 0.000ns 1.349ns 0.474ns 1.173ns 1.352ns } { 0.000ns 0.935ns 0.970ns 0.370ns 0.000ns 0.206ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "2.950 ns" { clk100khz cnt[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.950 ns" { clk100khz clk100khz~combout cnt[0] } { 0.000ns 0.000ns 1.349ns } { 0.000ns 0.935ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "1.686 ns" { cnt[0] Select~202 dat[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "1.686 ns" { cnt[0] Select~202 dat[2] } { 0.000ns 0.490ns 0.366ns } { 0.000ns 0.206ns 0.624ns } } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "c din clk10hz 4.609 ns register " "Info: tsu for register \"c\" (data pin = \"din\", clock pin = \"clk10hz\") is 4.609 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.609 ns + Longest pin register " "Info: + Longest pin to register delay is 7.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns din 1 PIN PIN_28 1 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_28; Fanout = 1; PIN Node = 'din'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "" { din } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.648 ns) + CELL(0.202 ns) 6.785 ns c~2 2 COMB LCCOMB_X1_Y5_N14 1 " "Info: 2: + IC(5.648 ns) + CELL(0.202 ns) = 6.785 ns; Loc. = LCCOMB_X1_Y5_N14; Fanout = 1; COMB Node = 'c~2'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "5.850 ns" { din c~2 } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.460 ns) 7.609 ns c 3 REG LCFF_X1_Y5_N1 1 " "Info: 3: + IC(0.364 ns) + CELL(0.460 ns) = 7.609 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 1; REG Node = 'c'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "0.824 ns" { c~2 c } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.597 ns ( 20.99 % ) " "Info: Total cell delay = 1.597 ns ( 20.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.012 ns ( 79.01 % ) " "Info: Total interconnect delay = 6.012 ns ( 79.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "7.609 ns" { din c~2 c } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.609 ns" { din din~combout c~2 c } { 0.000ns 0.000ns 5.648ns 0.364ns } { 0.000ns 0.935ns 0.202ns 0.460ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk10hz destination 2.960 ns - Shortest register " "Info: - Shortest clock path from clock \"clk10hz\" to destination register is 2.960 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns clk10hz 1 CLK PIN_32 1 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_32; Fanout = 1; CLK Node = 'clk10hz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "" { clk10hz } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.349 ns) + CELL(0.666 ns) 2.960 ns c 2 REG LCFF_X1_Y5_N1 1 " "Info: 2: + IC(1.349 ns) + CELL(0.666 ns) = 2.960 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 1; REG Node = 'c'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "2.015 ns" { clk10hz c } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.611 ns ( 54.43 % ) " "Info: Total cell delay = 1.611 ns ( 54.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.349 ns ( 45.57 % ) " "Info: Total interconnect delay = 1.349 ns ( 45.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "2.960 ns" { clk10hz c } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.960 ns" { clk10hz clk10hz~combout c } { 0.000ns 0.000ns 1.349ns } { 0.000ns 0.945ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "7.609 ns" { din c~2 c } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.609 ns" { din din~combout c~2 c } { 0.000ns 0.000ns 5.648ns 0.364ns } { 0.000ns 0.935ns 0.202ns 0.460ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "2.960 ns" { clk10hz c } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.960 ns" { clk10hz clk10hz~combout c } { 0.000ns 0.000ns 1.349ns } { 0.000ns 0.945ns 0.666ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk100khz dout\[5\] dat\[2\] 12.998 ns register " "Info: tco from clock \"clk100khz\" to destination pin \"dout\[5\]\" through register \"dat\[2\]\" is 12.998 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100khz source 6.829 ns + Longest register " "Info: + Longest clock path from clock \"clk100khz\" to source register is 6.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns clk100khz 1 CLK PIN_25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_25; Fanout = 3; CLK Node = 'clk100khz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "" { clk100khz } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.349 ns) + CELL(0.970 ns) 3.254 ns cnt\[2\] 2 REG LCFF_X1_Y3_N25 5 " "Info: 2: + IC(1.349 ns) + CELL(0.970 ns) = 3.254 ns; Loc. = LCFF_X1_Y3_N25; Fanout = 5; REG Node = 'cnt\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "2.319 ns" { clk100khz cnt[2] } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.474 ns) + CELL(0.370 ns) 4.098 ns Decoder~124 3 COMB LCCOMB_X1_Y3_N4 1 " "Info: 3: + IC(0.474 ns) + CELL(0.370 ns) = 4.098 ns; Loc. = LCCOMB_X1_Y3_N4; Fanout = 1; COMB Node = 'Decoder~124'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "0.844 ns" { cnt[2] Decoder~124 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.173 ns) + CELL(0.000 ns) 5.271 ns Decoder~124clkctrl 4 COMB CLKCTRL_G3 4 " "Info: 4: + IC(1.173 ns) + CELL(0.000 ns) = 5.271 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'Decoder~124clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "1.173 ns" { Decoder~124 Decoder~124clkctrl } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.352 ns) + CELL(0.206 ns) 6.829 ns dat\[2\] 5 REG LCCOMB_X1_Y3_N16 7 " "Info: 5: + IC(1.352 ns) + CELL(0.206 ns) = 6.829 ns; Loc. = LCCOMB_X1_Y3_N16; Fanout = 7; REG Node = 'dat\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "1.558 ns" { Decoder~124clkctrl dat[2] } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.481 ns ( 36.33 % ) " "Info: Total cell delay = 2.481 ns ( 36.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.348 ns ( 63.67 % ) " "Info: Total interconnect delay = 4.348 ns ( 63.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "6.829 ns" { clk100khz cnt[2] Decoder~124 Decoder~124clkctrl dat[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.829 ns" { clk100khz clk100khz~combout cnt[2] Decoder~124 Decoder~124clkctrl dat[2] } { 0.000ns 0.000ns 1.349ns 0.474ns 1.173ns 1.352ns } { 0.000ns 0.935ns 0.970ns 0.370ns 0.000ns 0.206ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 84 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.169 ns + Longest register pin " "Info: + Longest register to pin delay is 6.169 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dat\[2\] 1 REG LCCOMB_X1_Y3_N16 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y3_N16; Fanout = 7; REG Node = 'dat\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "" { dat[2] } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.136 ns) + CELL(0.624 ns) 1.760 ns reduce_or~132 2 COMB LCCOMB_X2_Y1_N4 1 " "Info: 2: + IC(1.136 ns) + CELL(0.624 ns) = 1.760 ns; Loc. = LCCOMB_X2_Y1_N4; Fanout = 1; COMB Node = 'reduce_or~132'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "1.760 ns" { dat[2] reduce_or~132 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.183 ns) + CELL(3.226 ns) 6.169 ns dout\[5\] 3 PIN PIN_45 0 " "Info: 3: + IC(1.183 ns) + CELL(3.226 ns) = 6.169 ns; Loc. = PIN_45; Fanout = 0; PIN Node = 'dout\[5\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "4.409 ns" { reduce_or~132 dout[5] } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.850 ns ( 62.41 % ) " "Info: Total cell delay = 3.850 ns ( 62.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.319 ns ( 37.59 % ) " "Info: Total interconnect delay = 2.319 ns ( 37.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "6.169 ns" { dat[2] reduce_or~132 dout[5] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.169 ns" { dat[2] reduce_or~132 dout[5] } { 0.000ns 1.136ns 1.183ns } { 0.000ns 0.624ns 3.226ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "6.829 ns" { clk100khz cnt[2] Decoder~124 Decoder~124clkctrl dat[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.829 ns" { clk100khz clk100khz~combout cnt[2] Decoder~124 Decoder~124clkctrl dat[2] } { 0.000ns 0.000ns 1.349ns 0.474ns 1.173ns 1.352ns } { 0.000ns 0.935ns 0.970ns 0.370ns 0.000ns 0.206ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "6.169 ns" { dat[2] reduce_or~132 dout[5] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.169 ns" { dat[2] reduce_or~132 dout[5] } { 0.000ns 1.136ns 1.183ns } { 0.000ns 0.624ns 3.226ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "data2\[3\] op clk10hz 2.929 ns register " "Info: th for register \"data2\[3\]\" (data pin = \"op\", clock pin = \"clk10hz\") is 2.929 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk10hz destination 9.512 ns + Longest register " "Info: + Longest clock path from clock \"clk10hz\" to destination register is 9.512 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns clk10hz 1 CLK PIN_32 1 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_32; Fanout = 1; CLK Node = 'clk10hz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "" { clk10hz } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.349 ns) + CELL(0.970 ns) 3.264 ns c 2 REG LCFF_X1_Y5_N1 1 " "Info: 2: + IC(1.349 ns) + CELL(0.970 ns) = 3.264 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 1; REG Node = 'c'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "2.319 ns" { clk10hz c } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 3.657 ns f1~10 3 COMB LCCOMB_X1_Y5_N0 1 " "Info: 3: + IC(0.000 ns) + CELL(0.393 ns) = 3.657 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 1; COMB Node = 'f1~10'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "0.393 ns" { c f1~10 } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.000 ns) 4.687 ns f1~10clkctrl 4 COMB CLKCTRL_G1 5 " "Info: 4: + IC(1.030 ns) + CELL(0.000 ns) = 4.687 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'f1~10clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "1.030 ns" { f1~10 f1~10clkctrl } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.970 ns) 6.487 ns f2 5 REG LCFF_X2_Y3_N1 2 " "Info: 5: + IC(0.830 ns) + CELL(0.970 ns) = 6.487 ns; Loc. = LCFF_X2_Y3_N1; Fanout = 2; REG Node = 'f2'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "1.800 ns" { f1~10clkctrl f2 } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.529 ns) + CELL(0.000 ns) 8.016 ns f2~clkctrl 6 COMB CLKCTRL_G0 4 " "Info: 6: + IC(1.529 ns) + CELL(0.000 ns) = 8.016 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = 'f2~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "1.529 ns" { f2 f2~clkctrl } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 9.512 ns data2\[3\] 7 REG LCFF_X3_Y3_N27 4 " "Info: 7: + IC(0.830 ns) + CELL(0.666 ns) = 9.512 ns; Loc. = LCFF_X3_Y3_N27; Fanout = 4; REG Node = 'data2\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "1.496 ns" { f2~clkctrl data2[3] } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.944 ns ( 41.46 % ) " "Info: Total cell delay = 3.944 ns ( 41.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.568 ns ( 58.54 % ) " "Info: Total interconnect delay = 5.568 ns ( 58.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "9.512 ns" { clk10hz c f1~10 f1~10clkctrl f2 f2~clkctrl data2[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "9.512 ns" { clk10hz clk10hz~combout c f1~10 f1~10clkctrl f2 f2~clkctrl data2[3] } { 0.000ns 0.000ns 1.349ns 0.000ns 1.030ns 0.830ns 1.529ns 0.830ns } { 0.000ns 0.945ns 0.970ns 0.393ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 57 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.889 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.889 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns op 1 PIN PIN_30 17 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_30; Fanout = 17; PIN Node = 'op'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "" { op } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.640 ns) + CELL(0.206 ns) 6.781 ns data2\[3\]~224 2 COMB LCCOMB_X3_Y3_N26 1 " "Info: 2: + IC(5.640 ns) + CELL(0.206 ns) = 6.781 ns; Loc. = LCCOMB_X3_Y3_N26; Fanout = 1; COMB Node = 'data2\[3\]~224'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "5.846 ns" { op data2[3]~224 } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.889 ns data2\[3\] 3 REG LCFF_X3_Y3_N27 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 6.889 ns; Loc. = LCFF_X3_Y3_N27; Fanout = 4; REG Node = 'data2\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "0.108 ns" { data2[3]~224 data2[3] } "NODE_NAME" } "" } } { "cnt16.v" "" { Text "d:/cnt16/cnt16.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.249 ns ( 18.13 % ) " "Info: Total cell delay = 1.249 ns ( 18.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.640 ns ( 81.87 % ) " "Info: Total interconnect delay = 5.640 ns ( 81.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "6.889 ns" { op data2[3]~224 data2[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.889 ns" { op op~combout data2[3]~224 data2[3] } { 0.000ns 0.000ns 5.640ns 0.000ns } { 0.000ns 0.935ns 0.206ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "9.512 ns" { clk10hz c f1~10 f1~10clkctrl f2 f2~clkctrl data2[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "9.512 ns" { clk10hz clk10hz~combout c f1~10 f1~10clkctrl f2 f2~clkctrl data2[3] } { 0.000ns 0.000ns 1.349ns 0.000ns 1.030ns 0.830ns 1.529ns 0.830ns } { 0.000ns 0.945ns 0.970ns 0.393ns 0.000ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cnt16" "UNKNOWN" "V1" "d:/cnt16/db/cnt16.quartus_db" { Floorplan "d:/cnt16/" "" "6.889 ns" { op data2[3]~224 data2[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.889 ns" { op op~combout data2[3]~224 data2[3] } { 0.000ns 0.000ns 5.640ns 0.000ns } { 0.000ns 0.935ns 0.206ns 0.108ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 30 09:58:38 2019 " "Info: Processing ended: Sat Nov 30 09:58:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
