#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2251050 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2214320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x221c250 .functor NOT 1, L_0x2281640, C4<0>, C4<0>, C4<0>;
L_0x22813f0 .functor XOR 2, L_0x2281290, L_0x2281350, C4<00>, C4<00>;
L_0x2281530 .functor XOR 2, L_0x22813f0, L_0x2281460, C4<00>, C4<00>;
v0x227aa60_0 .net *"_ivl_10", 1 0, L_0x2281460;  1 drivers
v0x227ab60_0 .net *"_ivl_12", 1 0, L_0x2281530;  1 drivers
v0x227ac40_0 .net *"_ivl_2", 1 0, L_0x227dce0;  1 drivers
v0x227ad00_0 .net *"_ivl_4", 1 0, L_0x2281290;  1 drivers
v0x227ade0_0 .net *"_ivl_6", 1 0, L_0x2281350;  1 drivers
v0x227af10_0 .net *"_ivl_8", 1 0, L_0x22813f0;  1 drivers
v0x227aff0_0 .net "a", 0 0, v0x2276a30_0;  1 drivers
v0x227b090_0 .net "b", 0 0, v0x2276ad0_0;  1 drivers
v0x227b130_0 .net "c", 0 0, v0x2276b70_0;  1 drivers
v0x227b1d0_0 .var "clk", 0 0;
v0x227b270_0 .net "d", 0 0, v0x2276cb0_0;  1 drivers
v0x227b310_0 .net "out_pos_dut", 0 0, L_0x2280f60;  1 drivers
v0x227b3b0_0 .net "out_pos_ref", 0 0, L_0x227c8e0;  1 drivers
v0x227b450_0 .net "out_sop_dut", 0 0, L_0x227f050;  1 drivers
v0x227b4f0_0 .net "out_sop_ref", 0 0, L_0x2252560;  1 drivers
v0x227b590_0 .var/2u "stats1", 223 0;
v0x227b630_0 .var/2u "strobe", 0 0;
v0x227b6d0_0 .net "tb_match", 0 0, L_0x2281640;  1 drivers
v0x227b7a0_0 .net "tb_mismatch", 0 0, L_0x221c250;  1 drivers
v0x227b840_0 .net "wavedrom_enable", 0 0, v0x2276f80_0;  1 drivers
v0x227b910_0 .net "wavedrom_title", 511 0, v0x2277020_0;  1 drivers
L_0x227dce0 .concat [ 1 1 0 0], L_0x227c8e0, L_0x2252560;
L_0x2281290 .concat [ 1 1 0 0], L_0x227c8e0, L_0x2252560;
L_0x2281350 .concat [ 1 1 0 0], L_0x2280f60, L_0x227f050;
L_0x2281460 .concat [ 1 1 0 0], L_0x227c8e0, L_0x2252560;
L_0x2281640 .cmp/eeq 2, L_0x227dce0, L_0x2281530;
S_0x2218f80 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2214320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x221c630 .functor AND 1, v0x2276b70_0, v0x2276cb0_0, C4<1>, C4<1>;
L_0x221ca10 .functor NOT 1, v0x2276a30_0, C4<0>, C4<0>, C4<0>;
L_0x221cdf0 .functor NOT 1, v0x2276ad0_0, C4<0>, C4<0>, C4<0>;
L_0x221d070 .functor AND 1, L_0x221ca10, L_0x221cdf0, C4<1>, C4<1>;
L_0x2236010 .functor AND 1, L_0x221d070, v0x2276b70_0, C4<1>, C4<1>;
L_0x2252560 .functor OR 1, L_0x221c630, L_0x2236010, C4<0>, C4<0>;
L_0x227bd60 .functor NOT 1, v0x2276ad0_0, C4<0>, C4<0>, C4<0>;
L_0x227bdd0 .functor OR 1, L_0x227bd60, v0x2276cb0_0, C4<0>, C4<0>;
L_0x227bee0 .functor AND 1, v0x2276b70_0, L_0x227bdd0, C4<1>, C4<1>;
L_0x227bfa0 .functor NOT 1, v0x2276a30_0, C4<0>, C4<0>, C4<0>;
L_0x227c070 .functor OR 1, L_0x227bfa0, v0x2276ad0_0, C4<0>, C4<0>;
L_0x227c0e0 .functor AND 1, L_0x227bee0, L_0x227c070, C4<1>, C4<1>;
L_0x227c260 .functor NOT 1, v0x2276ad0_0, C4<0>, C4<0>, C4<0>;
L_0x227c2d0 .functor OR 1, L_0x227c260, v0x2276cb0_0, C4<0>, C4<0>;
L_0x227c1f0 .functor AND 1, v0x2276b70_0, L_0x227c2d0, C4<1>, C4<1>;
L_0x227c460 .functor NOT 1, v0x2276a30_0, C4<0>, C4<0>, C4<0>;
L_0x227c560 .functor OR 1, L_0x227c460, v0x2276cb0_0, C4<0>, C4<0>;
L_0x227c620 .functor AND 1, L_0x227c1f0, L_0x227c560, C4<1>, C4<1>;
L_0x227c7d0 .functor XNOR 1, L_0x227c0e0, L_0x227c620, C4<0>, C4<0>;
v0x221bb80_0 .net *"_ivl_0", 0 0, L_0x221c630;  1 drivers
v0x221bf80_0 .net *"_ivl_12", 0 0, L_0x227bd60;  1 drivers
v0x221c360_0 .net *"_ivl_14", 0 0, L_0x227bdd0;  1 drivers
v0x221c740_0 .net *"_ivl_16", 0 0, L_0x227bee0;  1 drivers
v0x221cb20_0 .net *"_ivl_18", 0 0, L_0x227bfa0;  1 drivers
v0x221cf00_0 .net *"_ivl_2", 0 0, L_0x221ca10;  1 drivers
v0x221d180_0 .net *"_ivl_20", 0 0, L_0x227c070;  1 drivers
v0x2274fa0_0 .net *"_ivl_24", 0 0, L_0x227c260;  1 drivers
v0x2275080_0 .net *"_ivl_26", 0 0, L_0x227c2d0;  1 drivers
v0x2275160_0 .net *"_ivl_28", 0 0, L_0x227c1f0;  1 drivers
v0x2275240_0 .net *"_ivl_30", 0 0, L_0x227c460;  1 drivers
v0x2275320_0 .net *"_ivl_32", 0 0, L_0x227c560;  1 drivers
v0x2275400_0 .net *"_ivl_36", 0 0, L_0x227c7d0;  1 drivers
L_0x7fd254a43018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x22754c0_0 .net *"_ivl_38", 0 0, L_0x7fd254a43018;  1 drivers
v0x22755a0_0 .net *"_ivl_4", 0 0, L_0x221cdf0;  1 drivers
v0x2275680_0 .net *"_ivl_6", 0 0, L_0x221d070;  1 drivers
v0x2275760_0 .net *"_ivl_8", 0 0, L_0x2236010;  1 drivers
v0x2275840_0 .net "a", 0 0, v0x2276a30_0;  alias, 1 drivers
v0x2275900_0 .net "b", 0 0, v0x2276ad0_0;  alias, 1 drivers
v0x22759c0_0 .net "c", 0 0, v0x2276b70_0;  alias, 1 drivers
v0x2275a80_0 .net "d", 0 0, v0x2276cb0_0;  alias, 1 drivers
v0x2275b40_0 .net "out_pos", 0 0, L_0x227c8e0;  alias, 1 drivers
v0x2275c00_0 .net "out_sop", 0 0, L_0x2252560;  alias, 1 drivers
v0x2275cc0_0 .net "pos0", 0 0, L_0x227c0e0;  1 drivers
v0x2275d80_0 .net "pos1", 0 0, L_0x227c620;  1 drivers
L_0x227c8e0 .functor MUXZ 1, L_0x7fd254a43018, L_0x227c0e0, L_0x227c7d0, C4<>;
S_0x2275f00 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2214320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x2276a30_0 .var "a", 0 0;
v0x2276ad0_0 .var "b", 0 0;
v0x2276b70_0 .var "c", 0 0;
v0x2276c10_0 .net "clk", 0 0, v0x227b1d0_0;  1 drivers
v0x2276cb0_0 .var "d", 0 0;
v0x2276da0_0 .var/2u "fail", 0 0;
v0x2276e40_0 .var/2u "fail1", 0 0;
v0x2276ee0_0 .net "tb_match", 0 0, L_0x2281640;  alias, 1 drivers
v0x2276f80_0 .var "wavedrom_enable", 0 0;
v0x2277020_0 .var "wavedrom_title", 511 0;
E_0x2229ac0/0 .event negedge, v0x2276c10_0;
E_0x2229ac0/1 .event posedge, v0x2276c10_0;
E_0x2229ac0 .event/or E_0x2229ac0/0, E_0x2229ac0/1;
S_0x2276230 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x2275f00;
 .timescale -12 -12;
v0x2276470_0 .var/2s "i", 31 0;
E_0x2229960 .event posedge, v0x2276c10_0;
S_0x2276570 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x2275f00;
 .timescale -12 -12;
v0x2276770_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2276850 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x2275f00;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2277200 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2214320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x227ca90 .functor AND 1, v0x2276a30_0, v0x2276ad0_0, C4<1>, C4<1>;
L_0x227cc30 .functor AND 1, L_0x227ca90, v0x2276b70_0, C4<1>, C4<1>;
L_0x227ce20 .functor NOT 1, v0x2276cb0_0, C4<0>, C4<0>, C4<0>;
L_0x227cfa0 .functor AND 1, L_0x227cc30, L_0x227ce20, C4<1>, C4<1>;
L_0x227d0e0 .functor AND 1, v0x2276a30_0, v0x2276ad0_0, C4<1>, C4<1>;
L_0x227d260 .functor AND 1, L_0x227d0e0, v0x2276b70_0, C4<1>, C4<1>;
L_0x227d360 .functor AND 1, L_0x227d260, v0x2276cb0_0, C4<1>, C4<1>;
L_0x227d420 .functor AND 1, v0x2276a30_0, v0x2276ad0_0, C4<1>, C4<1>;
L_0x227d4e0 .functor NOT 1, v0x2276b70_0, C4<0>, C4<0>, C4<0>;
L_0x227d550 .functor AND 1, L_0x227d420, L_0x227d4e0, C4<1>, C4<1>;
L_0x227d6c0 .functor AND 1, L_0x227d550, v0x2276cb0_0, C4<1>, C4<1>;
L_0x227d730 .functor NOT 1, v0x2276ad0_0, C4<0>, C4<0>, C4<0>;
L_0x227d810 .functor AND 1, v0x2276a30_0, L_0x227d730, C4<1>, C4<1>;
L_0x227d8d0 .functor NOT 1, v0x2276b70_0, C4<0>, C4<0>, C4<0>;
L_0x227d7a0 .functor AND 1, L_0x227d810, L_0x227d8d0, C4<1>, C4<1>;
L_0x227da60 .functor AND 1, L_0x227d7a0, v0x2276cb0_0, C4<1>, C4<1>;
L_0x227dbb0 .functor NOT 1, v0x2276ad0_0, C4<0>, C4<0>, C4<0>;
L_0x227dc20 .functor AND 1, v0x2276a30_0, L_0x227dbb0, C4<1>, C4<1>;
L_0x227dd80 .functor AND 1, L_0x227dc20, v0x2276b70_0, C4<1>, C4<1>;
L_0x227de40 .functor AND 1, L_0x227dd80, v0x2276cb0_0, C4<1>, C4<1>;
L_0x227dfb0 .functor NOT 1, v0x2276a30_0, C4<0>, C4<0>, C4<0>;
L_0x227e020 .functor AND 1, L_0x227dfb0, v0x2276ad0_0, C4<1>, C4<1>;
L_0x227e1a0 .functor AND 1, L_0x227e020, v0x2276b70_0, C4<1>, C4<1>;
L_0x227e260 .functor AND 1, L_0x227e1a0, v0x2276cb0_0, C4<1>, C4<1>;
L_0x227e3f0 .functor NOT 1, v0x2276a30_0, C4<0>, C4<0>, C4<0>;
L_0x227e460 .functor AND 1, L_0x227e3f0, v0x2276ad0_0, C4<1>, C4<1>;
L_0x227e600 .functor AND 1, L_0x227e460, v0x2276b70_0, C4<1>, C4<1>;
L_0x227e6c0 .functor NOT 1, v0x2276cb0_0, C4<0>, C4<0>, C4<0>;
L_0x227e820 .functor AND 1, L_0x227e600, L_0x227e6c0, C4<1>, C4<1>;
L_0x227e960 .functor NOT 1, v0x2276a30_0, C4<0>, C4<0>, C4<0>;
L_0x227ead0 .functor AND 1, L_0x227e960, v0x2276ad0_0, C4<1>, C4<1>;
L_0x227eb90 .functor AND 1, L_0x227ead0, v0x2276b70_0, C4<1>, C4<1>;
L_0x227ed60 .functor AND 1, L_0x227eb90, v0x2276cb0_0, C4<1>, C4<1>;
L_0x227ee20 .functor OR 1, L_0x227d360, L_0x227e820, C4<0>, C4<0>;
L_0x227f050 .functor OR 1, L_0x227ee20, L_0x227ed60, C4<0>, C4<0>;
L_0x227f1b0 .functor NOT 1, v0x2276a30_0, C4<0>, C4<0>, C4<0>;
L_0x227f350 .functor NOT 1, v0x2276ad0_0, C4<0>, C4<0>, C4<0>;
L_0x227f5d0 .functor AND 1, L_0x227f1b0, L_0x227f350, C4<1>, C4<1>;
L_0x227f220 .functor NOT 1, v0x2276b70_0, C4<0>, C4<0>, C4<0>;
L_0x227f290 .functor AND 1, L_0x227f5d0, L_0x227f220, C4<1>, C4<1>;
L_0x227fbd0 .functor NOT 1, v0x2276cb0_0, C4<0>, C4<0>, C4<0>;
L_0x227fe50 .functor AND 1, L_0x227f290, L_0x227fbd0, C4<1>, C4<1>;
L_0x22800c0 .functor AND 1, v0x2276a30_0, v0x2276ad0_0, C4<1>, C4<1>;
L_0x2280340 .functor NOT 1, v0x2276b70_0, C4<0>, C4<0>, C4<0>;
L_0x2280520 .functor AND 1, L_0x22800c0, L_0x2280340, C4<1>, C4<1>;
L_0x2280630 .functor NOT 1, v0x2276cb0_0, C4<0>, C4<0>, C4<0>;
L_0x2280820 .functor AND 1, L_0x2280520, L_0x2280630, C4<1>, C4<1>;
L_0x2280930 .functor OR 1, L_0x227fe50, L_0x2280820, C4<0>, C4<0>;
L_0x2280bd0 .functor AND 1, v0x2276a30_0, v0x2276ad0_0, C4<1>, C4<1>;
L_0x2280c40 .functor AND 1, L_0x2280bd0, v0x2276b70_0, C4<1>, C4<1>;
L_0x2280ea0 .functor AND 1, L_0x2280c40, v0x2276cb0_0, C4<1>, C4<1>;
L_0x2280f60 .functor OR 1, L_0x2280930, L_0x2280ea0, C4<0>, C4<0>;
v0x22773c0_0 .net *"_ivl_0", 0 0, L_0x227ca90;  1 drivers
v0x22774a0_0 .net *"_ivl_10", 0 0, L_0x227d260;  1 drivers
v0x2277580_0 .net *"_ivl_100", 0 0, L_0x2280ea0;  1 drivers
v0x2277670_0 .net *"_ivl_14", 0 0, L_0x227d420;  1 drivers
v0x2277750_0 .net *"_ivl_16", 0 0, L_0x227d4e0;  1 drivers
v0x2277880_0 .net *"_ivl_18", 0 0, L_0x227d550;  1 drivers
v0x2277960_0 .net *"_ivl_2", 0 0, L_0x227cc30;  1 drivers
v0x2277a40_0 .net *"_ivl_22", 0 0, L_0x227d730;  1 drivers
v0x2277b20_0 .net *"_ivl_24", 0 0, L_0x227d810;  1 drivers
v0x2277c90_0 .net *"_ivl_26", 0 0, L_0x227d8d0;  1 drivers
v0x2277d70_0 .net *"_ivl_28", 0 0, L_0x227d7a0;  1 drivers
v0x2277e50_0 .net *"_ivl_32", 0 0, L_0x227dbb0;  1 drivers
v0x2277f30_0 .net *"_ivl_34", 0 0, L_0x227dc20;  1 drivers
v0x2278010_0 .net *"_ivl_36", 0 0, L_0x227dd80;  1 drivers
v0x22780f0_0 .net *"_ivl_4", 0 0, L_0x227ce20;  1 drivers
v0x22781d0_0 .net *"_ivl_40", 0 0, L_0x227dfb0;  1 drivers
v0x22782b0_0 .net *"_ivl_42", 0 0, L_0x227e020;  1 drivers
v0x22784a0_0 .net *"_ivl_44", 0 0, L_0x227e1a0;  1 drivers
v0x2278580_0 .net *"_ivl_48", 0 0, L_0x227e3f0;  1 drivers
v0x2278660_0 .net *"_ivl_50", 0 0, L_0x227e460;  1 drivers
v0x2278740_0 .net *"_ivl_52", 0 0, L_0x227e600;  1 drivers
v0x2278820_0 .net *"_ivl_54", 0 0, L_0x227e6c0;  1 drivers
v0x2278900_0 .net *"_ivl_58", 0 0, L_0x227e960;  1 drivers
v0x22789e0_0 .net *"_ivl_60", 0 0, L_0x227ead0;  1 drivers
v0x2278ac0_0 .net *"_ivl_62", 0 0, L_0x227eb90;  1 drivers
v0x2278ba0_0 .net *"_ivl_66", 0 0, L_0x227ee20;  1 drivers
v0x2278c80_0 .net *"_ivl_70", 0 0, L_0x227f1b0;  1 drivers
v0x2278d60_0 .net *"_ivl_72", 0 0, L_0x227f350;  1 drivers
v0x2278e40_0 .net *"_ivl_74", 0 0, L_0x227f5d0;  1 drivers
v0x2278f20_0 .net *"_ivl_76", 0 0, L_0x227f220;  1 drivers
v0x2279000_0 .net *"_ivl_78", 0 0, L_0x227f290;  1 drivers
v0x22790e0_0 .net *"_ivl_8", 0 0, L_0x227d0e0;  1 drivers
v0x22791c0_0 .net *"_ivl_80", 0 0, L_0x227fbd0;  1 drivers
v0x22794b0_0 .net *"_ivl_82", 0 0, L_0x227fe50;  1 drivers
v0x2279590_0 .net *"_ivl_84", 0 0, L_0x22800c0;  1 drivers
v0x2279670_0 .net *"_ivl_86", 0 0, L_0x2280340;  1 drivers
v0x2279750_0 .net *"_ivl_88", 0 0, L_0x2280520;  1 drivers
v0x2279830_0 .net *"_ivl_90", 0 0, L_0x2280630;  1 drivers
v0x2279910_0 .net *"_ivl_92", 0 0, L_0x2280820;  1 drivers
v0x22799f0_0 .net *"_ivl_94", 0 0, L_0x2280930;  1 drivers
v0x2279ad0_0 .net *"_ivl_96", 0 0, L_0x2280bd0;  1 drivers
v0x2279bb0_0 .net *"_ivl_98", 0 0, L_0x2280c40;  1 drivers
v0x2279c90_0 .net "a", 0 0, v0x2276a30_0;  alias, 1 drivers
v0x2279d30_0 .net "b", 0 0, v0x2276ad0_0;  alias, 1 drivers
v0x2279e20_0 .net "c", 0 0, v0x2276b70_0;  alias, 1 drivers
v0x2279f10_0 .net "d", 0 0, v0x2276cb0_0;  alias, 1 drivers
v0x227a000_0 .net "out_pos", 0 0, L_0x2280f60;  alias, 1 drivers
v0x227a0c0_0 .net "out_sop", 0 0, L_0x227f050;  alias, 1 drivers
v0x227a180_0 .net "y1", 0 0, L_0x227cfa0;  1 drivers
v0x227a240_0 .net "y2", 0 0, L_0x227d360;  1 drivers
v0x227a300_0 .net "y3", 0 0, L_0x227d6c0;  1 drivers
v0x227a3c0_0 .net "y4", 0 0, L_0x227da60;  1 drivers
v0x227a480_0 .net "y5", 0 0, L_0x227de40;  1 drivers
v0x227a540_0 .net "y6", 0 0, L_0x227e260;  1 drivers
v0x227a600_0 .net "y7", 0 0, L_0x227e820;  1 drivers
v0x227a6c0_0 .net "y8", 0 0, L_0x227ed60;  1 drivers
S_0x227a840 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2214320;
 .timescale -12 -12;
E_0x22109f0 .event anyedge, v0x227b630_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x227b630_0;
    %nor/r;
    %assign/vec4 v0x227b630_0, 0;
    %wait E_0x22109f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2275f00;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2276da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2276e40_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2275f00;
T_4 ;
    %wait E_0x2229ac0;
    %load/vec4 v0x2276ee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2276da0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2275f00;
T_5 ;
    %wait E_0x2229960;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2276cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2276b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2276ad0_0, 0;
    %assign/vec4 v0x2276a30_0, 0;
    %wait E_0x2229960;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2276cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2276b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2276ad0_0, 0;
    %assign/vec4 v0x2276a30_0, 0;
    %wait E_0x2229960;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2276cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2276b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2276ad0_0, 0;
    %assign/vec4 v0x2276a30_0, 0;
    %wait E_0x2229960;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2276cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2276b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2276ad0_0, 0;
    %assign/vec4 v0x2276a30_0, 0;
    %wait E_0x2229960;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2276cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2276b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2276ad0_0, 0;
    %assign/vec4 v0x2276a30_0, 0;
    %wait E_0x2229960;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2276cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2276b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2276ad0_0, 0;
    %assign/vec4 v0x2276a30_0, 0;
    %wait E_0x2229960;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2276cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2276b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2276ad0_0, 0;
    %assign/vec4 v0x2276a30_0, 0;
    %wait E_0x2229960;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2276cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2276b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2276ad0_0, 0;
    %assign/vec4 v0x2276a30_0, 0;
    %wait E_0x2229960;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2276cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2276b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2276ad0_0, 0;
    %assign/vec4 v0x2276a30_0, 0;
    %wait E_0x2229960;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2276cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2276b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2276ad0_0, 0;
    %assign/vec4 v0x2276a30_0, 0;
    %wait E_0x2229960;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2276cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2276b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2276ad0_0, 0;
    %assign/vec4 v0x2276a30_0, 0;
    %wait E_0x2229960;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2276cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2276b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2276ad0_0, 0;
    %assign/vec4 v0x2276a30_0, 0;
    %wait E_0x2229960;
    %load/vec4 v0x2276da0_0;
    %store/vec4 v0x2276e40_0, 0, 1;
    %fork t_1, S_0x2276230;
    %jmp t_0;
    .scope S_0x2276230;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2276470_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x2276470_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2229960;
    %load/vec4 v0x2276470_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2276cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2276b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2276ad0_0, 0;
    %assign/vec4 v0x2276a30_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2276470_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2276470_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x2275f00;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2229ac0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2276cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2276b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2276ad0_0, 0;
    %assign/vec4 v0x2276a30_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x2276da0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x2276e40_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2214320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x227b1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x227b630_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2214320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x227b1d0_0;
    %inv;
    %store/vec4 v0x227b1d0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2214320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2276c10_0, v0x227b7a0_0, v0x227aff0_0, v0x227b090_0, v0x227b130_0, v0x227b270_0, v0x227b4f0_0, v0x227b450_0, v0x227b3b0_0, v0x227b310_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2214320;
T_9 ;
    %load/vec4 v0x227b590_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x227b590_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x227b590_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x227b590_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x227b590_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x227b590_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x227b590_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x227b590_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x227b590_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x227b590_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2214320;
T_10 ;
    %wait E_0x2229ac0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x227b590_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x227b590_0, 4, 32;
    %load/vec4 v0x227b6d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x227b590_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x227b590_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x227b590_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x227b590_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x227b4f0_0;
    %load/vec4 v0x227b4f0_0;
    %load/vec4 v0x227b450_0;
    %xor;
    %load/vec4 v0x227b4f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x227b590_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x227b590_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x227b590_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x227b590_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x227b3b0_0;
    %load/vec4 v0x227b3b0_0;
    %load/vec4 v0x227b310_0;
    %xor;
    %load/vec4 v0x227b3b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x227b590_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x227b590_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x227b590_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x227b590_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/ece241_2013_q2/iter3/response1/top_module.sv";
