<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Document Of Source Code: FSMC</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Document Of Source Code
   &#160;<span id="projectnumber">0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">FSMC<div class="ingroups"><a class="el" href="group__STM32F4xx__StdPeriph__Driver.html">STM32F4xx_StdPeriph_Driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>FSMC driver modules.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group__FSMC__Exported__Constants"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC__Exported__Constants.html">FSMC_Exported_Constants</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__FSMC__Private__Functions"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC__Private__Functions.html">FSMC_Private_Functions</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structFSMC__NORSRAMTimingInitTypeDef.html">FSMC_NORSRAMTimingInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timing parameters For NOR/SRAM Banks.  <a href="structFSMC__NORSRAMTimingInitTypeDef.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structFSMC__NORSRAMInitTypeDef.html">FSMC_NORSRAMInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSMC NOR/SRAM Init structure definition.  <a href="structFSMC__NORSRAMInitTypeDef.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html">FSMC_NAND_PCCARDTimingInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timing parameters For FSMC NAND and PCCARD Banks.  <a href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structFSMC__NANDInitTypeDef.html">FSMC_NANDInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSMC NAND Init structure definition.  <a href="structFSMC__NANDInitTypeDef.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structFSMC__PCCARDInitTypeDef.html">FSMC_PCCARDInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSMC PCCARD Init structure definition.  <a href="structFSMC__PCCARDInitTypeDef.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga74722cb031b5a30c066e627474507e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC.html#ga74722cb031b5a30c066e627474507e1e">BCR_MBKEN_SET</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga74722cb031b5a30c066e627474507e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6190926e03187065960cdbe9353632be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC.html#ga6190926e03187065960cdbe9353632be">BCR_MBKEN_RESET</a>&#160;&#160;&#160;((uint32_t)0x000FFFFE)</td></tr>
<tr class="separator:ga6190926e03187065960cdbe9353632be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga298d32354d8909737fa2db42cec1d343"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC.html#ga298d32354d8909737fa2db42cec1d343">BCR_FACCEN_SET</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga298d32354d8909737fa2db42cec1d343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99ff48346c662edaacb98c754dbe8ce1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC.html#ga99ff48346c662edaacb98c754dbe8ce1">PCR_PBKEN_SET</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga99ff48346c662edaacb98c754dbe8ce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c5233208c7403c4ab1751912519fb2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC.html#ga3c5233208c7403c4ab1751912519fb2b">PCR_PBKEN_RESET</a>&#160;&#160;&#160;((uint32_t)0x000FFFFB)</td></tr>
<tr class="separator:ga3c5233208c7403c4ab1751912519fb2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77fb3dbb94b45bf205281a3b8c7c57db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC.html#ga77fb3dbb94b45bf205281a3b8c7c57db">PCR_ECCEN_SET</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga77fb3dbb94b45bf205281a3b8c7c57db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d750aba62d7faea82ce2b133f3ba84e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC.html#ga5d750aba62d7faea82ce2b133f3ba84e">PCR_ECCEN_RESET</a>&#160;&#160;&#160;((uint32_t)0x000FFFBF)</td></tr>
<tr class="separator:ga5d750aba62d7faea82ce2b133f3ba84e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf02a07b484782f398b0684f0f0372f2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC.html#gaf02a07b484782f398b0684f0f0372f2f">PCR_MEMORYTYPE_NAND</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gaf02a07b484782f398b0684f0f0372f2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaab3e6648e8a584e73785361ac960eded"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC.html#gaab3e6648e8a584e73785361ac960eded">FSMC_NORSRAMDeInit</a> (uint32_t FSMC_Bank)</td></tr>
<tr class="memdesc:gaab3e6648e8a584e73785361ac960eded"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deinitializes the FSMC NOR/SRAM Banks registers to their default reset values.  <a href="#gaab3e6648e8a584e73785361ac960eded">More...</a><br /></td></tr>
<tr class="separator:gaab3e6648e8a584e73785361ac960eded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c27816e8b17394c9ee1ce9298917b4a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC.html#ga9c27816e8b17394c9ee1ce9298917b4a">FSMC_NORSRAMInit</a> (<a class="el" href="structFSMC__NORSRAMInitTypeDef.html">FSMC_NORSRAMInitTypeDef</a> *FSMC_NORSRAMInitStruct)</td></tr>
<tr class="memdesc:ga9c27816e8b17394c9ee1ce9298917b4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the FSMC NOR/SRAM Banks according to the specified parameters in the FSMC_NORSRAMInitStruct.  <a href="#ga9c27816e8b17394c9ee1ce9298917b4a">More...</a><br /></td></tr>
<tr class="separator:ga9c27816e8b17394c9ee1ce9298917b4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf33e6dfc34f62d16a0cb416de9e83d28"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC.html#gaf33e6dfc34f62d16a0cb416de9e83d28">FSMC_NORSRAMStructInit</a> (<a class="el" href="structFSMC__NORSRAMInitTypeDef.html">FSMC_NORSRAMInitTypeDef</a> *FSMC_NORSRAMInitStruct)</td></tr>
<tr class="memdesc:gaf33e6dfc34f62d16a0cb416de9e83d28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fills each FSMC_NORSRAMInitStruct member with its default value.  <a href="#gaf33e6dfc34f62d16a0cb416de9e83d28">More...</a><br /></td></tr>
<tr class="separator:gaf33e6dfc34f62d16a0cb416de9e83d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf943f0f2680168d3a95a3c2c9f3eca2a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC.html#gaf943f0f2680168d3a95a3c2c9f3eca2a">FSMC_NORSRAMCmd</a> (uint32_t FSMC_Bank, <a class="el" href="group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gaf943f0f2680168d3a95a3c2c9f3eca2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the specified NOR/SRAM Memory Bank.  <a href="#gaf943f0f2680168d3a95a3c2c9f3eca2a">More...</a><br /></td></tr>
<tr class="separator:gaf943f0f2680168d3a95a3c2c9f3eca2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb749503293474a68555961bd8f120e1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC.html#gafb749503293474a68555961bd8f120e1">FSMC_NANDDeInit</a> (uint32_t FSMC_Bank)</td></tr>
<tr class="memdesc:gafb749503293474a68555961bd8f120e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deinitializes the FSMC NAND Banks registers to their default reset values.  <a href="#gafb749503293474a68555961bd8f120e1">More...</a><br /></td></tr>
<tr class="separator:gafb749503293474a68555961bd8f120e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f81ccc4e126c11f1eb33077b1a68e6f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC.html#ga9f81ccc4e126c11f1eb33077b1a68e6f">FSMC_NANDInit</a> (<a class="el" href="structFSMC__NANDInitTypeDef.html">FSMC_NANDInitTypeDef</a> *FSMC_NANDInitStruct)</td></tr>
<tr class="memdesc:ga9f81ccc4e126c11f1eb33077b1a68e6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the FSMC NAND Banks according to the specified parameters in the FSMC_NANDInitStruct.  <a href="#ga9f81ccc4e126c11f1eb33077b1a68e6f">More...</a><br /></td></tr>
<tr class="separator:ga9f81ccc4e126c11f1eb33077b1a68e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8283ad94ad8e83d49d5b77d1c7e17862"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC.html#ga8283ad94ad8e83d49d5b77d1c7e17862">FSMC_NANDStructInit</a> (<a class="el" href="structFSMC__NANDInitTypeDef.html">FSMC_NANDInitTypeDef</a> *FSMC_NANDInitStruct)</td></tr>
<tr class="memdesc:ga8283ad94ad8e83d49d5b77d1c7e17862"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fills each FSMC_NANDInitStruct member with its default value.  <a href="#ga8283ad94ad8e83d49d5b77d1c7e17862">More...</a><br /></td></tr>
<tr class="separator:ga8283ad94ad8e83d49d5b77d1c7e17862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33ec7c39ea4d42e92c72c6e517d8235c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC.html#ga33ec7c39ea4d42e92c72c6e517d8235c">FSMC_NANDCmd</a> (uint32_t FSMC_Bank, <a class="el" href="group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga33ec7c39ea4d42e92c72c6e517d8235c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the specified NAND Memory Bank.  <a href="#ga33ec7c39ea4d42e92c72c6e517d8235c">More...</a><br /></td></tr>
<tr class="separator:ga33ec7c39ea4d42e92c72c6e517d8235c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5800301fc39bbe998a18ebd9ff191cdc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC.html#ga5800301fc39bbe998a18ebd9ff191cdc">FSMC_NANDECCCmd</a> (uint32_t FSMC_Bank, <a class="el" href="group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga5800301fc39bbe998a18ebd9ff191cdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the FSMC NAND ECC feature.  <a href="#ga5800301fc39bbe998a18ebd9ff191cdc">More...</a><br /></td></tr>
<tr class="separator:ga5800301fc39bbe998a18ebd9ff191cdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad6d4f5b5a41684ce053fea55bdb98d8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC.html#gaad6d4f5b5a41684ce053fea55bdb98d8">FSMC_GetECC</a> (uint32_t FSMC_Bank)</td></tr>
<tr class="memdesc:gaad6d4f5b5a41684ce053fea55bdb98d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the error correction code register value.  <a href="#gaad6d4f5b5a41684ce053fea55bdb98d8">More...</a><br /></td></tr>
<tr class="separator:gaad6d4f5b5a41684ce053fea55bdb98d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f53ccf3a4f3c80a5a56fb47ccd47ccd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC.html#ga2f53ccf3a4f3c80a5a56fb47ccd47ccd">FSMC_PCCARDDeInit</a> (void)</td></tr>
<tr class="memdesc:ga2f53ccf3a4f3c80a5a56fb47ccd47ccd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deinitializes the FSMC PCCARD Bank registers to their default reset values.  <a href="#ga2f53ccf3a4f3c80a5a56fb47ccd47ccd">More...</a><br /></td></tr>
<tr class="separator:ga2f53ccf3a4f3c80a5a56fb47ccd47ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacee1351363e7700a296faa1734a910aa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC.html#gacee1351363e7700a296faa1734a910aa">FSMC_PCCARDInit</a> (<a class="el" href="structFSMC__PCCARDInitTypeDef.html">FSMC_PCCARDInitTypeDef</a> *FSMC_PCCARDInitStruct)</td></tr>
<tr class="memdesc:gacee1351363e7700a296faa1734a910aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the FSMC PCCARD Bank according to the specified parameters in the FSMC_PCCARDInitStruct.  <a href="#gacee1351363e7700a296faa1734a910aa">More...</a><br /></td></tr>
<tr class="separator:gacee1351363e7700a296faa1734a910aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a64ba0e0545b3f1913c9d1d28c05e62"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC.html#ga7a64ba0e0545b3f1913c9d1d28c05e62">FSMC_PCCARDStructInit</a> (<a class="el" href="structFSMC__PCCARDInitTypeDef.html">FSMC_PCCARDInitTypeDef</a> *FSMC_PCCARDInitStruct)</td></tr>
<tr class="memdesc:ga7a64ba0e0545b3f1913c9d1d28c05e62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fills each FSMC_PCCARDInitStruct member with its default value.  <a href="#ga7a64ba0e0545b3f1913c9d1d28c05e62">More...</a><br /></td></tr>
<tr class="separator:ga7a64ba0e0545b3f1913c9d1d28c05e62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d410151ceb3428c6a1bf374a0472cde"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC.html#ga2d410151ceb3428c6a1bf374a0472cde">FSMC_PCCARDCmd</a> (<a class="el" href="group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga2d410151ceb3428c6a1bf374a0472cde"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the PCCARD Memory Bank.  <a href="#ga2d410151ceb3428c6a1bf374a0472cde">More...</a><br /></td></tr>
<tr class="separator:ga2d410151ceb3428c6a1bf374a0472cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga217027ae3cd213b9076b6a1be197064c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC.html#ga217027ae3cd213b9076b6a1be197064c">FSMC_ITConfig</a> (uint32_t FSMC_Bank, uint32_t FSMC_IT, <a class="el" href="group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga217027ae3cd213b9076b6a1be197064c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the specified FSMC interrupts.  <a href="#ga217027ae3cd213b9076b6a1be197064c">More...</a><br /></td></tr>
<tr class="separator:ga217027ae3cd213b9076b6a1be197064c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae00355115b078f483f0771057bb849c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__Exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC.html#gae00355115b078f483f0771057bb849c4">FSMC_GetFlagStatus</a> (uint32_t FSMC_Bank, uint32_t FSMC_FLAG)</td></tr>
<tr class="memdesc:gae00355115b078f483f0771057bb849c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether the specified FSMC flag is set or not.  <a href="#gae00355115b078f483f0771057bb849c4">More...</a><br /></td></tr>
<tr class="separator:gae00355115b078f483f0771057bb849c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga697618f2de0ad9a8a82461ddbebd5264"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC.html#ga697618f2de0ad9a8a82461ddbebd5264">FSMC_ClearFlag</a> (uint32_t FSMC_Bank, uint32_t FSMC_FLAG)</td></tr>
<tr class="memdesc:ga697618f2de0ad9a8a82461ddbebd5264"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the FSMC's pending flags.  <a href="#ga697618f2de0ad9a8a82461ddbebd5264">More...</a><br /></td></tr>
<tr class="separator:ga697618f2de0ad9a8a82461ddbebd5264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fce9ca889d33cd8b8b7413875dd4d73"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__Exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC.html#ga7fce9ca889d33cd8b8b7413875dd4d73">FSMC_GetITStatus</a> (uint32_t FSMC_Bank, uint32_t FSMC_IT)</td></tr>
<tr class="memdesc:ga7fce9ca889d33cd8b8b7413875dd4d73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether the specified FSMC interrupt has occurred or not.  <a href="#ga7fce9ca889d33cd8b8b7413875dd4d73">More...</a><br /></td></tr>
<tr class="separator:ga7fce9ca889d33cd8b8b7413875dd4d73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9387e7674b8a376256a3378649e004e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC.html#gad9387e7674b8a376256a3378649e004e">FSMC_ClearITPendingBit</a> (uint32_t FSMC_Bank, uint32_t FSMC_IT)</td></tr>
<tr class="memdesc:gad9387e7674b8a376256a3378649e004e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the FSMC's interrupt pending bits.  <a href="#gad9387e7674b8a376256a3378649e004e">More...</a><br /></td></tr>
<tr class="separator:gad9387e7674b8a376256a3378649e004e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>FSMC driver modules. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga298d32354d8909737fa2db42cec1d343"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga298d32354d8909737fa2db42cec1d343">&#9670;&nbsp;</a></span>BCR_FACCEN_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BCR_FACCEN_SET&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00049">49</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

</div>
</div>
<a id="ga6190926e03187065960cdbe9353632be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6190926e03187065960cdbe9353632be">&#9670;&nbsp;</a></span>BCR_MBKEN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BCR_MBKEN_RESET&#160;&#160;&#160;((uint32_t)0x000FFFFE)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00048">48</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

</div>
</div>
<a id="ga74722cb031b5a30c066e627474507e1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74722cb031b5a30c066e627474507e1e">&#9670;&nbsp;</a></span>BCR_MBKEN_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BCR_MBKEN_SET&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00047">47</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

</div>
</div>
<a id="ga5d750aba62d7faea82ce2b133f3ba84e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d750aba62d7faea82ce2b133f3ba84e">&#9670;&nbsp;</a></span>PCR_ECCEN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCR_ECCEN_RESET&#160;&#160;&#160;((uint32_t)0x000FFFBF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00055">55</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

</div>
</div>
<a id="ga77fb3dbb94b45bf205281a3b8c7c57db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77fb3dbb94b45bf205281a3b8c7c57db">&#9670;&nbsp;</a></span>PCR_ECCEN_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCR_ECCEN_SET&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00054">54</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

</div>
</div>
<a id="gaf02a07b484782f398b0684f0f0372f2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf02a07b484782f398b0684f0f0372f2f">&#9670;&nbsp;</a></span>PCR_MEMORYTYPE_NAND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCR_MEMORYTYPE_NAND&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00056">56</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

</div>
</div>
<a id="ga3c5233208c7403c4ab1751912519fb2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c5233208c7403c4ab1751912519fb2b">&#9670;&nbsp;</a></span>PCR_PBKEN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCR_PBKEN_RESET&#160;&#160;&#160;((uint32_t)0x000FFFFB)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00053">53</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

</div>
</div>
<a id="ga99ff48346c662edaacb98c754dbe8ce1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99ff48346c662edaacb98c754dbe8ce1">&#9670;&nbsp;</a></span>PCR_PBKEN_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCR_PBKEN_SET&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00052">52</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga697618f2de0ad9a8a82461ddbebd5264"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga697618f2de0ad9a8a82461ddbebd5264">&#9670;&nbsp;</a></span>FSMC_ClearFlag()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_ClearFlag </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>FSMC_Bank</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>FSMC_FLAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears the FSMC's pending flags. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_Bank</td><td>specifies the FSMC Bank to be used This parameter can be one of the following values: <ul>
<li>FSMC_Bank2_NAND: FSMC Bank2 NAND </li>
<li>FSMC_Bank3_NAND: FSMC Bank3 NAND </li>
<li>FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD </li>
</ul>
</td></tr>
    <tr><td class="paramname">FSMC_FLAG</td><td>specifies the flag to clear. This parameter can be any combination of the following values: <ul>
<li>FSMC_FLAG_RisingEdge: Rising edge detection Flag. </li>
<li>FSMC_FLAG_Level: Level detection Flag. </li>
<li>FSMC_FLAG_FallingEdge: Falling edge detection Flag. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00859">859</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;{</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160; <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Exported__Constants.html#ga884e28a365a738ad8a3199ee279a1f77">IS_FSMC_GETFLAG_BANK</a>(FSMC_Bank));</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Flags.html#ga1114bf56b54e726831b38fc8c5daa14e">IS_FSMC_CLEAR_FLAG</a>(FSMC_FLAG)) ;</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;    </div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;  <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group__FSMC__NAND__Bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;  {</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;SR2 &amp;= ~FSMC_FLAG; </div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;  }  </div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group__FSMC__NAND__Bank.html#gaf72def0732c026b0245d721ee371c85b">FSMC_Bank3_NAND</a>)</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;  {</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;SR3 &amp;= ~FSMC_FLAG;</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;  }</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;  <span class="comment">/* FSMC_Bank4_PCCARD*/</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;  {</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;SR4 &amp;= ~FSMC_FLAG;</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;  }</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;}</div><div class="ttc" id="group__Peripheral__declaration_html_ga5aa00e4ac522693c6a21bc23ef5a96df"><div class="ttname"><a href="group__Peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a></div><div class="ttdeci">#define FSMC_Bank4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01222">stm32f4xx.h:1222</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga411eedc00b5b2b22b494004d4f41b736"><div class="ttname"><a href="group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a></div><div class="ttdeci">#define FSMC_Bank3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01221">stm32f4xx.h:1221</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__FSMC__Flags_html_ga1114bf56b54e726831b38fc8c5daa14e"><div class="ttname"><a href="group__FSMC__Flags.html#ga1114bf56b54e726831b38fc8c5daa14e">IS_FSMC_CLEAR_FLAG</a></div><div class="ttdeci">#define IS_FSMC_CLEAR_FLAG(FLAG)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00613">stm32f4xx_fsmc.h:613</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gabb3dfb5e88694aa2983ecabd33a55e0a"><div class="ttname"><a href="group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a></div><div class="ttdeci">#define FSMC_Bank2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01220">stm32f4xx.h:1220</a></div></div>
<div class="ttc" id="group__FSMC__Exported__Constants_html_ga884e28a365a738ad8a3199ee279a1f77"><div class="ttname"><a href="group__FSMC__Exported__Constants.html#ga884e28a365a738ad8a3199ee279a1f77">IS_FSMC_GETFLAG_BANK</a></div><div class="ttdeci">#define IS_FSMC_GETFLAG_BANK(BANK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00274">stm32f4xx_fsmc.h:274</a></div></div>
<div class="ttc" id="group__FSMC__NAND__Bank_html_gaf72def0732c026b0245d721ee371c85b"><div class="ttname"><a href="group__FSMC__NAND__Bank.html#gaf72def0732c026b0245d721ee371c85b">FSMC_Bank3_NAND</a></div><div class="ttdeci">#define FSMC_Bank3_NAND</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00253">stm32f4xx_fsmc.h:253</a></div></div>
<div class="ttc" id="group__FSMC__NAND__Bank_html_ga294e7134aa329a09e56b61eec9882a27"><div class="ttname"><a href="group__FSMC__NAND__Bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a></div><div class="ttdeci">#define FSMC_Bank2_NAND</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00252">stm32f4xx_fsmc.h:252</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gad9387e7674b8a376256a3378649e004e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9387e7674b8a376256a3378649e004e">&#9670;&nbsp;</a></span>FSMC_ClearITPendingBit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_ClearITPendingBit </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>FSMC_Bank</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>FSMC_IT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears the FSMC's interrupt pending bits. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_Bank</td><td>specifies the FSMC Bank to be used This parameter can be one of the following values: <ul>
<li>FSMC_Bank2_NAND: FSMC Bank2 NAND </li>
<li>FSMC_Bank3_NAND: FSMC Bank3 NAND </li>
<li>FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD </li>
</ul>
</td></tr>
    <tr><td class="paramname">FSMC_IT</td><td>specifies the interrupt pending bit to clear. This parameter can be any combination of the following values: <ul>
<li>FSMC_IT_RisingEdge: Rising edge detection interrupt. </li>
<li>FSMC_IT_Level: Level edge detection interrupt. </li>
<li>FSMC_IT_FallingEdge: Falling edge detection interrupt. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00945">945</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;{</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Exported__Constants.html#gaca216ea0c184b78f23df15296a10bac0">IS_FSMC_IT_BANK</a>(FSMC_Bank));</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Interrupt__sources.html#ga40a38f097a75f27a700e626905fa9a38">IS_FSMC_IT</a>(FSMC_IT));</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;    </div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;  <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group__FSMC__NAND__Bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;  {</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;SR2 &amp;= ~(FSMC_IT &gt;&gt; 3); </div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;  }  </div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group__FSMC__NAND__Bank.html#gaf72def0732c026b0245d721ee371c85b">FSMC_Bank3_NAND</a>)</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;  {</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;SR3 &amp;= ~(FSMC_IT &gt;&gt; 3);</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;  }</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;  <span class="comment">/* FSMC_Bank4_PCCARD*/</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;  {</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;SR4 &amp;= ~(FSMC_IT &gt;&gt; 3);</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;  }</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;}</div><div class="ttc" id="group__Peripheral__declaration_html_ga5aa00e4ac522693c6a21bc23ef5a96df"><div class="ttname"><a href="group__Peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a></div><div class="ttdeci">#define FSMC_Bank4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01222">stm32f4xx.h:1222</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga411eedc00b5b2b22b494004d4f41b736"><div class="ttname"><a href="group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a></div><div class="ttdeci">#define FSMC_Bank3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01221">stm32f4xx.h:1221</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__FSMC__Exported__Constants_html_gaca216ea0c184b78f23df15296a10bac0"><div class="ttname"><a href="group__FSMC__Exported__Constants.html#gaca216ea0c184b78f23df15296a10bac0">IS_FSMC_IT_BANK</a></div><div class="ttdeci">#define IS_FSMC_IT_BANK(BANK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00278">stm32f4xx_fsmc.h:278</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gabb3dfb5e88694aa2983ecabd33a55e0a"><div class="ttname"><a href="group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a></div><div class="ttdeci">#define FSMC_Bank2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01220">stm32f4xx.h:1220</a></div></div>
<div class="ttc" id="group__FSMC__Interrupt__sources_html_ga40a38f097a75f27a700e626905fa9a38"><div class="ttname"><a href="group__FSMC__Interrupt__sources.html#ga40a38f097a75f27a700e626905fa9a38">IS_FSMC_IT</a></div><div class="ttdeci">#define IS_FSMC_IT(IT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00593">stm32f4xx_fsmc.h:593</a></div></div>
<div class="ttc" id="group__FSMC__NAND__Bank_html_gaf72def0732c026b0245d721ee371c85b"><div class="ttname"><a href="group__FSMC__NAND__Bank.html#gaf72def0732c026b0245d721ee371c85b">FSMC_Bank3_NAND</a></div><div class="ttdeci">#define FSMC_Bank3_NAND</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00253">stm32f4xx_fsmc.h:253</a></div></div>
<div class="ttc" id="group__FSMC__NAND__Bank_html_ga294e7134aa329a09e56b61eec9882a27"><div class="ttname"><a href="group__FSMC__NAND__Bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a></div><div class="ttdeci">#define FSMC_Bank2_NAND</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00252">stm32f4xx_fsmc.h:252</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gaad6d4f5b5a41684ce053fea55bdb98d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad6d4f5b5a41684ce053fea55bdb98d8">&#9670;&nbsp;</a></span>FSMC_GetECC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t FSMC_GetECC </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>FSMC_Bank</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the error correction code register value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_Bank</td><td>specifies the FSMC Bank to be used This parameter can be one of the following values: <ul>
<li>FSMC_Bank2_NAND: FSMC Bank2 NAND </li>
<li>FSMC_Bank3_NAND: FSMC Bank3 NAND </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>Error Correction Code (ECC) value. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00543">543</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;{</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  uint32_t eccval = 0x00000000;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  </div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group__FSMC__NAND__Bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  {</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;    <span class="comment">/* Get the ECCR2 register value */</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    eccval = <a class="code" href="group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;ECCR2;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  }</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  {</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    <span class="comment">/* Get the ECCR3 register value */</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    eccval = <a class="code" href="group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;ECCR3;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  }</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;  <span class="comment">/* Return the error correction code value */</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  <span class="keywordflow">return</span>(eccval);</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;}</div><div class="ttc" id="group__Peripheral__declaration_html_ga411eedc00b5b2b22b494004d4f41b736"><div class="ttname"><a href="group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a></div><div class="ttdeci">#define FSMC_Bank3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01221">stm32f4xx.h:1221</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gabb3dfb5e88694aa2983ecabd33a55e0a"><div class="ttname"><a href="group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a></div><div class="ttdeci">#define FSMC_Bank2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01220">stm32f4xx.h:1220</a></div></div>
<div class="ttc" id="group__FSMC__NAND__Bank_html_ga294e7134aa329a09e56b61eec9882a27"><div class="ttname"><a href="group__FSMC__NAND__Bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a></div><div class="ttdeci">#define FSMC_Bank2_NAND</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00252">stm32f4xx_fsmc.h:252</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gae00355115b078f483f0771057bb849c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae00355115b078f483f0771057bb849c4">&#9670;&nbsp;</a></span>FSMC_GetFlagStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__Exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> FSMC_GetFlagStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>FSMC_Bank</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>FSMC_FLAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks whether the specified FSMC flag is set or not. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_Bank</td><td>specifies the FSMC Bank to be used This parameter can be one of the following values: <ul>
<li>FSMC_Bank2_NAND: FSMC Bank2 NAND </li>
<li>FSMC_Bank3_NAND: FSMC Bank3 NAND </li>
<li>FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD </li>
</ul>
</td></tr>
    <tr><td class="paramname">FSMC_FLAG</td><td>specifies the flag to check. This parameter can be one of the following values: <ul>
<li>FSMC_FLAG_RisingEdge: Rising edge detection Flag. </li>
<li>FSMC_FLAG_Level: Level detection Flag. </li>
<li>FSMC_FLAG_FallingEdge: Falling edge detection Flag. </li>
<li>FSMC_FLAG_FEMPT: Fifo empty Flag. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>new state of FSMC_FLAG (SET or RESET). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00809">809</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx_8h_source.html#l00287">RESET</a>, and <a class="el" href="stm32f4xx_8h_source.html#l00287">SET</a>.</p>
<div class="fragment"><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;{</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;  <a class="code" href="group__Exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> bitstatus = <a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;  uint32_t tmpsr = 0x00000000;</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;  </div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Exported__Constants.html#ga884e28a365a738ad8a3199ee279a1f77">IS_FSMC_GETFLAG_BANK</a>(FSMC_Bank));</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Flags.html#gab8674160ef7884f939e07041bbf5b18b">IS_FSMC_GET_FLAG</a>(FSMC_FLAG));</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;  </div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;  <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group__FSMC__NAND__Bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;  {</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;    tmpsr = <a class="code" href="group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;SR2;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;  }  </div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group__FSMC__NAND__Bank.html#gaf72def0732c026b0245d721ee371c85b">FSMC_Bank3_NAND</a>)</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;  {</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;    tmpsr = <a class="code" href="group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;SR3;</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;  }</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;  <span class="comment">/* FSMC_Bank4_PCCARD*/</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;  {</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;    tmpsr = <a class="code" href="group__Peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;SR4;</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;  } </div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;  </div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;  <span class="comment">/* Get the flag status */</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;  <span class="keywordflow">if</span> ((tmpsr &amp; FSMC_FLAG) != (uint16_t)<a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a> )</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;  {</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;    bitstatus = <a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>;</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;  }</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;  {</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;    bitstatus = <a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;  }</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;  <span class="comment">/* Return the flag status */</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;  <span class="keywordflow">return</span> bitstatus;</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;}</div><div class="ttc" id="group__Exported__types_html_ga89136caac2e14c55151f527ac02daaff"><div class="ttname"><a href="group__Exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a></div><div class="ttdeci">FlagStatus</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00287">stm32f4xx.h:287</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga5aa00e4ac522693c6a21bc23ef5a96df"><div class="ttname"><a href="group__Peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a></div><div class="ttdeci">#define FSMC_Bank4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01222">stm32f4xx.h:1222</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga411eedc00b5b2b22b494004d4f41b736"><div class="ttname"><a href="group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a></div><div class="ttdeci">#define FSMC_Bank3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01221">stm32f4xx.h:1221</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00287">stm32f4xx.h:287</a></div></div>
<div class="ttc" id="group__FSMC__Flags_html_gab8674160ef7884f939e07041bbf5b18b"><div class="ttname"><a href="group__FSMC__Flags.html#gab8674160ef7884f939e07041bbf5b18b">IS_FSMC_GET_FLAG</a></div><div class="ttdeci">#define IS_FSMC_GET_FLAG(FLAG)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00608">stm32f4xx_fsmc.h:608</a></div></div>
<div class="ttc" id="group__Exported__types_html_gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792"><div class="ttname"><a href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00287">stm32f4xx.h:287</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gabb3dfb5e88694aa2983ecabd33a55e0a"><div class="ttname"><a href="group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a></div><div class="ttdeci">#define FSMC_Bank2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01220">stm32f4xx.h:1220</a></div></div>
<div class="ttc" id="group__FSMC__Exported__Constants_html_ga884e28a365a738ad8a3199ee279a1f77"><div class="ttname"><a href="group__FSMC__Exported__Constants.html#ga884e28a365a738ad8a3199ee279a1f77">IS_FSMC_GETFLAG_BANK</a></div><div class="ttdeci">#define IS_FSMC_GETFLAG_BANK(BANK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00274">stm32f4xx_fsmc.h:274</a></div></div>
<div class="ttc" id="group__FSMC__NAND__Bank_html_gaf72def0732c026b0245d721ee371c85b"><div class="ttname"><a href="group__FSMC__NAND__Bank.html#gaf72def0732c026b0245d721ee371c85b">FSMC_Bank3_NAND</a></div><div class="ttdeci">#define FSMC_Bank3_NAND</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00253">stm32f4xx_fsmc.h:253</a></div></div>
<div class="ttc" id="group__FSMC__NAND__Bank_html_ga294e7134aa329a09e56b61eec9882a27"><div class="ttname"><a href="group__FSMC__NAND__Bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a></div><div class="ttdeci">#define FSMC_Bank2_NAND</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00252">stm32f4xx_fsmc.h:252</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga7fce9ca889d33cd8b8b7413875dd4d73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fce9ca889d33cd8b8b7413875dd4d73">&#9670;&nbsp;</a></span>FSMC_GetITStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__Exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a> FSMC_GetITStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>FSMC_Bank</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>FSMC_IT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks whether the specified FSMC interrupt has occurred or not. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_Bank</td><td>specifies the FSMC Bank to be used This parameter can be one of the following values: <ul>
<li>FSMC_Bank2_NAND: FSMC Bank2 NAND </li>
<li>FSMC_Bank3_NAND: FSMC Bank3 NAND </li>
<li>FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD </li>
</ul>
</td></tr>
    <tr><td class="paramname">FSMC_IT</td><td>specifies the FSMC interrupt source to check. This parameter can be one of the following values: <ul>
<li>FSMC_IT_RisingEdge: Rising edge detection interrupt. </li>
<li>FSMC_IT_Level: Level edge detection interrupt. </li>
<li>FSMC_IT_FallingEdge: Falling edge detection interrupt. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>new state of FSMC_IT (SET or RESET). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00894">894</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx_8h_source.html#l00287">RESET</a>, and <a class="el" href="stm32f4xx_8h_source.html#l00287">SET</a>.</p>
<div class="fragment"><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;{</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;  <a class="code" href="group__Exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a> bitstatus = <a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;  uint32_t tmpsr = 0x0, itstatus = 0x0, itenable = 0x0; </div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;  </div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Exported__Constants.html#gaca216ea0c184b78f23df15296a10bac0">IS_FSMC_IT_BANK</a>(FSMC_Bank));</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Interrupt__sources.html#gae2a57d0b15e025212489ec1421ff245d">IS_FSMC_GET_IT</a>(FSMC_IT));</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;  </div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;  <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group__FSMC__NAND__Bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;  {</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;    tmpsr = <a class="code" href="group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;SR2;</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;  }  </div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group__FSMC__NAND__Bank.html#gaf72def0732c026b0245d721ee371c85b">FSMC_Bank3_NAND</a>)</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;  {</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;    tmpsr = <a class="code" href="group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;SR3;</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;  }</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;  <span class="comment">/* FSMC_Bank4_PCCARD*/</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;  {</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;    tmpsr = <a class="code" href="group__Peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;SR4;</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;  } </div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;  </div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;  itstatus = tmpsr &amp; FSMC_IT;</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;  </div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;  itenable = tmpsr &amp; (FSMC_IT &gt;&gt; 3);</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;  <span class="keywordflow">if</span> ((itstatus != (uint32_t)<a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)  &amp;&amp; (itenable != (uint32_t)RESET))</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;  {</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;    bitstatus = <a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>;</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;  }</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;  {</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;    bitstatus = <a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;  }</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;  <span class="keywordflow">return</span> bitstatus; </div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;}</div><div class="ttc" id="group__Peripheral__declaration_html_ga5aa00e4ac522693c6a21bc23ef5a96df"><div class="ttname"><a href="group__Peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a></div><div class="ttdeci">#define FSMC_Bank4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01222">stm32f4xx.h:1222</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga411eedc00b5b2b22b494004d4f41b736"><div class="ttname"><a href="group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a></div><div class="ttdeci">#define FSMC_Bank3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01221">stm32f4xx.h:1221</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00287">stm32f4xx.h:287</a></div></div>
<div class="ttc" id="group__Exported__types_html_gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792"><div class="ttname"><a href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00287">stm32f4xx.h:287</a></div></div>
<div class="ttc" id="group__Exported__types_html_gaacbd7ed539db0aacd973a0f6eca34074"><div class="ttname"><a href="group__Exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a></div><div class="ttdeci">enum FlagStatus ITStatus</div></div>
<div class="ttc" id="group__FSMC__Exported__Constants_html_gaca216ea0c184b78f23df15296a10bac0"><div class="ttname"><a href="group__FSMC__Exported__Constants.html#gaca216ea0c184b78f23df15296a10bac0">IS_FSMC_IT_BANK</a></div><div class="ttdeci">#define IS_FSMC_IT_BANK(BANK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00278">stm32f4xx_fsmc.h:278</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gabb3dfb5e88694aa2983ecabd33a55e0a"><div class="ttname"><a href="group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a></div><div class="ttdeci">#define FSMC_Bank2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01220">stm32f4xx.h:1220</a></div></div>
<div class="ttc" id="group__FSMC__NAND__Bank_html_gaf72def0732c026b0245d721ee371c85b"><div class="ttname"><a href="group__FSMC__NAND__Bank.html#gaf72def0732c026b0245d721ee371c85b">FSMC_Bank3_NAND</a></div><div class="ttdeci">#define FSMC_Bank3_NAND</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00253">stm32f4xx_fsmc.h:253</a></div></div>
<div class="ttc" id="group__FSMC__NAND__Bank_html_ga294e7134aa329a09e56b61eec9882a27"><div class="ttname"><a href="group__FSMC__NAND__Bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a></div><div class="ttdeci">#define FSMC_Bank2_NAND</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00252">stm32f4xx_fsmc.h:252</a></div></div>
<div class="ttc" id="group__FSMC__Interrupt__sources_html_gae2a57d0b15e025212489ec1421ff245d"><div class="ttname"><a href="group__FSMC__Interrupt__sources.html#gae2a57d0b15e025212489ec1421ff245d">IS_FSMC_GET_IT</a></div><div class="ttdeci">#define IS_FSMC_GET_IT(IT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00594">stm32f4xx_fsmc.h:594</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga217027ae3cd213b9076b6a1be197064c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga217027ae3cd213b9076b6a1be197064c">&#9670;&nbsp;</a></span>FSMC_ITConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_ITConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>FSMC_Bank</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>FSMC_IT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the specified FSMC interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_Bank</td><td>specifies the FSMC Bank to be used This parameter can be one of the following values: <ul>
<li>FSMC_Bank2_NAND: FSMC Bank2 NAND </li>
<li>FSMC_Bank3_NAND: FSMC Bank3 NAND </li>
<li>FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD </li>
</ul>
</td></tr>
    <tr><td class="paramname">FSMC_IT</td><td>specifies the FSMC interrupt sources to be enabled or disabled. This parameter can be any combination of the following values: <ul>
<li>FSMC_IT_RisingEdge: Rising edge detection interrupt. </li>
<li>FSMC_IT_Level: Level edge detection interrupt. </li>
<li>FSMC_IT_FallingEdge: Falling edge detection interrupt. </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified FSMC interrupts. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00749">749</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx_8h_source.html#l00289">DISABLE</a>.</p>
<div class="fragment"><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;{</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Exported__Constants.html#gaca216ea0c184b78f23df15296a10bac0">IS_FSMC_IT_BANK</a>(FSMC_Bank));</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Interrupt__sources.html#ga40a38f097a75f27a700e626905fa9a38">IS_FSMC_IT</a>(FSMC_IT));    </div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__Exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  </div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  {</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;    <span class="comment">/* Enable the selected FSMC_Bank2 interrupts */</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;    <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group__FSMC__NAND__Bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;    {</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;      <a class="code" href="group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;SR2 |= FSMC_IT;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;    }</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;    <span class="comment">/* Enable the selected FSMC_Bank3 interrupts */</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (FSMC_Bank == <a class="code" href="group__FSMC__NAND__Bank.html#gaf72def0732c026b0245d721ee371c85b">FSMC_Bank3_NAND</a>)</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;    {</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;      <a class="code" href="group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;SR3 |= FSMC_IT;</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;    }</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;    <span class="comment">/* Enable the selected FSMC_Bank4 interrupts */</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;    {</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;      <a class="code" href="group__Peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;SR4 |= FSMC_IT;    </div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;    }</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;  }</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;  {</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;    <span class="comment">/* Disable the selected FSMC_Bank2 interrupts */</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;    <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group__FSMC__NAND__Bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;    {</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;      </div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;      <a class="code" href="group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;SR2 &amp;= (uint32_t)~FSMC_IT;</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;    }</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;    <span class="comment">/* Disable the selected FSMC_Bank3 interrupts */</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (FSMC_Bank == <a class="code" href="group__FSMC__NAND__Bank.html#gaf72def0732c026b0245d721ee371c85b">FSMC_Bank3_NAND</a>)</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;    {</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;      <a class="code" href="group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;SR3 &amp;= (uint32_t)~FSMC_IT;</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;    }</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;    <span class="comment">/* Disable the selected FSMC_Bank4 interrupts */</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;    {</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;      <a class="code" href="group__Peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;SR4 &amp;= (uint32_t)~FSMC_IT;    </div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;    }</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;  }</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;}</div><div class="ttc" id="group__Peripheral__declaration_html_ga5aa00e4ac522693c6a21bc23ef5a96df"><div class="ttname"><a href="group__Peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a></div><div class="ttdeci">#define FSMC_Bank4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01222">stm32f4xx.h:1222</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga411eedc00b5b2b22b494004d4f41b736"><div class="ttname"><a href="group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a></div><div class="ttdeci">#define FSMC_Bank3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01221">stm32f4xx.h:1221</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Exported__types_html_gaffaf7c3f537d7a3370b1bbdda67a2bf6"><div class="ttname"><a href="group__Exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a></div><div class="ttdeci">#define IS_FUNCTIONAL_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00290">stm32f4xx.h:290</a></div></div>
<div class="ttc" id="group__FSMC__Exported__Constants_html_gaca216ea0c184b78f23df15296a10bac0"><div class="ttname"><a href="group__FSMC__Exported__Constants.html#gaca216ea0c184b78f23df15296a10bac0">IS_FSMC_IT_BANK</a></div><div class="ttdeci">#define IS_FSMC_IT_BANK(BANK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00278">stm32f4xx_fsmc.h:278</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gabb3dfb5e88694aa2983ecabd33a55e0a"><div class="ttname"><a href="group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a></div><div class="ttdeci">#define FSMC_Bank2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01220">stm32f4xx.h:1220</a></div></div>
<div class="ttc" id="group__FSMC__Interrupt__sources_html_ga40a38f097a75f27a700e626905fa9a38"><div class="ttname"><a href="group__FSMC__Interrupt__sources.html#ga40a38f097a75f27a700e626905fa9a38">IS_FSMC_IT</a></div><div class="ttdeci">#define IS_FSMC_IT(IT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00593">stm32f4xx_fsmc.h:593</a></div></div>
<div class="ttc" id="group__FSMC__NAND__Bank_html_gaf72def0732c026b0245d721ee371c85b"><div class="ttname"><a href="group__FSMC__NAND__Bank.html#gaf72def0732c026b0245d721ee371c85b">FSMC_Bank3_NAND</a></div><div class="ttdeci">#define FSMC_Bank3_NAND</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00253">stm32f4xx_fsmc.h:253</a></div></div>
<div class="ttc" id="group__Exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d"><div class="ttname"><a href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00289">stm32f4xx.h:289</a></div></div>
<div class="ttc" id="group__FSMC__NAND__Bank_html_ga294e7134aa329a09e56b61eec9882a27"><div class="ttname"><a href="group__FSMC__NAND__Bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a></div><div class="ttdeci">#define FSMC_Bank2_NAND</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00252">stm32f4xx_fsmc.h:252</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga33ec7c39ea4d42e92c72c6e517d8235c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33ec7c39ea4d42e92c72c6e517d8235c">&#9670;&nbsp;</a></span>FSMC_NANDCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_NANDCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>FSMC_Bank</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the specified NAND Memory Bank. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_Bank</td><td>specifies the FSMC Bank to be used This parameter can be one of the following values: <ul>
<li>FSMC_Bank2_NAND: FSMC Bank2 NAND </li>
<li>FSMC_Bank3_NAND: FSMC Bank3 NAND </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the FSMC_Bank. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00464">464</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx_8h_source.html#l00289">DISABLE</a>.</p>
<div class="fragment"><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;{</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Exported__Constants.html#ga725bada099197f15f49dc0c5be00e19b">IS_FSMC_NAND_BANK</a>(FSMC_Bank));</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__Exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  </div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  {</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;    <span class="comment">/* Enable the selected NAND Bank by setting the PBKEN bit in the PCRx register */</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;    <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group__FSMC__NAND__Bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    {</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;      <a class="code" href="group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;PCR2 |= <a class="code" href="group__FSMC.html#ga99ff48346c662edaacb98c754dbe8ce1">PCR_PBKEN_SET</a>;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    }</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    {</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;      <a class="code" href="group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;PCR3 |= <a class="code" href="group__FSMC.html#ga99ff48346c662edaacb98c754dbe8ce1">PCR_PBKEN_SET</a>;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    }</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;  }</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;  {</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    <span class="comment">/* Disable the selected NAND Bank by clearing the PBKEN bit in the PCRx register */</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group__FSMC__NAND__Bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    {</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;      <a class="code" href="group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;PCR2 &amp;= <a class="code" href="group__FSMC.html#ga3c5233208c7403c4ab1751912519fb2b">PCR_PBKEN_RESET</a>;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    }</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    {</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;      <a class="code" href="group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;PCR3 &amp;= <a class="code" href="group__FSMC.html#ga3c5233208c7403c4ab1751912519fb2b">PCR_PBKEN_RESET</a>;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;    }</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  }</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;}</div><div class="ttc" id="group__Peripheral__declaration_html_ga411eedc00b5b2b22b494004d4f41b736"><div class="ttname"><a href="group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a></div><div class="ttdeci">#define FSMC_Bank3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01221">stm32f4xx.h:1221</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Exported__types_html_gaffaf7c3f537d7a3370b1bbdda67a2bf6"><div class="ttname"><a href="group__Exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a></div><div class="ttdeci">#define IS_FUNCTIONAL_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00290">stm32f4xx.h:290</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gabb3dfb5e88694aa2983ecabd33a55e0a"><div class="ttname"><a href="group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a></div><div class="ttdeci">#define FSMC_Bank2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01220">stm32f4xx.h:1220</a></div></div>
<div class="ttc" id="group__Exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d"><div class="ttname"><a href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00289">stm32f4xx.h:289</a></div></div>
<div class="ttc" id="group__FSMC__NAND__Bank_html_ga294e7134aa329a09e56b61eec9882a27"><div class="ttname"><a href="group__FSMC__NAND__Bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a></div><div class="ttdeci">#define FSMC_Bank2_NAND</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00252">stm32f4xx_fsmc.h:252</a></div></div>
<div class="ttc" id="group__FSMC_html_ga3c5233208c7403c4ab1751912519fb2b"><div class="ttname"><a href="group__FSMC.html#ga3c5233208c7403c4ab1751912519fb2b">PCR_PBKEN_RESET</a></div><div class="ttdeci">#define PCR_PBKEN_RESET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00053">stm32f4xx_fsmc.c:53</a></div></div>
<div class="ttc" id="group__FSMC__Exported__Constants_html_ga725bada099197f15f49dc0c5be00e19b"><div class="ttname"><a href="group__FSMC__Exported__Constants.html#ga725bada099197f15f49dc0c5be00e19b">IS_FSMC_NAND_BANK</a></div><div class="ttdeci">#define IS_FSMC_NAND_BANK(BANK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00271">stm32f4xx_fsmc.h:271</a></div></div>
<div class="ttc" id="group__FSMC_html_ga99ff48346c662edaacb98c754dbe8ce1"><div class="ttname"><a href="group__FSMC.html#ga99ff48346c662edaacb98c754dbe8ce1">PCR_PBKEN_SET</a></div><div class="ttdeci">#define PCR_PBKEN_SET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00052">stm32f4xx_fsmc.c:52</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gafb749503293474a68555961bd8f120e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb749503293474a68555961bd8f120e1">&#9670;&nbsp;</a></span>FSMC_NANDDeInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_NANDDeInit </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>FSMC_Bank</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Deinitializes the FSMC NAND Banks registers to their default reset values. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_Bank</td><td>specifies the FSMC Bank to be used This parameter can be one of the following values: <ul>
<li>FSMC_Bank2_NAND: FSMC Bank2 NAND </li>
<li>FSMC_Bank3_NAND: FSMC Bank3 NAND </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00339">339</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;{</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <span class="comment">/* Check the parameter */</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Exported__Constants.html#ga725bada099197f15f49dc0c5be00e19b">IS_FSMC_NAND_BANK</a>(FSMC_Bank));</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  </div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group__FSMC__NAND__Bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  {</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <span class="comment">/* Set the FSMC_Bank2 registers to their reset values */</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;PCR2 = 0x00000018;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;SR2 = 0x00000040;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;PMEM2 = 0xFCFCFCFC;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;PATT2 = 0xFCFCFCFC;  </div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  }</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  <span class="comment">/* FSMC_Bank3_NAND */</span>  </div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  {</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    <span class="comment">/* Set the FSMC_Bank3 registers to their reset values */</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;PCR3 = 0x00000018;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;SR3 = 0x00000040;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;PMEM3 = 0xFCFCFCFC;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;PATT3 = 0xFCFCFCFC; </div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  }  </div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;}</div><div class="ttc" id="group__Peripheral__declaration_html_ga411eedc00b5b2b22b494004d4f41b736"><div class="ttname"><a href="group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a></div><div class="ttdeci">#define FSMC_Bank3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01221">stm32f4xx.h:1221</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gabb3dfb5e88694aa2983ecabd33a55e0a"><div class="ttname"><a href="group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a></div><div class="ttdeci">#define FSMC_Bank2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01220">stm32f4xx.h:1220</a></div></div>
<div class="ttc" id="group__FSMC__NAND__Bank_html_ga294e7134aa329a09e56b61eec9882a27"><div class="ttname"><a href="group__FSMC__NAND__Bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a></div><div class="ttdeci">#define FSMC_Bank2_NAND</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00252">stm32f4xx_fsmc.h:252</a></div></div>
<div class="ttc" id="group__FSMC__Exported__Constants_html_ga725bada099197f15f49dc0c5be00e19b"><div class="ttname"><a href="group__FSMC__Exported__Constants.html#ga725bada099197f15f49dc0c5be00e19b">IS_FSMC_NAND_BANK</a></div><div class="ttdeci">#define IS_FSMC_NAND_BANK(BANK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00271">stm32f4xx_fsmc.h:271</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga5800301fc39bbe998a18ebd9ff191cdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5800301fc39bbe998a18ebd9ff191cdc">&#9670;&nbsp;</a></span>FSMC_NANDECCCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_NANDECCCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>FSMC_Bank</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the FSMC NAND ECC feature. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_Bank</td><td>specifies the FSMC Bank to be used This parameter can be one of the following values: <ul>
<li>FSMC_Bank2_NAND: FSMC Bank2 NAND </li>
<li>FSMC_Bank3_NAND: FSMC Bank3 NAND </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the FSMC NAND ECC feature. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00504">504</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx_8h_source.html#l00289">DISABLE</a>.</p>
<div class="fragment"><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;{</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Exported__Constants.html#ga725bada099197f15f49dc0c5be00e19b">IS_FSMC_NAND_BANK</a>(FSMC_Bank));</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__Exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  </div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  {</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    <span class="comment">/* Enable the selected NAND Bank ECC function by setting the ECCEN bit in the PCRx register */</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;    <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group__FSMC__NAND__Bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    {</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;      <a class="code" href="group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;PCR2 |= <a class="code" href="group__FSMC.html#ga77fb3dbb94b45bf205281a3b8c7c57db">PCR_ECCEN_SET</a>;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    }</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;    {</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;      <a class="code" href="group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;PCR3 |= <a class="code" href="group__FSMC.html#ga77fb3dbb94b45bf205281a3b8c7c57db">PCR_ECCEN_SET</a>;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    }</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  }</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  {</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    <span class="comment">/* Disable the selected NAND Bank ECC function by clearing the ECCEN bit in the PCRx register */</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;    <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group__FSMC__NAND__Bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    {</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;      <a class="code" href="group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;PCR2 &amp;= <a class="code" href="group__FSMC.html#ga5d750aba62d7faea82ce2b133f3ba84e">PCR_ECCEN_RESET</a>;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    }</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    {</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;      <a class="code" href="group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;PCR3 &amp;= <a class="code" href="group__FSMC.html#ga5d750aba62d7faea82ce2b133f3ba84e">PCR_ECCEN_RESET</a>;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    }</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  }</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;}</div><div class="ttc" id="group__Peripheral__declaration_html_ga411eedc00b5b2b22b494004d4f41b736"><div class="ttname"><a href="group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a></div><div class="ttdeci">#define FSMC_Bank3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01221">stm32f4xx.h:1221</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__FSMC_html_ga5d750aba62d7faea82ce2b133f3ba84e"><div class="ttname"><a href="group__FSMC.html#ga5d750aba62d7faea82ce2b133f3ba84e">PCR_ECCEN_RESET</a></div><div class="ttdeci">#define PCR_ECCEN_RESET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00055">stm32f4xx_fsmc.c:55</a></div></div>
<div class="ttc" id="group__Exported__types_html_gaffaf7c3f537d7a3370b1bbdda67a2bf6"><div class="ttname"><a href="group__Exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a></div><div class="ttdeci">#define IS_FUNCTIONAL_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00290">stm32f4xx.h:290</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gabb3dfb5e88694aa2983ecabd33a55e0a"><div class="ttname"><a href="group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a></div><div class="ttdeci">#define FSMC_Bank2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01220">stm32f4xx.h:1220</a></div></div>
<div class="ttc" id="group__FSMC_html_ga77fb3dbb94b45bf205281a3b8c7c57db"><div class="ttname"><a href="group__FSMC.html#ga77fb3dbb94b45bf205281a3b8c7c57db">PCR_ECCEN_SET</a></div><div class="ttdeci">#define PCR_ECCEN_SET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00054">stm32f4xx_fsmc.c:54</a></div></div>
<div class="ttc" id="group__Exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d"><div class="ttname"><a href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00289">stm32f4xx.h:289</a></div></div>
<div class="ttc" id="group__FSMC__NAND__Bank_html_ga294e7134aa329a09e56b61eec9882a27"><div class="ttname"><a href="group__FSMC__NAND__Bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a></div><div class="ttdeci">#define FSMC_Bank2_NAND</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00252">stm32f4xx_fsmc.h:252</a></div></div>
<div class="ttc" id="group__FSMC__Exported__Constants_html_ga725bada099197f15f49dc0c5be00e19b"><div class="ttname"><a href="group__FSMC__Exported__Constants.html#ga725bada099197f15f49dc0c5be00e19b">IS_FSMC_NAND_BANK</a></div><div class="ttdeci">#define IS_FSMC_NAND_BANK(BANK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00271">stm32f4xx_fsmc.h:271</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga9f81ccc4e126c11f1eb33077b1a68e6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f81ccc4e126c11f1eb33077b1a68e6f">&#9670;&nbsp;</a></span>FSMC_NANDInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_NANDInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structFSMC__NANDInitTypeDef.html">FSMC_NANDInitTypeDef</a> *&#160;</td>
          <td class="paramname"><em>FSMC_NANDInitStruct</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the FSMC NAND Banks according to the specified parameters in the FSMC_NANDInitStruct. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_NANDInitStruct</td><td>: pointer to a <a class="el" href="structFSMC__NANDInitTypeDef.html" title="FSMC NAND Init structure definition. ">FSMC_NANDInitTypeDef</a> structure that contains the configuration information for the FSMC NAND specified Banks. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00370">370</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00204">FSMC_NANDInitTypeDef::FSMC_AttributeSpaceTimingStruct</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00179">FSMC_NANDInitTypeDef::FSMC_Bank</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00202">FSMC_NANDInitTypeDef::FSMC_CommonSpaceTimingStruct</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00188">FSMC_NANDInitTypeDef::FSMC_ECC</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00191">FSMC_NANDInitTypeDef::FSMC_ECCPageSize</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00167">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HiZSetupTime</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00160">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HoldSetupTime</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00185">FSMC_NANDInitTypeDef::FSMC_MemoryDataWidth</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00148">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_SetupTime</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00198">FSMC_NANDInitTypeDef::FSMC_TARSetupTime</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00194">FSMC_NANDInitTypeDef::FSMC_TCLRSetupTime</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00182">FSMC_NANDInitTypeDef::FSMC_Waitfeature</a>, and <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00154">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_WaitSetupTime</a>.</p>
<div class="fragment"><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;{</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  uint32_t tmppcr = 0x00000000, tmppmem = 0x00000000, tmppatt = 0x00000000; </div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    </div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>( <a class="code" href="group__FSMC__Exported__Constants.html#ga725bada099197f15f49dc0c5be00e19b">IS_FSMC_NAND_BANK</a>(FSMC_NANDInitStruct-&gt;<a class="code" href="structFSMC__NANDInitTypeDef.html#a787e4c845195c81c7326893451a2fc6f">FSMC_Bank</a>));</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>( <a class="code" href="group__FSMC__Wait__feature.html#ga07c2585b517df2c7afbe3ba16c22f236">IS_FSMC_WAIT_FEATURE</a>(FSMC_NANDInitStruct-&gt;<a class="code" href="structFSMC__NANDInitTypeDef.html#a9ecc2cc3ec6462a8a86e545c9b8ff3cf">FSMC_Waitfeature</a>));</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>( <a class="code" href="group__FSMC__Data__Width.html#ga003d52b62f5950fb041f73f15ce20171">IS_FSMC_MEMORY_WIDTH</a>(FSMC_NANDInitStruct-&gt;<a class="code" href="structFSMC__NANDInitTypeDef.html#aa89fb8c812e5ef7800eef9574dcb972d">FSMC_MemoryDataWidth</a>));</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>( <a class="code" href="group__FSMC__ECC.html#gaf1a7cb45edd8707bf4ea8aac96799c77">IS_FSMC_ECC_STATE</a>(FSMC_NANDInitStruct-&gt;<a class="code" href="structFSMC__NANDInitTypeDef.html#a55c67a186e64de7086510dca7538db2a">FSMC_ECC</a>));</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>( <a class="code" href="group__FSMC__ECC__Page__Size.html#ga58fefa0d55875775a88f54ad7498178f">IS_FSMC_ECCPAGE_SIZE</a>(FSMC_NANDInitStruct-&gt;<a class="code" href="structFSMC__NANDInitTypeDef.html#a725f883015c7b7a94917b12e6dc79ee2">FSMC_ECCPageSize</a>));</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>( <a class="code" href="group__FSMC__TCLR__Setup__Time.html#ga324848d0d9c0d2aad7ab70873b4a15e9">IS_FSMC_TCLR_TIME</a>(FSMC_NANDInitStruct-&gt;<a class="code" href="structFSMC__NANDInitTypeDef.html#ab9fd4e9d4db1fc098d5f4ccffb80bf61">FSMC_TCLRSetupTime</a>));</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>( <a class="code" href="group__FSMC__TAR__Setup__Time.html#ga5b9e0f64c44ab68afca90cd28dedd8e3">IS_FSMC_TAR_TIME</a>(FSMC_NANDInitStruct-&gt;<a class="code" href="structFSMC__NANDInitTypeDef.html#ab1fc3b07b6286b4974690191231f2773">FSMC_TARSetupTime</a>));</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Setup__Time.html#ga4f2fbb8f6ec492cc241a49c468e0d98d">IS_FSMC_SETUP_TIME</a>(FSMC_NANDInitStruct-&gt;<a class="code" href="structFSMC__NANDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a3b0b076d6c5cae5a023aba6d74ffb1b7">FSMC_SetupTime</a>));</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Wait__Setup__Time.html#ga5c0efc48afb916ceff32868940f81613">IS_FSMC_WAIT_TIME</a>(FSMC_NANDInitStruct-&gt;<a class="code" href="structFSMC__NANDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#abf4f8b523317ce9a2e079c2b5ac1d857">FSMC_WaitSetupTime</a>));</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Hold__Setup__Time.html#gab2abc8eb967495f2a2bafec8162d6385">IS_FSMC_HOLD_TIME</a>(FSMC_NANDInitStruct-&gt;<a class="code" href="structFSMC__NANDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a9830626a2ab6b45fa384adbc5c55eb69">FSMC_HoldSetupTime</a>));</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__HiZ__Setup__Time.html#gaeb6295e8cc1a524f060c5e780f868033">IS_FSMC_HIZ_TIME</a>(FSMC_NANDInitStruct-&gt;<a class="code" href="structFSMC__NANDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#ae39ab3cbe94c85c5614018cd0fc40094">FSMC_HiZSetupTime</a>));</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Setup__Time.html#ga4f2fbb8f6ec492cc241a49c468e0d98d">IS_FSMC_SETUP_TIME</a>(FSMC_NANDInitStruct-&gt;<a class="code" href="structFSMC__NANDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a3b0b076d6c5cae5a023aba6d74ffb1b7">FSMC_SetupTime</a>));</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Wait__Setup__Time.html#ga5c0efc48afb916ceff32868940f81613">IS_FSMC_WAIT_TIME</a>(FSMC_NANDInitStruct-&gt;<a class="code" href="structFSMC__NANDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#abf4f8b523317ce9a2e079c2b5ac1d857">FSMC_WaitSetupTime</a>));</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Hold__Setup__Time.html#gab2abc8eb967495f2a2bafec8162d6385">IS_FSMC_HOLD_TIME</a>(FSMC_NANDInitStruct-&gt;<a class="code" href="structFSMC__NANDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a9830626a2ab6b45fa384adbc5c55eb69">FSMC_HoldSetupTime</a>));</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__HiZ__Setup__Time.html#gaeb6295e8cc1a524f060c5e780f868033">IS_FSMC_HIZ_TIME</a>(FSMC_NANDInitStruct-&gt;<a class="code" href="structFSMC__NANDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#ae39ab3cbe94c85c5614018cd0fc40094">FSMC_HiZSetupTime</a>));</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  </div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  <span class="comment">/* Set the tmppcr value according to FSMC_NANDInitStruct parameters */</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  tmppcr = (uint32_t)FSMC_NANDInitStruct-&gt;<a class="code" href="structFSMC__NANDInitTypeDef.html#a9ecc2cc3ec6462a8a86e545c9b8ff3cf">FSMC_Waitfeature</a> |</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;            <a class="code" href="group__FSMC.html#gaf02a07b484782f398b0684f0f0372f2f">PCR_MEMORYTYPE_NAND</a> |</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;            FSMC_NANDInitStruct-&gt;<a class="code" href="structFSMC__NANDInitTypeDef.html#aa89fb8c812e5ef7800eef9574dcb972d">FSMC_MemoryDataWidth</a> |</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;            FSMC_NANDInitStruct-&gt;<a class="code" href="structFSMC__NANDInitTypeDef.html#a55c67a186e64de7086510dca7538db2a">FSMC_ECC</a> |</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;            FSMC_NANDInitStruct-&gt;<a class="code" href="structFSMC__NANDInitTypeDef.html#a725f883015c7b7a94917b12e6dc79ee2">FSMC_ECCPageSize</a> |</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;            (FSMC_NANDInitStruct-&gt;<a class="code" href="structFSMC__NANDInitTypeDef.html#ab9fd4e9d4db1fc098d5f4ccffb80bf61">FSMC_TCLRSetupTime</a> &lt;&lt; 9 )|</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;            (FSMC_NANDInitStruct-&gt;<a class="code" href="structFSMC__NANDInitTypeDef.html#ab1fc3b07b6286b4974690191231f2773">FSMC_TARSetupTime</a> &lt;&lt; 13);</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;            </div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <span class="comment">/* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  tmppmem = (uint32_t)FSMC_NANDInitStruct-&gt;<a class="code" href="structFSMC__NANDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a3b0b076d6c5cae5a023aba6d74ffb1b7">FSMC_SetupTime</a> |</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;            (FSMC_NANDInitStruct-&gt;<a class="code" href="structFSMC__NANDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#abf4f8b523317ce9a2e079c2b5ac1d857">FSMC_WaitSetupTime</a> &lt;&lt; 8) |</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;            (FSMC_NANDInitStruct-&gt;<a class="code" href="structFSMC__NANDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a9830626a2ab6b45fa384adbc5c55eb69">FSMC_HoldSetupTime</a> &lt;&lt; 16)|</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;            (FSMC_NANDInitStruct-&gt;<a class="code" href="structFSMC__NANDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#ae39ab3cbe94c85c5614018cd0fc40094">FSMC_HiZSetupTime</a> &lt;&lt; 24); </div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;            </div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  <span class="comment">/* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  tmppatt = (uint32_t)FSMC_NANDInitStruct-&gt;<a class="code" href="structFSMC__NANDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a3b0b076d6c5cae5a023aba6d74ffb1b7">FSMC_SetupTime</a> |</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;            (FSMC_NANDInitStruct-&gt;<a class="code" href="structFSMC__NANDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#abf4f8b523317ce9a2e079c2b5ac1d857">FSMC_WaitSetupTime</a> &lt;&lt; 8) |</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;            (FSMC_NANDInitStruct-&gt;<a class="code" href="structFSMC__NANDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a9830626a2ab6b45fa384adbc5c55eb69">FSMC_HoldSetupTime</a> &lt;&lt; 16)|</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;            (FSMC_NANDInitStruct-&gt;<a class="code" href="structFSMC__NANDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#ae39ab3cbe94c85c5614018cd0fc40094">FSMC_HiZSetupTime</a> &lt;&lt; 24);</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  </div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  <span class="keywordflow">if</span>(FSMC_NANDInitStruct-&gt;<a class="code" href="structFSMC__NANDInitTypeDef.html#a787e4c845195c81c7326893451a2fc6f">FSMC_Bank</a> == <a class="code" href="group__FSMC__NAND__Bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  {</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    <span class="comment">/* FSMC_Bank2_NAND registers configuration */</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;PCR2 = tmppcr;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;PMEM2 = tmppmem;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;PATT2 = tmppatt;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  }</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  {</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    <span class="comment">/* FSMC_Bank3_NAND registers configuration */</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;PCR3 = tmppcr;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;PMEM3 = tmppmem;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;PATT3 = tmppatt;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  }</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;}</div><div class="ttc" id="structFSMC__NAND__PCCARDTimingInitTypeDef_html_a9830626a2ab6b45fa384adbc5c55eb69"><div class="ttname"><a href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a9830626a2ab6b45fa384adbc5c55eb69">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HoldSetupTime</a></div><div class="ttdeci">uint32_t FSMC_HoldSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00160">stm32f4xx_fsmc.h:160</a></div></div>
<div class="ttc" id="group__FSMC__Wait__Setup__Time_html_ga5c0efc48afb916ceff32868940f81613"><div class="ttname"><a href="group__FSMC__Wait__Setup__Time.html#ga5c0efc48afb916ceff32868940f81613">IS_FSMC_WAIT_TIME</a></div><div class="ttdeci">#define IS_FSMC_WAIT_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00566">stm32f4xx_fsmc.h:566</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga411eedc00b5b2b22b494004d4f41b736"><div class="ttname"><a href="group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a></div><div class="ttdeci">#define FSMC_Bank3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01221">stm32f4xx.h:1221</a></div></div>
<div class="ttc" id="structFSMC__NAND__PCCARDTimingInitTypeDef_html_abf4f8b523317ce9a2e079c2b5ac1d857"><div class="ttname"><a href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#abf4f8b523317ce9a2e079c2b5ac1d857">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_WaitSetupTime</a></div><div class="ttdeci">uint32_t FSMC_WaitSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00154">stm32f4xx_fsmc.h:154</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__FSMC__Hold__Setup__Time_html_gab2abc8eb967495f2a2bafec8162d6385"><div class="ttname"><a href="group__FSMC__Hold__Setup__Time.html#gab2abc8eb967495f2a2bafec8162d6385">IS_FSMC_HOLD_TIME</a></div><div class="ttdeci">#define IS_FSMC_HOLD_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00574">stm32f4xx_fsmc.h:574</a></div></div>
<div class="ttc" id="structFSMC__NANDInitTypeDef_html_ab9fd4e9d4db1fc098d5f4ccffb80bf61"><div class="ttname"><a href="structFSMC__NANDInitTypeDef.html#ab9fd4e9d4db1fc098d5f4ccffb80bf61">FSMC_NANDInitTypeDef::FSMC_TCLRSetupTime</a></div><div class="ttdeci">uint32_t FSMC_TCLRSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00194">stm32f4xx_fsmc.h:194</a></div></div>
<div class="ttc" id="structFSMC__NAND__PCCARDTimingInitTypeDef_html_ae39ab3cbe94c85c5614018cd0fc40094"><div class="ttname"><a href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#ae39ab3cbe94c85c5614018cd0fc40094">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HiZSetupTime</a></div><div class="ttdeci">uint32_t FSMC_HiZSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00167">stm32f4xx_fsmc.h:167</a></div></div>
<div class="ttc" id="group__FSMC__TCLR__Setup__Time_html_ga324848d0d9c0d2aad7ab70873b4a15e9"><div class="ttname"><a href="group__FSMC__TCLR__Setup__Time.html#ga324848d0d9c0d2aad7ab70873b4a15e9">IS_FSMC_TCLR_TIME</a></div><div class="ttdeci">#define IS_FSMC_TCLR_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00542">stm32f4xx_fsmc.h:542</a></div></div>
<div class="ttc" id="structFSMC__NANDInitTypeDef_html_a96d5a1d02a42f194b9d5ebaae46dd3d7"><div class="ttname"><a href="structFSMC__NANDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">FSMC_NANDInitTypeDef::FSMC_AttributeSpaceTimingStruct</a></div><div class="ttdeci">FSMC_NAND_PCCARDTimingInitTypeDef * FSMC_AttributeSpaceTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00204">stm32f4xx_fsmc.h:204</a></div></div>
<div class="ttc" id="group__FSMC__Data__Width_html_ga003d52b62f5950fb041f73f15ce20171"><div class="ttname"><a href="group__FSMC__Data__Width.html#ga003d52b62f5950fb041f73f15ce20171">IS_FSMC_MEMORY_WIDTH</a></div><div class="ttdeci">#define IS_FSMC_MEMORY_WIDTH(WIDTH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00318">stm32f4xx_fsmc.h:318</a></div></div>
<div class="ttc" id="group__FSMC__HiZ__Setup__Time_html_gaeb6295e8cc1a524f060c5e780f868033"><div class="ttname"><a href="group__FSMC__HiZ__Setup__Time.html#gaeb6295e8cc1a524f060c5e780f868033">IS_FSMC_HIZ_TIME</a></div><div class="ttdeci">#define IS_FSMC_HIZ_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00582">stm32f4xx_fsmc.h:582</a></div></div>
<div class="ttc" id="structFSMC__NANDInitTypeDef_html_aa89fb8c812e5ef7800eef9574dcb972d"><div class="ttname"><a href="structFSMC__NANDInitTypeDef.html#aa89fb8c812e5ef7800eef9574dcb972d">FSMC_NANDInitTypeDef::FSMC_MemoryDataWidth</a></div><div class="ttdeci">uint32_t FSMC_MemoryDataWidth</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00185">stm32f4xx_fsmc.h:185</a></div></div>
<div class="ttc" id="group__FSMC__Wait__feature_html_ga07c2585b517df2c7afbe3ba16c22f236"><div class="ttname"><a href="group__FSMC__Wait__feature.html#ga07c2585b517df2c7afbe3ba16c22f236">IS_FSMC_WAIT_FEATURE</a></div><div class="ttdeci">#define IS_FSMC_WAIT_FEATURE(FEATURE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00502">stm32f4xx_fsmc.h:502</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gabb3dfb5e88694aa2983ecabd33a55e0a"><div class="ttname"><a href="group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a></div><div class="ttdeci">#define FSMC_Bank2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01220">stm32f4xx.h:1220</a></div></div>
<div class="ttc" id="structFSMC__NANDInitTypeDef_html_a725f883015c7b7a94917b12e6dc79ee2"><div class="ttname"><a href="structFSMC__NANDInitTypeDef.html#a725f883015c7b7a94917b12e6dc79ee2">FSMC_NANDInitTypeDef::FSMC_ECCPageSize</a></div><div class="ttdeci">uint32_t FSMC_ECCPageSize</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00191">stm32f4xx_fsmc.h:191</a></div></div>
<div class="ttc" id="group__FSMC__ECC_html_gaf1a7cb45edd8707bf4ea8aac96799c77"><div class="ttname"><a href="group__FSMC__ECC.html#gaf1a7cb45edd8707bf4ea8aac96799c77">IS_FSMC_ECC_STATE</a></div><div class="ttdeci">#define IS_FSMC_ECC_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00514">stm32f4xx_fsmc.h:514</a></div></div>
<div class="ttc" id="structFSMC__NANDInitTypeDef_html_aec43dfa3b0c0ef09b02ac1b27cac92c7"><div class="ttname"><a href="structFSMC__NANDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">FSMC_NANDInitTypeDef::FSMC_CommonSpaceTimingStruct</a></div><div class="ttdeci">FSMC_NAND_PCCARDTimingInitTypeDef * FSMC_CommonSpaceTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00202">stm32f4xx_fsmc.h:202</a></div></div>
<div class="ttc" id="group__FSMC__NAND__Bank_html_ga294e7134aa329a09e56b61eec9882a27"><div class="ttname"><a href="group__FSMC__NAND__Bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a></div><div class="ttdeci">#define FSMC_Bank2_NAND</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00252">stm32f4xx_fsmc.h:252</a></div></div>
<div class="ttc" id="group__FSMC__TAR__Setup__Time_html_ga5b9e0f64c44ab68afca90cd28dedd8e3"><div class="ttname"><a href="group__FSMC__TAR__Setup__Time.html#ga5b9e0f64c44ab68afca90cd28dedd8e3">IS_FSMC_TAR_TIME</a></div><div class="ttdeci">#define IS_FSMC_TAR_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00550">stm32f4xx_fsmc.h:550</a></div></div>
<div class="ttc" id="structFSMC__NANDInitTypeDef_html_a9ecc2cc3ec6462a8a86e545c9b8ff3cf"><div class="ttname"><a href="structFSMC__NANDInitTypeDef.html#a9ecc2cc3ec6462a8a86e545c9b8ff3cf">FSMC_NANDInitTypeDef::FSMC_Waitfeature</a></div><div class="ttdeci">uint32_t FSMC_Waitfeature</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00182">stm32f4xx_fsmc.h:182</a></div></div>
<div class="ttc" id="group__FSMC__Exported__Constants_html_ga725bada099197f15f49dc0c5be00e19b"><div class="ttname"><a href="group__FSMC__Exported__Constants.html#ga725bada099197f15f49dc0c5be00e19b">IS_FSMC_NAND_BANK</a></div><div class="ttdeci">#define IS_FSMC_NAND_BANK(BANK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00271">stm32f4xx_fsmc.h:271</a></div></div>
<div class="ttc" id="structFSMC__NANDInitTypeDef_html_a55c67a186e64de7086510dca7538db2a"><div class="ttname"><a href="structFSMC__NANDInitTypeDef.html#a55c67a186e64de7086510dca7538db2a">FSMC_NANDInitTypeDef::FSMC_ECC</a></div><div class="ttdeci">uint32_t FSMC_ECC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00188">stm32f4xx_fsmc.h:188</a></div></div>
<div class="ttc" id="structFSMC__NAND__PCCARDTimingInitTypeDef_html_a3b0b076d6c5cae5a023aba6d74ffb1b7"><div class="ttname"><a href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a3b0b076d6c5cae5a023aba6d74ffb1b7">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_SetupTime</a></div><div class="ttdeci">uint32_t FSMC_SetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00148">stm32f4xx_fsmc.h:148</a></div></div>
<div class="ttc" id="group__FSMC__Setup__Time_html_ga4f2fbb8f6ec492cc241a49c468e0d98d"><div class="ttname"><a href="group__FSMC__Setup__Time.html#ga4f2fbb8f6ec492cc241a49c468e0d98d">IS_FSMC_SETUP_TIME</a></div><div class="ttdeci">#define IS_FSMC_SETUP_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00558">stm32f4xx_fsmc.h:558</a></div></div>
<div class="ttc" id="structFSMC__NANDInitTypeDef_html_a787e4c845195c81c7326893451a2fc6f"><div class="ttname"><a href="structFSMC__NANDInitTypeDef.html#a787e4c845195c81c7326893451a2fc6f">FSMC_NANDInitTypeDef::FSMC_Bank</a></div><div class="ttdeci">uint32_t FSMC_Bank</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00179">stm32f4xx_fsmc.h:179</a></div></div>
<div class="ttc" id="group__FSMC_html_gaf02a07b484782f398b0684f0f0372f2f"><div class="ttname"><a href="group__FSMC.html#gaf02a07b484782f398b0684f0f0372f2f">PCR_MEMORYTYPE_NAND</a></div><div class="ttdeci">#define PCR_MEMORYTYPE_NAND</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00056">stm32f4xx_fsmc.c:56</a></div></div>
<div class="ttc" id="structFSMC__NANDInitTypeDef_html_ab1fc3b07b6286b4974690191231f2773"><div class="ttname"><a href="structFSMC__NANDInitTypeDef.html#ab1fc3b07b6286b4974690191231f2773">FSMC_NANDInitTypeDef::FSMC_TARSetupTime</a></div><div class="ttdeci">uint32_t FSMC_TARSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00198">stm32f4xx_fsmc.h:198</a></div></div>
<div class="ttc" id="group__FSMC__ECC__Page__Size_html_ga58fefa0d55875775a88f54ad7498178f"><div class="ttname"><a href="group__FSMC__ECC__Page__Size.html#ga58fefa0d55875775a88f54ad7498178f">IS_FSMC_ECCPAGE_SIZE</a></div><div class="ttdeci">#define IS_FSMC_ECCPAGE_SIZE(SIZE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00529">stm32f4xx_fsmc.h:529</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga8283ad94ad8e83d49d5b77d1c7e17862"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8283ad94ad8e83d49d5b77d1c7e17862">&#9670;&nbsp;</a></span>FSMC_NANDStructInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_NANDStructInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structFSMC__NANDInitTypeDef.html">FSMC_NANDInitTypeDef</a> *&#160;</td>
          <td class="paramname"><em>FSMC_NANDInitStruct</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fills each FSMC_NANDInitStruct member with its default value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_NANDInitStruct</td><td>pointer to a <a class="el" href="structFSMC__NANDInitTypeDef.html" title="FSMC NAND Init structure definition. ">FSMC_NANDInitTypeDef</a> structure which will be initialized. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00435">435</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00204">FSMC_NANDInitTypeDef::FSMC_AttributeSpaceTimingStruct</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00179">FSMC_NANDInitTypeDef::FSMC_Bank</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00202">FSMC_NANDInitTypeDef::FSMC_CommonSpaceTimingStruct</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00188">FSMC_NANDInitTypeDef::FSMC_ECC</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00191">FSMC_NANDInitTypeDef::FSMC_ECCPageSize</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00167">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HiZSetupTime</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00160">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HoldSetupTime</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00185">FSMC_NANDInitTypeDef::FSMC_MemoryDataWidth</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00148">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_SetupTime</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00198">FSMC_NANDInitTypeDef::FSMC_TARSetupTime</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00194">FSMC_NANDInitTypeDef::FSMC_TCLRSetupTime</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00182">FSMC_NANDInitTypeDef::FSMC_Waitfeature</a>, and <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00154">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_WaitSetupTime</a>.</p>
<div class="fragment"><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;{ </div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <span class="comment">/* Reset NAND Init structure parameters values */</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  FSMC_NANDInitStruct-&gt;<a class="code" href="structFSMC__NANDInitTypeDef.html#a787e4c845195c81c7326893451a2fc6f">FSMC_Bank</a> = <a class="code" href="group__FSMC__NAND__Bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  FSMC_NANDInitStruct-&gt;<a class="code" href="structFSMC__NANDInitTypeDef.html#a9ecc2cc3ec6462a8a86e545c9b8ff3cf">FSMC_Waitfeature</a> = <a class="code" href="group__FSMC__Wait__feature.html#ga8a31f05576e66546fbbcdb06ff67da7d">FSMC_Waitfeature_Disable</a>;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  FSMC_NANDInitStruct-&gt;<a class="code" href="structFSMC__NANDInitTypeDef.html#aa89fb8c812e5ef7800eef9574dcb972d">FSMC_MemoryDataWidth</a> = <a class="code" href="group__FSMC__Data__Width.html#ga5753e089830f19af70a724766e3c329f">FSMC_MemoryDataWidth_8b</a>;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  FSMC_NANDInitStruct-&gt;<a class="code" href="structFSMC__NANDInitTypeDef.html#a55c67a186e64de7086510dca7538db2a">FSMC_ECC</a> = <a class="code" href="group__FSMC__ECC.html#ga9a3264c0718f5023fd106abea7ef806d">FSMC_ECC_Disable</a>;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  FSMC_NANDInitStruct-&gt;<a class="code" href="structFSMC__NANDInitTypeDef.html#a725f883015c7b7a94917b12e6dc79ee2">FSMC_ECCPageSize</a> = <a class="code" href="group__FSMC__ECC__Page__Size.html#gaaa1661267b44e6728fa64aca79de54b3">FSMC_ECCPageSize_256Bytes</a>;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  FSMC_NANDInitStruct-&gt;<a class="code" href="structFSMC__NANDInitTypeDef.html#ab9fd4e9d4db1fc098d5f4ccffb80bf61">FSMC_TCLRSetupTime</a> = 0x0;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  FSMC_NANDInitStruct-&gt;<a class="code" href="structFSMC__NANDInitTypeDef.html#ab1fc3b07b6286b4974690191231f2773">FSMC_TARSetupTime</a> = 0x0;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  FSMC_NANDInitStruct-&gt;<a class="code" href="structFSMC__NANDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a3b0b076d6c5cae5a023aba6d74ffb1b7">FSMC_SetupTime</a> = 0xFC;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  FSMC_NANDInitStruct-&gt;<a class="code" href="structFSMC__NANDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#abf4f8b523317ce9a2e079c2b5ac1d857">FSMC_WaitSetupTime</a> = 0xFC;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  FSMC_NANDInitStruct-&gt;<a class="code" href="structFSMC__NANDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a9830626a2ab6b45fa384adbc5c55eb69">FSMC_HoldSetupTime</a> = 0xFC;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  FSMC_NANDInitStruct-&gt;<a class="code" href="structFSMC__NANDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#ae39ab3cbe94c85c5614018cd0fc40094">FSMC_HiZSetupTime</a> = 0xFC;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  FSMC_NANDInitStruct-&gt;<a class="code" href="structFSMC__NANDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a3b0b076d6c5cae5a023aba6d74ffb1b7">FSMC_SetupTime</a> = 0xFC;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  FSMC_NANDInitStruct-&gt;<a class="code" href="structFSMC__NANDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#abf4f8b523317ce9a2e079c2b5ac1d857">FSMC_WaitSetupTime</a> = 0xFC;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  FSMC_NANDInitStruct-&gt;<a class="code" href="structFSMC__NANDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a9830626a2ab6b45fa384adbc5c55eb69">FSMC_HoldSetupTime</a> = 0xFC;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  FSMC_NANDInitStruct-&gt;<a class="code" href="structFSMC__NANDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#ae39ab3cbe94c85c5614018cd0fc40094">FSMC_HiZSetupTime</a> = 0xFC;     </div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;}</div><div class="ttc" id="structFSMC__NAND__PCCARDTimingInitTypeDef_html_a9830626a2ab6b45fa384adbc5c55eb69"><div class="ttname"><a href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a9830626a2ab6b45fa384adbc5c55eb69">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HoldSetupTime</a></div><div class="ttdeci">uint32_t FSMC_HoldSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00160">stm32f4xx_fsmc.h:160</a></div></div>
<div class="ttc" id="structFSMC__NAND__PCCARDTimingInitTypeDef_html_abf4f8b523317ce9a2e079c2b5ac1d857"><div class="ttname"><a href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#abf4f8b523317ce9a2e079c2b5ac1d857">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_WaitSetupTime</a></div><div class="ttdeci">uint32_t FSMC_WaitSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00154">stm32f4xx_fsmc.h:154</a></div></div>
<div class="ttc" id="structFSMC__NANDInitTypeDef_html_ab9fd4e9d4db1fc098d5f4ccffb80bf61"><div class="ttname"><a href="structFSMC__NANDInitTypeDef.html#ab9fd4e9d4db1fc098d5f4ccffb80bf61">FSMC_NANDInitTypeDef::FSMC_TCLRSetupTime</a></div><div class="ttdeci">uint32_t FSMC_TCLRSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00194">stm32f4xx_fsmc.h:194</a></div></div>
<div class="ttc" id="structFSMC__NAND__PCCARDTimingInitTypeDef_html_ae39ab3cbe94c85c5614018cd0fc40094"><div class="ttname"><a href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#ae39ab3cbe94c85c5614018cd0fc40094">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HiZSetupTime</a></div><div class="ttdeci">uint32_t FSMC_HiZSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00167">stm32f4xx_fsmc.h:167</a></div></div>
<div class="ttc" id="structFSMC__NANDInitTypeDef_html_a96d5a1d02a42f194b9d5ebaae46dd3d7"><div class="ttname"><a href="structFSMC__NANDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">FSMC_NANDInitTypeDef::FSMC_AttributeSpaceTimingStruct</a></div><div class="ttdeci">FSMC_NAND_PCCARDTimingInitTypeDef * FSMC_AttributeSpaceTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00204">stm32f4xx_fsmc.h:204</a></div></div>
<div class="ttc" id="group__FSMC__Wait__feature_html_ga8a31f05576e66546fbbcdb06ff67da7d"><div class="ttname"><a href="group__FSMC__Wait__feature.html#ga8a31f05576e66546fbbcdb06ff67da7d">FSMC_Waitfeature_Disable</a></div><div class="ttdeci">#define FSMC_Waitfeature_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00500">stm32f4xx_fsmc.h:500</a></div></div>
<div class="ttc" id="structFSMC__NANDInitTypeDef_html_aa89fb8c812e5ef7800eef9574dcb972d"><div class="ttname"><a href="structFSMC__NANDInitTypeDef.html#aa89fb8c812e5ef7800eef9574dcb972d">FSMC_NANDInitTypeDef::FSMC_MemoryDataWidth</a></div><div class="ttdeci">uint32_t FSMC_MemoryDataWidth</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00185">stm32f4xx_fsmc.h:185</a></div></div>
<div class="ttc" id="group__FSMC__ECC__Page__Size_html_gaaa1661267b44e6728fa64aca79de54b3"><div class="ttname"><a href="group__FSMC__ECC__Page__Size.html#gaaa1661267b44e6728fa64aca79de54b3">FSMC_ECCPageSize_256Bytes</a></div><div class="ttdeci">#define FSMC_ECCPageSize_256Bytes</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00523">stm32f4xx_fsmc.h:523</a></div></div>
<div class="ttc" id="group__FSMC__ECC_html_ga9a3264c0718f5023fd106abea7ef806d"><div class="ttname"><a href="group__FSMC__ECC.html#ga9a3264c0718f5023fd106abea7ef806d">FSMC_ECC_Disable</a></div><div class="ttdeci">#define FSMC_ECC_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00512">stm32f4xx_fsmc.h:512</a></div></div>
<div class="ttc" id="structFSMC__NANDInitTypeDef_html_a725f883015c7b7a94917b12e6dc79ee2"><div class="ttname"><a href="structFSMC__NANDInitTypeDef.html#a725f883015c7b7a94917b12e6dc79ee2">FSMC_NANDInitTypeDef::FSMC_ECCPageSize</a></div><div class="ttdeci">uint32_t FSMC_ECCPageSize</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00191">stm32f4xx_fsmc.h:191</a></div></div>
<div class="ttc" id="structFSMC__NANDInitTypeDef_html_aec43dfa3b0c0ef09b02ac1b27cac92c7"><div class="ttname"><a href="structFSMC__NANDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">FSMC_NANDInitTypeDef::FSMC_CommonSpaceTimingStruct</a></div><div class="ttdeci">FSMC_NAND_PCCARDTimingInitTypeDef * FSMC_CommonSpaceTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00202">stm32f4xx_fsmc.h:202</a></div></div>
<div class="ttc" id="group__FSMC__NAND__Bank_html_ga294e7134aa329a09e56b61eec9882a27"><div class="ttname"><a href="group__FSMC__NAND__Bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a></div><div class="ttdeci">#define FSMC_Bank2_NAND</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00252">stm32f4xx_fsmc.h:252</a></div></div>
<div class="ttc" id="structFSMC__NANDInitTypeDef_html_a9ecc2cc3ec6462a8a86e545c9b8ff3cf"><div class="ttname"><a href="structFSMC__NANDInitTypeDef.html#a9ecc2cc3ec6462a8a86e545c9b8ff3cf">FSMC_NANDInitTypeDef::FSMC_Waitfeature</a></div><div class="ttdeci">uint32_t FSMC_Waitfeature</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00182">stm32f4xx_fsmc.h:182</a></div></div>
<div class="ttc" id="structFSMC__NANDInitTypeDef_html_a55c67a186e64de7086510dca7538db2a"><div class="ttname"><a href="structFSMC__NANDInitTypeDef.html#a55c67a186e64de7086510dca7538db2a">FSMC_NANDInitTypeDef::FSMC_ECC</a></div><div class="ttdeci">uint32_t FSMC_ECC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00188">stm32f4xx_fsmc.h:188</a></div></div>
<div class="ttc" id="structFSMC__NAND__PCCARDTimingInitTypeDef_html_a3b0b076d6c5cae5a023aba6d74ffb1b7"><div class="ttname"><a href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a3b0b076d6c5cae5a023aba6d74ffb1b7">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_SetupTime</a></div><div class="ttdeci">uint32_t FSMC_SetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00148">stm32f4xx_fsmc.h:148</a></div></div>
<div class="ttc" id="structFSMC__NANDInitTypeDef_html_a787e4c845195c81c7326893451a2fc6f"><div class="ttname"><a href="structFSMC__NANDInitTypeDef.html#a787e4c845195c81c7326893451a2fc6f">FSMC_NANDInitTypeDef::FSMC_Bank</a></div><div class="ttdeci">uint32_t FSMC_Bank</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00179">stm32f4xx_fsmc.h:179</a></div></div>
<div class="ttc" id="structFSMC__NANDInitTypeDef_html_ab1fc3b07b6286b4974690191231f2773"><div class="ttname"><a href="structFSMC__NANDInitTypeDef.html#ab1fc3b07b6286b4974690191231f2773">FSMC_NANDInitTypeDef::FSMC_TARSetupTime</a></div><div class="ttdeci">uint32_t FSMC_TARSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00198">stm32f4xx_fsmc.h:198</a></div></div>
<div class="ttc" id="group__FSMC__Data__Width_html_ga5753e089830f19af70a724766e3c329f"><div class="ttname"><a href="group__FSMC__Data__Width.html#ga5753e089830f19af70a724766e3c329f">FSMC_MemoryDataWidth_8b</a></div><div class="ttdeci">#define FSMC_MemoryDataWidth_8b</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00316">stm32f4xx_fsmc.h:316</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gaf943f0f2680168d3a95a3c2c9f3eca2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf943f0f2680168d3a95a3c2c9f3eca2a">&#9670;&nbsp;</a></span>FSMC_NORSRAMCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_NORSRAMCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>FSMC_Bank</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the specified NOR/SRAM Memory Bank. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_Bank</td><td>specifies the FSMC Bank to be used This parameter can be one of the following values: <ul>
<li>FSMC_Bank1_NORSRAM1: FSMC Bank1 NOR/SRAM1 </li>
<li>FSMC_Bank1_NORSRAM2: FSMC Bank1 NOR/SRAM2 </li>
<li>FSMC_Bank1_NORSRAM3: FSMC Bank1 NOR/SRAM3 </li>
<li>FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the FSMC_Bank. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00268">268</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx_8h_source.html#l00289">DISABLE</a>.</p>
<div class="fragment"><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;{</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Exported__Constants.html#ga3e3bed3dd83d38e63f11ac4cbcb87304">IS_FSMC_NORSRAM_BANK</a>(FSMC_Bank));</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__Exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  </div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  {</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <span class="comment">/* Enable the selected NOR/SRAM Bank by setting the PBKEN bit in the BCRx register */</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a>-&gt;BTCR[FSMC_Bank] |= <a class="code" href="group__FSMC.html#ga74722cb031b5a30c066e627474507e1e">BCR_MBKEN_SET</a>;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  }</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  {</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <span class="comment">/* Disable the selected NOR/SRAM Bank by clearing the PBKEN bit in the BCRx register */</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a>-&gt;BTCR[FSMC_Bank] &amp;= <a class="code" href="group__FSMC.html#ga6190926e03187065960cdbe9353632be">BCR_MBKEN_RESET</a>;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  }</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga2a759bad07fe730c99f9e1490e646220"><div class="ttname"><a href="group__Peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a></div><div class="ttdeci">#define FSMC_Bank1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01218">stm32f4xx.h:1218</a></div></div>
<div class="ttc" id="group__FSMC_html_ga74722cb031b5a30c066e627474507e1e"><div class="ttname"><a href="group__FSMC.html#ga74722cb031b5a30c066e627474507e1e">BCR_MBKEN_SET</a></div><div class="ttdeci">#define BCR_MBKEN_SET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00047">stm32f4xx_fsmc.c:47</a></div></div>
<div class="ttc" id="group__Exported__types_html_gaffaf7c3f537d7a3370b1bbdda67a2bf6"><div class="ttname"><a href="group__Exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a></div><div class="ttdeci">#define IS_FUNCTIONAL_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00290">stm32f4xx.h:290</a></div></div>
<div class="ttc" id="group__FSMC__Exported__Constants_html_ga3e3bed3dd83d38e63f11ac4cbcb87304"><div class="ttname"><a href="group__FSMC__Exported__Constants.html#ga3e3bed3dd83d38e63f11ac4cbcb87304">IS_FSMC_NORSRAM_BANK</a></div><div class="ttdeci">#define IS_FSMC_NORSRAM_BANK(BANK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00266">stm32f4xx_fsmc.h:266</a></div></div>
<div class="ttc" id="group__Exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d"><div class="ttname"><a href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00289">stm32f4xx.h:289</a></div></div>
<div class="ttc" id="group__FSMC_html_ga6190926e03187065960cdbe9353632be"><div class="ttname"><a href="group__FSMC.html#ga6190926e03187065960cdbe9353632be">BCR_MBKEN_RESET</a></div><div class="ttdeci">#define BCR_MBKEN_RESET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00048">stm32f4xx_fsmc.c:48</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gaab3e6648e8a584e73785361ac960eded"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab3e6648e8a584e73785361ac960eded">&#9670;&nbsp;</a></span>FSMC_NORSRAMDeInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_NORSRAMDeInit </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>FSMC_Bank</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Deinitializes the FSMC NOR/SRAM Banks registers to their default reset values. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_Bank</td><td>specifies the FSMC Bank to be used This parameter can be one of the following values: <ul>
<li>FSMC_Bank1_NORSRAM1: FSMC Bank1 NOR/SRAM1 </li>
<li>FSMC_Bank1_NORSRAM2: FSMC Bank1 NOR/SRAM2 </li>
<li>FSMC_Bank1_NORSRAM3: FSMC Bank1 NOR/SRAM3 </li>
<li>FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00116">116</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;{</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="comment">/* Check the parameter */</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Exported__Constants.html#ga3e3bed3dd83d38e63f11ac4cbcb87304">IS_FSMC_NORSRAM_BANK</a>(FSMC_Bank));</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  </div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <span class="comment">/* FSMC_Bank1_NORSRAM1 */</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group__FSMC__NORSRAM__Bank.html#ga514a05828041fa1a13d464c9e4a0a4a9">FSMC_Bank1_NORSRAM1</a>)</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  {</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a>-&gt;BTCR[FSMC_Bank] = 0x000030DB;    </div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  }</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <span class="comment">/* FSMC_Bank1_NORSRAM2,  FSMC_Bank1_NORSRAM3 or FSMC_Bank1_NORSRAM4 */</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  {   </div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a>-&gt;BTCR[FSMC_Bank] = 0x000030D2; </div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  }</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a>-&gt;BTCR[FSMC_Bank + 1] = 0x0FFFFFFF;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga422986101f42a8811ae89ac69deb2759">FSMC_Bank1E</a>-&gt;BWTR[FSMC_Bank] = 0x0FFFFFFF;  </div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga2a759bad07fe730c99f9e1490e646220"><div class="ttname"><a href="group__Peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a></div><div class="ttdeci">#define FSMC_Bank1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01218">stm32f4xx.h:1218</a></div></div>
<div class="ttc" id="group__FSMC__NORSRAM__Bank_html_ga514a05828041fa1a13d464c9e4a0a4a9"><div class="ttname"><a href="group__FSMC__NORSRAM__Bank.html#ga514a05828041fa1a13d464c9e4a0a4a9">FSMC_Bank1_NORSRAM1</a></div><div class="ttdeci">#define FSMC_Bank1_NORSRAM1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00241">stm32f4xx_fsmc.h:241</a></div></div>
<div class="ttc" id="group__FSMC__Exported__Constants_html_ga3e3bed3dd83d38e63f11ac4cbcb87304"><div class="ttname"><a href="group__FSMC__Exported__Constants.html#ga3e3bed3dd83d38e63f11ac4cbcb87304">IS_FSMC_NORSRAM_BANK</a></div><div class="ttdeci">#define IS_FSMC_NORSRAM_BANK(BANK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00266">stm32f4xx_fsmc.h:266</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga422986101f42a8811ae89ac69deb2759"><div class="ttname"><a href="group__Peripheral__declaration.html#ga422986101f42a8811ae89ac69deb2759">FSMC_Bank1E</a></div><div class="ttdeci">#define FSMC_Bank1E</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01219">stm32f4xx.h:1219</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga9c27816e8b17394c9ee1ce9298917b4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c27816e8b17394c9ee1ce9298917b4a">&#9670;&nbsp;</a></span>FSMC_NORSRAMInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_NORSRAMInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structFSMC__NORSRAMInitTypeDef.html">FSMC_NORSRAMInitTypeDef</a> *&#160;</td>
          <td class="paramname"><em>FSMC_NORSRAMInitStruct</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the FSMC NOR/SRAM Banks according to the specified parameters in the FSMC_NORSRAMInitStruct. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_NORSRAMInitStruct</td><td>: pointer to a <a class="el" href="structFSMC__NORSRAMInitTypeDef.html" title="FSMC NOR/SRAM Init structure definition. ">FSMC_NORSRAMInitTypeDef</a> structure that contains the configuration information for the FSMC NOR/SRAM specified Banks. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00143">143</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00132">FSMC_NORSRAMInitTypeDef::FSMC_ExtendedMode</a>, and <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00097">FSMC_NORSRAMInitTypeDef::FSMC_MemoryType</a>.</p>
<div class="fragment"><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;{ </div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Exported__Constants.html#ga3e3bed3dd83d38e63f11ac4cbcb87304">IS_FSMC_NORSRAM_BANK</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a787e4c845195c81c7326893451a2fc6f">FSMC_Bank</a>));</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Data__Address__Bus__Multiplexing.html#ga546fcab8c1b751b4a959ba2ce5b35d79">IS_FSMC_MUX</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a543a5c385820244e5f3b5a96b3b79f46">FSMC_DataAddressMux</a>));</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Memory__Type.html#ga255cd500e141f4ac024cf5f896921233">IS_FSMC_MEMORY</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#ab40afbbbeb92dd80001c6dfbb1f26492">FSMC_MemoryType</a>));</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Data__Width.html#ga003d52b62f5950fb041f73f15ce20171">IS_FSMC_MEMORY_WIDTH</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#aa89fb8c812e5ef7800eef9574dcb972d">FSMC_MemoryDataWidth</a>));</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Burst__Access__Mode.html#gaf8736659c5064c3c03753d7874401e71">IS_FSMC_BURSTMODE</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a39ac3b708e861c1137a72ed0f7ede7ae">FSMC_BurstAccessMode</a>));</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__AsynchronousWait.html#ga52d579de825316ee058baf11bfb749d6">IS_FSMC_ASYNWAIT</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9178fc2849ddd6277a0dd2655c8b600c">FSMC_AsynchronousWait</a>));</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Wait__Signal__Polarity.html#gabc5321807d5184fe5cdb7848e1be7bc6">IS_FSMC_WAIT_POLARITY</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1b4af656a06371a567ccf494274c1261">FSMC_WaitSignalPolarity</a>));</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Wrap__Mode.html#ga0751d74b7fb1e17f6cedea091e8ebfc8">IS_FSMC_WRAP_MODE</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a62dd24d87fe026df5e35dc58a00988b4">FSMC_WrapMode</a>));</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Wait__Timing.html#ga3edb40c756afa8bb78550b7e22ded093">IS_FSMC_WAIT_SIGNAL_ACTIVE</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#aef0e381a5fbf637ad892903889a63583">FSMC_WaitSignalActive</a>));</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Write__Operation.html#ga87fc20d11761caa66c3e7d77a3a7d3e3">IS_FSMC_WRITE_OPERATION</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a3a876d65250ab693595b9b840ad63676">FSMC_WriteOperation</a>));</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Wait__Signal.html#gae617db4f15c82850d4f5c927f9a7db3e">IS_FSMC_WAITE_SIGNAL</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#af7faa84a2f52410da02302eb2f48507a">FSMC_WaitSignal</a>));</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Extended__Mode.html#ga79849ea07bf2a8f09989a6babd9e66e2">IS_FSMC_EXTENDED_MODE</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a3726a70e62c3e7d5172296e88d36cfe4">FSMC_ExtendedMode</a>));</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Write__Burst.html#gab7b03a33fab765827832abbf07d01a10">IS_FSMC_WRITE_BURST</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9f46fdb3f72340b6584d34501c19dbd4">FSMC_WriteBurst</a>));  </div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Address__Setup__Time.html#ga8b77d090338011abc1be7f4a420e2d8f">IS_FSMC_ADDRESS_SETUP_TIME</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a947aed7df4d7c0d0959e1af373780b44">FSMC_AddressSetupTime</a>));</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Address__Hold__Time.html#gae7d031a5b95ad00acf67e9bc95064998">IS_FSMC_ADDRESS_HOLD_TIME</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#ae220905040829fa65a833ddbae7fa119">FSMC_AddressHoldTime</a>));</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Data__Setup__Time.html#ga3d923de775489e844913b29e77e8cca7">IS_FSMC_DATASETUP_TIME</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a8c62c50435a67ef4de2f27b539c4c851">FSMC_DataSetupTime</a>));</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Bus__Turn__around__Duration.html#ga9ec626f30679a18af91bf48c52d9260d">IS_FSMC_TURNAROUND_TIME</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a015f5751cbb8c607102d8c735988c5c7">FSMC_BusTurnAroundDuration</a>));</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__CLK__Division.html#ga9e5321b02ea049fd076ba705acd06b5f">IS_FSMC_CLK_DIV</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a4258c6027193e72763ab139cfd3af065">FSMC_CLKDivision</a>));</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Data__Latency.html#ga1ab8659a9631d8bb4f57d8be8580155c">IS_FSMC_DATA_LATENCY</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a656a0608f822088c5a94c926447a5e06">FSMC_DataLatency</a>));</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Access__Mode.html#ga1844335f297ea30e9d7fae09ce562092">IS_FSMC_ACCESS_MODE</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a11e5eff4e9915ddeac992c283094ae37">FSMC_AccessMode</a>)); </div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  </div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="comment">/* Bank1 NOR/SRAM control register configuration */</span> </div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a>-&gt;BTCR[FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a787e4c845195c81c7326893451a2fc6f">FSMC_Bank</a>] = </div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;            (uint32_t)FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a543a5c385820244e5f3b5a96b3b79f46">FSMC_DataAddressMux</a> |</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;            FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#ab40afbbbeb92dd80001c6dfbb1f26492">FSMC_MemoryType</a> |</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;            FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#aa89fb8c812e5ef7800eef9574dcb972d">FSMC_MemoryDataWidth</a> |</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;            FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a39ac3b708e861c1137a72ed0f7ede7ae">FSMC_BurstAccessMode</a> |</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;            FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9178fc2849ddd6277a0dd2655c8b600c">FSMC_AsynchronousWait</a> |</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;            FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1b4af656a06371a567ccf494274c1261">FSMC_WaitSignalPolarity</a> |</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;            FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a62dd24d87fe026df5e35dc58a00988b4">FSMC_WrapMode</a> |</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;            FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#aef0e381a5fbf637ad892903889a63583">FSMC_WaitSignalActive</a> |</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;            FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a3a876d65250ab693595b9b840ad63676">FSMC_WriteOperation</a> |</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;            FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#af7faa84a2f52410da02302eb2f48507a">FSMC_WaitSignal</a> |</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;            FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a3726a70e62c3e7d5172296e88d36cfe4">FSMC_ExtendedMode</a> |</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;            FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9f46fdb3f72340b6584d34501c19dbd4">FSMC_WriteBurst</a>;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <span class="keywordflow">if</span>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#ab40afbbbeb92dd80001c6dfbb1f26492">FSMC_MemoryType</a> == <a class="code" href="group__FSMC__Memory__Type.html#ga8b9390abe7c281947c550bf4365649e5">FSMC_MemoryType_NOR</a>)</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  {</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a>-&gt;BTCR[FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a787e4c845195c81c7326893451a2fc6f">FSMC_Bank</a>] |= (uint32_t)<a class="code" href="group__FSMC.html#ga298d32354d8909737fa2db42cec1d343">BCR_FACCEN_SET</a>;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  }</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <span class="comment">/* Bank1 NOR/SRAM timing register configuration */</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a>-&gt;BTCR[FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a787e4c845195c81c7326893451a2fc6f">FSMC_Bank</a>+1] = </div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;            (uint32_t)FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a947aed7df4d7c0d0959e1af373780b44">FSMC_AddressSetupTime</a> |</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;            (FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#ae220905040829fa65a833ddbae7fa119">FSMC_AddressHoldTime</a> &lt;&lt; 4) |</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;            (FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a8c62c50435a67ef4de2f27b539c4c851">FSMC_DataSetupTime</a> &lt;&lt; 8) |</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;            (FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a015f5751cbb8c607102d8c735988c5c7">FSMC_BusTurnAroundDuration</a> &lt;&lt; 16) |</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;            (FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a4258c6027193e72763ab139cfd3af065">FSMC_CLKDivision</a> &lt;&lt; 20) |</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;            (FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a656a0608f822088c5a94c926447a5e06">FSMC_DataLatency</a> &lt;&lt; 24) |</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;             FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a11e5eff4e9915ddeac992c283094ae37">FSMC_AccessMode</a>;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;            </div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    </div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <span class="comment">/* Bank1 NOR/SRAM timing register for write configuration, if extended mode is used */</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <span class="keywordflow">if</span>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a3726a70e62c3e7d5172296e88d36cfe4">FSMC_ExtendedMode</a> == <a class="code" href="group__FSMC__Extended__Mode.html#gaef9ff4c81a52fdb0471d2c4422271d2a">FSMC_ExtendedMode_Enable</a>)</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  {</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Address__Setup__Time.html#ga8b77d090338011abc1be7f4a420e2d8f">IS_FSMC_ADDRESS_SETUP_TIME</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a947aed7df4d7c0d0959e1af373780b44">FSMC_AddressSetupTime</a>));</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Address__Hold__Time.html#gae7d031a5b95ad00acf67e9bc95064998">IS_FSMC_ADDRESS_HOLD_TIME</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#ae220905040829fa65a833ddbae7fa119">FSMC_AddressHoldTime</a>));</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Data__Setup__Time.html#ga3d923de775489e844913b29e77e8cca7">IS_FSMC_DATASETUP_TIME</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a8c62c50435a67ef4de2f27b539c4c851">FSMC_DataSetupTime</a>));</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__CLK__Division.html#ga9e5321b02ea049fd076ba705acd06b5f">IS_FSMC_CLK_DIV</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a4258c6027193e72763ab139cfd3af065">FSMC_CLKDivision</a>));</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Data__Latency.html#ga1ab8659a9631d8bb4f57d8be8580155c">IS_FSMC_DATA_LATENCY</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a656a0608f822088c5a94c926447a5e06">FSMC_DataLatency</a>));</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Access__Mode.html#ga1844335f297ea30e9d7fae09ce562092">IS_FSMC_ACCESS_MODE</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a11e5eff4e9915ddeac992c283094ae37">FSMC_AccessMode</a>));</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga422986101f42a8811ae89ac69deb2759">FSMC_Bank1E</a>-&gt;BWTR[FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a787e4c845195c81c7326893451a2fc6f">FSMC_Bank</a>] = </div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;              (uint32_t)FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a947aed7df4d7c0d0959e1af373780b44">FSMC_AddressSetupTime</a> |</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;              (FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#ae220905040829fa65a833ddbae7fa119">FSMC_AddressHoldTime</a> &lt;&lt; 4 )|</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;              (FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a8c62c50435a67ef4de2f27b539c4c851">FSMC_DataSetupTime</a> &lt;&lt; 8) |</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;              (FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a4258c6027193e72763ab139cfd3af065">FSMC_CLKDivision</a> &lt;&lt; 20) |</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;              (FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a656a0608f822088c5a94c926447a5e06">FSMC_DataLatency</a> &lt;&lt; 24) |</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;               FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a11e5eff4e9915ddeac992c283094ae37">FSMC_AccessMode</a>;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  }</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  {</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga422986101f42a8811ae89ac69deb2759">FSMC_Bank1E</a>-&gt;BWTR[FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a787e4c845195c81c7326893451a2fc6f">FSMC_Bank</a>] = 0x0FFFFFFF;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  }</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;}</div><div class="ttc" id="group__FSMC__Data__Latency_html_ga1ab8659a9631d8bb4f57d8be8580155c"><div class="ttname"><a href="group__FSMC__Data__Latency.html#ga1ab8659a9631d8bb4f57d8be8580155c">IS_FSMC_DATA_LATENCY</a></div><div class="ttdeci">#define IS_FSMC_DATA_LATENCY(LATENCY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00469">stm32f4xx_fsmc.h:469</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_aef0e381a5fbf637ad892903889a63583"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#aef0e381a5fbf637ad892903889a63583">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignalActive</a></div><div class="ttdeci">uint32_t FSMC_WaitSignalActive</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00120">stm32f4xx_fsmc.h:120</a></div></div>
<div class="ttc" id="group__FSMC__Data__Address__Bus__Multiplexing_html_ga546fcab8c1b751b4a959ba2ce5b35d79"><div class="ttname"><a href="group__FSMC__Data__Address__Bus__Multiplexing.html#ga546fcab8c1b751b4a959ba2ce5b35d79">IS_FSMC_MUX</a></div><div class="ttdeci">#define IS_FSMC_MUX(MUX)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00292">stm32f4xx_fsmc.h:292</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a9178fc2849ddd6277a0dd2655c8b600c"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a9178fc2849ddd6277a0dd2655c8b600c">FSMC_NORSRAMInitTypeDef::FSMC_AsynchronousWait</a></div><div class="ttdeci">uint32_t FSMC_AsynchronousWait</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00108">stm32f4xx_fsmc.h:108</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__FSMC__Memory__Type_html_ga8b9390abe7c281947c550bf4365649e5"><div class="ttname"><a href="group__FSMC__Memory__Type.html#ga8b9390abe7c281947c550bf4365649e5">FSMC_MemoryType_NOR</a></div><div class="ttdeci">#define FSMC_MemoryType_NOR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00304">stm32f4xx_fsmc.h:304</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga2a759bad07fe730c99f9e1490e646220"><div class="ttname"><a href="group__Peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a></div><div class="ttdeci">#define FSMC_Bank1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01218">stm32f4xx.h:1218</a></div></div>
<div class="ttc" id="group__FSMC__Write__Operation_html_ga87fc20d11761caa66c3e7d77a3a7d3e3"><div class="ttname"><a href="group__FSMC__Write__Operation.html#ga87fc20d11761caa66c3e7d77a3a7d3e3">IS_FSMC_WRITE_OPERATION</a></div><div class="ttdeci">#define IS_FSMC_WRITE_OPERATION(OPERATION)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00385">stm32f4xx_fsmc.h:385</a></div></div>
<div class="ttc" id="group__FSMC__Data__Setup__Time_html_ga3d923de775489e844913b29e77e8cca7"><div class="ttname"><a href="group__FSMC__Data__Setup__Time.html#ga3d923de775489e844913b29e77e8cca7">IS_FSMC_DATASETUP_TIME</a></div><div class="ttdeci">#define IS_FSMC_DATASETUP_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00445">stm32f4xx_fsmc.h:445</a></div></div>
<div class="ttc" id="group__FSMC__Write__Burst_html_gab7b03a33fab765827832abbf07d01a10"><div class="ttname"><a href="group__FSMC__Write__Burst.html#gab7b03a33fab765827832abbf07d01a10">IS_FSMC_WRITE_BURST</a></div><div class="ttdeci">#define IS_FSMC_WRITE_BURST(BURST)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00420">stm32f4xx_fsmc.h:420</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a3726a70e62c3e7d5172296e88d36cfe4"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a3726a70e62c3e7d5172296e88d36cfe4">FSMC_NORSRAMInitTypeDef::FSMC_ExtendedMode</a></div><div class="ttdeci">uint32_t FSMC_ExtendedMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00132">stm32f4xx_fsmc.h:132</a></div></div>
<div class="ttc" id="group__FSMC_html_ga298d32354d8909737fa2db42cec1d343"><div class="ttname"><a href="group__FSMC.html#ga298d32354d8909737fa2db42cec1d343">BCR_FACCEN_SET</a></div><div class="ttdeci">#define BCR_FACCEN_SET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00049">stm32f4xx_fsmc.c:49</a></div></div>
<div class="ttc" id="group__FSMC__Data__Width_html_ga003d52b62f5950fb041f73f15ce20171"><div class="ttname"><a href="group__FSMC__Data__Width.html#ga003d52b62f5950fb041f73f15ce20171">IS_FSMC_MEMORY_WIDTH</a></div><div class="ttdeci">#define IS_FSMC_MEMORY_WIDTH(WIDTH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00318">stm32f4xx_fsmc.h:318</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a3a876d65250ab693595b9b840ad63676"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a3a876d65250ab693595b9b840ad63676">FSMC_NORSRAMInitTypeDef::FSMC_WriteOperation</a></div><div class="ttdeci">uint32_t FSMC_WriteOperation</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00125">stm32f4xx_fsmc.h:125</a></div></div>
<div class="ttc" id="group__FSMC__AsynchronousWait_html_ga52d579de825316ee058baf11bfb749d6"><div class="ttname"><a href="group__FSMC__AsynchronousWait.html#ga52d579de825316ee058baf11bfb749d6">IS_FSMC_ASYNWAIT</a></div><div class="ttdeci">#define IS_FSMC_ASYNWAIT(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00341">stm32f4xx_fsmc.h:341</a></div></div>
<div class="ttc" id="group__FSMC__Wait__Timing_html_ga3edb40c756afa8bb78550b7e22ded093"><div class="ttname"><a href="group__FSMC__Wait__Timing.html#ga3edb40c756afa8bb78550b7e22ded093">IS_FSMC_WAIT_SIGNAL_ACTIVE</a></div><div class="ttdeci">#define IS_FSMC_WAIT_SIGNAL_ACTIVE(ACTIVE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00374">stm32f4xx_fsmc.h:374</a></div></div>
<div class="ttc" id="group__FSMC__Wrap__Mode_html_ga0751d74b7fb1e17f6cedea091e8ebfc8"><div class="ttname"><a href="group__FSMC__Wrap__Mode.html#ga0751d74b7fb1e17f6cedea091e8ebfc8">IS_FSMC_WRAP_MODE</a></div><div class="ttdeci">#define IS_FSMC_WRAP_MODE(MODE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00363">stm32f4xx_fsmc.h:363</a></div></div>
<div class="ttc" id="group__FSMC__Extended__Mode_html_gaef9ff4c81a52fdb0471d2c4422271d2a"><div class="ttname"><a href="group__FSMC__Extended__Mode.html#gaef9ff4c81a52fdb0471d2c4422271d2a">FSMC_ExtendedMode_Enable</a></div><div class="ttdeci">#define FSMC_ExtendedMode_Enable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00406">stm32f4xx_fsmc.h:406</a></div></div>
<div class="ttc" id="group__FSMC__Access__Mode_html_ga1844335f297ea30e9d7fae09ce562092"><div class="ttname"><a href="group__FSMC__Access__Mode.html#ga1844335f297ea30e9d7fae09ce562092">IS_FSMC_ACCESS_MODE</a></div><div class="ttdeci">#define IS_FSMC_ACCESS_MODE(MODE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00481">stm32f4xx_fsmc.h:481</a></div></div>
<div class="ttc" id="group__FSMC__Bus__Turn__around__Duration_html_ga9ec626f30679a18af91bf48c52d9260d"><div class="ttname"><a href="group__FSMC__Bus__Turn__around__Duration.html#ga9ec626f30679a18af91bf48c52d9260d">IS_FSMC_TURNAROUND_TIME</a></div><div class="ttdeci">#define IS_FSMC_TURNAROUND_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00453">stm32f4xx_fsmc.h:453</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a1fbd19341b882de69c3026234eff037a"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_NORSRAMInitTypeDef::FSMC_WriteTimingStruct</a></div><div class="ttdeci">FSMC_NORSRAMTimingInitTypeDef * FSMC_WriteTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00140">stm32f4xx_fsmc.h:140</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMTimingInitTypeDef_html_a8c62c50435a67ef4de2f27b539c4c851"><div class="ttname"><a href="structFSMC__NORSRAMTimingInitTypeDef.html#a8c62c50435a67ef4de2f27b539c4c851">FSMC_NORSRAMTimingInitTypeDef::FSMC_DataSetupTime</a></div><div class="ttdeci">uint32_t FSMC_DataSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00059">stm32f4xx_fsmc.h:59</a></div></div>
<div class="ttc" id="group__FSMC__Wait__Signal__Polarity_html_gabc5321807d5184fe5cdb7848e1be7bc6"><div class="ttname"><a href="group__FSMC__Wait__Signal__Polarity.html#gabc5321807d5184fe5cdb7848e1be7bc6">IS_FSMC_WAIT_POLARITY</a></div><div class="ttdeci">#define IS_FSMC_WAIT_POLARITY(POLARITY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00352">stm32f4xx_fsmc.h:352</a></div></div>
<div class="ttc" id="group__FSMC__Burst__Access__Mode_html_gaf8736659c5064c3c03753d7874401e71"><div class="ttname"><a href="group__FSMC__Burst__Access__Mode.html#gaf8736659c5064c3c03753d7874401e71">IS_FSMC_BURSTMODE</a></div><div class="ttdeci">#define IS_FSMC_BURSTMODE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00330">stm32f4xx_fsmc.h:330</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a9d18e112e4c644279e211c4a92dcd9a3"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_NORSRAMInitTypeDef::FSMC_ReadWriteTimingStruct</a></div><div class="ttdeci">FSMC_NORSRAMTimingInitTypeDef * FSMC_ReadWriteTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00138">stm32f4xx_fsmc.h:138</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a9f46fdb3f72340b6584d34501c19dbd4"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a9f46fdb3f72340b6584d34501c19dbd4">FSMC_NORSRAMInitTypeDef::FSMC_WriteBurst</a></div><div class="ttdeci">uint32_t FSMC_WriteBurst</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00135">stm32f4xx_fsmc.h:135</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_aa89fb8c812e5ef7800eef9574dcb972d"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#aa89fb8c812e5ef7800eef9574dcb972d">FSMC_NORSRAMInitTypeDef::FSMC_MemoryDataWidth</a></div><div class="ttdeci">uint32_t FSMC_MemoryDataWidth</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00101">stm32f4xx_fsmc.h:101</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMTimingInitTypeDef_html_a656a0608f822088c5a94c926447a5e06"><div class="ttname"><a href="structFSMC__NORSRAMTimingInitTypeDef.html#a656a0608f822088c5a94c926447a5e06">FSMC_NORSRAMTimingInitTypeDef::FSMC_DataLatency</a></div><div class="ttdeci">uint32_t FSMC_DataLatency</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00073">stm32f4xx_fsmc.h:73</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMTimingInitTypeDef_html_a11e5eff4e9915ddeac992c283094ae37"><div class="ttname"><a href="structFSMC__NORSRAMTimingInitTypeDef.html#a11e5eff4e9915ddeac992c283094ae37">FSMC_NORSRAMTimingInitTypeDef::FSMC_AccessMode</a></div><div class="ttdeci">uint32_t FSMC_AccessMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00081">stm32f4xx_fsmc.h:81</a></div></div>
<div class="ttc" id="group__FSMC__Exported__Constants_html_ga3e3bed3dd83d38e63f11ac4cbcb87304"><div class="ttname"><a href="group__FSMC__Exported__Constants.html#ga3e3bed3dd83d38e63f11ac4cbcb87304">IS_FSMC_NORSRAM_BANK</a></div><div class="ttdeci">#define IS_FSMC_NORSRAM_BANK(BANK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00266">stm32f4xx_fsmc.h:266</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a1b4af656a06371a567ccf494274c1261"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a1b4af656a06371a567ccf494274c1261">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignalPolarity</a></div><div class="ttdeci">uint32_t FSMC_WaitSignalPolarity</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00112">stm32f4xx_fsmc.h:112</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMTimingInitTypeDef_html_ae220905040829fa65a833ddbae7fa119"><div class="ttname"><a href="structFSMC__NORSRAMTimingInitTypeDef.html#ae220905040829fa65a833ddbae7fa119">FSMC_NORSRAMTimingInitTypeDef::FSMC_AddressHoldTime</a></div><div class="ttdeci">uint32_t FSMC_AddressHoldTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00054">stm32f4xx_fsmc.h:54</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a39ac3b708e861c1137a72ed0f7ede7ae"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a39ac3b708e861c1137a72ed0f7ede7ae">FSMC_NORSRAMInitTypeDef::FSMC_BurstAccessMode</a></div><div class="ttdeci">uint32_t FSMC_BurstAccessMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00104">stm32f4xx_fsmc.h:104</a></div></div>
<div class="ttc" id="group__FSMC__Address__Setup__Time_html_ga8b77d090338011abc1be7f4a420e2d8f"><div class="ttname"><a href="group__FSMC__Address__Setup__Time.html#ga8b77d090338011abc1be7f4a420e2d8f">IS_FSMC_ADDRESS_SETUP_TIME</a></div><div class="ttdeci">#define IS_FSMC_ADDRESS_SETUP_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00429">stm32f4xx_fsmc.h:429</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a543a5c385820244e5f3b5a96b3b79f46"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a543a5c385820244e5f3b5a96b3b79f46">FSMC_NORSRAMInitTypeDef::FSMC_DataAddressMux</a></div><div class="ttdeci">uint32_t FSMC_DataAddressMux</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00093">stm32f4xx_fsmc.h:93</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMTimingInitTypeDef_html_a947aed7df4d7c0d0959e1af373780b44"><div class="ttname"><a href="structFSMC__NORSRAMTimingInitTypeDef.html#a947aed7df4d7c0d0959e1af373780b44">FSMC_NORSRAMTimingInitTypeDef::FSMC_AddressSetupTime</a></div><div class="ttdeci">uint32_t FSMC_AddressSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00049">stm32f4xx_fsmc.h:49</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a787e4c845195c81c7326893451a2fc6f"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a787e4c845195c81c7326893451a2fc6f">FSMC_NORSRAMInitTypeDef::FSMC_Bank</a></div><div class="ttdeci">uint32_t FSMC_Bank</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00090">stm32f4xx_fsmc.h:90</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMTimingInitTypeDef_html_a4258c6027193e72763ab139cfd3af065"><div class="ttname"><a href="structFSMC__NORSRAMTimingInitTypeDef.html#a4258c6027193e72763ab139cfd3af065">FSMC_NORSRAMTimingInitTypeDef::FSMC_CLKDivision</a></div><div class="ttdeci">uint32_t FSMC_CLKDivision</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00069">stm32f4xx_fsmc.h:69</a></div></div>
<div class="ttc" id="group__FSMC__Wait__Signal_html_gae617db4f15c82850d4f5c927f9a7db3e"><div class="ttname"><a href="group__FSMC__Wait__Signal.html#gae617db4f15c82850d4f5c927f9a7db3e">IS_FSMC_WAITE_SIGNAL</a></div><div class="ttdeci">#define IS_FSMC_WAITE_SIGNAL(SIGNAL)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00396">stm32f4xx_fsmc.h:396</a></div></div>
<div class="ttc" id="group__FSMC__Address__Hold__Time_html_gae7d031a5b95ad00acf67e9bc95064998"><div class="ttname"><a href="group__FSMC__Address__Hold__Time.html#gae7d031a5b95ad00acf67e9bc95064998">IS_FSMC_ADDRESS_HOLD_TIME</a></div><div class="ttdeci">#define IS_FSMC_ADDRESS_HOLD_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00437">stm32f4xx_fsmc.h:437</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a62dd24d87fe026df5e35dc58a00988b4"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a62dd24d87fe026df5e35dc58a00988b4">FSMC_NORSRAMInitTypeDef::FSMC_WrapMode</a></div><div class="ttdeci">uint32_t FSMC_WrapMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00116">stm32f4xx_fsmc.h:116</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_af7faa84a2f52410da02302eb2f48507a"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#af7faa84a2f52410da02302eb2f48507a">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignal</a></div><div class="ttdeci">uint32_t FSMC_WaitSignal</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00128">stm32f4xx_fsmc.h:128</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga422986101f42a8811ae89ac69deb2759"><div class="ttname"><a href="group__Peripheral__declaration.html#ga422986101f42a8811ae89ac69deb2759">FSMC_Bank1E</a></div><div class="ttdeci">#define FSMC_Bank1E</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01219">stm32f4xx.h:1219</a></div></div>
<div class="ttc" id="group__FSMC__Extended__Mode_html_ga79849ea07bf2a8f09989a6babd9e66e2"><div class="ttname"><a href="group__FSMC__Extended__Mode.html#ga79849ea07bf2a8f09989a6babd9e66e2">IS_FSMC_EXTENDED_MODE</a></div><div class="ttdeci">#define IS_FSMC_EXTENDED_MODE(MODE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00408">stm32f4xx_fsmc.h:408</a></div></div>
<div class="ttc" id="group__FSMC__Memory__Type_html_ga255cd500e141f4ac024cf5f896921233"><div class="ttname"><a href="group__FSMC__Memory__Type.html#ga255cd500e141f4ac024cf5f896921233">IS_FSMC_MEMORY</a></div><div class="ttdeci">#define IS_FSMC_MEMORY(MEMORY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00305">stm32f4xx_fsmc.h:305</a></div></div>
<div class="ttc" id="group__FSMC__CLK__Division_html_ga9e5321b02ea049fd076ba705acd06b5f"><div class="ttname"><a href="group__FSMC__CLK__Division.html#ga9e5321b02ea049fd076ba705acd06b5f">IS_FSMC_CLK_DIV</a></div><div class="ttdeci">#define IS_FSMC_CLK_DIV(DIV)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00461">stm32f4xx_fsmc.h:461</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMTimingInitTypeDef_html_a015f5751cbb8c607102d8c735988c5c7"><div class="ttname"><a href="structFSMC__NORSRAMTimingInitTypeDef.html#a015f5751cbb8c607102d8c735988c5c7">FSMC_NORSRAMTimingInitTypeDef::FSMC_BusTurnAroundDuration</a></div><div class="ttdeci">uint32_t FSMC_BusTurnAroundDuration</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00064">stm32f4xx_fsmc.h:64</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_ab40afbbbeb92dd80001c6dfbb1f26492"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#ab40afbbbeb92dd80001c6dfbb1f26492">FSMC_NORSRAMInitTypeDef::FSMC_MemoryType</a></div><div class="ttdeci">uint32_t FSMC_MemoryType</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00097">stm32f4xx_fsmc.h:97</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gaf33e6dfc34f62d16a0cb416de9e83d28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf33e6dfc34f62d16a0cb416de9e83d28">&#9670;&nbsp;</a></span>FSMC_NORSRAMStructInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_NORSRAMStructInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structFSMC__NORSRAMInitTypeDef.html">FSMC_NORSRAMInitTypeDef</a> *&#160;</td>
          <td class="paramname"><em>FSMC_NORSRAMInitStruct</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fills each FSMC_NORSRAMInitStruct member with its default value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_NORSRAMInitStruct</td><td>pointer to a <a class="el" href="structFSMC__NORSRAMInitTypeDef.html" title="FSMC NOR/SRAM Init structure definition. ">FSMC_NORSRAMInitTypeDef</a> structure which will be initialized. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00225">225</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00081">FSMC_NORSRAMTimingInitTypeDef::FSMC_AccessMode</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00054">FSMC_NORSRAMTimingInitTypeDef::FSMC_AddressHoldTime</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00049">FSMC_NORSRAMTimingInitTypeDef::FSMC_AddressSetupTime</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00108">FSMC_NORSRAMInitTypeDef::FSMC_AsynchronousWait</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00090">FSMC_NORSRAMInitTypeDef::FSMC_Bank</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00104">FSMC_NORSRAMInitTypeDef::FSMC_BurstAccessMode</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00064">FSMC_NORSRAMTimingInitTypeDef::FSMC_BusTurnAroundDuration</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00069">FSMC_NORSRAMTimingInitTypeDef::FSMC_CLKDivision</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00093">FSMC_NORSRAMInitTypeDef::FSMC_DataAddressMux</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00073">FSMC_NORSRAMTimingInitTypeDef::FSMC_DataLatency</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00059">FSMC_NORSRAMTimingInitTypeDef::FSMC_DataSetupTime</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00132">FSMC_NORSRAMInitTypeDef::FSMC_ExtendedMode</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00101">FSMC_NORSRAMInitTypeDef::FSMC_MemoryDataWidth</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00097">FSMC_NORSRAMInitTypeDef::FSMC_MemoryType</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00138">FSMC_NORSRAMInitTypeDef::FSMC_ReadWriteTimingStruct</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00128">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignal</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00120">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignalActive</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00112">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignalPolarity</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00116">FSMC_NORSRAMInitTypeDef::FSMC_WrapMode</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00135">FSMC_NORSRAMInitTypeDef::FSMC_WriteBurst</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00125">FSMC_NORSRAMInitTypeDef::FSMC_WriteOperation</a>, and <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00140">FSMC_NORSRAMInitTypeDef::FSMC_WriteTimingStruct</a>.</p>
<div class="fragment"><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;{  </div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="comment">/* Reset NOR/SRAM Init structure parameters values */</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a787e4c845195c81c7326893451a2fc6f">FSMC_Bank</a> = <a class="code" href="group__FSMC__NORSRAM__Bank.html#ga514a05828041fa1a13d464c9e4a0a4a9">FSMC_Bank1_NORSRAM1</a>;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a543a5c385820244e5f3b5a96b3b79f46">FSMC_DataAddressMux</a> = <a class="code" href="group__FSMC__Data__Address__Bus__Multiplexing.html#ga1dd4d12e63aaf29dbb8ae4b613f2aa15">FSMC_DataAddressMux_Enable</a>;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#ab40afbbbeb92dd80001c6dfbb1f26492">FSMC_MemoryType</a> = <a class="code" href="group__FSMC__Memory__Type.html#ga8a24e8da42e67dcf6fb2f43659aa49cf">FSMC_MemoryType_SRAM</a>;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#aa89fb8c812e5ef7800eef9574dcb972d">FSMC_MemoryDataWidth</a> = <a class="code" href="group__FSMC__Data__Width.html#ga5753e089830f19af70a724766e3c329f">FSMC_MemoryDataWidth_8b</a>;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a39ac3b708e861c1137a72ed0f7ede7ae">FSMC_BurstAccessMode</a> = <a class="code" href="group__FSMC__Burst__Access__Mode.html#ga26fc544945415e350563a9b00684850c">FSMC_BurstAccessMode_Disable</a>;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9178fc2849ddd6277a0dd2655c8b600c">FSMC_AsynchronousWait</a> = <a class="code" href="group__FSMC__AsynchronousWait.html#ga36c0dad6fe6c0e01632d3312c8f4c4cb">FSMC_AsynchronousWait_Disable</a>;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1b4af656a06371a567ccf494274c1261">FSMC_WaitSignalPolarity</a> = <a class="code" href="group__FSMC__Wait__Signal__Polarity.html#ga7dc72fdfc6225e5daa9b8efee8dff49f">FSMC_WaitSignalPolarity_Low</a>;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a62dd24d87fe026df5e35dc58a00988b4">FSMC_WrapMode</a> = <a class="code" href="group__FSMC__Wrap__Mode.html#ga6041f0d3055ea3811a5a19560092f266">FSMC_WrapMode_Disable</a>;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#aef0e381a5fbf637ad892903889a63583">FSMC_WaitSignalActive</a> = <a class="code" href="group__FSMC__Wait__Timing.html#ga62c6855a7cc65b20024085f09cdc65e8">FSMC_WaitSignalActive_BeforeWaitState</a>;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a3a876d65250ab693595b9b840ad63676">FSMC_WriteOperation</a> = <a class="code" href="group__FSMC__Write__Operation.html#ga2478beb6dd8861b34a16b8a57a795e56">FSMC_WriteOperation_Enable</a>;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#af7faa84a2f52410da02302eb2f48507a">FSMC_WaitSignal</a> = <a class="code" href="group__FSMC__Wait__Signal.html#gaf809e339f1cdc9d0a815fd98712e9ee3">FSMC_WaitSignal_Enable</a>;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a3726a70e62c3e7d5172296e88d36cfe4">FSMC_ExtendedMode</a> = <a class="code" href="group__FSMC__Extended__Mode.html#ga5a1f1acdc44328158f59012748980dd3">FSMC_ExtendedMode_Disable</a>;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9f46fdb3f72340b6584d34501c19dbd4">FSMC_WriteBurst</a> = <a class="code" href="group__FSMC__Write__Burst.html#ga65a49ecd05b3a128e8908c6a625adae7">FSMC_WriteBurst_Disable</a>;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a947aed7df4d7c0d0959e1af373780b44">FSMC_AddressSetupTime</a> = 0xF;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#ae220905040829fa65a833ddbae7fa119">FSMC_AddressHoldTime</a> = 0xF;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a8c62c50435a67ef4de2f27b539c4c851">FSMC_DataSetupTime</a> = 0xFF;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a015f5751cbb8c607102d8c735988c5c7">FSMC_BusTurnAroundDuration</a> = 0xF;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a4258c6027193e72763ab139cfd3af065">FSMC_CLKDivision</a> = 0xF;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a656a0608f822088c5a94c926447a5e06">FSMC_DataLatency</a> = 0xF;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a11e5eff4e9915ddeac992c283094ae37">FSMC_AccessMode</a> = <a class="code" href="group__FSMC__Access__Mode.html#gae0f299b51c12257311694c4a8f5c00c3">FSMC_AccessMode_A</a>; </div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a947aed7df4d7c0d0959e1af373780b44">FSMC_AddressSetupTime</a> = 0xF;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#ae220905040829fa65a833ddbae7fa119">FSMC_AddressHoldTime</a> = 0xF;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a8c62c50435a67ef4de2f27b539c4c851">FSMC_DataSetupTime</a> = 0xFF;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a015f5751cbb8c607102d8c735988c5c7">FSMC_BusTurnAroundDuration</a> = 0xF;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a4258c6027193e72763ab139cfd3af065">FSMC_CLKDivision</a> = 0xF;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a656a0608f822088c5a94c926447a5e06">FSMC_DataLatency</a> = 0xF;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a11e5eff4e9915ddeac992c283094ae37">FSMC_AccessMode</a> = <a class="code" href="group__FSMC__Access__Mode.html#gae0f299b51c12257311694c4a8f5c00c3">FSMC_AccessMode_A</a>;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;}</div><div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_aef0e381a5fbf637ad892903889a63583"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#aef0e381a5fbf637ad892903889a63583">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignalActive</a></div><div class="ttdeci">uint32_t FSMC_WaitSignalActive</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00120">stm32f4xx_fsmc.h:120</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a9178fc2849ddd6277a0dd2655c8b600c"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a9178fc2849ddd6277a0dd2655c8b600c">FSMC_NORSRAMInitTypeDef::FSMC_AsynchronousWait</a></div><div class="ttdeci">uint32_t FSMC_AsynchronousWait</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00108">stm32f4xx_fsmc.h:108</a></div></div>
<div class="ttc" id="group__FSMC__Wrap__Mode_html_ga6041f0d3055ea3811a5a19560092f266"><div class="ttname"><a href="group__FSMC__Wrap__Mode.html#ga6041f0d3055ea3811a5a19560092f266">FSMC_WrapMode_Disable</a></div><div class="ttdeci">#define FSMC_WrapMode_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00361">stm32f4xx_fsmc.h:361</a></div></div>
<div class="ttc" id="group__FSMC__Data__Address__Bus__Multiplexing_html_ga1dd4d12e63aaf29dbb8ae4b613f2aa15"><div class="ttname"><a href="group__FSMC__Data__Address__Bus__Multiplexing.html#ga1dd4d12e63aaf29dbb8ae4b613f2aa15">FSMC_DataAddressMux_Enable</a></div><div class="ttdeci">#define FSMC_DataAddressMux_Enable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00291">stm32f4xx_fsmc.h:291</a></div></div>
<div class="ttc" id="group__FSMC__AsynchronousWait_html_ga36c0dad6fe6c0e01632d3312c8f4c4cb"><div class="ttname"><a href="group__FSMC__AsynchronousWait.html#ga36c0dad6fe6c0e01632d3312c8f4c4cb">FSMC_AsynchronousWait_Disable</a></div><div class="ttdeci">#define FSMC_AsynchronousWait_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00339">stm32f4xx_fsmc.h:339</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a3726a70e62c3e7d5172296e88d36cfe4"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a3726a70e62c3e7d5172296e88d36cfe4">FSMC_NORSRAMInitTypeDef::FSMC_ExtendedMode</a></div><div class="ttdeci">uint32_t FSMC_ExtendedMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00132">stm32f4xx_fsmc.h:132</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a3a876d65250ab693595b9b840ad63676"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a3a876d65250ab693595b9b840ad63676">FSMC_NORSRAMInitTypeDef::FSMC_WriteOperation</a></div><div class="ttdeci">uint32_t FSMC_WriteOperation</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00125">stm32f4xx_fsmc.h:125</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a1fbd19341b882de69c3026234eff037a"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_NORSRAMInitTypeDef::FSMC_WriteTimingStruct</a></div><div class="ttdeci">FSMC_NORSRAMTimingInitTypeDef * FSMC_WriteTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00140">stm32f4xx_fsmc.h:140</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMTimingInitTypeDef_html_a8c62c50435a67ef4de2f27b539c4c851"><div class="ttname"><a href="structFSMC__NORSRAMTimingInitTypeDef.html#a8c62c50435a67ef4de2f27b539c4c851">FSMC_NORSRAMTimingInitTypeDef::FSMC_DataSetupTime</a></div><div class="ttdeci">uint32_t FSMC_DataSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00059">stm32f4xx_fsmc.h:59</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a9d18e112e4c644279e211c4a92dcd9a3"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_NORSRAMInitTypeDef::FSMC_ReadWriteTimingStruct</a></div><div class="ttdeci">FSMC_NORSRAMTimingInitTypeDef * FSMC_ReadWriteTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00138">stm32f4xx_fsmc.h:138</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a9f46fdb3f72340b6584d34501c19dbd4"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a9f46fdb3f72340b6584d34501c19dbd4">FSMC_NORSRAMInitTypeDef::FSMC_WriteBurst</a></div><div class="ttdeci">uint32_t FSMC_WriteBurst</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00135">stm32f4xx_fsmc.h:135</a></div></div>
<div class="ttc" id="group__FSMC__NORSRAM__Bank_html_ga514a05828041fa1a13d464c9e4a0a4a9"><div class="ttname"><a href="group__FSMC__NORSRAM__Bank.html#ga514a05828041fa1a13d464c9e4a0a4a9">FSMC_Bank1_NORSRAM1</a></div><div class="ttdeci">#define FSMC_Bank1_NORSRAM1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00241">stm32f4xx_fsmc.h:241</a></div></div>
<div class="ttc" id="group__FSMC__Extended__Mode_html_ga5a1f1acdc44328158f59012748980dd3"><div class="ttname"><a href="group__FSMC__Extended__Mode.html#ga5a1f1acdc44328158f59012748980dd3">FSMC_ExtendedMode_Disable</a></div><div class="ttdeci">#define FSMC_ExtendedMode_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00405">stm32f4xx_fsmc.h:405</a></div></div>
<div class="ttc" id="group__FSMC__Wait__Signal__Polarity_html_ga7dc72fdfc6225e5daa9b8efee8dff49f"><div class="ttname"><a href="group__FSMC__Wait__Signal__Polarity.html#ga7dc72fdfc6225e5daa9b8efee8dff49f">FSMC_WaitSignalPolarity_Low</a></div><div class="ttdeci">#define FSMC_WaitSignalPolarity_Low</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00350">stm32f4xx_fsmc.h:350</a></div></div>
<div class="ttc" id="group__FSMC__Write__Operation_html_ga2478beb6dd8861b34a16b8a57a795e56"><div class="ttname"><a href="group__FSMC__Write__Operation.html#ga2478beb6dd8861b34a16b8a57a795e56">FSMC_WriteOperation_Enable</a></div><div class="ttdeci">#define FSMC_WriteOperation_Enable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00384">stm32f4xx_fsmc.h:384</a></div></div>
<div class="ttc" id="group__FSMC__Memory__Type_html_ga8a24e8da42e67dcf6fb2f43659aa49cf"><div class="ttname"><a href="group__FSMC__Memory__Type.html#ga8a24e8da42e67dcf6fb2f43659aa49cf">FSMC_MemoryType_SRAM</a></div><div class="ttdeci">#define FSMC_MemoryType_SRAM</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00302">stm32f4xx_fsmc.h:302</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_aa89fb8c812e5ef7800eef9574dcb972d"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#aa89fb8c812e5ef7800eef9574dcb972d">FSMC_NORSRAMInitTypeDef::FSMC_MemoryDataWidth</a></div><div class="ttdeci">uint32_t FSMC_MemoryDataWidth</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00101">stm32f4xx_fsmc.h:101</a></div></div>
<div class="ttc" id="group__FSMC__Wait__Timing_html_ga62c6855a7cc65b20024085f09cdc65e8"><div class="ttname"><a href="group__FSMC__Wait__Timing.html#ga62c6855a7cc65b20024085f09cdc65e8">FSMC_WaitSignalActive_BeforeWaitState</a></div><div class="ttdeci">#define FSMC_WaitSignalActive_BeforeWaitState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00372">stm32f4xx_fsmc.h:372</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMTimingInitTypeDef_html_a656a0608f822088c5a94c926447a5e06"><div class="ttname"><a href="structFSMC__NORSRAMTimingInitTypeDef.html#a656a0608f822088c5a94c926447a5e06">FSMC_NORSRAMTimingInitTypeDef::FSMC_DataLatency</a></div><div class="ttdeci">uint32_t FSMC_DataLatency</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00073">stm32f4xx_fsmc.h:73</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMTimingInitTypeDef_html_a11e5eff4e9915ddeac992c283094ae37"><div class="ttname"><a href="structFSMC__NORSRAMTimingInitTypeDef.html#a11e5eff4e9915ddeac992c283094ae37">FSMC_NORSRAMTimingInitTypeDef::FSMC_AccessMode</a></div><div class="ttdeci">uint32_t FSMC_AccessMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00081">stm32f4xx_fsmc.h:81</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a1b4af656a06371a567ccf494274c1261"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a1b4af656a06371a567ccf494274c1261">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignalPolarity</a></div><div class="ttdeci">uint32_t FSMC_WaitSignalPolarity</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00112">stm32f4xx_fsmc.h:112</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMTimingInitTypeDef_html_ae220905040829fa65a833ddbae7fa119"><div class="ttname"><a href="structFSMC__NORSRAMTimingInitTypeDef.html#ae220905040829fa65a833ddbae7fa119">FSMC_NORSRAMTimingInitTypeDef::FSMC_AddressHoldTime</a></div><div class="ttdeci">uint32_t FSMC_AddressHoldTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00054">stm32f4xx_fsmc.h:54</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a39ac3b708e861c1137a72ed0f7ede7ae"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a39ac3b708e861c1137a72ed0f7ede7ae">FSMC_NORSRAMInitTypeDef::FSMC_BurstAccessMode</a></div><div class="ttdeci">uint32_t FSMC_BurstAccessMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00104">stm32f4xx_fsmc.h:104</a></div></div>
<div class="ttc" id="group__FSMC__Write__Burst_html_ga65a49ecd05b3a128e8908c6a625adae7"><div class="ttname"><a href="group__FSMC__Write__Burst.html#ga65a49ecd05b3a128e8908c6a625adae7">FSMC_WriteBurst_Disable</a></div><div class="ttdeci">#define FSMC_WriteBurst_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00418">stm32f4xx_fsmc.h:418</a></div></div>
<div class="ttc" id="group__FSMC__Access__Mode_html_gae0f299b51c12257311694c4a8f5c00c3"><div class="ttname"><a href="group__FSMC__Access__Mode.html#gae0f299b51c12257311694c4a8f5c00c3">FSMC_AccessMode_A</a></div><div class="ttdeci">#define FSMC_AccessMode_A</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00477">stm32f4xx_fsmc.h:477</a></div></div>
<div class="ttc" id="group__FSMC__Wait__Signal_html_gaf809e339f1cdc9d0a815fd98712e9ee3"><div class="ttname"><a href="group__FSMC__Wait__Signal.html#gaf809e339f1cdc9d0a815fd98712e9ee3">FSMC_WaitSignal_Enable</a></div><div class="ttdeci">#define FSMC_WaitSignal_Enable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00395">stm32f4xx_fsmc.h:395</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a543a5c385820244e5f3b5a96b3b79f46"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a543a5c385820244e5f3b5a96b3b79f46">FSMC_NORSRAMInitTypeDef::FSMC_DataAddressMux</a></div><div class="ttdeci">uint32_t FSMC_DataAddressMux</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00093">stm32f4xx_fsmc.h:93</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMTimingInitTypeDef_html_a947aed7df4d7c0d0959e1af373780b44"><div class="ttname"><a href="structFSMC__NORSRAMTimingInitTypeDef.html#a947aed7df4d7c0d0959e1af373780b44">FSMC_NORSRAMTimingInitTypeDef::FSMC_AddressSetupTime</a></div><div class="ttdeci">uint32_t FSMC_AddressSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00049">stm32f4xx_fsmc.h:49</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a787e4c845195c81c7326893451a2fc6f"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a787e4c845195c81c7326893451a2fc6f">FSMC_NORSRAMInitTypeDef::FSMC_Bank</a></div><div class="ttdeci">uint32_t FSMC_Bank</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00090">stm32f4xx_fsmc.h:90</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMTimingInitTypeDef_html_a4258c6027193e72763ab139cfd3af065"><div class="ttname"><a href="structFSMC__NORSRAMTimingInitTypeDef.html#a4258c6027193e72763ab139cfd3af065">FSMC_NORSRAMTimingInitTypeDef::FSMC_CLKDivision</a></div><div class="ttdeci">uint32_t FSMC_CLKDivision</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00069">stm32f4xx_fsmc.h:69</a></div></div>
<div class="ttc" id="group__FSMC__Burst__Access__Mode_html_ga26fc544945415e350563a9b00684850c"><div class="ttname"><a href="group__FSMC__Burst__Access__Mode.html#ga26fc544945415e350563a9b00684850c">FSMC_BurstAccessMode_Disable</a></div><div class="ttdeci">#define FSMC_BurstAccessMode_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00328">stm32f4xx_fsmc.h:328</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a62dd24d87fe026df5e35dc58a00988b4"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a62dd24d87fe026df5e35dc58a00988b4">FSMC_NORSRAMInitTypeDef::FSMC_WrapMode</a></div><div class="ttdeci">uint32_t FSMC_WrapMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00116">stm32f4xx_fsmc.h:116</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_af7faa84a2f52410da02302eb2f48507a"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#af7faa84a2f52410da02302eb2f48507a">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignal</a></div><div class="ttdeci">uint32_t FSMC_WaitSignal</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00128">stm32f4xx_fsmc.h:128</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMTimingInitTypeDef_html_a015f5751cbb8c607102d8c735988c5c7"><div class="ttname"><a href="structFSMC__NORSRAMTimingInitTypeDef.html#a015f5751cbb8c607102d8c735988c5c7">FSMC_NORSRAMTimingInitTypeDef::FSMC_BusTurnAroundDuration</a></div><div class="ttdeci">uint32_t FSMC_BusTurnAroundDuration</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00064">stm32f4xx_fsmc.h:64</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_ab40afbbbeb92dd80001c6dfbb1f26492"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#ab40afbbbeb92dd80001c6dfbb1f26492">FSMC_NORSRAMInitTypeDef::FSMC_MemoryType</a></div><div class="ttdeci">uint32_t FSMC_MemoryType</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00097">stm32f4xx_fsmc.h:97</a></div></div>
<div class="ttc" id="group__FSMC__Data__Width_html_ga5753e089830f19af70a724766e3c329f"><div class="ttname"><a href="group__FSMC__Data__Width.html#ga5753e089830f19af70a724766e3c329f">FSMC_MemoryDataWidth_8b</a></div><div class="ttdeci">#define FSMC_MemoryDataWidth_8b</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00316">stm32f4xx_fsmc.h:316</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga2d410151ceb3428c6a1bf374a0472cde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d410151ceb3428c6a1bf374a0472cde">&#9670;&nbsp;</a></span>FSMC_PCCARDCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_PCCARDCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the PCCARD Memory Bank. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">NewState</td><td>new state of the PCCARD Memory Bank. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00702">702</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx_8h_source.html#l00289">DISABLE</a>.</p>
<div class="fragment"><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;{</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__Exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;  </div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;  {</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;    <span class="comment">/* Enable the PCCARD Bank by setting the PBKEN bit in the PCR4 register */</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;PCR4 |= <a class="code" href="group__FSMC.html#ga99ff48346c662edaacb98c754dbe8ce1">PCR_PBKEN_SET</a>;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;  }</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;  {</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    <span class="comment">/* Disable the PCCARD Bank by clearing the PBKEN bit in the PCR4 register */</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;PCR4 &amp;= <a class="code" href="group__FSMC.html#ga3c5233208c7403c4ab1751912519fb2b">PCR_PBKEN_RESET</a>;</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;  }</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;}</div><div class="ttc" id="group__Peripheral__declaration_html_ga5aa00e4ac522693c6a21bc23ef5a96df"><div class="ttname"><a href="group__Peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a></div><div class="ttdeci">#define FSMC_Bank4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01222">stm32f4xx.h:1222</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Exported__types_html_gaffaf7c3f537d7a3370b1bbdda67a2bf6"><div class="ttname"><a href="group__Exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a></div><div class="ttdeci">#define IS_FUNCTIONAL_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00290">stm32f4xx.h:290</a></div></div>
<div class="ttc" id="group__Exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d"><div class="ttname"><a href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00289">stm32f4xx.h:289</a></div></div>
<div class="ttc" id="group__FSMC_html_ga3c5233208c7403c4ab1751912519fb2b"><div class="ttname"><a href="group__FSMC.html#ga3c5233208c7403c4ab1751912519fb2b">PCR_PBKEN_RESET</a></div><div class="ttdeci">#define PCR_PBKEN_RESET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00053">stm32f4xx_fsmc.c:53</a></div></div>
<div class="ttc" id="group__FSMC_html_ga99ff48346c662edaacb98c754dbe8ce1"><div class="ttname"><a href="group__FSMC.html#ga99ff48346c662edaacb98c754dbe8ce1">PCR_PBKEN_SET</a></div><div class="ttdeci">#define PCR_PBKEN_SET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00052">stm32f4xx_fsmc.c:52</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga2f53ccf3a4f3c80a5a56fb47ccd47ccd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f53ccf3a4f3c80a5a56fb47ccd47ccd">&#9670;&nbsp;</a></span>FSMC_PCCARDDeInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_PCCARDDeInit </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Deinitializes the FSMC PCCARD Bank registers to their default reset values. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00607">607</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;{</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  <span class="comment">/* Set the FSMC_Bank4 registers to their reset values */</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;PCR4 = 0x00000018; </div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;SR4 = 0x00000000; </div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;PMEM4 = 0xFCFCFCFC;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;PATT4 = 0xFCFCFCFC;</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;PIO4 = 0xFCFCFCFC;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;}</div><div class="ttc" id="group__Peripheral__declaration_html_ga5aa00e4ac522693c6a21bc23ef5a96df"><div class="ttname"><a href="group__Peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a></div><div class="ttdeci">#define FSMC_Bank4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01222">stm32f4xx.h:1222</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gacee1351363e7700a296faa1734a910aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacee1351363e7700a296faa1734a910aa">&#9670;&nbsp;</a></span>FSMC_PCCARDInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_PCCARDInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structFSMC__PCCARDInitTypeDef.html">FSMC_PCCARDInitTypeDef</a> *&#160;</td>
          <td class="paramname"><em>FSMC_PCCARDInitStruct</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the FSMC PCCARD Bank according to the specified parameters in the FSMC_PCCARDInitStruct. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_PCCARDInitStruct</td><td>: pointer to a <a class="el" href="structFSMC__PCCARDInitTypeDef.html" title="FSMC PCCARD Init structure definition. ">FSMC_PCCARDInitTypeDef</a> structure that contains the configuration information for the FSMC PCCARD Bank. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00624">624</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;{</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Wait__feature.html#ga07c2585b517df2c7afbe3ba16c22f236">IS_FSMC_WAIT_FEATURE</a>(FSMC_PCCARDInitStruct-&gt;<a class="code" href="structFSMC__PCCARDInitTypeDef.html#a9ecc2cc3ec6462a8a86e545c9b8ff3cf">FSMC_Waitfeature</a>));</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__TCLR__Setup__Time.html#ga324848d0d9c0d2aad7ab70873b4a15e9">IS_FSMC_TCLR_TIME</a>(FSMC_PCCARDInitStruct-&gt;<a class="code" href="structFSMC__PCCARDInitTypeDef.html#ab9fd4e9d4db1fc098d5f4ccffb80bf61">FSMC_TCLRSetupTime</a>));</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__TAR__Setup__Time.html#ga5b9e0f64c44ab68afca90cd28dedd8e3">IS_FSMC_TAR_TIME</a>(FSMC_PCCARDInitStruct-&gt;<a class="code" href="structFSMC__PCCARDInitTypeDef.html#ab1fc3b07b6286b4974690191231f2773">FSMC_TARSetupTime</a>));</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160; </div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Setup__Time.html#ga4f2fbb8f6ec492cc241a49c468e0d98d">IS_FSMC_SETUP_TIME</a>(FSMC_PCCARDInitStruct-&gt;<a class="code" href="structFSMC__PCCARDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a3b0b076d6c5cae5a023aba6d74ffb1b7">FSMC_SetupTime</a>));</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Wait__Setup__Time.html#ga5c0efc48afb916ceff32868940f81613">IS_FSMC_WAIT_TIME</a>(FSMC_PCCARDInitStruct-&gt;<a class="code" href="structFSMC__PCCARDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#abf4f8b523317ce9a2e079c2b5ac1d857">FSMC_WaitSetupTime</a>));</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Hold__Setup__Time.html#gab2abc8eb967495f2a2bafec8162d6385">IS_FSMC_HOLD_TIME</a>(FSMC_PCCARDInitStruct-&gt;<a class="code" href="structFSMC__PCCARDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a9830626a2ab6b45fa384adbc5c55eb69">FSMC_HoldSetupTime</a>));</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__HiZ__Setup__Time.html#gaeb6295e8cc1a524f060c5e780f868033">IS_FSMC_HIZ_TIME</a>(FSMC_PCCARDInitStruct-&gt;<a class="code" href="structFSMC__PCCARDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#ae39ab3cbe94c85c5614018cd0fc40094">FSMC_HiZSetupTime</a>));</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;  </div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Setup__Time.html#ga4f2fbb8f6ec492cc241a49c468e0d98d">IS_FSMC_SETUP_TIME</a>(FSMC_PCCARDInitStruct-&gt;<a class="code" href="structFSMC__PCCARDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a3b0b076d6c5cae5a023aba6d74ffb1b7">FSMC_SetupTime</a>));</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Wait__Setup__Time.html#ga5c0efc48afb916ceff32868940f81613">IS_FSMC_WAIT_TIME</a>(FSMC_PCCARDInitStruct-&gt;<a class="code" href="structFSMC__PCCARDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#abf4f8b523317ce9a2e079c2b5ac1d857">FSMC_WaitSetupTime</a>));</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Hold__Setup__Time.html#gab2abc8eb967495f2a2bafec8162d6385">IS_FSMC_HOLD_TIME</a>(FSMC_PCCARDInitStruct-&gt;<a class="code" href="structFSMC__PCCARDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a9830626a2ab6b45fa384adbc5c55eb69">FSMC_HoldSetupTime</a>));</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__HiZ__Setup__Time.html#gaeb6295e8cc1a524f060c5e780f868033">IS_FSMC_HIZ_TIME</a>(FSMC_PCCARDInitStruct-&gt;<a class="code" href="structFSMC__PCCARDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#ae39ab3cbe94c85c5614018cd0fc40094">FSMC_HiZSetupTime</a>));</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Setup__Time.html#ga4f2fbb8f6ec492cc241a49c468e0d98d">IS_FSMC_SETUP_TIME</a>(FSMC_PCCARDInitStruct-&gt;<a class="code" href="structFSMC__PCCARDInitTypeDef.html#ad3bf6a882f03e3406149d94585dce78e">FSMC_IOSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a3b0b076d6c5cae5a023aba6d74ffb1b7">FSMC_SetupTime</a>));</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Wait__Setup__Time.html#ga5c0efc48afb916ceff32868940f81613">IS_FSMC_WAIT_TIME</a>(FSMC_PCCARDInitStruct-&gt;<a class="code" href="structFSMC__PCCARDInitTypeDef.html#ad3bf6a882f03e3406149d94585dce78e">FSMC_IOSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#abf4f8b523317ce9a2e079c2b5ac1d857">FSMC_WaitSetupTime</a>));</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Hold__Setup__Time.html#gab2abc8eb967495f2a2bafec8162d6385">IS_FSMC_HOLD_TIME</a>(FSMC_PCCARDInitStruct-&gt;<a class="code" href="structFSMC__PCCARDInitTypeDef.html#ad3bf6a882f03e3406149d94585dce78e">FSMC_IOSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a9830626a2ab6b45fa384adbc5c55eb69">FSMC_HoldSetupTime</a>));</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__HiZ__Setup__Time.html#gaeb6295e8cc1a524f060c5e780f868033">IS_FSMC_HIZ_TIME</a>(FSMC_PCCARDInitStruct-&gt;<a class="code" href="structFSMC__PCCARDInitTypeDef.html#ad3bf6a882f03e3406149d94585dce78e">FSMC_IOSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#ae39ab3cbe94c85c5614018cd0fc40094">FSMC_HiZSetupTime</a>));</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;  </div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;  <span class="comment">/* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;PCR4 = (uint32_t)FSMC_PCCARDInitStruct-&gt;<a class="code" href="structFSMC__PCCARDInitTypeDef.html#a9ecc2cc3ec6462a8a86e545c9b8ff3cf">FSMC_Waitfeature</a> |</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;                     <a class="code" href="group__FSMC__Data__Width.html#ga65d85c3072e6790ae760ca2248e46df6">FSMC_MemoryDataWidth_16b</a> |  </div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;                     (FSMC_PCCARDInitStruct-&gt;<a class="code" href="structFSMC__PCCARDInitTypeDef.html#ab9fd4e9d4db1fc098d5f4ccffb80bf61">FSMC_TCLRSetupTime</a> &lt;&lt; 9) |</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;                     (FSMC_PCCARDInitStruct-&gt;<a class="code" href="structFSMC__PCCARDInitTypeDef.html#ab1fc3b07b6286b4974690191231f2773">FSMC_TARSetupTime</a> &lt;&lt; 13);</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;            </div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  <span class="comment">/* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;PMEM4 = (uint32_t)FSMC_PCCARDInitStruct-&gt;<a class="code" href="structFSMC__PCCARDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a3b0b076d6c5cae5a023aba6d74ffb1b7">FSMC_SetupTime</a> |</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;                      (FSMC_PCCARDInitStruct-&gt;<a class="code" href="structFSMC__PCCARDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#abf4f8b523317ce9a2e079c2b5ac1d857">FSMC_WaitSetupTime</a> &lt;&lt; 8) |</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;                      (FSMC_PCCARDInitStruct-&gt;<a class="code" href="structFSMC__PCCARDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a9830626a2ab6b45fa384adbc5c55eb69">FSMC_HoldSetupTime</a> &lt;&lt; 16)|</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;                      (FSMC_PCCARDInitStruct-&gt;<a class="code" href="structFSMC__PCCARDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#ae39ab3cbe94c85c5614018cd0fc40094">FSMC_HiZSetupTime</a> &lt;&lt; 24); </div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;            </div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;  <span class="comment">/* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;PATT4 = (uint32_t)FSMC_PCCARDInitStruct-&gt;<a class="code" href="structFSMC__PCCARDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a3b0b076d6c5cae5a023aba6d74ffb1b7">FSMC_SetupTime</a> |</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;                      (FSMC_PCCARDInitStruct-&gt;<a class="code" href="structFSMC__PCCARDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#abf4f8b523317ce9a2e079c2b5ac1d857">FSMC_WaitSetupTime</a> &lt;&lt; 8) |</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;                      (FSMC_PCCARDInitStruct-&gt;<a class="code" href="structFSMC__PCCARDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a9830626a2ab6b45fa384adbc5c55eb69">FSMC_HoldSetupTime</a> &lt;&lt; 16)|</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;                      (FSMC_PCCARDInitStruct-&gt;<a class="code" href="structFSMC__PCCARDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#ae39ab3cbe94c85c5614018cd0fc40094">FSMC_HiZSetupTime</a> &lt;&lt; 24);    </div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;            </div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;  <span class="comment">/* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;PIO4 = (uint32_t)FSMC_PCCARDInitStruct-&gt;<a class="code" href="structFSMC__PCCARDInitTypeDef.html#ad3bf6a882f03e3406149d94585dce78e">FSMC_IOSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a3b0b076d6c5cae5a023aba6d74ffb1b7">FSMC_SetupTime</a> |</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;                     (FSMC_PCCARDInitStruct-&gt;<a class="code" href="structFSMC__PCCARDInitTypeDef.html#ad3bf6a882f03e3406149d94585dce78e">FSMC_IOSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#abf4f8b523317ce9a2e079c2b5ac1d857">FSMC_WaitSetupTime</a> &lt;&lt; 8) |</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;                     (FSMC_PCCARDInitStruct-&gt;<a class="code" href="structFSMC__PCCARDInitTypeDef.html#ad3bf6a882f03e3406149d94585dce78e">FSMC_IOSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a9830626a2ab6b45fa384adbc5c55eb69">FSMC_HoldSetupTime</a> &lt;&lt; 16)|</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;                     (FSMC_PCCARDInitStruct-&gt;<a class="code" href="structFSMC__PCCARDInitTypeDef.html#ad3bf6a882f03e3406149d94585dce78e">FSMC_IOSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#ae39ab3cbe94c85c5614018cd0fc40094">FSMC_HiZSetupTime</a> &lt;&lt; 24);             </div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;}</div><div class="ttc" id="structFSMC__NAND__PCCARDTimingInitTypeDef_html_a9830626a2ab6b45fa384adbc5c55eb69"><div class="ttname"><a href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a9830626a2ab6b45fa384adbc5c55eb69">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HoldSetupTime</a></div><div class="ttdeci">uint32_t FSMC_HoldSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00160">stm32f4xx_fsmc.h:160</a></div></div>
<div class="ttc" id="group__FSMC__Wait__Setup__Time_html_ga5c0efc48afb916ceff32868940f81613"><div class="ttname"><a href="group__FSMC__Wait__Setup__Time.html#ga5c0efc48afb916ceff32868940f81613">IS_FSMC_WAIT_TIME</a></div><div class="ttdeci">#define IS_FSMC_WAIT_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00566">stm32f4xx_fsmc.h:566</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga5aa00e4ac522693c6a21bc23ef5a96df"><div class="ttname"><a href="group__Peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a></div><div class="ttdeci">#define FSMC_Bank4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01222">stm32f4xx.h:1222</a></div></div>
<div class="ttc" id="structFSMC__NAND__PCCARDTimingInitTypeDef_html_abf4f8b523317ce9a2e079c2b5ac1d857"><div class="ttname"><a href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#abf4f8b523317ce9a2e079c2b5ac1d857">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_WaitSetupTime</a></div><div class="ttdeci">uint32_t FSMC_WaitSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00154">stm32f4xx_fsmc.h:154</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__FSMC__Hold__Setup__Time_html_gab2abc8eb967495f2a2bafec8162d6385"><div class="ttname"><a href="group__FSMC__Hold__Setup__Time.html#gab2abc8eb967495f2a2bafec8162d6385">IS_FSMC_HOLD_TIME</a></div><div class="ttdeci">#define IS_FSMC_HOLD_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00574">stm32f4xx_fsmc.h:574</a></div></div>
<div class="ttc" id="structFSMC__NAND__PCCARDTimingInitTypeDef_html_ae39ab3cbe94c85c5614018cd0fc40094"><div class="ttname"><a href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#ae39ab3cbe94c85c5614018cd0fc40094">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HiZSetupTime</a></div><div class="ttdeci">uint32_t FSMC_HiZSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00167">stm32f4xx_fsmc.h:167</a></div></div>
<div class="ttc" id="group__FSMC__TCLR__Setup__Time_html_ga324848d0d9c0d2aad7ab70873b4a15e9"><div class="ttname"><a href="group__FSMC__TCLR__Setup__Time.html#ga324848d0d9c0d2aad7ab70873b4a15e9">IS_FSMC_TCLR_TIME</a></div><div class="ttdeci">#define IS_FSMC_TCLR_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00542">stm32f4xx_fsmc.h:542</a></div></div>
<div class="ttc" id="group__FSMC__HiZ__Setup__Time_html_gaeb6295e8cc1a524f060c5e780f868033"><div class="ttname"><a href="group__FSMC__HiZ__Setup__Time.html#gaeb6295e8cc1a524f060c5e780f868033">IS_FSMC_HIZ_TIME</a></div><div class="ttdeci">#define IS_FSMC_HIZ_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00582">stm32f4xx_fsmc.h:582</a></div></div>
<div class="ttc" id="structFSMC__PCCARDInitTypeDef_html_ab9fd4e9d4db1fc098d5f4ccffb80bf61"><div class="ttname"><a href="structFSMC__PCCARDInitTypeDef.html#ab9fd4e9d4db1fc098d5f4ccffb80bf61">FSMC_PCCARDInitTypeDef::FSMC_TCLRSetupTime</a></div><div class="ttdeci">uint32_t FSMC_TCLRSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00216">stm32f4xx_fsmc.h:216</a></div></div>
<div class="ttc" id="group__FSMC__Wait__feature_html_ga07c2585b517df2c7afbe3ba16c22f236"><div class="ttname"><a href="group__FSMC__Wait__feature.html#ga07c2585b517df2c7afbe3ba16c22f236">IS_FSMC_WAIT_FEATURE</a></div><div class="ttdeci">#define IS_FSMC_WAIT_FEATURE(FEATURE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00502">stm32f4xx_fsmc.h:502</a></div></div>
<div class="ttc" id="structFSMC__PCCARDInitTypeDef_html_a9ecc2cc3ec6462a8a86e545c9b8ff3cf"><div class="ttname"><a href="structFSMC__PCCARDInitTypeDef.html#a9ecc2cc3ec6462a8a86e545c9b8ff3cf">FSMC_PCCARDInitTypeDef::FSMC_Waitfeature</a></div><div class="ttdeci">uint32_t FSMC_Waitfeature</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00213">stm32f4xx_fsmc.h:213</a></div></div>
<div class="ttc" id="structFSMC__PCCARDInitTypeDef_html_ab1fc3b07b6286b4974690191231f2773"><div class="ttname"><a href="structFSMC__PCCARDInitTypeDef.html#ab1fc3b07b6286b4974690191231f2773">FSMC_PCCARDInitTypeDef::FSMC_TARSetupTime</a></div><div class="ttdeci">uint32_t FSMC_TARSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00220">stm32f4xx_fsmc.h:220</a></div></div>
<div class="ttc" id="group__FSMC__Data__Width_html_ga65d85c3072e6790ae760ca2248e46df6"><div class="ttname"><a href="group__FSMC__Data__Width.html#ga65d85c3072e6790ae760ca2248e46df6">FSMC_MemoryDataWidth_16b</a></div><div class="ttdeci">#define FSMC_MemoryDataWidth_16b</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00317">stm32f4xx_fsmc.h:317</a></div></div>
<div class="ttc" id="group__FSMC__TAR__Setup__Time_html_ga5b9e0f64c44ab68afca90cd28dedd8e3"><div class="ttname"><a href="group__FSMC__TAR__Setup__Time.html#ga5b9e0f64c44ab68afca90cd28dedd8e3">IS_FSMC_TAR_TIME</a></div><div class="ttdeci">#define IS_FSMC_TAR_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00550">stm32f4xx_fsmc.h:550</a></div></div>
<div class="ttc" id="structFSMC__PCCARDInitTypeDef_html_ad3bf6a882f03e3406149d94585dce78e"><div class="ttname"><a href="structFSMC__PCCARDInitTypeDef.html#ad3bf6a882f03e3406149d94585dce78e">FSMC_PCCARDInitTypeDef::FSMC_IOSpaceTimingStruct</a></div><div class="ttdeci">FSMC_NAND_PCCARDTimingInitTypeDef * FSMC_IOSpaceTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00229">stm32f4xx_fsmc.h:229</a></div></div>
<div class="ttc" id="structFSMC__PCCARDInitTypeDef_html_aec43dfa3b0c0ef09b02ac1b27cac92c7"><div class="ttname"><a href="structFSMC__PCCARDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">FSMC_PCCARDInitTypeDef::FSMC_CommonSpaceTimingStruct</a></div><div class="ttdeci">FSMC_NAND_PCCARDTimingInitTypeDef * FSMC_CommonSpaceTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00225">stm32f4xx_fsmc.h:225</a></div></div>
<div class="ttc" id="structFSMC__NAND__PCCARDTimingInitTypeDef_html_a3b0b076d6c5cae5a023aba6d74ffb1b7"><div class="ttname"><a href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a3b0b076d6c5cae5a023aba6d74ffb1b7">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_SetupTime</a></div><div class="ttdeci">uint32_t FSMC_SetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00148">stm32f4xx_fsmc.h:148</a></div></div>
<div class="ttc" id="group__FSMC__Setup__Time_html_ga4f2fbb8f6ec492cc241a49c468e0d98d"><div class="ttname"><a href="group__FSMC__Setup__Time.html#ga4f2fbb8f6ec492cc241a49c468e0d98d">IS_FSMC_SETUP_TIME</a></div><div class="ttdeci">#define IS_FSMC_SETUP_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00558">stm32f4xx_fsmc.h:558</a></div></div>
<div class="ttc" id="structFSMC__PCCARDInitTypeDef_html_a96d5a1d02a42f194b9d5ebaae46dd3d7"><div class="ttname"><a href="structFSMC__PCCARDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">FSMC_PCCARDInitTypeDef::FSMC_AttributeSpaceTimingStruct</a></div><div class="ttdeci">FSMC_NAND_PCCARDTimingInitTypeDef * FSMC_AttributeSpaceTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00227">stm32f4xx_fsmc.h:227</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga7a64ba0e0545b3f1913c9d1d28c05e62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a64ba0e0545b3f1913c9d1d28c05e62">&#9670;&nbsp;</a></span>FSMC_PCCARDStructInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_PCCARDStructInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structFSMC__PCCARDInitTypeDef.html">FSMC_PCCARDInitTypeDef</a> *&#160;</td>
          <td class="paramname"><em>FSMC_PCCARDInitStruct</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fills each FSMC_PCCARDInitStruct member with its default value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_PCCARDInitStruct</td><td>pointer to a <a class="el" href="structFSMC__PCCARDInitTypeDef.html" title="FSMC PCCARD Init structure definition. ">FSMC_PCCARDInitTypeDef</a> structure which will be initialized. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00676">676</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00227">FSMC_PCCARDInitTypeDef::FSMC_AttributeSpaceTimingStruct</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00225">FSMC_PCCARDInitTypeDef::FSMC_CommonSpaceTimingStruct</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00167">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HiZSetupTime</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00160">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HoldSetupTime</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00229">FSMC_PCCARDInitTypeDef::FSMC_IOSpaceTimingStruct</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00148">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_SetupTime</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00220">FSMC_PCCARDInitTypeDef::FSMC_TARSetupTime</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00216">FSMC_PCCARDInitTypeDef::FSMC_TCLRSetupTime</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00213">FSMC_PCCARDInitTypeDef::FSMC_Waitfeature</a>, and <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00154">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_WaitSetupTime</a>.</p>
<div class="fragment"><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;{</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;  <span class="comment">/* Reset PCCARD Init structure parameters values */</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  FSMC_PCCARDInitStruct-&gt;<a class="code" href="structFSMC__PCCARDInitTypeDef.html#a9ecc2cc3ec6462a8a86e545c9b8ff3cf">FSMC_Waitfeature</a> = <a class="code" href="group__FSMC__Wait__feature.html#ga8a31f05576e66546fbbcdb06ff67da7d">FSMC_Waitfeature_Disable</a>;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  FSMC_PCCARDInitStruct-&gt;<a class="code" href="structFSMC__PCCARDInitTypeDef.html#ab9fd4e9d4db1fc098d5f4ccffb80bf61">FSMC_TCLRSetupTime</a> = 0x0;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;  FSMC_PCCARDInitStruct-&gt;<a class="code" href="structFSMC__PCCARDInitTypeDef.html#ab1fc3b07b6286b4974690191231f2773">FSMC_TARSetupTime</a> = 0x0;</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;  FSMC_PCCARDInitStruct-&gt;<a class="code" href="structFSMC__PCCARDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a3b0b076d6c5cae5a023aba6d74ffb1b7">FSMC_SetupTime</a> = 0xFC;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;  FSMC_PCCARDInitStruct-&gt;<a class="code" href="structFSMC__PCCARDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#abf4f8b523317ce9a2e079c2b5ac1d857">FSMC_WaitSetupTime</a> = 0xFC;</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;  FSMC_PCCARDInitStruct-&gt;<a class="code" href="structFSMC__PCCARDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a9830626a2ab6b45fa384adbc5c55eb69">FSMC_HoldSetupTime</a> = 0xFC;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  FSMC_PCCARDInitStruct-&gt;<a class="code" href="structFSMC__PCCARDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#ae39ab3cbe94c85c5614018cd0fc40094">FSMC_HiZSetupTime</a> = 0xFC;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  FSMC_PCCARDInitStruct-&gt;<a class="code" href="structFSMC__PCCARDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a3b0b076d6c5cae5a023aba6d74ffb1b7">FSMC_SetupTime</a> = 0xFC;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  FSMC_PCCARDInitStruct-&gt;<a class="code" href="structFSMC__PCCARDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#abf4f8b523317ce9a2e079c2b5ac1d857">FSMC_WaitSetupTime</a> = 0xFC;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  FSMC_PCCARDInitStruct-&gt;<a class="code" href="structFSMC__PCCARDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a9830626a2ab6b45fa384adbc5c55eb69">FSMC_HoldSetupTime</a> = 0xFC;</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  FSMC_PCCARDInitStruct-&gt;<a class="code" href="structFSMC__PCCARDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#ae39ab3cbe94c85c5614018cd0fc40094">FSMC_HiZSetupTime</a> = 0xFC; </div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  FSMC_PCCARDInitStruct-&gt;<a class="code" href="structFSMC__PCCARDInitTypeDef.html#ad3bf6a882f03e3406149d94585dce78e">FSMC_IOSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a3b0b076d6c5cae5a023aba6d74ffb1b7">FSMC_SetupTime</a> = 0xFC;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  FSMC_PCCARDInitStruct-&gt;<a class="code" href="structFSMC__PCCARDInitTypeDef.html#ad3bf6a882f03e3406149d94585dce78e">FSMC_IOSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#abf4f8b523317ce9a2e079c2b5ac1d857">FSMC_WaitSetupTime</a> = 0xFC;</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  FSMC_PCCARDInitStruct-&gt;<a class="code" href="structFSMC__PCCARDInitTypeDef.html#ad3bf6a882f03e3406149d94585dce78e">FSMC_IOSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a9830626a2ab6b45fa384adbc5c55eb69">FSMC_HoldSetupTime</a> = 0xFC;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  FSMC_PCCARDInitStruct-&gt;<a class="code" href="structFSMC__PCCARDInitTypeDef.html#ad3bf6a882f03e3406149d94585dce78e">FSMC_IOSpaceTimingStruct</a>-&gt;<a class="code" href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#ae39ab3cbe94c85c5614018cd0fc40094">FSMC_HiZSetupTime</a> = 0xFC;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;}</div><div class="ttc" id="structFSMC__NAND__PCCARDTimingInitTypeDef_html_a9830626a2ab6b45fa384adbc5c55eb69"><div class="ttname"><a href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a9830626a2ab6b45fa384adbc5c55eb69">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HoldSetupTime</a></div><div class="ttdeci">uint32_t FSMC_HoldSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00160">stm32f4xx_fsmc.h:160</a></div></div>
<div class="ttc" id="structFSMC__NAND__PCCARDTimingInitTypeDef_html_abf4f8b523317ce9a2e079c2b5ac1d857"><div class="ttname"><a href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#abf4f8b523317ce9a2e079c2b5ac1d857">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_WaitSetupTime</a></div><div class="ttdeci">uint32_t FSMC_WaitSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00154">stm32f4xx_fsmc.h:154</a></div></div>
<div class="ttc" id="structFSMC__NAND__PCCARDTimingInitTypeDef_html_ae39ab3cbe94c85c5614018cd0fc40094"><div class="ttname"><a href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#ae39ab3cbe94c85c5614018cd0fc40094">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HiZSetupTime</a></div><div class="ttdeci">uint32_t FSMC_HiZSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00167">stm32f4xx_fsmc.h:167</a></div></div>
<div class="ttc" id="group__FSMC__Wait__feature_html_ga8a31f05576e66546fbbcdb06ff67da7d"><div class="ttname"><a href="group__FSMC__Wait__feature.html#ga8a31f05576e66546fbbcdb06ff67da7d">FSMC_Waitfeature_Disable</a></div><div class="ttdeci">#define FSMC_Waitfeature_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00500">stm32f4xx_fsmc.h:500</a></div></div>
<div class="ttc" id="structFSMC__PCCARDInitTypeDef_html_ab9fd4e9d4db1fc098d5f4ccffb80bf61"><div class="ttname"><a href="structFSMC__PCCARDInitTypeDef.html#ab9fd4e9d4db1fc098d5f4ccffb80bf61">FSMC_PCCARDInitTypeDef::FSMC_TCLRSetupTime</a></div><div class="ttdeci">uint32_t FSMC_TCLRSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00216">stm32f4xx_fsmc.h:216</a></div></div>
<div class="ttc" id="structFSMC__PCCARDInitTypeDef_html_a9ecc2cc3ec6462a8a86e545c9b8ff3cf"><div class="ttname"><a href="structFSMC__PCCARDInitTypeDef.html#a9ecc2cc3ec6462a8a86e545c9b8ff3cf">FSMC_PCCARDInitTypeDef::FSMC_Waitfeature</a></div><div class="ttdeci">uint32_t FSMC_Waitfeature</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00213">stm32f4xx_fsmc.h:213</a></div></div>
<div class="ttc" id="structFSMC__PCCARDInitTypeDef_html_ab1fc3b07b6286b4974690191231f2773"><div class="ttname"><a href="structFSMC__PCCARDInitTypeDef.html#ab1fc3b07b6286b4974690191231f2773">FSMC_PCCARDInitTypeDef::FSMC_TARSetupTime</a></div><div class="ttdeci">uint32_t FSMC_TARSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00220">stm32f4xx_fsmc.h:220</a></div></div>
<div class="ttc" id="structFSMC__PCCARDInitTypeDef_html_ad3bf6a882f03e3406149d94585dce78e"><div class="ttname"><a href="structFSMC__PCCARDInitTypeDef.html#ad3bf6a882f03e3406149d94585dce78e">FSMC_PCCARDInitTypeDef::FSMC_IOSpaceTimingStruct</a></div><div class="ttdeci">FSMC_NAND_PCCARDTimingInitTypeDef * FSMC_IOSpaceTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00229">stm32f4xx_fsmc.h:229</a></div></div>
<div class="ttc" id="structFSMC__PCCARDInitTypeDef_html_aec43dfa3b0c0ef09b02ac1b27cac92c7"><div class="ttname"><a href="structFSMC__PCCARDInitTypeDef.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">FSMC_PCCARDInitTypeDef::FSMC_CommonSpaceTimingStruct</a></div><div class="ttdeci">FSMC_NAND_PCCARDTimingInitTypeDef * FSMC_CommonSpaceTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00225">stm32f4xx_fsmc.h:225</a></div></div>
<div class="ttc" id="structFSMC__NAND__PCCARDTimingInitTypeDef_html_a3b0b076d6c5cae5a023aba6d74ffb1b7"><div class="ttname"><a href="structFSMC__NAND__PCCARDTimingInitTypeDef.html#a3b0b076d6c5cae5a023aba6d74ffb1b7">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_SetupTime</a></div><div class="ttdeci">uint32_t FSMC_SetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00148">stm32f4xx_fsmc.h:148</a></div></div>
<div class="ttc" id="structFSMC__PCCARDInitTypeDef_html_a96d5a1d02a42f194b9d5ebaae46dd3d7"><div class="ttname"><a href="structFSMC__PCCARDInitTypeDef.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">FSMC_PCCARDInitTypeDef::FSMC_AttributeSpaceTimingStruct</a></div><div class="ttdeci">FSMC_NAND_PCCARDTimingInitTypeDef * FSMC_AttributeSpaceTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00227">stm32f4xx_fsmc.h:227</a></div></div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
