<stg><name>mvm_sa_Pipeline_write_y_loop</name>


<trans_list>

<trans id="35" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="4" op_3_bw="4" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %y_stream_V_last_V, i4 %y_stream_V_strb_V, i4 %y_stream_V_keep_V, i32 %y_stream_V_data_V, void @empty, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i4 4, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader4:0 %i_1 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader4:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader4:2 %icmp_ln50 = icmp_eq  i4 %i_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln50"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:4 %br_ln50 = br i1 %icmp_ln50, void %.split5, void %.loopexit.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="4">
<![CDATA[
.split5:0 %empty_10 = trunc i4 %i_1

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split5:7 %temp_last_V = icmp_eq  i4 %i_1, i4 7

]]></Node>
<StgValue><ssdm name="temp_last_V"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split5:9 %add_ln50 = add i4 %i_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split5:10 %store_ln50 = store i4 %add_ln50, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0">
<![CDATA[
.loopexit.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split5:1 %specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln50"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
.split5:2 %mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_load = load i32 %mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc

]]></Node>
<StgValue><ssdm name="mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
.split5:3 %mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_1_load = load i32 %mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_1

]]></Node>
<StgValue><ssdm name="mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_1_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
.split5:4 %mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_2_load = load i32 %mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_2

]]></Node>
<StgValue><ssdm name="mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_2_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
.split5:5 %mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_3_load = load i32 %mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_3

]]></Node>
<StgValue><ssdm name="mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_3_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split5:6 %temp_data = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_load, i32 %mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_1_load, i32 %mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_2_load, i32 %mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_3_load, i2 %empty_10

]]></Node>
<StgValue><ssdm name="temp_data"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="32" op_6_bw="4" op_7_bw="4" op_8_bw="1">
<![CDATA[
.split5:8 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %y_stream_V_data_V, i4 %y_stream_V_keep_V, i4 %y_stream_V_strb_V, i1 %y_stream_V_last_V, i32 %temp_data, i4 15, i4 0, i1 %temp_last_V

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
.split5:11 %br_ln0 = br void %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="36" name="y_stream_V_data_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="y_stream_V_data_V"/></StgValue>
</port>
<port id="37" name="y_stream_V_keep_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="y_stream_V_keep_V"/></StgValue>
</port>
<port id="38" name="y_stream_V_strb_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="y_stream_V_strb_V"/></StgValue>
</port>
<port id="39" name="y_stream_V_last_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="y_stream_V_last_V"/></StgValue>
</port>
<port id="40" name="mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc"/></StgValue>
</port>
<port id="41" name="mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_1"/></StgValue>
</port>
<port id="42" name="mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_2"/></StgValue>
</port>
<port id="43" name="mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_3" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_3"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="45" from="StgValue_44" to="i" fromId="44" toId="5">
</dataflow>
<dataflow id="47" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="48" from="y_stream_V_last_V" to="specinterface_ln0" fromId="39" toId="6">
</dataflow>
<dataflow id="49" from="y_stream_V_strb_V" to="specinterface_ln0" fromId="38" toId="6">
</dataflow>
<dataflow id="50" from="y_stream_V_keep_V" to="specinterface_ln0" fromId="37" toId="6">
</dataflow>
<dataflow id="51" from="y_stream_V_data_V" to="specinterface_ln0" fromId="36" toId="6">
</dataflow>
<dataflow id="53" from="empty" to="specinterface_ln0" fromId="52" toId="6">
</dataflow>
<dataflow id="55" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="56" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="58" from="empty_4" to="specinterface_ln0" fromId="57" toId="6">
</dataflow>
<dataflow id="59" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="60" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="62" from="empty_5" to="specinterface_ln0" fromId="61" toId="6">
</dataflow>
<dataflow id="63" from="empty_5" to="specinterface_ln0" fromId="61" toId="6">
</dataflow>
<dataflow id="64" from="empty_5" to="specinterface_ln0" fromId="61" toId="6">
</dataflow>
<dataflow id="65" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="66" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="67" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="68" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="69" from="empty_5" to="specinterface_ln0" fromId="61" toId="6">
</dataflow>
<dataflow id="70" from="empty_5" to="specinterface_ln0" fromId="61" toId="6">
</dataflow>
<dataflow id="72" from="StgValue_71" to="store_ln0" fromId="71" toId="7">
</dataflow>
<dataflow id="73" from="i" to="store_ln0" fromId="5" toId="7">
</dataflow>
<dataflow id="74" from="i" to="i_1" fromId="5" toId="9">
</dataflow>
<dataflow id="76" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="75" toId="10">
</dataflow>
<dataflow id="78" from="StgValue_77" to="specpipeline_ln0" fromId="77" toId="10">
</dataflow>
<dataflow id="79" from="StgValue_54" to="specpipeline_ln0" fromId="54" toId="10">
</dataflow>
<dataflow id="80" from="StgValue_44" to="specpipeline_ln0" fromId="44" toId="10">
</dataflow>
<dataflow id="81" from="StgValue_54" to="specpipeline_ln0" fromId="54" toId="10">
</dataflow>
<dataflow id="83" from="p_str" to="specpipeline_ln0" fromId="82" toId="10">
</dataflow>
<dataflow id="84" from="i_1" to="icmp_ln50" fromId="9" toId="11">
</dataflow>
<dataflow id="86" from="StgValue_85" to="icmp_ln50" fromId="85" toId="11">
</dataflow>
<dataflow id="88" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="87" toId="12">
</dataflow>
<dataflow id="90" from="StgValue_89" to="empty" fromId="89" toId="12">
</dataflow>
<dataflow id="91" from="StgValue_89" to="empty" fromId="89" toId="12">
</dataflow>
<dataflow id="92" from="StgValue_89" to="empty" fromId="89" toId="12">
</dataflow>
<dataflow id="93" from="icmp_ln50" to="br_ln50" fromId="11" toId="13">
</dataflow>
<dataflow id="94" from="i_1" to="empty_10" fromId="9" toId="14">
</dataflow>
<dataflow id="95" from="i_1" to="temp_last_V" fromId="9" toId="15">
</dataflow>
<dataflow id="97" from="StgValue_96" to="temp_last_V" fromId="96" toId="15">
</dataflow>
<dataflow id="98" from="i_1" to="add_ln50" fromId="9" toId="16">
</dataflow>
<dataflow id="100" from="StgValue_99" to="add_ln50" fromId="99" toId="16">
</dataflow>
<dataflow id="101" from="add_ln50" to="store_ln50" fromId="16" toId="17">
</dataflow>
<dataflow id="102" from="i" to="store_ln50" fromId="5" toId="17">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecLoopName" to="specloopname_ln50" fromId="103" toId="18">
</dataflow>
<dataflow id="106" from="empty_1" to="specloopname_ln50" fromId="105" toId="18">
</dataflow>
<dataflow id="107" from="mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc" to="mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_load" fromId="40" toId="19">
</dataflow>
<dataflow id="108" from="mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_1" to="mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_1_load" fromId="41" toId="20">
</dataflow>
<dataflow id="109" from="mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_2" to="mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_2_load" fromId="42" toId="21">
</dataflow>
<dataflow id="110" from="mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_3" to="mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_3_load" fromId="43" toId="22">
</dataflow>
<dataflow id="112" from="_ssdm_op_Mux.ap_auto.4i32.i2" to="temp_data" fromId="111" toId="23">
</dataflow>
<dataflow id="113" from="mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_load" to="temp_data" fromId="19" toId="23">
</dataflow>
<dataflow id="114" from="mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_1_load" to="temp_data" fromId="20" toId="23">
</dataflow>
<dataflow id="115" from="mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_2_load" to="temp_data" fromId="21" toId="23">
</dataflow>
<dataflow id="116" from="mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_acc_3_load" to="temp_data" fromId="22" toId="23">
</dataflow>
<dataflow id="117" from="empty_10" to="temp_data" fromId="14" toId="23">
</dataflow>
<dataflow id="119" from="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A" to="write_ln304" fromId="118" toId="24">
</dataflow>
<dataflow id="120" from="y_stream_V_data_V" to="write_ln304" fromId="36" toId="24">
</dataflow>
<dataflow id="121" from="y_stream_V_keep_V" to="write_ln304" fromId="37" toId="24">
</dataflow>
<dataflow id="122" from="y_stream_V_strb_V" to="write_ln304" fromId="38" toId="24">
</dataflow>
<dataflow id="123" from="y_stream_V_last_V" to="write_ln304" fromId="39" toId="24">
</dataflow>
<dataflow id="124" from="temp_data" to="write_ln304" fromId="23" toId="24">
</dataflow>
<dataflow id="126" from="StgValue_125" to="write_ln304" fromId="125" toId="24">
</dataflow>
<dataflow id="128" from="StgValue_127" to="write_ln304" fromId="127" toId="24">
</dataflow>
<dataflow id="129" from="temp_last_V" to="write_ln304" fromId="15" toId="24">
</dataflow>
<dataflow id="130" from="icmp_ln50" to="StgValue_2" fromId="11" toId="2">
</dataflow>
</dataflows>


</stg>
