-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_process_word is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    word_buffer_m_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    word_buffer_m_ce0 : OUT STD_LOGIC;
    word_buffer_m_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
    word_buffer_m_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    word_buffer_m_ce1 : OUT STD_LOGIC;
    word_buffer_m_q1 : IN STD_LOGIC_VECTOR (1 downto 0);
    word_buffer_m_offset : IN STD_LOGIC_VECTOR (0 downto 0);
    old_word_buffer_m_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    old_word_buffer_m_ce0 : OUT STD_LOGIC;
    old_word_buffer_m_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
    old_word_buffer_m_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    old_word_buffer_m_ce1 : OUT STD_LOGIC;
    old_word_buffer_m_q1 : IN STD_LOGIC_VECTOR (1 downto 0);
    lb_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    lb_ce0 : OUT STD_LOGIC;
    lb_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    rb_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    rb_ce0 : OUT STD_LOGIC;
    rb_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    line_buffer_m_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    line_buffer_m_0_ce0 : OUT STD_LOGIC;
    line_buffer_m_0_we0 : OUT STD_LOGIC;
    line_buffer_m_0_d0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    line_buffer_m_0_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
    line_buffer_m_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    line_buffer_m_0_ce1 : OUT STD_LOGIC;
    line_buffer_m_0_we1 : OUT STD_LOGIC;
    line_buffer_m_0_d1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    line_buffer_m_0_q1 : IN STD_LOGIC_VECTOR (1 downto 0);
    line_buffer_m_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    line_buffer_m_1_ce0 : OUT STD_LOGIC;
    line_buffer_m_1_we0 : OUT STD_LOGIC;
    line_buffer_m_1_d0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    line_buffer_m_1_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
    line_buffer_m_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    line_buffer_m_1_ce1 : OUT STD_LOGIC;
    line_buffer_m_1_we1 : OUT STD_LOGIC;
    line_buffer_m_1_d1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    line_buffer_m_1_q1 : IN STD_LOGIC_VECTOR (1 downto 0);
    line_buffer_m_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    line_buffer_m_2_ce0 : OUT STD_LOGIC;
    line_buffer_m_2_we0 : OUT STD_LOGIC;
    line_buffer_m_2_d0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    line_buffer_m_2_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
    line_buffer_m_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    line_buffer_m_2_ce1 : OUT STD_LOGIC;
    line_buffer_m_2_we1 : OUT STD_LOGIC;
    line_buffer_m_2_d1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    line_buffer_m_2_q1 : IN STD_LOGIC_VECTOR (1 downto 0);
    p_read : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read5 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read6 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read7 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read8 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read9 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read10 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read11 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read12 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read13 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read14 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read15 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read16 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read17 : IN STD_LOGIC_VECTOR (0 downto 0);
    conv_out_buffer_m_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    conv_out_buffer_m_ce0 : OUT STD_LOGIC;
    conv_out_buffer_m_we0 : OUT STD_LOGIC;
    conv_out_buffer_m_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    log_width : IN STD_LOGIC_VECTOR (2 downto 0);
    words_per_image : IN STD_LOGIC_VECTOR (4 downto 0);
    wrd : IN STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of top_process_word is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv6_38 : STD_LOGIC_VECTOR (5 downto 0) := "111000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal tmp_fu_280_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_reg_433 : STD_LOGIC_VECTOR (3 downto 0);
    signal slices_per_line_fu_309_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal slices_per_line_reg_440 : STD_LOGIC_VECTOR (4 downto 0);
    signal last_wrd_fu_317_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal last_wrd_reg_445 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln114_fu_328_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln114_reg_450 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln114_fu_335_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln114_reg_455 : STD_LOGIC_VECTOR (2 downto 0);
    signal first_wrd_fu_340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal first_wrd_reg_460 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln186_fu_346_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln186_reg_465 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal select_ln186_1_fu_354_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln186_1_reg_470 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln186_2_fu_362_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln186_2_reg_475 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln186_3_fu_370_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln186_3_reg_480 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln186_4_fu_378_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln186_4_reg_485 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln186_5_fu_386_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln186_5_reg_490 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln186_6_fu_394_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln186_6_reg_495 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln186_7_fu_402_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln186_7_reg_500 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln186_8_fu_410_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln186_8_reg_505 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_ap_start : STD_LOGIC;
    signal grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_ap_done : STD_LOGIC;
    signal grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_ap_idle : STD_LOGIC;
    signal grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_ap_ready : STD_LOGIC;
    signal grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_old_word_buffer_m_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_old_word_buffer_m_ce0 : STD_LOGIC;
    signal grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_old_word_buffer_m_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_old_word_buffer_m_ce1 : STD_LOGIC;
    signal grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_lb_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_lb_ce0 : STD_LOGIC;
    signal grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_rb_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_rb_ce0 : STD_LOGIC;
    signal grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_ce0 : STD_LOGIC;
    signal grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_we0 : STD_LOGIC;
    signal grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_d0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_ce1 : STD_LOGIC;
    signal grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_we1 : STD_LOGIC;
    signal grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_d1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_word_buffer_m_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_word_buffer_m_ce0 : STD_LOGIC;
    signal grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_word_buffer_m_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_word_buffer_m_ce1 : STD_LOGIC;
    signal grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_ap_start : STD_LOGIC;
    signal grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_ap_done : STD_LOGIC;
    signal grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_ap_idle : STD_LOGIC;
    signal grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_ap_ready : STD_LOGIC;
    signal grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_0_ce0 : STD_LOGIC;
    signal grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_0_ce1 : STD_LOGIC;
    signal grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_1_ce0 : STD_LOGIC;
    signal grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_1_ce1 : STD_LOGIC;
    signal grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_2_ce0 : STD_LOGIC;
    signal grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_2_ce1 : STD_LOGIC;
    signal grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_conv_out_buffer_m_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_conv_out_buffer_m_ce0 : STD_LOGIC;
    signal grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_conv_out_buffer_m_we0 : STD_LOGIC;
    signal grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_conv_out_buffer_m_d0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_ap_start : STD_LOGIC;
    signal grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_ap_done : STD_LOGIC;
    signal grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_ap_idle : STD_LOGIC;
    signal grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_ap_ready : STD_LOGIC;
    signal grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_word_buffer_m_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_word_buffer_m_ce0 : STD_LOGIC;
    signal grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_word_buffer_m_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_word_buffer_m_ce1 : STD_LOGIC;
    signal grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_ce0 : STD_LOGIC;
    signal grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_we0 : STD_LOGIC;
    signal grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_d0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_ce1 : STD_LOGIC;
    signal grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_we1 : STD_LOGIC;
    signal grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_d1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_ce0 : STD_LOGIC;
    signal grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_we0 : STD_LOGIC;
    signal grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_d0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_ce1 : STD_LOGIC;
    signal grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_we1 : STD_LOGIC;
    signal grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_d1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_lb_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_lb_ce0 : STD_LOGIC;
    signal grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_rb_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_rb_ce0 : STD_LOGIC;
    signal grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_old_word_buffer_m_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_old_word_buffer_m_ce0 : STD_LOGIC;
    signal grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_old_word_buffer_m_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_old_word_buffer_m_ce1 : STD_LOGIC;
    signal grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal zext_ln106_fu_289_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln106_fu_293_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln106_fu_299_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln106_fu_303_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln1019_fu_313_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal rhs_fu_324_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component top_process_word_Pipeline_VITIS_LOOP_113_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        trunc_ln : IN STD_LOGIC_VECTOR (2 downto 0);
        word_buffer_m_offset : IN STD_LOGIC_VECTOR (0 downto 0);
        old_word_buffer_m_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        old_word_buffer_m_ce0 : OUT STD_LOGIC;
        old_word_buffer_m_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
        old_word_buffer_m_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        old_word_buffer_m_ce1 : OUT STD_LOGIC;
        old_word_buffer_m_q1 : IN STD_LOGIC_VECTOR (1 downto 0);
        lb_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        lb_ce0 : OUT STD_LOGIC;
        lb_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        rb_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        rb_ce0 : OUT STD_LOGIC;
        rb_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        zext_ln125 : IN STD_LOGIC_VECTOR (3 downto 0);
        line_buffer_m_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_m_2_ce0 : OUT STD_LOGIC;
        line_buffer_m_2_we0 : OUT STD_LOGIC;
        line_buffer_m_2_d0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        line_buffer_m_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_m_2_ce1 : OUT STD_LOGIC;
        line_buffer_m_2_we1 : OUT STD_LOGIC;
        line_buffer_m_2_d1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        add_ln114 : IN STD_LOGIC_VECTOR (5 downto 0);
        last_wrd : IN STD_LOGIC_VECTOR (0 downto 0);
        word_buffer_m_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        word_buffer_m_ce0 : OUT STD_LOGIC;
        word_buffer_m_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
        word_buffer_m_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        word_buffer_m_ce1 : OUT STD_LOGIC;
        word_buffer_m_q1 : IN STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component top_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln125 : IN STD_LOGIC_VECTOR (3 downto 0);
        line_buffer_m_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_m_0_ce0 : OUT STD_LOGIC;
        line_buffer_m_0_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
        line_buffer_m_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_m_0_ce1 : OUT STD_LOGIC;
        line_buffer_m_0_q1 : IN STD_LOGIC_VECTOR (1 downto 0);
        line_buffer_m_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_m_1_ce0 : OUT STD_LOGIC;
        line_buffer_m_1_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
        line_buffer_m_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_m_1_ce1 : OUT STD_LOGIC;
        line_buffer_m_1_q1 : IN STD_LOGIC_VECTOR (1 downto 0);
        line_buffer_m_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_m_2_ce0 : OUT STD_LOGIC;
        line_buffer_m_2_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
        line_buffer_m_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_m_2_ce1 : OUT STD_LOGIC;
        line_buffer_m_2_q1 : IN STD_LOGIC_VECTOR (1 downto 0);
        select_ln186 : IN STD_LOGIC_VECTOR (0 downto 0);
        select_ln186_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        select_ln186_2 : IN STD_LOGIC_VECTOR (0 downto 0);
        select_ln186_3 : IN STD_LOGIC_VECTOR (0 downto 0);
        select_ln186_4 : IN STD_LOGIC_VECTOR (0 downto 0);
        select_ln186_5 : IN STD_LOGIC_VECTOR (0 downto 0);
        select_ln186_6 : IN STD_LOGIC_VECTOR (0 downto 0);
        select_ln186_7 : IN STD_LOGIC_VECTOR (0 downto 0);
        select_ln186_8 : IN STD_LOGIC_VECTOR (0 downto 0);
        word_buffer_m_offset : IN STD_LOGIC_VECTOR (0 downto 0);
        conv_out_buffer_m_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        conv_out_buffer_m_ce0 : OUT STD_LOGIC;
        conv_out_buffer_m_we0 : OUT STD_LOGIC;
        conv_out_buffer_m_d0 : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component top_process_word_Pipeline_VITIS_LOOP_142_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln125 : IN STD_LOGIC_VECTOR (3 downto 0);
        word_buffer_m_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        word_buffer_m_ce0 : OUT STD_LOGIC;
        word_buffer_m_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
        word_buffer_m_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        word_buffer_m_ce1 : OUT STD_LOGIC;
        word_buffer_m_q1 : IN STD_LOGIC_VECTOR (1 downto 0);
        line_buffer_m_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_m_0_ce0 : OUT STD_LOGIC;
        line_buffer_m_0_we0 : OUT STD_LOGIC;
        line_buffer_m_0_d0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        line_buffer_m_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_m_0_ce1 : OUT STD_LOGIC;
        line_buffer_m_0_we1 : OUT STD_LOGIC;
        line_buffer_m_0_d1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        line_buffer_m_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_m_1_ce0 : OUT STD_LOGIC;
        line_buffer_m_1_we0 : OUT STD_LOGIC;
        line_buffer_m_1_d0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        line_buffer_m_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_m_1_ce1 : OUT STD_LOGIC;
        line_buffer_m_1_we1 : OUT STD_LOGIC;
        line_buffer_m_1_d1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        rhs : IN STD_LOGIC_VECTOR (4 downto 0);
        lb_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        lb_ce0 : OUT STD_LOGIC;
        lb_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        rb_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        rb_ce0 : OUT STD_LOGIC;
        rb_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        first_wrd : IN STD_LOGIC_VECTOR (0 downto 0);
        old_word_buffer_m_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        old_word_buffer_m_ce0 : OUT STD_LOGIC;
        old_word_buffer_m_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
        old_word_buffer_m_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        old_word_buffer_m_ce1 : OUT STD_LOGIC;
        old_word_buffer_m_q1 : IN STD_LOGIC_VECTOR (1 downto 0) );
    end component;



begin
    grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218 : component top_process_word_Pipeline_VITIS_LOOP_113_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_ap_start,
        ap_done => grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_ap_done,
        ap_idle => grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_ap_idle,
        ap_ready => grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_ap_ready,
        trunc_ln => trunc_ln114_reg_455,
        word_buffer_m_offset => word_buffer_m_offset,
        old_word_buffer_m_address0 => grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_old_word_buffer_m_address0,
        old_word_buffer_m_ce0 => grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_old_word_buffer_m_ce0,
        old_word_buffer_m_q0 => old_word_buffer_m_q0,
        old_word_buffer_m_address1 => grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_old_word_buffer_m_address1,
        old_word_buffer_m_ce1 => grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_old_word_buffer_m_ce1,
        old_word_buffer_m_q1 => old_word_buffer_m_q1,
        lb_address0 => grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_lb_address0,
        lb_ce0 => grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_lb_ce0,
        lb_q0 => lb_q0,
        rb_address0 => grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_rb_address0,
        rb_ce0 => grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_rb_ce0,
        rb_q0 => rb_q0,
        zext_ln125 => tmp_reg_433,
        line_buffer_m_2_address0 => grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_address0,
        line_buffer_m_2_ce0 => grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_ce0,
        line_buffer_m_2_we0 => grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_we0,
        line_buffer_m_2_d0 => grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_d0,
        line_buffer_m_2_address1 => grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_address1,
        line_buffer_m_2_ce1 => grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_ce1,
        line_buffer_m_2_we1 => grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_we1,
        line_buffer_m_2_d1 => grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_d1,
        add_ln114 => add_ln114_reg_450,
        last_wrd => last_wrd_reg_445,
        word_buffer_m_address0 => grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_word_buffer_m_address0,
        word_buffer_m_ce0 => grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_word_buffer_m_ce0,
        word_buffer_m_q0 => word_buffer_m_q0,
        word_buffer_m_address1 => grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_word_buffer_m_address1,
        word_buffer_m_ce1 => grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_word_buffer_m_ce1,
        word_buffer_m_q1 => word_buffer_m_q1);

    grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238 : component top_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_ap_start,
        ap_done => grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_ap_done,
        ap_idle => grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_ap_idle,
        ap_ready => grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_ap_ready,
        zext_ln125 => tmp_reg_433,
        line_buffer_m_0_address0 => grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_0_address0,
        line_buffer_m_0_ce0 => grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_0_ce0,
        line_buffer_m_0_q0 => line_buffer_m_0_q0,
        line_buffer_m_0_address1 => grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_0_address1,
        line_buffer_m_0_ce1 => grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_0_ce1,
        line_buffer_m_0_q1 => line_buffer_m_0_q1,
        line_buffer_m_1_address0 => grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_1_address0,
        line_buffer_m_1_ce0 => grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_1_ce0,
        line_buffer_m_1_q0 => line_buffer_m_1_q0,
        line_buffer_m_1_address1 => grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_1_address1,
        line_buffer_m_1_ce1 => grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_1_ce1,
        line_buffer_m_1_q1 => line_buffer_m_1_q1,
        line_buffer_m_2_address0 => grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_2_address0,
        line_buffer_m_2_ce0 => grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_2_ce0,
        line_buffer_m_2_q0 => line_buffer_m_2_q0,
        line_buffer_m_2_address1 => grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_2_address1,
        line_buffer_m_2_ce1 => grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_2_ce1,
        line_buffer_m_2_q1 => line_buffer_m_2_q1,
        select_ln186 => select_ln186_reg_465,
        select_ln186_1 => select_ln186_1_reg_470,
        select_ln186_2 => select_ln186_2_reg_475,
        select_ln186_3 => select_ln186_3_reg_480,
        select_ln186_4 => select_ln186_4_reg_485,
        select_ln186_5 => select_ln186_5_reg_490,
        select_ln186_6 => select_ln186_6_reg_495,
        select_ln186_7 => select_ln186_7_reg_500,
        select_ln186_8 => select_ln186_8_reg_505,
        word_buffer_m_offset => word_buffer_m_offset,
        conv_out_buffer_m_address0 => grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_conv_out_buffer_m_address0,
        conv_out_buffer_m_ce0 => grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_conv_out_buffer_m_ce0,
        conv_out_buffer_m_we0 => grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_conv_out_buffer_m_we0,
        conv_out_buffer_m_d0 => grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_conv_out_buffer_m_d0);

    grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261 : component top_process_word_Pipeline_VITIS_LOOP_142_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_ap_start,
        ap_done => grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_ap_done,
        ap_idle => grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_ap_idle,
        ap_ready => grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_ap_ready,
        zext_ln125 => tmp_reg_433,
        word_buffer_m_address0 => grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_word_buffer_m_address0,
        word_buffer_m_ce0 => grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_word_buffer_m_ce0,
        word_buffer_m_q0 => word_buffer_m_q0,
        word_buffer_m_address1 => grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_word_buffer_m_address1,
        word_buffer_m_ce1 => grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_word_buffer_m_ce1,
        word_buffer_m_q1 => word_buffer_m_q1,
        line_buffer_m_0_address0 => grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_address0,
        line_buffer_m_0_ce0 => grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_ce0,
        line_buffer_m_0_we0 => grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_we0,
        line_buffer_m_0_d0 => grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_d0,
        line_buffer_m_0_address1 => grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_address1,
        line_buffer_m_0_ce1 => grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_ce1,
        line_buffer_m_0_we1 => grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_we1,
        line_buffer_m_0_d1 => grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_d1,
        line_buffer_m_1_address0 => grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_address0,
        line_buffer_m_1_ce0 => grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_ce0,
        line_buffer_m_1_we0 => grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_we0,
        line_buffer_m_1_d0 => grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_d0,
        line_buffer_m_1_address1 => grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_address1,
        line_buffer_m_1_ce1 => grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_ce1,
        line_buffer_m_1_we1 => grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_we1,
        line_buffer_m_1_d1 => grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_d1,
        rhs => slices_per_line_reg_440,
        lb_address0 => grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_lb_address0,
        lb_ce0 => grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_lb_ce0,
        lb_q0 => lb_q0,
        rb_address0 => grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_rb_address0,
        rb_ce0 => grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_rb_ce0,
        rb_q0 => rb_q0,
        first_wrd => first_wrd_reg_460,
        old_word_buffer_m_address0 => grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_old_word_buffer_m_address0,
        old_word_buffer_m_ce0 => grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_old_word_buffer_m_ce0,
        old_word_buffer_m_q0 => old_word_buffer_m_q0,
        old_word_buffer_m_address1 => grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_old_word_buffer_m_address1,
        old_word_buffer_m_ce1 => grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_old_word_buffer_m_ce1,
        old_word_buffer_m_q1 => old_word_buffer_m_q1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_ap_ready = ap_const_logic_1)) then 
                    grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_ap_ready = ap_const_logic_1)) then 
                    grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_ap_ready = ap_const_logic_1)) then 
                    grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                add_ln114_reg_450 <= add_ln114_fu_328_p2;
                first_wrd_reg_460 <= first_wrd_fu_340_p2;
                last_wrd_reg_445 <= last_wrd_fu_317_p2;
                slices_per_line_reg_440 <= slices_per_line_fu_309_p1;
                    tmp_reg_433(3) <= tmp_fu_280_p3(3);
                trunc_ln114_reg_455 <= trunc_ln114_fu_335_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                select_ln186_1_reg_470 <= select_ln186_1_fu_354_p3;
                select_ln186_2_reg_475 <= select_ln186_2_fu_362_p3;
                select_ln186_3_reg_480 <= select_ln186_3_fu_370_p3;
                select_ln186_4_reg_485 <= select_ln186_4_fu_378_p3;
                select_ln186_5_reg_490 <= select_ln186_5_fu_386_p3;
                select_ln186_6_reg_495 <= select_ln186_6_fu_394_p3;
                select_ln186_7_reg_500 <= select_ln186_7_fu_402_p3;
                select_ln186_8_reg_505 <= select_ln186_8_fu_410_p3;
                select_ln186_reg_465 <= select_ln186_fu_346_p3;
            end if;
        end if;
    end process;
    tmp_reg_433(2 downto 0) <= "000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_ap_done, grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_ap_done, grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    add_ln106_fu_293_p2 <= std_logic_vector(unsigned(zext_ln106_fu_289_p1) + unsigned(ap_const_lv4_D));
    add_ln114_fu_328_p2 <= std_logic_vector(unsigned(rhs_fu_324_p1) + unsigned(ap_const_lv6_38));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_ap_done)
    begin
        if ((grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_ap_done)
    begin
        if ((grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_ap_done)
    begin
        if ((grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_ap_done, ap_CS_fsm_state6)
    begin
        if ((((grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_ap_done, ap_CS_fsm_state6)
    begin
        if (((grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    conv_out_buffer_m_address0 <= grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_conv_out_buffer_m_address0;
    conv_out_buffer_m_ce0 <= grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_conv_out_buffer_m_ce0;
    conv_out_buffer_m_d0 <= grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_conv_out_buffer_m_d0;
    conv_out_buffer_m_we0 <= grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_conv_out_buffer_m_we0;
    first_wrd_fu_340_p2 <= "1" when (wrd = ap_const_lv8_0) else "0";
    grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_ap_start <= grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_ap_start_reg;
    grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_ap_start <= grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_ap_start_reg;
    grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_ap_start <= grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_ap_start_reg;
    last_wrd_fu_317_p2 <= "1" when (zext_ln1019_fu_313_p1 = wrd) else "0";

    lb_address0_assign_proc : process(grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_lb_address0, grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_lb_address0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lb_address0 <= grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_lb_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lb_address0 <= grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_lb_address0;
        else 
            lb_address0 <= "XXX";
        end if; 
    end process;


    lb_ce0_assign_proc : process(grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_lb_ce0, grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_lb_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lb_ce0 <= grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_lb_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lb_ce0 <= grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_lb_ce0;
        else 
            lb_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_m_0_address0_assign_proc : process(grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_0_address0, grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            line_buffer_m_0_address0 <= grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            line_buffer_m_0_address0 <= grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_0_address0;
        else 
            line_buffer_m_0_address0 <= "XXXXXXXX";
        end if; 
    end process;


    line_buffer_m_0_address1_assign_proc : process(grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_0_address1, grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_address1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            line_buffer_m_0_address1 <= grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            line_buffer_m_0_address1 <= grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_0_address1;
        else 
            line_buffer_m_0_address1 <= "XXXXXXXX";
        end if; 
    end process;


    line_buffer_m_0_ce0_assign_proc : process(grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_0_ce0, grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            line_buffer_m_0_ce0 <= grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            line_buffer_m_0_ce0 <= grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_0_ce0;
        else 
            line_buffer_m_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_m_0_ce1_assign_proc : process(grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_0_ce1, grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_ce1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            line_buffer_m_0_ce1 <= grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            line_buffer_m_0_ce1 <= grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_0_ce1;
        else 
            line_buffer_m_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    line_buffer_m_0_d0 <= grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_d0;
    line_buffer_m_0_d1 <= grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_d1;

    line_buffer_m_0_we0_assign_proc : process(grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            line_buffer_m_0_we0 <= grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_we0;
        else 
            line_buffer_m_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_m_0_we1_assign_proc : process(grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            line_buffer_m_0_we1 <= grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_0_we1;
        else 
            line_buffer_m_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_m_1_address0_assign_proc : process(grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_1_address0, grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            line_buffer_m_1_address0 <= grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            line_buffer_m_1_address0 <= grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_1_address0;
        else 
            line_buffer_m_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    line_buffer_m_1_address1_assign_proc : process(grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_1_address1, grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_address1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            line_buffer_m_1_address1 <= grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            line_buffer_m_1_address1 <= grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_1_address1;
        else 
            line_buffer_m_1_address1 <= "XXXXXXXX";
        end if; 
    end process;


    line_buffer_m_1_ce0_assign_proc : process(grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_1_ce0, grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            line_buffer_m_1_ce0 <= grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            line_buffer_m_1_ce0 <= grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_1_ce0;
        else 
            line_buffer_m_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_m_1_ce1_assign_proc : process(grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_1_ce1, grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_ce1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            line_buffer_m_1_ce1 <= grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            line_buffer_m_1_ce1 <= grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_1_ce1;
        else 
            line_buffer_m_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    line_buffer_m_1_d0 <= grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_d0;
    line_buffer_m_1_d1 <= grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_d1;

    line_buffer_m_1_we0_assign_proc : process(grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            line_buffer_m_1_we0 <= grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_we0;
        else 
            line_buffer_m_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_m_1_we1_assign_proc : process(grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            line_buffer_m_1_we1 <= grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_line_buffer_m_1_we1;
        else 
            line_buffer_m_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_m_2_address0_assign_proc : process(grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_address0, grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_2_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            line_buffer_m_2_address0 <= grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            line_buffer_m_2_address0 <= grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_address0;
        else 
            line_buffer_m_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    line_buffer_m_2_address1_assign_proc : process(grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_address1, grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_2_address1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            line_buffer_m_2_address1 <= grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            line_buffer_m_2_address1 <= grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_address1;
        else 
            line_buffer_m_2_address1 <= "XXXXXXXX";
        end if; 
    end process;


    line_buffer_m_2_ce0_assign_proc : process(grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_ce0, grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_2_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            line_buffer_m_2_ce0 <= grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            line_buffer_m_2_ce0 <= grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_ce0;
        else 
            line_buffer_m_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_m_2_ce1_assign_proc : process(grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_ce1, grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_2_ce1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            line_buffer_m_2_ce1 <= grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_line_buffer_m_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            line_buffer_m_2_ce1 <= grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_ce1;
        else 
            line_buffer_m_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    line_buffer_m_2_d0 <= grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_d0;
    line_buffer_m_2_d1 <= grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_d1;

    line_buffer_m_2_we0_assign_proc : process(grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            line_buffer_m_2_we0 <= grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_we0;
        else 
            line_buffer_m_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_m_2_we1_assign_proc : process(grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            line_buffer_m_2_we1 <= grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_line_buffer_m_2_we1;
        else 
            line_buffer_m_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    old_word_buffer_m_address0_assign_proc : process(grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_old_word_buffer_m_address0, grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_old_word_buffer_m_address0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            old_word_buffer_m_address0 <= grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_old_word_buffer_m_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            old_word_buffer_m_address0 <= grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_old_word_buffer_m_address0;
        else 
            old_word_buffer_m_address0 <= "XXXXXXXX";
        end if; 
    end process;


    old_word_buffer_m_address1_assign_proc : process(grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_old_word_buffer_m_address1, grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_old_word_buffer_m_address1, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            old_word_buffer_m_address1 <= grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_old_word_buffer_m_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            old_word_buffer_m_address1 <= grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_old_word_buffer_m_address1;
        else 
            old_word_buffer_m_address1 <= "XXXXXXXX";
        end if; 
    end process;


    old_word_buffer_m_ce0_assign_proc : process(grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_old_word_buffer_m_ce0, grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_old_word_buffer_m_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            old_word_buffer_m_ce0 <= grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_old_word_buffer_m_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            old_word_buffer_m_ce0 <= grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_old_word_buffer_m_ce0;
        else 
            old_word_buffer_m_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    old_word_buffer_m_ce1_assign_proc : process(grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_old_word_buffer_m_ce1, grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_old_word_buffer_m_ce1, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            old_word_buffer_m_ce1 <= grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_old_word_buffer_m_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            old_word_buffer_m_ce1 <= grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_old_word_buffer_m_ce1;
        else 
            old_word_buffer_m_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rb_address0_assign_proc : process(grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_rb_address0, grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_rb_address0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rb_address0 <= grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_rb_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rb_address0 <= grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_rb_address0;
        else 
            rb_address0 <= "XXX";
        end if; 
    end process;


    rb_ce0_assign_proc : process(grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_rb_ce0, grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_rb_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rb_ce0 <= grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_rb_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rb_ce0 <= grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_rb_ce0;
        else 
            rb_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    rhs_fu_324_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(slices_per_line_fu_309_p1),6));
    select_ln186_1_fu_354_p3 <= 
        p_read15 when (word_buffer_m_offset(0) = '1') else 
        p_read14;
    select_ln186_2_fu_362_p3 <= 
        p_read13 when (word_buffer_m_offset(0) = '1') else 
        p_read12;
    select_ln186_3_fu_370_p3 <= 
        p_read11 when (word_buffer_m_offset(0) = '1') else 
        p_read10;
    select_ln186_4_fu_378_p3 <= 
        p_read9 when (word_buffer_m_offset(0) = '1') else 
        p_read8;
    select_ln186_5_fu_386_p3 <= 
        p_read7 when (word_buffer_m_offset(0) = '1') else 
        p_read6;
    select_ln186_6_fu_394_p3 <= 
        p_read5 when (word_buffer_m_offset(0) = '1') else 
        p_read4;
    select_ln186_7_fu_402_p3 <= 
        p_read3 when (word_buffer_m_offset(0) = '1') else 
        p_read2;
    select_ln186_8_fu_410_p3 <= 
        p_read1 when (word_buffer_m_offset(0) = '1') else 
        p_read;
    select_ln186_fu_346_p3 <= 
        p_read17 when (word_buffer_m_offset(0) = '1') else 
        p_read16;
        sext_ln106_fu_299_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln106_fu_293_p2),32));

    shl_ln106_fu_303_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv32_1),to_integer(unsigned('0' & sext_ln106_fu_299_p1(31-1 downto 0)))));
    slices_per_line_fu_309_p1 <= shl_ln106_fu_303_p2(5 - 1 downto 0);
    tmp_fu_280_p3 <= (word_buffer_m_offset & ap_const_lv3_0);
    trunc_ln114_fu_335_p1 <= add_ln114_fu_328_p2(3 - 1 downto 0);

    word_buffer_m_address0_assign_proc : process(grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_word_buffer_m_address0, grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_word_buffer_m_address0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            word_buffer_m_address0 <= grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_word_buffer_m_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            word_buffer_m_address0 <= grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_word_buffer_m_address0;
        else 
            word_buffer_m_address0 <= "XXXXXXXX";
        end if; 
    end process;


    word_buffer_m_address1_assign_proc : process(grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_word_buffer_m_address1, grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_word_buffer_m_address1, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            word_buffer_m_address1 <= grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_word_buffer_m_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            word_buffer_m_address1 <= grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_word_buffer_m_address1;
        else 
            word_buffer_m_address1 <= "XXXXXXXX";
        end if; 
    end process;


    word_buffer_m_ce0_assign_proc : process(grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_word_buffer_m_ce0, grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_word_buffer_m_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            word_buffer_m_ce0 <= grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_word_buffer_m_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            word_buffer_m_ce0 <= grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_word_buffer_m_ce0;
        else 
            word_buffer_m_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    word_buffer_m_ce1_assign_proc : process(grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_word_buffer_m_ce1, grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_word_buffer_m_ce1, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            word_buffer_m_ce1 <= grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_word_buffer_m_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            word_buffer_m_ce1 <= grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_word_buffer_m_ce1;
        else 
            word_buffer_m_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln1019_fu_313_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(words_per_image),8));
    zext_ln106_fu_289_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(log_width),4));
end behav;
