

================================================================
== Vitis HLS Report for 'word_width_Pipeline_LOAD'
================================================================
* Date:           Wed Jun  5 16:27:51 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        m3
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.864 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1228802|  1228802|  12.288 ms|  12.288 ms|  1228802|  1228802|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- LOAD    |  1228800|  1228800|         2|          1|          1|  1228800|       yes|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      491|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       63|    -|
|Register             |        -|     -|       87|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       87|      554|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |add_ln22_1_fu_155_p2                    |         +|   0|  0|  28|          21|           1|
    |add_ln22_fu_133_p2                      |         +|   0|  0|  28|          21|           1|
    |add_ln24_fu_175_p2                      |         +|   0|  0|  49|          42|          22|
    |sub_ln24_1_fu_254_p2                    |         -|   0|  0|  12|           5|           5|
    |sub_ln24_fu_224_p2                      |         -|   0|  0|  12|           5|           5|
    |and_ln24_fu_308_p2                      |       and|   0|  0|  24|          24|          24|
    |word_width_ap_int_8_ap_int_8_bool_x_d0  |       and|   0|  0|  24|          24|          24|
    |icmp_ln22_1_fu_161_p2                   |      icmp|   0|  0|  15|          21|           2|
    |icmp_ln22_fu_127_p2                     |      icmp|   0|  0|  15|          21|          21|
    |icmp_ln24_fu_214_p2                     |      icmp|   0|  0|   9|           5|           5|
    |lshr_ln24_fu_302_p2                     |      lshr|   0|  0|  67|           2|          24|
    |or_ln24_fu_208_p2                       |        or|   0|  0|   5|           5|           3|
    |select_ln22_fu_167_p3                   |    select|   0|  0|  21|           1|          21|
    |select_ln24_1_fu_238_p3                 |    select|   0|  0|   5|           1|           5|
    |select_ln24_2_fu_246_p3                 |    select|   0|  0|   5|           1|           5|
    |select_ln24_3_fu_288_p3                 |    select|   0|  0|  24|           1|          24|
    |select_ln24_fu_230_p3                   |    select|   0|  0|   5|           1|           5|
    |shl_ln24_1_fu_296_p2                    |       shl|   0|  0|  67|           2|          24|
    |shl_ln24_2_fu_325_p2                    |       shl|   0|  0|   7|           1|           3|
    |shl_ln24_fu_272_p2                      |       shl|   0|  0|  67|          24|          24|
    |ap_enable_pp0                           |       xor|   0|  0|   2|           1|           2|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                   |          |   0|  0| 491|         229|         250|
    +----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2                     |   9|          2|   21|         42|
    |i_fu_80                                  |   9|          2|   21|         42|
    |phi_mul_fu_76                            |   9|          2|   42|         84|
    |phi_urem_fu_72                           |   9|          2|   21|         42|
    |word_width_ap_int_8_ap_int_8_bool_x_we0  |   9|          2|    3|          6|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  63|         14|  110|        220|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_80                  |  21|   0|   21|          0|
    |phi_mul_fu_76            |  42|   0|   42|          0|
    |phi_urem_fu_72           |  21|   0|   21|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  87|   0|   87|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|                   RTL Ports                  | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                                        |   in|    1|  ap_ctrl_hs|             word_width_Pipeline_LOAD|  return value|
|ap_rst                                        |   in|    1|  ap_ctrl_hs|             word_width_Pipeline_LOAD|  return value|
|ap_start                                      |   in|    1|  ap_ctrl_hs|             word_width_Pipeline_LOAD|  return value|
|ap_done                                       |  out|    1|  ap_ctrl_hs|             word_width_Pipeline_LOAD|  return value|
|ap_idle                                       |  out|    1|  ap_ctrl_hs|             word_width_Pipeline_LOAD|  return value|
|ap_ready                                      |  out|    1|  ap_ctrl_hs|             word_width_Pipeline_LOAD|  return value|
|x_in_Addr_A                                   |  out|   32|        bram|                                 x_in|         array|
|x_in_EN_A                                     |  out|    1|        bram|                                 x_in|         array|
|x_in_WEN_A                                    |  out|    1|        bram|                                 x_in|         array|
|x_in_Din_A                                    |  out|    8|        bram|                                 x_in|         array|
|x_in_Dout_A                                   |   in|    8|        bram|                                 x_in|         array|
|word_width_ap_int_8_ap_int_8_bool_x_address0  |  out|   19|   ap_memory|  word_width_ap_int_8_ap_int_8_bool_x|         array|
|word_width_ap_int_8_ap_int_8_bool_x_ce0       |  out|    1|   ap_memory|  word_width_ap_int_8_ap_int_8_bool_x|         array|
|word_width_ap_int_8_ap_int_8_bool_x_we0       |  out|    3|   ap_memory|  word_width_ap_int_8_ap_int_8_bool_x|         array|
|word_width_ap_int_8_ap_int_8_bool_x_d0        |  out|   24|   ap_memory|  word_width_ap_int_8_ap_int_8_bool_x|         array|
+----------------------------------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_urem = alloca i32 1"   --->   Operation 5 'alloca' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 6 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %word_width_ap_int_8_ap_int_8_bool_x, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.46ns)   --->   "%store_ln0 = store i21 0, i21 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln0 = store i42 0, i42 %phi_mul"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "%store_ln0 = store i21 0, i21 %phi_urem"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader6"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_2 = load i21 %i" [../src/word_width.cpp:22]   --->   Operation 14 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.90ns)   --->   "%icmp_ln22 = icmp_eq  i21 %i_2, i21 1228800" [../src/word_width.cpp:22]   --->   Operation 15 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1228800, i64 1228800, i64 1228800"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.12ns)   --->   "%add_ln22 = add i21 %i_2, i21 1" [../src/word_width.cpp:22]   --->   Operation 17 'add' 'add_ln22' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %.split, void %.loopexit.loopexit2.exitStub" [../src/word_width.cpp:22]   --->   Operation 18 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i21 %i_2" [../src/word_width.cpp:22]   --->   Operation 19 'zext' 'zext_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_in_addr = getelementptr i8 %x_in, i64 0, i64 %zext_ln22" [../src/word_width.cpp:24]   --->   Operation 20 'getelementptr' 'x_in_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.29ns)   --->   "%x_in_load = load i21 %x_in_addr" [../src/word_width.cpp:24]   --->   Operation 21 'load' 'x_in_load' <Predicate = (!icmp_ln22)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1228800> <RAM>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln22 = store i21 %add_ln22, i21 %i" [../src/word_width.cpp:22]   --->   Operation 22 'store' 'store_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.46>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 62 'ret' 'ret_ln0' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.86>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%phi_urem_load = load i21 %phi_urem" [../src/word_width.cpp:24]   --->   Operation 23 'load' 'phi_urem_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%phi_mul_load = load i42 %phi_mul" [../src/word_width.cpp:24]   --->   Operation 24 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.12ns)   --->   "%add_ln22_1 = add i21 %phi_urem_load, i21 1" [../src/word_width.cpp:22]   --->   Operation 25 'add' 'add_ln22_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.90ns)   --->   "%icmp_ln22_1 = icmp_ult  i21 %add_ln22_1, i21 3" [../src/word_width.cpp:22]   --->   Operation 26 'icmp' 'icmp_ln22_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.39ns)   --->   "%select_ln22 = select i1 %icmp_ln22_1, i21 %add_ln22_1, i21 0" [../src/word_width.cpp:22]   --->   Operation 27 'select' 'select_ln22' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [../src/word_width.cpp:22]   --->   Operation 28 'specpipeline' 'specpipeline_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../src/word_width.cpp:22]   --->   Operation 29 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (1.29ns)   --->   "%x_in_load = load i21 %x_in_addr" [../src/word_width.cpp:24]   --->   Operation 30 'load' 'x_in_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1228800> <RAM>
ST_2 : Operation 31 [1/1] (1.20ns)   --->   "%add_ln24 = add i42 %phi_mul_load, i42 2796203" [../src/word_width.cpp:24]   --->   Operation 31 'add' 'add_ln24' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = partselect i19 @_ssdm_op_PartSelect.i19.i42.i32.i32, i42 %phi_mul_load, i32 23, i32 41" [../src/word_width.cpp:24]   --->   Operation 32 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i19 %tmp" [../src/word_width.cpp:24]   --->   Operation 33 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%word_width_ap_int_8_ap_int_8_bool_x_addr = getelementptr i24 %word_width_ap_int_8_ap_int_8_bool_x, i64 0, i64 %zext_ln24" [../src/word_width.cpp:24]   --->   Operation 34 'getelementptr' 'word_width_ap_int_8_ap_int_8_bool_x_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i21 %phi_urem_load" [../src/word_width.cpp:24]   --->   Operation 35 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln24, i3 0" [../src/word_width.cpp:24]   --->   Operation 36 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%or_ln24 = or i5 %shl_ln, i5 7" [../src/word_width.cpp:24]   --->   Operation 37 'or' 'or_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.72ns)   --->   "%icmp_ln24 = icmp_ugt  i5 %shl_ln, i5 %or_ln24" [../src/word_width.cpp:24]   --->   Operation 38 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node shl_ln24)   --->   "%zext_ln24_1 = zext i8 %x_in_load" [../src/word_width.cpp:24]   --->   Operation 39 'zext' 'zext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.82ns)   --->   "%sub_ln24 = sub i5 23, i5 %shl_ln" [../src/word_width.cpp:24]   --->   Operation 40 'sub' 'sub_ln24' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node sub_ln24_1)   --->   "%select_ln24 = select i1 %icmp_ln24, i5 %shl_ln, i5 %or_ln24" [../src/word_width.cpp:24]   --->   Operation 41 'select' 'select_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln24)   --->   "%select_ln24_1 = select i1 %icmp_ln24, i5 %or_ln24, i5 %shl_ln" [../src/word_width.cpp:24]   --->   Operation 42 'select' 'select_ln24_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node shl_ln24)   --->   "%select_ln24_2 = select i1 %icmp_ln24, i5 %sub_ln24, i5 %shl_ln" [../src/word_width.cpp:24]   --->   Operation 43 'select' 'select_ln24_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.82ns) (out node of the LUT)   --->   "%sub_ln24_1 = sub i5 23, i5 %select_ln24" [../src/word_width.cpp:24]   --->   Operation 44 'sub' 'sub_ln24_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node shl_ln24)   --->   "%zext_ln24_2 = zext i5 %select_ln24_2" [../src/word_width.cpp:24]   --->   Operation 45 'zext' 'zext_ln24_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln24)   --->   "%zext_ln24_3 = zext i5 %select_ln24_1" [../src/word_width.cpp:24]   --->   Operation 46 'zext' 'zext_ln24_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln24)   --->   "%zext_ln24_4 = zext i5 %sub_ln24_1" [../src/word_width.cpp:24]   --->   Operation 47 'zext' 'zext_ln24_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.79ns) (out node of the LUT)   --->   "%shl_ln24 = shl i24 %zext_ln24_1, i24 %zext_ln24_2" [../src/word_width.cpp:24]   --->   Operation 48 'shl' 'shl_ln24' <Predicate = true> <Delay = 0.79> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln24_1)   --->   "%tmp_1 = partselect i24 @llvm.part.select.i24, i24 %shl_ln24, i32 23, i32 0" [../src/word_width.cpp:24]   --->   Operation 49 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln24_1)   --->   "%select_ln24_3 = select i1 %icmp_ln24, i24 %tmp_1, i24 %shl_ln24" [../src/word_width.cpp:24]   --->   Operation 50 'select' 'select_ln24_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln24)   --->   "%shl_ln24_1 = shl i24 16777215, i24 %zext_ln24_3" [../src/word_width.cpp:24]   --->   Operation 51 'shl' 'shl_ln24_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln24)   --->   "%lshr_ln24 = lshr i24 16777215, i24 %zext_ln24_4" [../src/word_width.cpp:24]   --->   Operation 52 'lshr' 'lshr_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.70ns) (out node of the LUT)   --->   "%and_ln24 = and i24 %shl_ln24_1, i24 %lshr_ln24" [../src/word_width.cpp:24]   --->   Operation 53 'and' 'and_ln24' <Predicate = true> <Delay = 0.70> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.31ns) (out node of the LUT)   --->   "%and_ln24_1 = and i24 %select_ln24_3, i24 %and_ln24" [../src/word_width.cpp:24]   --->   Operation 54 'and' 'and_ln24_1' <Predicate = true> <Delay = 0.31> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln24 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %word_width_ap_int_8_ap_int_8_bool_x" [../src/word_width.cpp:24]   --->   Operation 55 'specbramwithbyteenable' 'specbramwithbyteenable_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln24_5 = zext i2 %trunc_ln24" [../src/word_width.cpp:24]   --->   Operation 56 'zext' 'zext_ln24_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.58ns)   --->   "%shl_ln24_2 = shl i3 1, i3 %zext_ln24_5" [../src/word_width.cpp:24]   --->   Operation 57 'shl' 'shl_ln24_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.29ns)   --->   "%store_ln24 = store void @_ssdm_op_Write.bram.i24, i19 %word_width_ap_int_8_ap_int_8_bool_x_addr, i24 %and_ln24_1, i3 %shl_ln24_2" [../src/word_width.cpp:24]   --->   Operation 58 'store' 'store_ln24' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 409600> <RAM>
ST_2 : Operation 59 [1/1] (0.46ns)   --->   "%store_ln24 = store i42 %add_ln24, i42 %phi_mul" [../src/word_width.cpp:24]   --->   Operation 59 'store' 'store_ln24' <Predicate = true> <Delay = 0.46>
ST_2 : Operation 60 [1/1] (0.46ns)   --->   "%store_ln22 = store i21 %select_ln22, i21 %phi_urem" [../src/word_width.cpp:22]   --->   Operation 60 'store' 'store_ln22' <Predicate = true> <Delay = 0.46>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader6"   --->   Operation 61 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ word_width_ap_int_8_ap_int_8_bool_x]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_urem                                 (alloca                ) [ 011]
phi_mul                                  (alloca                ) [ 011]
i                                        (alloca                ) [ 010]
specmemcore_ln0                          (specmemcore           ) [ 000]
specinterface_ln0                        (specinterface         ) [ 000]
store_ln0                                (store                 ) [ 000]
store_ln0                                (store                 ) [ 000]
store_ln0                                (store                 ) [ 000]
br_ln0                                   (br                    ) [ 000]
i_2                                      (load                  ) [ 000]
icmp_ln22                                (icmp                  ) [ 010]
empty                                    (speclooptripcount     ) [ 000]
add_ln22                                 (add                   ) [ 000]
br_ln22                                  (br                    ) [ 000]
zext_ln22                                (zext                  ) [ 000]
x_in_addr                                (getelementptr         ) [ 011]
store_ln22                               (store                 ) [ 000]
phi_urem_load                            (load                  ) [ 000]
phi_mul_load                             (load                  ) [ 000]
add_ln22_1                               (add                   ) [ 000]
icmp_ln22_1                              (icmp                  ) [ 000]
select_ln22                              (select                ) [ 000]
specpipeline_ln22                        (specpipeline          ) [ 000]
specloopname_ln22                        (specloopname          ) [ 000]
x_in_load                                (load                  ) [ 000]
add_ln24                                 (add                   ) [ 000]
tmp                                      (partselect            ) [ 000]
zext_ln24                                (zext                  ) [ 000]
word_width_ap_int_8_ap_int_8_bool_x_addr (getelementptr         ) [ 000]
trunc_ln24                               (trunc                 ) [ 000]
shl_ln                                   (bitconcatenate        ) [ 000]
or_ln24                                  (or                    ) [ 000]
icmp_ln24                                (icmp                  ) [ 000]
zext_ln24_1                              (zext                  ) [ 000]
sub_ln24                                 (sub                   ) [ 000]
select_ln24                              (select                ) [ 000]
select_ln24_1                            (select                ) [ 000]
select_ln24_2                            (select                ) [ 000]
sub_ln24_1                               (sub                   ) [ 000]
zext_ln24_2                              (zext                  ) [ 000]
zext_ln24_3                              (zext                  ) [ 000]
zext_ln24_4                              (zext                  ) [ 000]
shl_ln24                                 (shl                   ) [ 000]
tmp_1                                    (partselect            ) [ 000]
select_ln24_3                            (select                ) [ 000]
shl_ln24_1                               (shl                   ) [ 000]
lshr_ln24                                (lshr                  ) [ 000]
and_ln24                                 (and                   ) [ 000]
and_ln24_1                               (and                   ) [ 000]
specbramwithbyteenable_ln24              (specbramwithbyteenable) [ 000]
zext_ln24_5                              (zext                  ) [ 000]
shl_ln24_2                               (shl                   ) [ 000]
store_ln24                               (store                 ) [ 000]
store_ln24                               (store                 ) [ 000]
store_ln22                               (store                 ) [ 000]
br_ln0                                   (br                    ) [ 000]
ret_ln0                                  (ret                   ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="word_width_ap_int_8_ap_int_8_bool_x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="word_width_ap_int_8_ap_int_8_bool_x"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i24"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i24"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="phi_urem_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_urem/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="phi_mul_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="i_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="x_in_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="21" slack="0"/>
<pin id="88" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_in_addr/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="21" slack="0"/>
<pin id="93" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_in_load/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="word_width_ap_int_8_ap_int_8_bool_x_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="24" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="19" slack="0"/>
<pin id="101" dir="1" index="3" bw="19" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="word_width_ap_int_8_ap_int_8_bool_x_addr/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln24_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="19" slack="2147483647"/>
<pin id="106" dir="0" index="1" bw="24" slack="0"/>
<pin id="107" dir="0" index="2" bw="3" slack="0"/>
<pin id="108" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln0_store_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="21" slack="0"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln0_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="42" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln0_store_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="21" slack="0"/>
<pin id="122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="i_2_load_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="21" slack="0"/>
<pin id="126" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="icmp_ln22_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="21" slack="0"/>
<pin id="129" dir="0" index="1" bw="21" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="add_ln22_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="21" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="zext_ln22_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="21" slack="0"/>
<pin id="141" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln22_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="21" slack="0"/>
<pin id="146" dir="0" index="1" bw="21" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="phi_urem_load_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="21" slack="1"/>
<pin id="151" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem_load/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="phi_mul_load_load_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="42" slack="1"/>
<pin id="154" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="add_ln22_1_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="21" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_1/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="icmp_ln22_1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="21" slack="0"/>
<pin id="163" dir="0" index="1" bw="21" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_1/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="select_ln22_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="21" slack="0"/>
<pin id="170" dir="0" index="2" bw="21" slack="0"/>
<pin id="171" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="add_ln24_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="42" slack="0"/>
<pin id="177" dir="0" index="1" bw="23" slack="0"/>
<pin id="178" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="19" slack="0"/>
<pin id="183" dir="0" index="1" bw="42" slack="0"/>
<pin id="184" dir="0" index="2" bw="6" slack="0"/>
<pin id="185" dir="0" index="3" bw="7" slack="0"/>
<pin id="186" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln24_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="19" slack="0"/>
<pin id="193" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="trunc_ln24_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="21" slack="0"/>
<pin id="198" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="shl_ln_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="5" slack="0"/>
<pin id="202" dir="0" index="1" bw="2" slack="0"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="or_ln24_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="5" slack="0"/>
<pin id="210" dir="0" index="1" bw="5" slack="0"/>
<pin id="211" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln24/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="icmp_ln24_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="5" slack="0"/>
<pin id="216" dir="0" index="1" bw="5" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln24_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_1/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="sub_ln24_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="0"/>
<pin id="226" dir="0" index="1" bw="5" slack="0"/>
<pin id="227" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln24/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="select_ln24_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="5" slack="0"/>
<pin id="233" dir="0" index="2" bw="5" slack="0"/>
<pin id="234" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="select_ln24_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="5" slack="0"/>
<pin id="241" dir="0" index="2" bw="5" slack="0"/>
<pin id="242" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_1/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="select_ln24_2_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="5" slack="0"/>
<pin id="249" dir="0" index="2" bw="5" slack="0"/>
<pin id="250" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_2/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="sub_ln24_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="5" slack="0"/>
<pin id="256" dir="0" index="1" bw="5" slack="0"/>
<pin id="257" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln24_1/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln24_2_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="5" slack="0"/>
<pin id="262" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_2/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="zext_ln24_3_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="5" slack="0"/>
<pin id="266" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_3/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln24_4_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="5" slack="0"/>
<pin id="270" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_4/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="shl_ln24_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="5" slack="0"/>
<pin id="275" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln24/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="24" slack="0"/>
<pin id="280" dir="0" index="1" bw="24" slack="0"/>
<pin id="281" dir="0" index="2" bw="6" slack="0"/>
<pin id="282" dir="0" index="3" bw="1" slack="0"/>
<pin id="283" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="select_ln24_3_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="24" slack="0"/>
<pin id="291" dir="0" index="2" bw="24" slack="0"/>
<pin id="292" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_3/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="shl_ln24_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="5" slack="0"/>
<pin id="299" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln24_1/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="lshr_ln24_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="5" slack="0"/>
<pin id="305" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln24/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="and_ln24_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="24" slack="0"/>
<pin id="310" dir="0" index="1" bw="24" slack="0"/>
<pin id="311" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln24/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="and_ln24_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="24" slack="0"/>
<pin id="316" dir="0" index="1" bw="24" slack="0"/>
<pin id="317" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln24_1/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln24_5_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="2" slack="0"/>
<pin id="323" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_5/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="shl_ln24_2_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="2" slack="0"/>
<pin id="328" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln24_2/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="store_ln24_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="42" slack="0"/>
<pin id="334" dir="0" index="1" bw="42" slack="1"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln22_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="21" slack="0"/>
<pin id="339" dir="0" index="1" bw="21" slack="1"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/2 "/>
</bind>
</comp>

<comp id="342" class="1005" name="phi_urem_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="21" slack="0"/>
<pin id="344" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="phi_urem "/>
</bind>
</comp>

<comp id="349" class="1005" name="phi_mul_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="42" slack="0"/>
<pin id="351" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="356" class="1005" name="i_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="21" slack="0"/>
<pin id="358" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="366" class="1005" name="x_in_addr_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="21" slack="1"/>
<pin id="368" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="x_in_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="36" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="36" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="118"><net_src comp="26" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="24" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="131"><net_src comp="124" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="28" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="124" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="34" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="142"><net_src comp="124" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="148"><net_src comp="133" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="34" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="155" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="38" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="172"><net_src comp="161" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="155" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="24" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="179"><net_src comp="152" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="46" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="48" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="152" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="189"><net_src comp="50" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="190"><net_src comp="52" pin="0"/><net_sink comp="181" pin=3"/></net>

<net id="194"><net_src comp="181" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="199"><net_src comp="149" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="54" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="56" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="212"><net_src comp="200" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="58" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="200" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="208" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="91" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="60" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="200" pin="3"/><net_sink comp="224" pin=1"/></net>

<net id="235"><net_src comp="214" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="200" pin="3"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="208" pin="2"/><net_sink comp="230" pin=2"/></net>

<net id="243"><net_src comp="214" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="208" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="200" pin="3"/><net_sink comp="238" pin=2"/></net>

<net id="251"><net_src comp="214" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="224" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="200" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="258"><net_src comp="60" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="230" pin="3"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="246" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="238" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="254" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="220" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="260" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="284"><net_src comp="62" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="272" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="286"><net_src comp="50" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="287"><net_src comp="18" pin="0"/><net_sink comp="278" pin=3"/></net>

<net id="293"><net_src comp="214" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="278" pin="4"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="272" pin="2"/><net_sink comp="288" pin=2"/></net>

<net id="300"><net_src comp="64" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="264" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="64" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="268" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="296" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="302" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="288" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="308" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="320"><net_src comp="314" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="324"><net_src comp="196" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="68" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="321" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="331"><net_src comp="325" pin="2"/><net_sink comp="104" pin=2"/></net>

<net id="336"><net_src comp="175" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="167" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="72" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="348"><net_src comp="342" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="352"><net_src comp="76" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="354"><net_src comp="349" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="355"><net_src comp="349" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="359"><net_src comp="80" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="362"><net_src comp="356" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="369"><net_src comp="84" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="91" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_in | {}
	Port: word_width_ap_int_8_ap_int_8_bool_x | {2 }
 - Input state : 
	Port: word_width_Pipeline_LOAD : x_in | {1 2 }
	Port: word_width_Pipeline_LOAD : word_width_ap_int_8_ap_int_8_bool_x | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		i_2 : 1
		icmp_ln22 : 2
		add_ln22 : 2
		br_ln22 : 3
		zext_ln22 : 2
		x_in_addr : 3
		x_in_load : 4
		store_ln22 : 3
	State 2
		add_ln22_1 : 1
		icmp_ln22_1 : 2
		select_ln22 : 3
		add_ln24 : 1
		tmp : 1
		zext_ln24 : 2
		word_width_ap_int_8_ap_int_8_bool_x_addr : 3
		trunc_ln24 : 1
		shl_ln : 2
		or_ln24 : 3
		icmp_ln24 : 3
		zext_ln24_1 : 1
		sub_ln24 : 3
		select_ln24 : 4
		select_ln24_1 : 4
		select_ln24_2 : 4
		sub_ln24_1 : 5
		zext_ln24_2 : 5
		zext_ln24_3 : 5
		zext_ln24_4 : 6
		shl_ln24 : 6
		tmp_1 : 7
		select_ln24_3 : 8
		shl_ln24_1 : 6
		lshr_ln24 : 7
		and_ln24 : 8
		and_ln24_1 : 9
		zext_ln24_5 : 2
		shl_ln24_2 : 3
		store_ln24 : 9
		store_ln24 : 2
		store_ln22 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |    add_ln22_fu_133   |    0    |    28   |
|    add   |   add_ln22_1_fu_155  |    0    |    28   |
|          |    add_ln24_fu_175   |    0    |    49   |
|----------|----------------------|---------|---------|
|          |  select_ln22_fu_167  |    0    |    21   |
|          |  select_ln24_fu_230  |    0    |    5    |
|  select  | select_ln24_1_fu_238 |    0    |    5    |
|          | select_ln24_2_fu_246 |    0    |    5    |
|          | select_ln24_3_fu_288 |    0    |    24   |
|----------|----------------------|---------|---------|
|    and   |    and_ln24_fu_308   |    0    |    24   |
|          |   and_ln24_1_fu_314  |    0    |    24   |
|----------|----------------------|---------|---------|
|          |   icmp_ln22_fu_127   |    0    |    15   |
|   icmp   |  icmp_ln22_1_fu_161  |    0    |    15   |
|          |   icmp_ln24_fu_214   |    0    |    9    |
|----------|----------------------|---------|---------|
|          |    shl_ln24_fu_272   |    0    |    17   |
|    shl   |   shl_ln24_1_fu_296  |    0    |    11   |
|          |   shl_ln24_2_fu_325  |    0    |    5    |
|----------|----------------------|---------|---------|
|    sub   |    sub_ln24_fu_224   |    0    |    12   |
|          |   sub_ln24_1_fu_254  |    0    |    12   |
|----------|----------------------|---------|---------|
|   lshr   |   lshr_ln24_fu_302   |    0    |    11   |
|----------|----------------------|---------|---------|
|          |   zext_ln22_fu_139   |    0    |    0    |
|          |   zext_ln24_fu_191   |    0    |    0    |
|          |  zext_ln24_1_fu_220  |    0    |    0    |
|   zext   |  zext_ln24_2_fu_260  |    0    |    0    |
|          |  zext_ln24_3_fu_264  |    0    |    0    |
|          |  zext_ln24_4_fu_268  |    0    |    0    |
|          |  zext_ln24_5_fu_321  |    0    |    0    |
|----------|----------------------|---------|---------|
|partselect|      tmp_fu_181      |    0    |    0    |
|          |     tmp_1_fu_278     |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |   trunc_ln24_fu_196  |    0    |    0    |
|----------|----------------------|---------|---------|
|bitconcatenate|     shl_ln_fu_200    |    0    |    0    |
|----------|----------------------|---------|---------|
|    or    |    or_ln24_fu_208    |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   320   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|    i_reg_356    |   21   |
| phi_mul_reg_349 |   42   |
| phi_urem_reg_342|   21   |
|x_in_addr_reg_366|   21   |
+-----------------+--------+
|      Total      |   105  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_91 |  p0  |   2  |  21  |   42   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   42   ||   0.46  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   320  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   105  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   105  |   329  |
+-----------+--------+--------+--------+
