Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 23 11:15:54 2024
| Host         : LAPTOP-KMHA882Q running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   404 |
|    Minimum number of control sets                        |   404 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   214 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   404 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    23 |
| >= 6 to < 8        |    10 |
| >= 8 to < 10       |   298 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |    10 |
| >= 14 to < 16      |     2 |
| >= 16              |    56 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             158 |           72 |
| No           | No                    | Yes                    |               7 |            2 |
| No           | Yes                   | No                     |             580 |          185 |
| Yes          | No                    | No                     |             796 |          210 |
| Yes          | No                    | Yes                    |              51 |            8 |
| Yes          | Yes                   | No                     |            3842 |         1101 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                          Enable Signal                                                                         |                                                                    Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/axi_arready0                                                                                               | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/axi_awready0                                                                                               | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/axi_arready0                                                                                               | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/axi_awready0                                                                                               | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                           |                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/axi_awready0                                                                                               | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/axi_arready0                                                                                               | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/axi_awready0                                                                                               | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                         | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/axi_arready0                                                                                               | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/axi_awready0                                                                                   | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/gpio_breakkout_0/inst/p_0_in                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/axi_arready0                                                                                   | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                           | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                  |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_2/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_2/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                            | design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                            | design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                            | design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                            | design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_1/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                            | design_1_i/ip_pwm_2020p2_1/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_1/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_1/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_1/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_1/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_1/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_1/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_1/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                            | design_1_i/ip_pwm_2020p2_1/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_1/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_1/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_1/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                            | design_1_i/ip_pwm_2020p2_1/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_1/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_1/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_1/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_1/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_1/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_1/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_1/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_1/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_1/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_1/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_1/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_1/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_1/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_1/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_1/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                            | design_1_i/ip_pwm_2020p2_1/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_1/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_1/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_2/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_2/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_2/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_2/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_2/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                            | design_1_i/ip_pwm_2020p2_2/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_2/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_2/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_2/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_2/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_2/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_2/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_2/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_2/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_2/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_2/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_2/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_2/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_2/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                            | design_1_i/ip_pwm_2020p2_2/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_2/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_2/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_2/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_2/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_2/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                            | design_1_i/ip_pwm_2020p2_2/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_2/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_2/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_2/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                            | design_1_i/ip_pwm_2020p2_2/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_3/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_3/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_3/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_3/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_3/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                            | design_1_i/ip_pwm_2020p2_3/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_3/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_3/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_3/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_3/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_3/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_3/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_3/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_3/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_3/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                            | design_1_i/ip_pwm_2020p2_3/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_3/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_3/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_3/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_3/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_3/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_3/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_3/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                            | design_1_i/ip_pwm_2020p2_3/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_3/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_3/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_3/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_3/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_3/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_3/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_3/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                            | design_1_i/ip_pwm_2020p2_3/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                            | design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                            | design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                            | design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                            | design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                           | design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                        | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                        | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                        | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                        | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                        | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                        | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                        | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                        | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                        | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                        | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                        | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                        | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                        | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                        | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                        | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                        | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                        | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                        | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                        | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                        | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                        | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                        | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                        | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                        | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                              |                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                    |                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/dataOut[7]_i_1_n_0                                                        | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                           | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg19[7]_i_1_n_0                                                                           | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg22[15]_i_1_n_0                                                                          | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg16[15]_i_1_n_0                                                                          | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg16[23]_i_1_n_0                                                                          | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                          | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg17[31]_i_1_n_0                                                                          | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg17[7]_i_1_n_0                                                                           | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg18[15]_i_1_n_0                                                                          | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg20[15]_i_1_n_0                                                                          | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg18[23]_i_1_n_0                                                                          | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg20[23]_i_1_n_0                                                                          | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                          | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                          | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg20[31]_i_1_n_0                                                                          | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg20[7]_i_1_n_0                                                                           | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg17[23]_i_1_n_0                                                                          | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg18[31]_i_1_n_0                                                                          | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg19[23]_i_1_n_0                                                                          | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg17[15]_i_1_n_0                                                                          | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg21[15]_i_1_n_0                                                                          | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg21[23]_i_1_n_0                                                                          | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg21[31]_i_1_n_0                                                                          | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg18[7]_i_1_n_0                                                                           | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg21[7]_i_1_n_0                                                                           | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg22[23]_i_1_n_0                                                                          | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg16[7]_i_1_n_0                                                                           | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg16[31]_i_1_n_0                                                                          | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg19[15]_i_1_n_0                                                                          | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg19[31]_i_1_n_0                                                                          | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg25[31]_i_1_n_0                                                                          | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg28[15]_i_1_n_0                                                                          | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg25[15]_i_1_n_0                                                                          | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg27[31]_i_1_n_0                                                                          | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg23[23]_i_1_n_0                                                                          | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg23[7]_i_1_n_0                                                                           | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/p_1_in[7]                                                                                      | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/p_1_in[15]                                                                                     | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg27[7]_i_1_n_0                                                                           | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/p_1_in[31]                                                                                     | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/p_1_in[23]                                                                                     | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg29[7]_i_1_n_0                                                                           | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg29[31]_i_1_n_0                                                                          | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg23[31]_i_1_n_0                                                                          | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg24[15]_i_1_n_0                                                                          | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg25[23]_i_1_n_0                                                                          | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg26[31]_i_1_n_0                                                                          | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg28[23]_i_1_n_0                                                                          | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg23[15]_i_1_n_0                                                                          | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg26[7]_i_1_n_0                                                                           | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg24[31]_i_1_n_0                                                                          | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg27[15]_i_1_n_0                                                                          | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg27[23]_i_1_n_0                                                                          | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg25[7]_i_1_n_0                                                                           | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg29[15]_i_1_n_0                                                                          | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg28[7]_i_1_n_0                                                                           | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg26[15]_i_1_n_0                                                                          | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg29[23]_i_1_n_0                                                                          | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg22[31]_i_1_n_0                                                                          | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg24[7]_i_1_n_0                                                                           | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg24[23]_i_1_n_0                                                                          | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg28[31]_i_1_n_0                                                                          | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg26[23]_i_1_n_0                                                                          | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg22[7]_i_1_n_0                                                                           | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imuMsg[0][7]_i_1_n_0                                                                  | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imuMsg[10][7]_i_1_n_0                                                                 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imuMsg[11][7]_i_1_n_0                                                                 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imuMsg[12][7]_i_1_n_0                                                                 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imuMsg[14][7]_i_1_n_0                                                                 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imuMsg[1][7]_i_1_n_0                                                                  | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imuMsg[3][7]_i_1_n_0                                                                  | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imuMsg                                                                                | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imuMsg[13][7]_i_1_n_0                                                                 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imuMsg[17][7]_i_1_n_0                                                                 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imuMsgIdx                                                                             | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imuMsg[16][7]_i_1_n_0                                                                 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imuMsg[2][7]_i_1_n_0                                                                  | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imuMsg[4][7]_i_1_n_0                                                                  | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imuMsg[6][7]_i_1_n_0                                                                  | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imuMsg[9][7]_i_1_n_0                                                                  | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imuMsg[5][7]_i_1_n_0                                                                  | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imuMsg[15][7]_i_1_n_0                                                                 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imuMsg[7][7]_i_1_n_0                                                                  | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imuMsg[8][7]_i_1_n_0                                                                  | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imuData[7]_i_1_n_0                                                                    | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                        | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                        | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                        | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                        | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                        | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                        | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                        | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                       | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                        | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                  | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                5 |             11 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/bitCnt                                                                    | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                       |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ip_pwm_2020p2_1/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ip_pwm_2020p2_3/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                6 |             13 |         2.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ip_pwm_2020p2_2/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                6 |             13 |         2.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                       |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |                6 |             13 |         2.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                       |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                                       |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                       |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                6 |             21 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                       |                7 |             21 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                       |               11 |             24 |         2.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                            |               11 |             26 |         2.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                           | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                            |               12 |             28 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |               12 |             30 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ip_pwm_2020p2_1/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/pwmCountR[0]_i_1_n_0                                                         |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ip_pwm_2020p2_3/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/pwmCountR[0]_i_1_n_0                                                         |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/pwmCountR[0]_i_1_n_0                                                         |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/hb_0/inst/hbCnt[0]_i_1_n_0                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ip_pwm_2020p2_2/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/pwmCountR[0]_i_1_n_0                                                         |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/pwmCountR[0]_i_1_n_0                                                         |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/fsm                                                                                              | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/pwmMsrCnt[0]_i_1_n_0                                                                    |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/pwmMsr[31]_i_1_n_0                                                                               | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/staleCnt[0]_i_2_n_0                                                                              | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/staleCnt[0]_i_1_n_0                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/pwmMsr[31]_i_1_n_0                                                                               | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/fsm                                                                                              | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/pwmMsrCnt[0]_i_1_n_0                                                                    |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_1/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                | design_1_i/ip_pwm_2020p2_1/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                            | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                            | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_2/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                | design_1_i/ip_pwm_2020p2_2/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                            | design_1_i/ip_pwmr_1/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/staleCnt[0]_i_2_n_0                                                                              | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/staleCnt[0]_i_1_n_0                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/fsm                                                                                              | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/pwmMsrCnt[0]_i_1_n_0                                                                    |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/pwmMsr[31]_i_1_n_0                                                                               | design_1_i/ip_pwmr_0/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                | design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/pwmMsr[31]_i_1_n_0                                                                               | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/fsm                                                                                              | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/pwmMsrCnt[0]_i_1_n_0                                                                    |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt[31]_i_1_n_0                                                           | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/staleCnt[0]_i_2_n_0                                                                              | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/staleCnt[0]_i_1_n_0                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_3/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                | design_1_i/ip_pwm_2020p2_3/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/staleCnt[0]_i_2_n_0                                                                              | design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/staleCnt[0]_i_1_n_0                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                            | design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/SR[0]                                                                                   |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                | design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                       |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                       |                7 |             35 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                       |                8 |             47 |         5.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |               12 |             47 |         3.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |                9 |             52 |         5.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |               14 |             52 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                       |                8 |             52 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |               11 |             52 |         4.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/onTimeR[31]_i_1_n_0                                                                            | design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |               18 |             64 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_2/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/onTimeR[31]_i_1_n_0                                                                            | design_1_i/ip_pwm_2020p2_2/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |               17 |             64 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_1/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/onTimeR[31]_i_1_n_0                                                                            | design_1_i/ip_pwm_2020p2_1/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |               19 |             64 |         3.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/onTimeR[31]_i_1_n_0                                                                            | design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |               19 |             64 |         3.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_pwm_2020p2_3/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/onTimeR[31]_i_1_n_0                                                                            | design_1_i/ip_pwm_2020p2_3/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/SR[0]                                                                        |               21 |             64 |         3.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/ping_0                                                                 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |               41 |            152 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/pong_1                                                                 | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |               40 |            152 |         3.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                |                                                                                                                                                       |               73 |            159 |         2.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/SR[0]                                                         |               49 |            176 |         3.59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                             |                                                                                                                                                       |               97 |            320 |         3.30 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


