$date
	Sun Oct 23 05:26:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#972812
b10111 !
1"
#972814
b10111 &
b10111 %
1$
#972815
0"
#972818
b1000110 &
b1000110 %
#972822
b100011 &
b100011 %
#972826
b1101010 &
b1101010 %
#972830
b110101 &
b110101 %
#972834
b10100000 &
b10100000 %
#972838
b1010000 &
b1010000 %
#972842
b101000 &
b101000 %
#972846
b10100 &
b10100 %
#972850
b1010 &
b1010 %
#972854
b101 &
b101 %
#972858
b10000 &
b10000 %
#972862
b1000 &
b1000 %
#972866
b100 &
b100 %
#972870
b10 &
b10 %
#972874
b1 &
b1 %
1#
#972878
b0 &
0#
b0 %
0$
#1886736
b1100 !
1"
#1886738
b1100 &
b1100 %
1$
#1886739
0"
#1886742
b110 &
b110 %
#1886746
b11 &
b11 %
#1886750
b1010 &
b1010 %
#1886754
b101 &
b101 %
#1886758
b10000 &
b10000 %
#1886762
b1000 &
b1000 %
#1886766
b100 &
b100 %
#1886770
b10 &
b10 %
#1886774
b1 &
1#
b1 %
#1886778
b0 &
b0 %
0#
0$
#2895089
b100 !
1"
#2895090
b100 &
b100 %
1$
#2895091
0"
#2895094
b10 &
b10 %
#2895098
b1 &
b1 %
1#
#2895102
b0 &
0#
b0 %
0$
#4500012
