// Seed: 2338913980
module module_0 #(
    parameter id_12 = 32'd20
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output uwire id_2;
  output wire id_1;
  logic [-1 : -1] id_8, id_9, id_10, id_11;
  assign id_2 = 1 != (-1) - -1;
  assign id_1 = id_9;
  always id_11 <= -1;
  assign module_1.id_2 = 0;
  wire _id_12;
  assign id_11 = id_11;
  wire [1 : id_12] id_13, id_14;
endmodule
module module_1 (
    input tri   id_0,
    input tri0  id_1,
    input uwire id_2#(.id_4(1), .id_5(1), .id_6(-1), .id_7(1), .id_8(1))
);
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
