array argno0[96] : w32 -> w8 = symbolic
array argno1[8] : w32 -> w8 = symbolic
array const_arr125[784] : w32 -> w8 = [0 0 0 0 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2 0 0 0 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
array const_arr76[60] : w32 -> w8 = [68 66 85 83 95 83 69 83 83 73 79 78 95 66 85 83 95 65 68 68 82 69 83 83 61 117 110 105 120 58 97 98 115 116 114 97 99 116 61 47 116 109 112 47 100 98 117 115 45 86 81 99 118 117 112 57 51 113 89 0]
array macke_sizeof_argno0[4] : w32 -> w8 = symbolic
array model_version[4] : w32 -> w8 = symbolic
(query [(Eq 1
             (ReadLSB w32 0 model_version))
         (Sle 1
              N0:(ReadLSB w32 0 macke_sizeof_argno0))
         (Slt N0 1025)
         (Eq false (Eq 4 N0))
         (Eq false (Eq 16 N0))
         (Eq false (Eq 128 N0))
         (Eq false (Eq 2 N0))
         (Eq false
             (Eq 1
                 N1:(ReadLSB w64 0 argno1)))
         (Eq false (Eq 0 N1))
         (Eq 0
             (And w8 (Read w8 52 argno0) 1))
         (Eq false
             (Slt N2:(ReadLSB w32 56 argno0)
                  0))
         (Eq false
             (Ult (Add w64 18446744073674463632
                           N3:(ReadLSB w64 0 argno0))
                  77))
         (Eq false
             (Ult (Add w64 18446744073674463344 N3) 35))
         (Eq false
             (Ult (Add w64 18446744073674058384 N3) 417))
         (Eq false
             (Ult (Add w64 18446744073673954448 N3) 54))
         (Eq false
             (Ult (Add w64 18446744073673954352 N3) 15))
         (Eq false
             (Ult (Add w64 18446744073673954224 N3) 15))
         (Eq false
             (Ult (Add w64 18446744073673952576 N3) 208))
         (Eq false
             (Ult (Add w64 18446744073673951184 N3) 12))
         (Eq false
             (Ult (Add w64 18446744073673950800 N3) 18))
         (Eq false
             (Ult (Add w64 18446744073673950224 N3) 17))
         (Eq false
             (Ult (Add w64 18446744073673888960 N3) 8))
         (Eq false
             (Ult (Add w64 18446744073673871632 N3) 107))
         (Eq false
             (Ult (Add w64 18446744073673436400 N3) 964))
         (Eq false
             (Ult (Add w64 18446744073672881120 N3) 16))
         (Eq false
             (Ult (Add w64 18446744073672880688 N3) 15))
         (Eq false
             (Ult (Add w64 18446744073672880112 N3) 11))
         (Eq false
             (Ult (Add w64 18446744073672201536 N3) 7))
         (Eq false
             (Ult (Add w64 18446744073672201056 N3) 14))
         (Eq false
             (Ult (Add w64 18446744073672039584 N3) 11))
         (Eq false
             (Ult (Add w64 18446744073672021200 N3) 23))
         (Eq false
             (Ult (Add w64 18446744073672010368 N3) 4))
         (Eq false
             (Ult (Add w64 18446744073671796112 N3) 2))
         (Eq false
             (Ult (Add w64 18446744073671795440 N3) 2))
         (Eq false
             (Ult (Add w64 18446744073671794976 N3) 2))
         (Eq false
             (Ult (Add w64 18446744073671681888 N3) 57))
         (Eq false
             (Ult (Add w64 18446744073671681264 N3) 13))
         (Eq false
             (Ult (Add w64 18446744073671668320 N3) 4))
         (Eq false
             (Ult (Add w64 18446744073671667744 N3) 8))
         (Eq false
             (Ult (Add w64 18446744073671638688 N3) 64))
         (Eq false
             (Ult (Add w64 18446744073671637872 N3) 19))
         (Eq false
             (Ult (Add w64 18446744073671607648 N3) 15))
         (Eq false
             (Ult (Add w64 18446744073671602720 N3) 11))
         (Eq false
             (Ult (Add w64 18446744073671602288 N3) 15))
         (Eq false
             (Ult (Add w64 18446744073671601712 N3) 12))
         (Eq false
             (Ult (Add w64 18446744073671510736 N3) 4))
         (Eq false
             (Ult (Add w64 18446744073671510304 N3) 10))
         (Eq false
             (Ult (Add w64 18446744073671488416 N3) 768))
         (Eq false
             (Ult (Add w64 18446744073671455744 N3) 8))
         (Eq false
             (Ult (Add w64 18446744073671455264 N3) 8))
         (Eq false
             (Ult (Add w64 18446744073671357616 N3) 19))
         (Eq false
             (Ult (Add w64 18446744073671317456 N3) 6))
         (Eq false
             (Ult (Add w64 18446744073671316976 N3) 7))
         (Eq false
             (Ult (Add w64 18446744073671316576 N3) 8))
         (Eq false
             (Ult (Add w64 18446744073671312976 N3) 12))
         (Eq false
             (Ult (Add w64 18446744073671312352 N3) 11))
         (Eq false
             (Ult (Add w64 18446744073671166864 N3) 19))
         (Eq false
             (Ult (Add w64 18446744073671146816 N3) 69))
         (Eq false
             (Ult (Add w64 18446744073671110336 N3) 2))
         (Eq false
             (Ult (Add w64 18446744073671081664 N3) 7))
         (Eq false
             (Ult (Add w64 18446744073671081088 N3) 41))
         (Eq false
             (Ult (Add w64 18446744073671076192 N3) 4))
         (Eq false
             (Ult (Add w64 18446744073671075712 N3) 8))
         (Eq false
             (Ult (Add w64 18446744073671069216 N3) 11))
         (Eq false
             (Ult (Add w64 18446744073671010992 N3) 6))
         (Eq false
             (Ult (Add w64 18446744073671010560 N3) 4))
         (Eq false
             (Ult (Add w64 18446744073671001904 N3) 23))
         (Eq false
             (Ult (Add w64 18446744073671001424 N3) 8))
         (Eq false
             (Ult (Add w64 18446744073670933328 N3) 27))
         (Eq false
             (Ult (Add w64 18446744073670932592 N3) 20))
         (Eq false
             (Ult (Add w64 18446744073670839776 N3) 41))
         (Eq false
             (Ult (Add w64 18446744073670839184 N3) 7))
         (Eq false
             (Ult (Add w64 18446744073670821744 N3) 640))
         (Eq false
             (Ult (Add w64 18446744073670795200 N3) 18))
         (Eq false
             (Ult (Add w64 18446744073670770208 N3) 2))
         (Eq false
             (Ult (Add w64 18446744073670769728 N3) 4))
         (Eq false
             (Ult (Add w64 18446744073670741328 N3) 2906))
         (Eq false
             (Ult (Add w64 18446744073670704816 N3) 40))
         (Eq false
             (Ult (Add w64 18446744073670704720 N3) 33))
         (Eq false
             (Ult (Add w64 18446744073670703952 N3) 18))
         (Eq false
             (Ult (Add w64 18446744073670648480 N3) 16))
         (Eq false
             (Ult (Add w64 18446744073670554752 N3) 10))
         (Eq false
             (Ult (Add w64 18446744073670554400 N3) 9))
         (Eq false
             (Ult (Add w64 18446744073670417984 N3) 7))
         (Eq false
             (Ult (Add w64 18446744073670417408 N3) 12))
         (Eq false
             (Ult (Add w64 18446744073670413296 N3) 21))
         (Ult N4:(Add w64 18446744073670412896 N3) 60)
         (Eq 45
             (Read w8 (Extract w32 0 N4)
                      const_arr76))
         (Eq 0
             (ReadLSB w32 64 argno0))
         (Ult N2 32)
         (Eq 0
             (And w32 (ReadLSB w32 N5:(Extract w32 0 (Add w64 4
                                                              (Mul w64 24 (SExt w64 N2)))) U0:[783=0, 782=0, 781=0, 780=0, 779=0, 778=0, 777=0, 776=0, 775=N6:(Read w8 3 model_version),
                                                                                               774=N7:(Read w8 2 model_version),
                                                                                               773=N8:(Read w8 1 model_version),
                                                                                               772=N9:(Read w8 0 model_version)] @ const_arr125)
                      1))]
        false)
