
####################################################################################
# Generated by Vivado 2021.2 built on 'Tue Oct 19 02:47:39 MDT 2021' by 'xbuild'
####################################################################################

set_property SRC_FILE_INFO {cfile:/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/par/ddr4_core.xdc rfile:../../../../../../../../../common/shell_v04261818/design/ip/ddr4_core/par/ddr4_core.xdc id:1 order:EARLY scoped_inst:SH_DDR/ddr_cores.DDR4_0/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/proj/chimera/khanasif/drop_fix_sysmon_i2c_7_14_aws/constraints/no_buffers.xdc rfile:../../../../../../../../../../../../../../../../../../proj/chimera/khanasif/drop_fix_sysmon_i2c_7_14_aws/constraints/no_buffers.xdc id:2} [current_design]
set_property SRC_FILE_INFO {cfile:/proj/chimera/khanasif/rl_build_4_26/shell_1.4/constraints/cl_ddr.xdc rfile:../../../../../../../../../../../../../proj/chimera/khanasif/rl_build_4_26/shell_1.4/constraints/cl_ddr.xdc id:3} [current_design]
set_property SRC_FILE_INFO {cfile:/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc rfile:../../../../../../../../../common/shell_v04261818/build/constraints/cl_ddr.xdc id:4} [current_design]

# Vivado Generated miscellaneous constraints 

set_property src_info {type:PI file:{} line:-1 export:NONE save:INPUT read:READ} [current_design]
set_property -quiet TOOL_DERIVED_CLK_NAMES {1:0:CLKIN:CLKOUTPHY:mmcm_clkout0:pll_clk[0]} [get_cells -quiet {inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER}]
set_property src_info {type:PI file:{} line:-1 export:NONE save:INPUT read:READ} [current_design]
set_property -quiet TOOL_DERIVED_CLK_NAMES {1:0:CLKIN:CLKOUTPHY:mmcm_clkout0:pll_clk[1]} [get_cells -quiet {inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER}]
set_property src_info {type:PI file:{} line:-1 export:NONE save:INPUT read:READ} [current_design]
set_property -quiet TOOL_DERIVED_CLK_NAMES {1:0:CLKIN:CLKOUTPHY:mmcm_clkout0:pll_clk[2]} [get_cells -quiet {inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER}]

####################################################################################
# Constraints from file : 'ddr4_core.xdc'
####################################################################################

set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[16]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[17]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[18]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[19]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[20]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[21]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[22]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[23]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[24]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[25]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[26]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[27]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[28]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[29]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[30]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[31]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[32]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[33]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[34]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[35]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[36]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[37]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[38]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[39]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[40]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[41]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[42]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[43]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[44]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[45]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[46]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[47]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[48]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[49]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[50]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[51]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[52]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[53]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[54]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[55]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[56]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[57]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[58]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[59]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[60]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[61]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[62]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[63]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[64]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[65]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[66]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[67]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[68]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[69]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[70]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dq[71]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_c[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_c[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_c[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_c[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_c[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_c[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_c[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_c[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_c[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_c[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_c[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_c[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_c[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_c[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_c[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_c[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_c[16]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_c[17]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_t[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_t[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_t[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_t[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_t[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_t[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_t[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_t[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_t[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_t[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_t[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_t[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_t[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_t[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_t[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_t[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_t[16]}]
set_property src_info {type:SCOPED_XDC file:1 line:311 export:INPUT save:NONE read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_dqs_t[17]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[16]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[17]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[18]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[19]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[20]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[21]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[22]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[23]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[24]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[25]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[26]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[27]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[28]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[29]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[30]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[31]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[32]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[33]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[34]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[35]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[36]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[37]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[38]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[39]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[40]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[41]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[42]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[43]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[44]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[45]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[46]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[47]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[48]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[49]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[50]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[51]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[52]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[53]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[54]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[55]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[56]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[57]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[58]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[59]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[60]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[61]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[62]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[63]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[64]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[65]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[66]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[67]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[68]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[69]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[70]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dq[71]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dqs_c[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dqs_c[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dqs_c[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dqs_c[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dqs_c[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dqs_c[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dqs_c[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dqs_c[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dqs_c[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dqs_c[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dqs_c[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dqs_c[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dqs_c[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dqs_c[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dqs_c[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dqs_c[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dqs_c[16]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dqs_c[17]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dqs_t[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dqs_t[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dqs_t[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dqs_t[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dqs_t[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dqs_t[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dqs_t[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dqs_t[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dqs_t[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dqs_t[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dqs_t[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dqs_t[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dqs_t[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dqs_t[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dqs_t[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dqs_t[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dqs_t[16]}]
set_property src_info {type:SCOPED_XDC file:1 line:313 export:INPUT save:NONE read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_dqs_t[17]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[16]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[17]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[18]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[19]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[20]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[21]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[22]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[23]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[24]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[25]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[26]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[27]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[28]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[29]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[30]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[31]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[32]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[33]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[34]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[35]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[36]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[37]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[38]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[39]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[40]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[41]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[42]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[43]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[44]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[45]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[46]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[47]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[48]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[49]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[50]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[51]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[52]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[53]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[54]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[55]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[56]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[57]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[58]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[59]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[60]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[61]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[62]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[63]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[64]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[65]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[66]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[67]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[68]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[69]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[70]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dq[71]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_c[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_c[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_c[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_c[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_c[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_c[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_c[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_c[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_c[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_c[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_c[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_c[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_c[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_c[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_c[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_c[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_c[16]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_c[17]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_t[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_t[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_t[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_t[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_t[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_t[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_t[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_t[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_t[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_t[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_t[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_t[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_t[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_t[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_t[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_t[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_t[16]}]
set_property src_info {type:SCOPED_XDC file:1 line:314 export:INPUT save:NONE read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_dqs_t[17]}]
set_property src_info {type:SCOPED_XDC file:1 line:316 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports ddr4_parity]
set_property src_info {type:SCOPED_XDC file:1 line:318 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {ddr4_cs_n[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:319 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports ddr4_act_n]
set_property src_info {type:SCOPED_XDC file:1 line:319 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {ddr4_adr[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:319 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {ddr4_adr[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:319 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {ddr4_adr[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:319 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {ddr4_adr[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:319 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {ddr4_adr[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:319 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {ddr4_adr[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:319 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {ddr4_adr[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:319 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {ddr4_adr[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:319 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {ddr4_adr[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:319 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {ddr4_adr[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:319 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {ddr4_adr[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:319 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {ddr4_adr[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:319 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {ddr4_adr[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:319 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {ddr4_adr[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:319 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {ddr4_adr[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:319 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {ddr4_adr[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:319 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {ddr4_adr[16]}]
set_property src_info {type:SCOPED_XDC file:1 line:319 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {ddr4_ba[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:319 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {ddr4_ba[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:319 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {ddr4_bg[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:319 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {ddr4_bg[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:319 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {ddr4_cke[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:319 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {ddr4_odt[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_ck_c[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_ck_t[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[16]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[17]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[18]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[19]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[20]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[21]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[22]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[23]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[24]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[25]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[26]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[27]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[28]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[29]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[30]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[31]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[32]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[33]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[34]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[35]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[36]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[37]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[38]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[39]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[40]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[41]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[42]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[43]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[44]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[45]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[46]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[47]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[48]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[49]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[50]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[51]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[52]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[53]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[54]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[55]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[56]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[57]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[58]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[59]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[60]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[61]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[62]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[63]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[64]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[65]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[66]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[67]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[68]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[69]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[70]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dq[71]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_c[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_c[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_c[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_c[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_c[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_c[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_c[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_c[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_c[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_c[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_c[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_c[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_c[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_c[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_c[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_c[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_c[16]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_c[17]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_t[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_t[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_t[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_t[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_t[4]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_t[5]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_t[6]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_t[7]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_t[8]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_t[9]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_t[10]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_t[11]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_t[12]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_t[13]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_t[14]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_t[15]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_t[16]}]
set_property src_info {type:SCOPED_XDC file:1 line:320 export:INPUT save:NONE read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {ddr4_dqs_t[17]}]

####################################################################################
# Constraints from file : 'no_buffers.xdc'
####################################################################################

set_property src_info {type:XDC file:2 line:25 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports sys_clk_n]
set_property src_info {type:XDC file:2 line:25 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports sys_clk_p]
set_property src_info {type:XDC file:2 line:36 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dqs_c[1]}]
set_property src_info {type:XDC file:2 line:36 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dqs_t[1]}]
set_property src_info {type:XDC file:2 line:37 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[4]}]
set_property src_info {type:XDC file:2 line:38 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[5]}]
set_property src_info {type:XDC file:2 line:39 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[6]}]
set_property src_info {type:XDC file:2 line:40 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[7]}]
set_property src_info {type:XDC file:2 line:42 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dqs_c[0]}]
set_property src_info {type:XDC file:2 line:42 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dqs_t[0]}]
set_property src_info {type:XDC file:2 line:43 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[0]}]
set_property src_info {type:XDC file:2 line:44 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[1]}]
set_property src_info {type:XDC file:2 line:45 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[2]}]
set_property src_info {type:XDC file:2 line:46 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[3]}]
set_property src_info {type:XDC file:2 line:48 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dqs_c[3]}]
set_property src_info {type:XDC file:2 line:48 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dqs_t[3]}]
set_property src_info {type:XDC file:2 line:49 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[12]}]
set_property src_info {type:XDC file:2 line:50 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[13]}]
set_property src_info {type:XDC file:2 line:51 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[14]}]
set_property src_info {type:XDC file:2 line:52 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[15]}]
set_property src_info {type:XDC file:2 line:54 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dqs_c[2]}]
set_property src_info {type:XDC file:2 line:54 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dqs_t[2]}]
set_property src_info {type:XDC file:2 line:55 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[8]}]
set_property src_info {type:XDC file:2 line:56 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[9]}]
set_property src_info {type:XDC file:2 line:57 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[10]}]
set_property src_info {type:XDC file:2 line:58 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[11]}]
set_property src_info {type:XDC file:2 line:60 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dqs_c[5]}]
set_property src_info {type:XDC file:2 line:60 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dqs_t[5]}]
set_property src_info {type:XDC file:2 line:61 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[20]}]
set_property src_info {type:XDC file:2 line:62 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[21]}]
set_property src_info {type:XDC file:2 line:63 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[22]}]
set_property src_info {type:XDC file:2 line:64 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[23]}]
set_property src_info {type:XDC file:2 line:66 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dqs_c[4]}]
set_property src_info {type:XDC file:2 line:66 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dqs_t[4]}]
set_property src_info {type:XDC file:2 line:67 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[16]}]
set_property src_info {type:XDC file:2 line:68 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[17]}]
set_property src_info {type:XDC file:2 line:69 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[18]}]
set_property src_info {type:XDC file:2 line:70 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[19]}]
set_property src_info {type:XDC file:2 line:72 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dqs_c[7]}]
set_property src_info {type:XDC file:2 line:72 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dqs_t[7]}]
set_property src_info {type:XDC file:2 line:73 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[28]}]
set_property src_info {type:XDC file:2 line:74 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[29]}]
set_property src_info {type:XDC file:2 line:75 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[30]}]
set_property src_info {type:XDC file:2 line:76 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[31]}]
set_property src_info {type:XDC file:2 line:78 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dqs_c[6]}]
set_property src_info {type:XDC file:2 line:78 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dqs_t[6]}]
set_property src_info {type:XDC file:2 line:79 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[24]}]
set_property src_info {type:XDC file:2 line:80 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[25]}]
set_property src_info {type:XDC file:2 line:81 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[26]}]
set_property src_info {type:XDC file:2 line:82 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[27]}]
set_property src_info {type:XDC file:2 line:83 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_cke[0]}]
set_property src_info {type:XDC file:2 line:84 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports ddr4_act_n]
set_property src_info {type:XDC file:2 line:85 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_bg[1]}]
set_property src_info {type:XDC file:2 line:86 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_adr[13]}]
set_property src_info {type:XDC file:2 line:87 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_adr[9]}]
set_property src_info {type:XDC file:2 line:88 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_adr[10]}]
set_property src_info {type:XDC file:2 line:89 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_cs_n[0]}]
set_property src_info {type:XDC file:2 line:90 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_bg[0]}]
set_property src_info {type:XDC file:2 line:91 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_adr[12]}]
set_property src_info {type:XDC file:2 line:92 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_adr[11]}]
set_property src_info {type:XDC file:2 line:93 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_adr[8]}]
set_property src_info {type:XDC file:2 line:94 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_adr[15]}]
set_property src_info {type:XDC file:2 line:95 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_odt[0]}]
set_property src_info {type:XDC file:2 line:96 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_adr[2]}]
set_property src_info {type:XDC file:2 line:97 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_adr[7]}]
set_property src_info {type:XDC file:2 line:98 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_adr[14]}]
set_property src_info {type:XDC file:2 line:99 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_adr[1]}]
set_property src_info {type:XDC file:2 line:100 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_adr[6]}]
set_property src_info {type:XDC file:2 line:101 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_adr[0]}]
set_property src_info {type:XDC file:2 line:103 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_ck_c[0]}]
set_property src_info {type:XDC file:2 line:104 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_ck_t[0]}]
set_property src_info {type:XDC file:2 line:105 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_ba[1]}]
set_property src_info {type:XDC file:2 line:106 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_adr[3]}]
set_property src_info {type:XDC file:2 line:107 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_ba[0]}]
set_property src_info {type:XDC file:2 line:108 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_adr[16]}]
set_property src_info {type:XDC file:2 line:109 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_adr[4]}]
set_property src_info {type:XDC file:2 line:110 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_adr[5]}]
set_property src_info {type:XDC file:2 line:111 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports ddr4_parity]
set_property src_info {type:XDC file:2 line:113 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dqs_c[11]}]
set_property src_info {type:XDC file:2 line:113 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dqs_t[11]}]
set_property src_info {type:XDC file:2 line:114 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[44]}]
set_property src_info {type:XDC file:2 line:115 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[45]}]
set_property src_info {type:XDC file:2 line:116 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[46]}]
set_property src_info {type:XDC file:2 line:117 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[47]}]
set_property src_info {type:XDC file:2 line:119 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dqs_c[10]}]
set_property src_info {type:XDC file:2 line:119 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dqs_t[10]}]
set_property src_info {type:XDC file:2 line:120 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[40]}]
set_property src_info {type:XDC file:2 line:121 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[41]}]
set_property src_info {type:XDC file:2 line:122 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[42]}]
set_property src_info {type:XDC file:2 line:123 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[43]}]
set_property src_info {type:XDC file:2 line:125 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dqs_c[13]}]
set_property src_info {type:XDC file:2 line:125 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dqs_t[13]}]
set_property src_info {type:XDC file:2 line:126 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[52]}]
set_property src_info {type:XDC file:2 line:127 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[53]}]
set_property src_info {type:XDC file:2 line:128 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[54]}]
set_property src_info {type:XDC file:2 line:129 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[55]}]
set_property src_info {type:XDC file:2 line:131 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dqs_c[12]}]
set_property src_info {type:XDC file:2 line:131 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dqs_t[12]}]
set_property src_info {type:XDC file:2 line:132 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[48]}]
set_property src_info {type:XDC file:2 line:133 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[49]}]
set_property src_info {type:XDC file:2 line:134 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[50]}]
set_property src_info {type:XDC file:2 line:135 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[51]}]
set_property src_info {type:XDC file:2 line:137 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dqs_c[15]}]
set_property src_info {type:XDC file:2 line:137 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dqs_t[15]}]
set_property src_info {type:XDC file:2 line:138 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[60]}]
set_property src_info {type:XDC file:2 line:139 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[61]}]
set_property src_info {type:XDC file:2 line:140 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[62]}]
set_property src_info {type:XDC file:2 line:141 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[63]}]
set_property src_info {type:XDC file:2 line:143 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dqs_c[14]}]
set_property src_info {type:XDC file:2 line:143 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dqs_t[14]}]
set_property src_info {type:XDC file:2 line:144 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[56]}]
set_property src_info {type:XDC file:2 line:145 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[57]}]
set_property src_info {type:XDC file:2 line:146 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[58]}]
set_property src_info {type:XDC file:2 line:147 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[59]}]
set_property src_info {type:XDC file:2 line:149 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dqs_c[17]}]
set_property src_info {type:XDC file:2 line:149 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dqs_t[17]}]
set_property src_info {type:XDC file:2 line:150 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[68]}]
set_property src_info {type:XDC file:2 line:151 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[69]}]
set_property src_info {type:XDC file:2 line:152 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[70]}]
set_property src_info {type:XDC file:2 line:153 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[71]}]
set_property src_info {type:XDC file:2 line:155 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dqs_c[16]}]
set_property src_info {type:XDC file:2 line:155 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dqs_t[16]}]
set_property src_info {type:XDC file:2 line:156 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[64]}]
set_property src_info {type:XDC file:2 line:157 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[65]}]
set_property src_info {type:XDC file:2 line:158 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[66]}]
set_property src_info {type:XDC file:2 line:159 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[67]}]
set_property src_info {type:XDC file:2 line:161 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dqs_c[9]}]
set_property src_info {type:XDC file:2 line:161 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dqs_t[9]}]
set_property src_info {type:XDC file:2 line:162 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[36]}]
set_property src_info {type:XDC file:2 line:163 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[37]}]
set_property src_info {type:XDC file:2 line:164 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[38]}]
set_property src_info {type:XDC file:2 line:165 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[39]}]
set_property src_info {type:XDC file:2 line:167 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dqs_c[8]}]
set_property src_info {type:XDC file:2 line:167 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dqs_t[8]}]
set_property src_info {type:XDC file:2 line:168 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[32]}]
set_property src_info {type:XDC file:2 line:169 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[33]}]
set_property src_info {type:XDC file:2 line:170 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[34]}]
set_property src_info {type:XDC file:2 line:171 export:INPUT save:NONE read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr4_dq[35]}]

####################################################################################
# Constraints from file : 'cl_ddr.xdc'
####################################################################################

set_property src_info {type:XDC file:3 line:45 export:INPUT save:NONE read:READ} [current_design]
set_property SLEW FAST [get_ports ddr4_act_n]

####################################################################################
# Constraints from file : 'cl_ddr.xdc'
####################################################################################

set_property src_info {type:XDC file:4 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J18 [get_ports sys_clk_n]
set_property src_info {type:XDC file:4 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K18 [get_ports sys_clk_p]
set_property src_info {type:XDC file:4 line:17 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_SSTL12 [get_ports sys_clk_p]
set_property src_info {type:XDC file:4 line:18 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_SSTL12 [get_ports sys_clk_n]
set_property src_info {type:XDC file:4 line:19 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_48 [get_ports sys_clk_p]
set_property src_info {type:XDC file:4 line:20 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_48 [get_ports sys_clk_n]
set_property src_info {type:XDC file:4 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_ba[0]}]
set_property src_info {type:XDC file:4 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_ba[1]}]
set_property src_info {type:XDC file:4 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_cke[0]}]
set_property src_info {type:XDC file:4 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_cs_n[0]}]
set_property src_info {type:XDC file:4 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_odt[0]}]
set_property src_info {type:XDC file:4 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_adr[0]}]
set_property src_info {type:XDC file:4 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_adr[1]}]
set_property src_info {type:XDC file:4 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_adr[2]}]
set_property src_info {type:XDC file:4 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_adr[3]}]
set_property src_info {type:XDC file:4 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_adr[4]}]
set_property src_info {type:XDC file:4 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_adr[5]}]
set_property src_info {type:XDC file:4 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_adr[6]}]
set_property src_info {type:XDC file:4 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_adr[7]}]
set_property src_info {type:XDC file:4 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_adr[8]}]
set_property src_info {type:XDC file:4 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_adr[9]}]
set_property src_info {type:XDC file:4 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_adr[10]}]
set_property src_info {type:XDC file:4 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_adr[11]}]
set_property src_info {type:XDC file:4 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_adr[12]}]
set_property src_info {type:XDC file:4 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_adr[13]}]
set_property src_info {type:XDC file:4 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_adr[14]}]
set_property src_info {type:XDC file:4 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_adr[15]}]
set_property src_info {type:XDC file:4 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_adr[16]}]
set_property src_info {type:XDC file:4 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_bg[0]}]
set_property src_info {type:XDC file:4 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_bg[1]}]
set_property src_info {type:XDC file:4 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports ddr4_act_n]
set_property src_info {type:XDC file:4 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports ddr4_parity]
set_property src_info {type:XDC file:4 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_ck_t[0]}]
set_property src_info {type:XDC file:4 line:32 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_ck_c[0]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[0]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[1]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[2]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[3]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[4]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[5]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[6]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[7]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[8]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[9]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[10]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[11]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[12]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[13]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[14]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[15]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[16]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[17]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[18]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[19]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[20]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[21]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[22]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[23]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[24]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[25]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[26]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[27]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[28]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[29]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[30]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[31]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[40]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[41]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[42]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[43]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[44]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[45]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[46]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[47]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[48]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[49]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[50]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[51]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[52]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[53]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[54]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[55]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[56]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[57]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[58]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[59]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[60]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[61]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[62]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[63]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[64]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[65]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[66]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[67]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[68]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[69]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[70]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[71]}]
set_property src_info {type:XDC file:4 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_t[0]}]
set_property src_info {type:XDC file:4 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_t[1]}]
set_property src_info {type:XDC file:4 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_t[2]}]
set_property src_info {type:XDC file:4 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_t[3]}]
set_property src_info {type:XDC file:4 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_t[4]}]
set_property src_info {type:XDC file:4 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_t[5]}]
set_property src_info {type:XDC file:4 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_t[6]}]
set_property src_info {type:XDC file:4 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_t[7]}]
set_property src_info {type:XDC file:4 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_t[8]}]
set_property src_info {type:XDC file:4 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_t[9]}]
set_property src_info {type:XDC file:4 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_t[10]}]
set_property src_info {type:XDC file:4 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_t[11]}]
set_property src_info {type:XDC file:4 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_t[12]}]
set_property src_info {type:XDC file:4 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_t[13]}]
set_property src_info {type:XDC file:4 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_t[14]}]
set_property src_info {type:XDC file:4 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_t[15]}]
set_property src_info {type:XDC file:4 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_t[16]}]
set_property src_info {type:XDC file:4 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_t[17]}]
set_property src_info {type:XDC file:4 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_c[0]}]
set_property src_info {type:XDC file:4 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_c[1]}]
set_property src_info {type:XDC file:4 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_c[2]}]
set_property src_info {type:XDC file:4 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_c[3]}]
set_property src_info {type:XDC file:4 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_c[4]}]
set_property src_info {type:XDC file:4 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_c[5]}]
set_property src_info {type:XDC file:4 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_c[6]}]
set_property src_info {type:XDC file:4 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_c[7]}]
set_property src_info {type:XDC file:4 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_c[8]}]
set_property src_info {type:XDC file:4 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_c[9]}]
set_property src_info {type:XDC file:4 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_c[10]}]
set_property src_info {type:XDC file:4 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_c[11]}]
set_property src_info {type:XDC file:4 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_c[12]}]
set_property src_info {type:XDC file:4 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_c[13]}]
set_property src_info {type:XDC file:4 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_c[14]}]
set_property src_info {type:XDC file:4 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_c[15]}]
set_property src_info {type:XDC file:4 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_c[16]}]
set_property src_info {type:XDC file:4 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_dqs_c[17]}]
set_property src_info {type:XDC file:4 line:36 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[32]}]
set_property src_info {type:XDC file:4 line:36 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[33]}]
set_property src_info {type:XDC file:4 line:36 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[34]}]
set_property src_info {type:XDC file:4 line:36 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[35]}]
set_property src_info {type:XDC file:4 line:36 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[36]}]
set_property src_info {type:XDC file:4 line:36 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[37]}]
set_property src_info {type:XDC file:4 line:36 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[38]}]
set_property src_info {type:XDC file:4 line:36 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_dq[39]}]
set_property src_info {type:XDC file:4 line:38 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_ba[0]}]
set_property src_info {type:XDC file:4 line:38 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_ba[1]}]
set_property src_info {type:XDC file:4 line:40 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_cke[0]}]
set_property src_info {type:XDC file:4 line:41 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_cs_n[0]}]
set_property src_info {type:XDC file:4 line:42 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_odt[0]}]
set_property src_info {type:XDC file:4 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_adr[0]}]
set_property src_info {type:XDC file:4 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_adr[1]}]
set_property src_info {type:XDC file:4 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_adr[2]}]
set_property src_info {type:XDC file:4 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_adr[3]}]
set_property src_info {type:XDC file:4 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_adr[4]}]
set_property src_info {type:XDC file:4 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_adr[5]}]
set_property src_info {type:XDC file:4 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_adr[6]}]
set_property src_info {type:XDC file:4 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_adr[7]}]
set_property src_info {type:XDC file:4 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_adr[8]}]
set_property src_info {type:XDC file:4 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_adr[9]}]
set_property src_info {type:XDC file:4 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_adr[10]}]
set_property src_info {type:XDC file:4 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_adr[11]}]
set_property src_info {type:XDC file:4 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_adr[12]}]
set_property src_info {type:XDC file:4 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_adr[13]}]
set_property src_info {type:XDC file:4 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_adr[14]}]
set_property src_info {type:XDC file:4 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_adr[15]}]
set_property src_info {type:XDC file:4 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_adr[16]}]
set_property src_info {type:XDC file:4 line:44 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_bg[0]}]
set_property src_info {type:XDC file:4 line:44 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_bg[1]}]
set_property src_info {type:XDC file:4 line:46 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports ddr4_parity]
set_property src_info {type:XDC file:4 line:47 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_ck_t[0]}]
set_property src_info {type:XDC file:4 line:48 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_ck_c[0]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[0]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[1]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[2]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[3]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[4]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[5]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[6]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[7]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[8]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[9]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[10]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[11]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[12]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[13]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[14]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[15]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[16]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[17]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[18]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[19]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[20]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[21]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[22]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[23]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[24]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[25]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[26]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[27]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[28]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[29]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[30]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[31]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[40]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[41]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[42]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[43]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[44]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[45]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[46]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[47]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[48]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[49]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[50]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[51]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[52]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[53]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[54]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[55]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[56]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[57]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[58]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[59]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[60]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[61]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[62]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[63]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[64]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[65]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[66]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[67]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[68]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[69]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[70]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[71]}]
set_property src_info {type:XDC file:4 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_t[0]}]
set_property src_info {type:XDC file:4 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_t[1]}]
set_property src_info {type:XDC file:4 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_t[2]}]
set_property src_info {type:XDC file:4 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_t[3]}]
set_property src_info {type:XDC file:4 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_t[4]}]
set_property src_info {type:XDC file:4 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_t[5]}]
set_property src_info {type:XDC file:4 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_t[6]}]
set_property src_info {type:XDC file:4 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_t[7]}]
set_property src_info {type:XDC file:4 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_t[8]}]
set_property src_info {type:XDC file:4 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_t[9]}]
set_property src_info {type:XDC file:4 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_t[10]}]
set_property src_info {type:XDC file:4 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_t[11]}]
set_property src_info {type:XDC file:4 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_t[12]}]
set_property src_info {type:XDC file:4 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_t[13]}]
set_property src_info {type:XDC file:4 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_t[14]}]
set_property src_info {type:XDC file:4 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_t[15]}]
set_property src_info {type:XDC file:4 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_t[16]}]
set_property src_info {type:XDC file:4 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_t[17]}]
set_property src_info {type:XDC file:4 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_c[0]}]
set_property src_info {type:XDC file:4 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_c[1]}]
set_property src_info {type:XDC file:4 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_c[2]}]
set_property src_info {type:XDC file:4 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_c[3]}]
set_property src_info {type:XDC file:4 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_c[4]}]
set_property src_info {type:XDC file:4 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_c[5]}]
set_property src_info {type:XDC file:4 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_c[6]}]
set_property src_info {type:XDC file:4 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_c[7]}]
set_property src_info {type:XDC file:4 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_c[8]}]
set_property src_info {type:XDC file:4 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_c[9]}]
set_property src_info {type:XDC file:4 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_c[10]}]
set_property src_info {type:XDC file:4 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_c[11]}]
set_property src_info {type:XDC file:4 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_c[12]}]
set_property src_info {type:XDC file:4 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_c[13]}]
set_property src_info {type:XDC file:4 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_c[14]}]
set_property src_info {type:XDC file:4 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_c[15]}]
set_property src_info {type:XDC file:4 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_c[16]}]
set_property src_info {type:XDC file:4 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dqs_c[17]}]
set_property src_info {type:XDC file:4 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[32]}]
set_property src_info {type:XDC file:4 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[33]}]
set_property src_info {type:XDC file:4 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[34]}]
set_property src_info {type:XDC file:4 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[35]}]
set_property src_info {type:XDC file:4 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[36]}]
set_property src_info {type:XDC file:4 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[37]}]
set_property src_info {type:XDC file:4 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[38]}]
set_property src_info {type:XDC file:4 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {ddr4_dq[39]}]
set_property src_info {type:XDC file:4 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_ba[0]}]
set_property src_info {type:XDC file:4 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_ba[1]}]
set_property src_info {type:XDC file:4 line:56 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_cke[0]}]
set_property src_info {type:XDC file:4 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_cs_n[0]}]
set_property src_info {type:XDC file:4 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_odt[0]}]
set_property src_info {type:XDC file:4 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_adr[0]}]
set_property src_info {type:XDC file:4 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_adr[1]}]
set_property src_info {type:XDC file:4 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_adr[2]}]
set_property src_info {type:XDC file:4 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_adr[3]}]
set_property src_info {type:XDC file:4 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_adr[4]}]
set_property src_info {type:XDC file:4 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_adr[5]}]
set_property src_info {type:XDC file:4 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_adr[6]}]
set_property src_info {type:XDC file:4 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_adr[7]}]
set_property src_info {type:XDC file:4 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_adr[8]}]
set_property src_info {type:XDC file:4 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_adr[9]}]
set_property src_info {type:XDC file:4 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_adr[10]}]
set_property src_info {type:XDC file:4 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_adr[11]}]
set_property src_info {type:XDC file:4 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_adr[12]}]
set_property src_info {type:XDC file:4 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_adr[13]}]
set_property src_info {type:XDC file:4 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_adr[14]}]
set_property src_info {type:XDC file:4 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_adr[15]}]
set_property src_info {type:XDC file:4 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_adr[16]}]
set_property src_info {type:XDC file:4 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_bg[0]}]
set_property src_info {type:XDC file:4 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_bg[1]}]
set_property src_info {type:XDC file:4 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports ddr4_act_n]
set_property src_info {type:XDC file:4 line:62 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports ddr4_parity]
set_property src_info {type:XDC file:4 line:63 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_ck_t[0]}]
set_property src_info {type:XDC file:4 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_ck_c[0]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[0]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[1]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[2]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[3]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[4]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[5]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[6]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[7]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[8]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[9]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[10]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[11]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[12]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[13]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[14]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[15]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[16]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[17]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[18]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[19]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[20]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[21]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[22]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[23]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[24]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[25]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[26]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[27]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[28]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[29]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[30]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[31]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[40]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[41]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[42]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[43]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[44]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[45]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[46]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[47]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[48]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[49]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[50]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[51]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[52]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[53]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[54]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[55]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[56]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[57]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[58]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[59]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[60]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[61]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[62]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[63]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[64]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[65]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[66]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[67]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[68]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[69]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[70]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[71]}]
set_property src_info {type:XDC file:4 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_t[0]}]
set_property src_info {type:XDC file:4 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_t[1]}]
set_property src_info {type:XDC file:4 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_t[2]}]
set_property src_info {type:XDC file:4 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_t[3]}]
set_property src_info {type:XDC file:4 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_t[4]}]
set_property src_info {type:XDC file:4 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_t[5]}]
set_property src_info {type:XDC file:4 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_t[6]}]
set_property src_info {type:XDC file:4 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_t[7]}]
set_property src_info {type:XDC file:4 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_t[8]}]
set_property src_info {type:XDC file:4 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_t[9]}]
set_property src_info {type:XDC file:4 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_t[10]}]
set_property src_info {type:XDC file:4 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_t[11]}]
set_property src_info {type:XDC file:4 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_t[12]}]
set_property src_info {type:XDC file:4 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_t[13]}]
set_property src_info {type:XDC file:4 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_t[14]}]
set_property src_info {type:XDC file:4 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_t[15]}]
set_property src_info {type:XDC file:4 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_t[16]}]
set_property src_info {type:XDC file:4 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_t[17]}]
set_property src_info {type:XDC file:4 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_c[0]}]
set_property src_info {type:XDC file:4 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_c[1]}]
set_property src_info {type:XDC file:4 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_c[2]}]
set_property src_info {type:XDC file:4 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_c[3]}]
set_property src_info {type:XDC file:4 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_c[4]}]
set_property src_info {type:XDC file:4 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_c[5]}]
set_property src_info {type:XDC file:4 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_c[6]}]
set_property src_info {type:XDC file:4 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_c[7]}]
set_property src_info {type:XDC file:4 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_c[8]}]
set_property src_info {type:XDC file:4 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_c[9]}]
set_property src_info {type:XDC file:4 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_c[10]}]
set_property src_info {type:XDC file:4 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_c[11]}]
set_property src_info {type:XDC file:4 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_c[12]}]
set_property src_info {type:XDC file:4 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_c[13]}]
set_property src_info {type:XDC file:4 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_c[14]}]
set_property src_info {type:XDC file:4 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_c[15]}]
set_property src_info {type:XDC file:4 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_c[16]}]
set_property src_info {type:XDC file:4 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dqs_c[17]}]
set_property src_info {type:XDC file:4 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[32]}]
set_property src_info {type:XDC file:4 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[33]}]
set_property src_info {type:XDC file:4 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[34]}]
set_property src_info {type:XDC file:4 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[35]}]
set_property src_info {type:XDC file:4 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[36]}]
set_property src_info {type:XDC file:4 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[37]}]
set_property src_info {type:XDC file:4 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[38]}]
set_property src_info {type:XDC file:4 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_dq[39]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[0]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[1]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[2]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[3]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[4]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[5]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[6]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[7]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[8]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[9]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[10]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[11]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[12]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[13]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[14]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[15]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[16]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[17]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[18]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[19]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[20]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[21]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[22]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[23]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[24]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[25]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[26]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[27]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[28]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[29]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[30]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[31]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[40]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[41]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[42]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[43]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[44]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[45]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[46]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[47]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[48]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[49]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[50]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[51]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[52]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[53]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[54]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[55]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[56]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[57]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[58]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[59]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[60]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[61]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[62]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[63]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[64]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[65]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[66]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[67]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[68]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[69]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[70]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[71]}]
set_property src_info {type:XDC file:4 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dqs_t[0]}]
set_property src_info {type:XDC file:4 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dqs_t[1]}]
set_property src_info {type:XDC file:4 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dqs_t[2]}]
set_property src_info {type:XDC file:4 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dqs_t[3]}]
set_property src_info {type:XDC file:4 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dqs_t[4]}]
set_property src_info {type:XDC file:4 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dqs_t[5]}]
set_property src_info {type:XDC file:4 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dqs_t[6]}]
set_property src_info {type:XDC file:4 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dqs_t[7]}]
set_property src_info {type:XDC file:4 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dqs_t[8]}]
set_property src_info {type:XDC file:4 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dqs_t[9]}]
set_property src_info {type:XDC file:4 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dqs_t[10]}]
set_property src_info {type:XDC file:4 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dqs_t[11]}]
set_property src_info {type:XDC file:4 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dqs_t[12]}]
set_property src_info {type:XDC file:4 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dqs_t[13]}]
set_property src_info {type:XDC file:4 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dqs_t[14]}]
set_property src_info {type:XDC file:4 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dqs_t[15]}]
set_property src_info {type:XDC file:4 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dqs_t[16]}]
set_property src_info {type:XDC file:4 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dqs_t[17]}]
set_property src_info {type:XDC file:4 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dqs_c[0]}]
set_property src_info {type:XDC file:4 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dqs_c[1]}]
set_property src_info {type:XDC file:4 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dqs_c[2]}]
set_property src_info {type:XDC file:4 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dqs_c[3]}]
set_property src_info {type:XDC file:4 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dqs_c[4]}]
set_property src_info {type:XDC file:4 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dqs_c[5]}]
set_property src_info {type:XDC file:4 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dqs_c[6]}]
set_property src_info {type:XDC file:4 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dqs_c[7]}]
set_property src_info {type:XDC file:4 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dqs_c[8]}]
set_property src_info {type:XDC file:4 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dqs_c[9]}]
set_property src_info {type:XDC file:4 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dqs_c[10]}]
set_property src_info {type:XDC file:4 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dqs_c[11]}]
set_property src_info {type:XDC file:4 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dqs_c[12]}]
set_property src_info {type:XDC file:4 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dqs_c[13]}]
set_property src_info {type:XDC file:4 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dqs_c[14]}]
set_property src_info {type:XDC file:4 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dqs_c[15]}]
set_property src_info {type:XDC file:4 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dqs_c[16]}]
set_property src_info {type:XDC file:4 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dqs_c[17]}]
set_property src_info {type:XDC file:4 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[32]}]
set_property src_info {type:XDC file:4 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[33]}]
set_property src_info {type:XDC file:4 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[34]}]
set_property src_info {type:XDC file:4 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[35]}]
set_property src_info {type:XDC file:4 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[36]}]
set_property src_info {type:XDC file:4 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[37]}]
set_property src_info {type:XDC file:4 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[38]}]
set_property src_info {type:XDC file:4 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {ddr4_dq[39]}]
set_property src_info {type:XDC file:4 line:198 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B25 [get_ports {ddr4_dq[34]}]
set_property src_info {type:XDC file:4 line:199 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A25 [get_ports {ddr4_dq[35]}]
set_property src_info {type:XDC file:4 line:200 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B24 [get_ports {ddr4_dq[32]}]
set_property src_info {type:XDC file:4 line:201 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A24 [get_ports {ddr4_dq[33]}]
set_property src_info {type:XDC file:4 line:203 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A22 [get_ports {ddr4_dqs_c[8]}]
set_property src_info {type:XDC file:4 line:203 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A23 [get_ports {ddr4_dqs_t[8]}]
set_property src_info {type:XDC file:4 line:204 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C26 [get_ports {ddr4_dq[38]}]
set_property src_info {type:XDC file:4 line:205 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B26 [get_ports {ddr4_dq[39]}]
set_property src_info {type:XDC file:4 line:206 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C24 [get_ports {ddr4_dq[36]}]
set_property src_info {type:XDC file:4 line:207 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C23 [get_ports {ddr4_dq[37]}]
set_property src_info {type:XDC file:4 line:209 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B22 [get_ports {ddr4_dqs_c[9]}]
set_property src_info {type:XDC file:4 line:209 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C22 [get_ports {ddr4_dqs_t[9]}]
set_property src_info {type:XDC file:4 line:210 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E25 [get_ports {ddr4_dq[66]}]
set_property src_info {type:XDC file:4 line:211 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D25 [get_ports {ddr4_dq[67]}]
set_property src_info {type:XDC file:4 line:212 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D24 [get_ports {ddr4_dq[64]}]
set_property src_info {type:XDC file:4 line:213 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D23 [get_ports {ddr4_dq[65]}]
set_property src_info {type:XDC file:4 line:215 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E22 [get_ports {ddr4_dqs_c[16]}]
set_property src_info {type:XDC file:4 line:215 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E23 [get_ports {ddr4_dqs_t[16]}]
set_property src_info {type:XDC file:4 line:216 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G22 [get_ports {ddr4_dq[70]}]
set_property src_info {type:XDC file:4 line:217 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F22 [get_ports {ddr4_dq[71]}]
set_property src_info {type:XDC file:4 line:218 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F24 [get_ports {ddr4_dq[68]}]
set_property src_info {type:XDC file:4 line:219 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F23 [get_ports {ddr4_dq[69]}]
set_property src_info {type:XDC file:4 line:221 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G24 [get_ports {ddr4_dqs_c[17]}]
set_property src_info {type:XDC file:4 line:221 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G25 [get_ports {ddr4_dqs_t[17]}]
set_property src_info {type:XDC file:4 line:222 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J24 [get_ports {ddr4_dq[58]}]
set_property src_info {type:XDC file:4 line:223 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H24 [get_ports {ddr4_dq[59]}]
set_property src_info {type:XDC file:4 line:224 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J23 [get_ports {ddr4_dq[56]}]
set_property src_info {type:XDC file:4 line:225 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H23 [get_ports {ddr4_dq[57]}]
set_property src_info {type:XDC file:4 line:227 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J25 [get_ports {ddr4_dqs_c[14]}]
set_property src_info {type:XDC file:4 line:227 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K25 [get_ports {ddr4_dqs_t[14]}]
set_property src_info {type:XDC file:4 line:228 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L23 [get_ports {ddr4_dq[62]}]
set_property src_info {type:XDC file:4 line:229 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K23 [get_ports {ddr4_dq[63]}]
set_property src_info {type:XDC file:4 line:230 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L22 [get_ports {ddr4_dq[60]}]
set_property src_info {type:XDC file:4 line:231 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K22 [get_ports {ddr4_dq[61]}]
set_property src_info {type:XDC file:4 line:233 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L24 [get_ports {ddr4_dqs_c[15]}]
set_property src_info {type:XDC file:4 line:233 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L25 [get_ports {ddr4_dqs_t[15]}]
set_property src_info {type:XDC file:4 line:234 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R25 [get_ports {ddr4_dq[50]}]
set_property src_info {type:XDC file:4 line:235 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P25 [get_ports {ddr4_dq[51]}]
set_property src_info {type:XDC file:4 line:236 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M25 [get_ports {ddr4_dq[48]}]
set_property src_info {type:XDC file:4 line:237 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M24 [get_ports {ddr4_dq[49]}]
set_property src_info {type:XDC file:4 line:239 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N24 [get_ports {ddr4_dqs_c[12]}]
set_property src_info {type:XDC file:4 line:239 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P24 [get_ports {ddr4_dqs_t[12]}]
set_property src_info {type:XDC file:4 line:240 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P23 [get_ports {ddr4_dq[54]}]
set_property src_info {type:XDC file:4 line:241 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N23 [get_ports {ddr4_dq[55]}]
set_property src_info {type:XDC file:4 line:242 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N22 [get_ports {ddr4_dq[52]}]
set_property src_info {type:XDC file:4 line:243 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M22 [get_ports {ddr4_dq[53]}]
set_property src_info {type:XDC file:4 line:245 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P21 [get_ports {ddr4_dqs_c[13]}]
set_property src_info {type:XDC file:4 line:245 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R21 [get_ports {ddr4_dqs_t[13]}]
set_property src_info {type:XDC file:4 line:247 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B17 [get_ports {ddr4_dq[26]}]
set_property src_info {type:XDC file:4 line:248 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A17 [get_ports {ddr4_dq[27]}]
set_property src_info {type:XDC file:4 line:249 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C16 [get_ports {ddr4_dq[24]}]
set_property src_info {type:XDC file:4 line:250 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B16 [get_ports {ddr4_dq[25]}]
set_property src_info {type:XDC file:4 line:252 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A15 [get_ports {ddr4_dqs_c[6]}]
set_property src_info {type:XDC file:4 line:252 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B15 [get_ports {ddr4_dqs_t[6]}]
set_property src_info {type:XDC file:4 line:253 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A14 [get_ports {ddr4_dq[30]}]
set_property src_info {type:XDC file:4 line:254 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A13 [get_ports {ddr4_dq[31]}]
set_property src_info {type:XDC file:4 line:255 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C14 [get_ports {ddr4_dq[28]}]
set_property src_info {type:XDC file:4 line:256 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B14 [get_ports {ddr4_dq[29]}]
set_property src_info {type:XDC file:4 line:258 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C13 [get_ports {ddr4_dqs_c[7]}]
set_property src_info {type:XDC file:4 line:258 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D13 [get_ports {ddr4_dqs_t[7]}]
set_property src_info {type:XDC file:4 line:259 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E16 [get_ports {ddr4_dq[18]}]
set_property src_info {type:XDC file:4 line:260 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D16 [get_ports {ddr4_dq[19]}]
set_property src_info {type:XDC file:4 line:261 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E15 [get_ports {ddr4_dq[16]}]
set_property src_info {type:XDC file:4 line:262 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D15 [get_ports {ddr4_dq[17]}]
set_property src_info {type:XDC file:4 line:264 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G16 [get_ports {ddr4_dqs_c[4]}]
set_property src_info {type:XDC file:4 line:264 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G17 [get_ports {ddr4_dqs_t[4]}]
set_property src_info {type:XDC file:4 line:265 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F13 [get_ports {ddr4_dq[22]}]
set_property src_info {type:XDC file:4 line:266 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E13 [get_ports {ddr4_dq[23]}]
set_property src_info {type:XDC file:4 line:267 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G15 [get_ports {ddr4_dq[20]}]
set_property src_info {type:XDC file:4 line:268 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F15 [get_ports {ddr4_dq[21]}]
set_property src_info {type:XDC file:4 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F14 [get_ports {ddr4_dqs_c[5]}]
set_property src_info {type:XDC file:4 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G14 [get_ports {ddr4_dqs_t[5]}]
set_property src_info {type:XDC file:4 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J16 [get_ports {ddr4_dq[10]}]
set_property src_info {type:XDC file:4 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J15 [get_ports {ddr4_dq[11]}]
set_property src_info {type:XDC file:4 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J14 [get_ports {ddr4_dq[8]}]
set_property src_info {type:XDC file:4 line:274 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H14 [get_ports {ddr4_dq[9]}]
set_property src_info {type:XDC file:4 line:276 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H16 [get_ports {ddr4_dqs_c[2]}]
set_property src_info {type:XDC file:4 line:276 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H17 [get_ports {ddr4_dqs_t[2]}]
set_property src_info {type:XDC file:4 line:277 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J13 [get_ports {ddr4_dq[14]}]
set_property src_info {type:XDC file:4 line:278 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H13 [get_ports {ddr4_dq[15]}]
set_property src_info {type:XDC file:4 line:279 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K16 [get_ports {ddr4_dq[12]}]
set_property src_info {type:XDC file:4 line:280 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K15 [get_ports {ddr4_dq[13]}]
set_property src_info {type:XDC file:4 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K13 [get_ports {ddr4_dqs_c[3]}]
set_property src_info {type:XDC file:4 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L13 [get_ports {ddr4_dqs_t[3]}]
set_property src_info {type:XDC file:4 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N16 [get_ports {ddr4_dq[2]}]
set_property src_info {type:XDC file:4 line:284 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M16 [get_ports {ddr4_dq[3]}]
set_property src_info {type:XDC file:4 line:285 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M14 [get_ports {ddr4_dq[0]}]
set_property src_info {type:XDC file:4 line:286 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L14 [get_ports {ddr4_dq[1]}]
set_property src_info {type:XDC file:4 line:288 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P16 [get_ports {ddr4_dqs_c[0]}]
set_property src_info {type:XDC file:4 line:288 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R16 [get_ports {ddr4_dqs_t[0]}]
set_property src_info {type:XDC file:4 line:289 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R15 [get_ports {ddr4_dq[6]}]
set_property src_info {type:XDC file:4 line:290 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P15 [get_ports {ddr4_dq[7]}]
set_property src_info {type:XDC file:4 line:291 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P14 [get_ports {ddr4_dq[4]}]
set_property src_info {type:XDC file:4 line:292 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N14 [get_ports {ddr4_dq[5]}]
set_property src_info {type:XDC file:4 line:294 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N13 [get_ports {ddr4_dqs_c[1]}]
set_property src_info {type:XDC file:4 line:294 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P13 [get_ports {ddr4_dqs_t[1]}]
set_property src_info {type:XDC file:4 line:379 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B20 [get_ports {ddr4_dq[42]}]
set_property src_info {type:XDC file:4 line:380 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A20 [get_ports {ddr4_dq[43]}]
set_property src_info {type:XDC file:4 line:381 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B19 [get_ports {ddr4_dq[40]}]
set_property src_info {type:XDC file:4 line:382 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A19 [get_ports {ddr4_dq[41]}]
set_property src_info {type:XDC file:4 line:384 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C18 [get_ports {ddr4_dqs_c[10]}]
set_property src_info {type:XDC file:4 line:384 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D18 [get_ports {ddr4_dqs_t[10]}]
set_property src_info {type:XDC file:4 line:385 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C21 [get_ports {ddr4_dq[46]}]
set_property src_info {type:XDC file:4 line:386 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B21 [get_ports {ddr4_dq[47]}]
set_property src_info {type:XDC file:4 line:387 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D21 [get_ports {ddr4_dq[44]}]
set_property src_info {type:XDC file:4 line:388 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D20 [get_ports {ddr4_dq[45]}]
set_property src_info {type:XDC file:4 line:390 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C19 [get_ports {ddr4_dqs_c[11]}]
set_property src_info {type:XDC file:4 line:390 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D19 [get_ports {ddr4_dqs_t[11]}]
set_property src_info {type:XDC file:4 line:391 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F18 [get_ports {ddr4_adr[4]}]
set_property src_info {type:XDC file:4 line:392 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F17 [get_ports {ddr4_adr[5]}]
set_property src_info {type:XDC file:4 line:393 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E21 [get_ports {ddr4_ba[0]}]
set_property src_info {type:XDC file:4 line:394 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E20 [get_ports {ddr4_adr[16]}]
set_property src_info {type:XDC file:4 line:395 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E18 [get_ports {ddr4_ba[1]}]
set_property src_info {type:XDC file:4 line:396 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E17 [get_ports {ddr4_adr[3]}]
set_property src_info {type:XDC file:4 line:397 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F20 [get_ports {ddr4_ck_t[0]}]
set_property src_info {type:XDC file:4 line:398 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F19 [get_ports {ddr4_ck_c[0]}]
set_property src_info {type:XDC file:4 line:399 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G20 [get_ports {ddr4_adr[0]}]
set_property src_info {type:XDC file:4 line:400 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G21 [get_ports ddr4_parity]
set_property src_info {type:XDC file:4 line:401 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H19 [get_ports {ddr4_adr[1]}]
set_property src_info {type:XDC file:4 line:402 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H18 [get_ports {ddr4_adr[6]}]
set_property src_info {type:XDC file:4 line:403 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J20 [get_ports {ddr4_adr[2]}]
set_property src_info {type:XDC file:4 line:404 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J19 [get_ports {ddr4_adr[7]}]
set_property src_info {type:XDC file:4 line:405 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K21 [get_ports {ddr4_adr[14]}]
set_property src_info {type:XDC file:4 line:406 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J21 [get_ports {ddr4_adr[15]}]
set_property src_info {type:XDC file:4 line:407 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H21 [get_ports {ddr4_odt[0]}]
set_property src_info {type:XDC file:4 line:408 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K20 [get_ports {ddr4_adr[8]}]
set_property src_info {type:XDC file:4 line:409 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L19 [get_ports {ddr4_adr[11]}]
set_property src_info {type:XDC file:4 line:410 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L17 [get_ports {ddr4_bg[0]}]
set_property src_info {type:XDC file:4 line:411 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K17 [get_ports {ddr4_adr[12]}]
set_property src_info {type:XDC file:4 line:412 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P19 [get_ports {ddr4_adr[10]}]
set_property src_info {type:XDC file:4 line:413 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N19 [get_ports {ddr4_cs_n[0]}]
set_property src_info {type:XDC file:4 line:414 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M20 [get_ports {ddr4_adr[13]}]
set_property src_info {type:XDC file:4 line:415 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M19 [get_ports {ddr4_adr[9]}]
set_property src_info {type:XDC file:4 line:416 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N18 [get_ports {ddr4_bg[1]}]
set_property src_info {type:XDC file:4 line:417 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N17 [get_ports {ddr4_cke[0]}]
set_property src_info {type:XDC file:4 line:418 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M17 [get_ports ddr4_act_n]
