// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "11/12/2022 12:08:15"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module datapath (
	clk,
	datapath_in,
	wb_sel,
	w_addr,
	w_en,
	r_addr,
	en_A,
	en_B,
	shift_op,
	sel_A,
	sel_B,
	ALU_op,
	en_C,
	en_status,
	datapath_out,
	Z_out);
input 	clk;
input 	[15:0] datapath_in;
input 	wb_sel;
input 	[2:0] w_addr;
input 	w_en;
input 	[2:0] r_addr;
input 	en_A;
input 	en_B;
input 	[1:0] shift_op;
input 	sel_A;
input 	sel_B;
input 	[1:0] ALU_op;
input 	en_C;
input 	en_status;
output 	[15:0] datapath_out;
output 	Z_out;

// Design Ports Information
// datapath_out[0]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_out[1]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_out[2]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_out[3]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_out[4]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_out[5]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_out[6]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_out[7]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_out[8]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_out[9]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_out[10]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_out[11]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_out[12]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_out[13]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_out[14]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_out[15]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Z_out	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_op[0]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sel_A	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sel_B	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_in[0]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// shift_op[1]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// shift_op[0]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_op[1]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// en_C	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_in[1]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_in[2]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_in[3]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_in[4]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// en_status	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// en_A	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// en_B	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_addr[2]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_addr[1]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_sel	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_addr[0]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_en	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_addr[1]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_addr[2]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_addr[0]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_in[5]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_in[6]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_in[7]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_in[8]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_in[9]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_in[10]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_in[11]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_in[12]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_in[13]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_in[14]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_in[15]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \ALU_op[0]~input_o ;
wire \sel_B~input_o ;
wire \datapath_in[0]~input_o ;
wire \shift_op[0]~input_o ;
wire \r_addr[2]~input_o ;
wire \datapath_in[1]~input_o ;
wire \wb_sel~input_o ;
wire \sel_A~input_o ;
wire \shift_op[1]~input_o ;
wire \val_B[1]~1_combout ;
wire \val_B[1]~2_combout ;
wire \w_data[0]~0_combout ;
wire \myregfile|m~80feeder_combout ;
wire \w_en~input_o ;
wire \w_addr[0]~input_o ;
wire \w_addr[1]~input_o ;
wire \w_addr[2]~input_o ;
wire \myregfile|m~256_combout ;
wire \myregfile|m~80_q ;
wire \myregfile|m~259_combout ;
wire \myregfile|m~96_q ;
wire \myregfile|m~112feeder_combout ;
wire \myregfile|m~257_combout ;
wire \myregfile|m~112_q ;
wire \r_addr[1]~input_o ;
wire \r_addr[0]~input_o ;
wire \myregfile|m~263_combout ;
wire \myregfile|m~32_q ;
wire \myregfile|m~261_combout ;
wire \myregfile|m~48_q ;
wire \myregfile|m~260_combout ;
wire \myregfile|m~16_q ;
wire \myregfile|m~262_combout ;
wire \myregfile|m~0_q ;
wire \myregfile|m~192_combout ;
wire \myregfile|m~64feeder_combout ;
wire \myregfile|m~258_combout ;
wire \myregfile|m~64_q ;
wire \myregfile|m~128_combout ;
wire \en_B~input_o ;
wire \datapath_in[2]~input_o ;
wire \en_A~input_o ;
wire \datapath_in[3]~input_o ;
wire \datapath_in[4]~input_o ;
wire \datapath_in[5]~input_o ;
wire \datapath_in[6]~input_o ;
wire \datapath_in[7]~input_o ;
wire \datapath_in[8]~input_o ;
wire \datapath_in[9]~input_o ;
wire \datapath_in[10]~input_o ;
wire \datapath_in[11]~input_o ;
wire \datapath_in[12]~input_o ;
wire \datapath_in[13]~input_o ;
wire \datapath_in[14]~input_o ;
wire \datapath_in[15]~input_o ;
wire \myshifter|Mux0~0_combout ;
wire \val_A[0]~0_combout ;
wire \myALU|Add0~66_cout ;
wire \myALU|Add0~2 ;
wire \myALU|Add0~6 ;
wire \myALU|Add0~10 ;
wire \myALU|Add0~14 ;
wire \myALU|Add0~18 ;
wire \myALU|Add0~22 ;
wire \myALU|Add0~26 ;
wire \myALU|Add0~30 ;
wire \myALU|Add0~34 ;
wire \myALU|Add0~38 ;
wire \myALU|Add0~42 ;
wire \myALU|Add0~46 ;
wire \myALU|Add0~50 ;
wire \myALU|Add0~54 ;
wire \myALU|Add0~58 ;
wire \myALU|Add0~61_sumout ;
wire \datapath_result[15]~feeder_combout ;
wire \myALU|Mux0~0_combout ;
wire \ALU_op[1]~input_o ;
wire \en_C~input_o ;
wire \w_data[15]~15_combout ;
wire \myregfile|m~95feeder_combout ;
wire \myregfile|m~95_q ;
wire \myregfile|m~111_q ;
wire \myregfile|m~47_q ;
wire \myregfile|m~63_q ;
wire \myregfile|m~31feeder_combout ;
wire \myregfile|m~31_q ;
wire \myregfile|m~15feeder_combout ;
wire \myregfile|m~15_q ;
wire \myregfile|m~252_combout ;
wire \myregfile|m~127_q ;
wire \myregfile|m~79feeder_combout ;
wire \myregfile|m~79_q ;
wire \myregfile|m~188_combout ;
wire \val_B[14]~16_combout ;
wire \myALU|Add0~57_sumout ;
wire \datapath_result[14]~feeder_combout ;
wire \myALU|Mux1~0_combout ;
wire \myALU|Mux1~1_combout ;
wire \w_data[14]~14_combout ;
wire \myregfile|m~46feeder_combout ;
wire \myregfile|m~46_q ;
wire \myregfile|m~30feeder_combout ;
wire \myregfile|m~30_q ;
wire \myregfile|m~62_q ;
wire \myregfile|m~14feeder_combout ;
wire \myregfile|m~14_q ;
wire \myregfile|m~248_combout ;
wire \myregfile|m~110_q ;
wire \myregfile|m~126feeder_combout ;
wire \myregfile|m~126_q ;
wire \myregfile|m~94feeder_combout ;
wire \myregfile|m~94_q ;
wire \myregfile|m~78_q ;
wire \myregfile|m~184_combout ;
wire \val_B[13]~15_combout ;
wire \myALU|Add0~53_sumout ;
wire \datapath_result[13]~feeder_combout ;
wire \myALU|Mux2~0_combout ;
wire \myALU|Mux2~1_combout ;
wire \w_data[13]~13_combout ;
wire \myregfile|m~61_q ;
wire \myregfile|m~45feeder_combout ;
wire \myregfile|m~45_q ;
wire \myregfile|m~29feeder_combout ;
wire \myregfile|m~29_q ;
wire \myregfile|m~13feeder_combout ;
wire \myregfile|m~13_q ;
wire \myregfile|m~244_combout ;
wire \myregfile|m~109feeder_combout ;
wire \myregfile|m~109_q ;
wire \myregfile|m~125feeder_combout ;
wire \myregfile|m~125_q ;
wire \myregfile|m~93feeder_combout ;
wire \myregfile|m~93_q ;
wire \myregfile|m~77_q ;
wire \myregfile|m~180_combout ;
wire \val_B[12]~14_combout ;
wire \myALU|Add0~49_sumout ;
wire \datapath_result[12]~feeder_combout ;
wire \myALU|Mux3~0_combout ;
wire \myALU|Mux3~1_combout ;
wire \w_data[12]~12_combout ;
wire \myregfile|m~124_q ;
wire \myregfile|m~92_q ;
wire \myregfile|m~108feeder_combout ;
wire \myregfile|m~108_q ;
wire \myregfile|m~60_q ;
wire \myregfile|m~44feeder_combout ;
wire \myregfile|m~44_q ;
wire \myregfile|m~28_q ;
wire \myregfile|m~12_q ;
wire \myregfile|m~240_combout ;
wire \myregfile|m~76_q ;
wire \myregfile|m~176_combout ;
wire \val_B[11]~13_combout ;
wire \myALU|Add0~45_sumout ;
wire \datapath_result[11]~feeder_combout ;
wire \myALU|Mux4~0_combout ;
wire \myALU|Mux4~1_combout ;
wire \w_data[11]~11_combout ;
wire \myregfile|m~123_q ;
wire \myregfile|m~59_q ;
wire \myregfile|m~43feeder_combout ;
wire \myregfile|m~43_q ;
wire \myregfile|m~27feeder_combout ;
wire \myregfile|m~27_q ;
wire \myregfile|m~11feeder_combout ;
wire \myregfile|m~11_q ;
wire \myregfile|m~236_combout ;
wire \myregfile|m~107feeder_combout ;
wire \myregfile|m~107_q ;
wire \myregfile|m~91_q ;
wire \myregfile|m~75feeder_combout ;
wire \myregfile|m~75_q ;
wire \myregfile|m~172_combout ;
wire \val_B[10]~12_combout ;
wire \myALU|Add0~41_sumout ;
wire \datapath_result[10]~feeder_combout ;
wire \myALU|Mux5~0_combout ;
wire \myALU|Mux5~1_combout ;
wire \w_data[10]~10_combout ;
wire \myregfile|m~58_q ;
wire \myregfile|m~42_q ;
wire \myregfile|m~26feeder_combout ;
wire \myregfile|m~26_q ;
wire \myregfile|m~10_q ;
wire \myregfile|m~232_combout ;
wire \myregfile|m~106feeder_combout ;
wire \myregfile|m~106_q ;
wire \myregfile|m~122_q ;
wire \myregfile|m~90feeder_combout ;
wire \myregfile|m~90_q ;
wire \myregfile|m~74_q ;
wire \myregfile|m~168_combout ;
wire \val_B[9]~11_combout ;
wire \myALU|Add0~37_sumout ;
wire \datapath_result[9]~feeder_combout ;
wire \myALU|Mux6~0_combout ;
wire \myALU|Mux6~1_combout ;
wire \w_data[9]~9_combout ;
wire \myregfile|m~57_q ;
wire \myregfile|m~41_q ;
wire \myregfile|m~25feeder_combout ;
wire \myregfile|m~25_q ;
wire \myregfile|m~9_q ;
wire \myregfile|m~228_combout ;
wire \myregfile|m~105feeder_combout ;
wire \myregfile|m~105_q ;
wire \myregfile|m~89_q ;
wire \myregfile|m~121_q ;
wire \myregfile|m~73_q ;
wire \myregfile|m~164_combout ;
wire \val_B[8]~10_combout ;
wire \myALU|Add0~33_sumout ;
wire \datapath_result[8]~feeder_combout ;
wire \myALU|Mux7~0_combout ;
wire \myALU|Mux7~1_combout ;
wire \w_data[8]~8_combout ;
wire \myregfile|m~88feeder_combout ;
wire \myregfile|m~88_q ;
wire \myregfile|m~104feeder_combout ;
wire \myregfile|m~104_q ;
wire \myregfile|m~40_q ;
wire \myregfile|m~24_q ;
wire \myregfile|m~56_q ;
wire \myregfile|m~8feeder_combout ;
wire \myregfile|m~8_q ;
wire \myregfile|m~224_combout ;
wire \myregfile|m~120feeder_combout ;
wire \myregfile|m~120_q ;
wire \myregfile|m~72_q ;
wire \myregfile|m~160_combout ;
wire \val_B[7]~9_combout ;
wire \myALU|Add0~29_sumout ;
wire \datapath_result[7]~feeder_combout ;
wire \myALU|Mux8~0_combout ;
wire \myALU|Mux8~1_combout ;
wire \w_data[7]~7_combout ;
wire \myregfile|m~39_q ;
wire \myregfile|m~23feeder_combout ;
wire \myregfile|m~23_q ;
wire \myregfile|m~55_q ;
wire \myregfile|m~7feeder_combout ;
wire \myregfile|m~7_q ;
wire \myregfile|m~220_combout ;
wire \myregfile|m~103_q ;
wire \myregfile|m~87feeder_combout ;
wire \myregfile|m~87_q ;
wire \myregfile|m~119feeder_combout ;
wire \myregfile|m~119_q ;
wire \myregfile|m~71_q ;
wire \myregfile|m~156_combout ;
wire \val_B[6]~8_combout ;
wire \myALU|Add0~25_sumout ;
wire \datapath_result[6]~feeder_combout ;
wire \myALU|Mux9~0_combout ;
wire \myALU|Mux9~1_combout ;
wire \w_data[6]~6_combout ;
wire \myregfile|m~118_q ;
wire \myregfile|m~38feeder_combout ;
wire \myregfile|m~38_q ;
wire \myregfile|m~22feeder_combout ;
wire \myregfile|m~22_q ;
wire \myregfile|m~54_q ;
wire \myregfile|m~6feeder_combout ;
wire \myregfile|m~6_q ;
wire \myregfile|m~216_combout ;
wire \myregfile|m~102_q ;
wire \myregfile|m~86_q ;
wire \myregfile|m~70_q ;
wire \myregfile|m~152_combout ;
wire \val_B[5]~7_combout ;
wire \myALU|Add0~21_sumout ;
wire \datapath_result[5]~feeder_combout ;
wire \myALU|Mux10~0_combout ;
wire \myALU|Mux10~1_combout ;
wire \w_data[5]~5_combout ;
wire \myregfile|m~37_q ;
wire \myregfile|m~21_q ;
wire \myregfile|m~53_q ;
wire \myregfile|m~5feeder_combout ;
wire \myregfile|m~5_q ;
wire \myregfile|m~212_combout ;
wire \myregfile|m~101_q ;
wire \myregfile|m~85feeder_combout ;
wire \myregfile|m~85_q ;
wire \myregfile|m~117_q ;
wire \myregfile|m~69feeder_combout ;
wire \myregfile|m~69_q ;
wire \myregfile|m~148_combout ;
wire \val_B[4]~6_combout ;
wire \myALU|Add0~17_sumout ;
wire \datapath_result[4]~feeder_combout ;
wire \myALU|Mux11~0_combout ;
wire \w_data[4]~4_combout ;
wire \myregfile|m~52_q ;
wire \myregfile|m~36_q ;
wire \myregfile|m~20feeder_combout ;
wire \myregfile|m~20_q ;
wire \myregfile|m~4_q ;
wire \myregfile|m~208_combout ;
wire \myregfile|m~100_q ;
wire \myregfile|m~116_q ;
wire \myregfile|m~84_q ;
wire \myregfile|m~68_q ;
wire \myregfile|m~144_combout ;
wire \val_B[3]~5_combout ;
wire \myALU|Add0~13_sumout ;
wire \datapath_result[3]~feeder_combout ;
wire \myALU|Mux12~0_combout ;
wire \w_data[3]~3_combout ;
wire \myregfile|m~115_q ;
wire \myregfile|m~99_q ;
wire \myregfile|m~83feeder_combout ;
wire \myregfile|m~83_q ;
wire \myregfile|m~35_q ;
wire \myregfile|m~51_q ;
wire \myregfile|m~19_q ;
wire \myregfile|m~3_q ;
wire \myregfile|m~204_combout ;
wire \myregfile|m~67feeder_combout ;
wire \myregfile|m~67_q ;
wire \myregfile|m~140_combout ;
wire \val_B[2]~4_combout ;
wire \myALU|Add0~9_sumout ;
wire \datapath_result[2]~feeder_combout ;
wire \myALU|Mux13~0_combout ;
wire \w_data[2]~2_combout ;
wire \myregfile|m~114feeder_combout ;
wire \myregfile|m~114_q ;
wire \myregfile|m~98_q ;
wire \myregfile|m~82feeder_combout ;
wire \myregfile|m~82_q ;
wire \myregfile|m~34_q ;
wire \myregfile|m~18_q ;
wire \myregfile|m~50_q ;
wire \myregfile|m~2_q ;
wire \myregfile|m~200_combout ;
wire \myregfile|m~66feeder_combout ;
wire \myregfile|m~66_q ;
wire \myregfile|m~136_combout ;
wire \val_B[1]~3_combout ;
wire \myALU|Add0~5_sumout ;
wire \datapath_result[1]~feeder_combout ;
wire \myALU|Mux14~0_combout ;
wire \myALU|Mux14~1_combout ;
wire \w_data[1]~1_combout ;
wire \myregfile|m~113feeder_combout ;
wire \myregfile|m~113_q ;
wire \myregfile|m~97_q ;
wire \myregfile|m~81feeder_combout ;
wire \myregfile|m~81_q ;
wire \myregfile|m~33_q ;
wire \myregfile|m~49_q ;
wire \myregfile|m~17feeder_combout ;
wire \myregfile|m~17_q ;
wire \myregfile|m~1_q ;
wire \myregfile|m~196_combout ;
wire \myregfile|m~65feeder_combout ;
wire \myregfile|m~65_q ;
wire \myregfile|m~132_combout ;
wire \myshifter|Mux15~0_combout ;
wire \myALU|Add0~1_sumout ;
wire \datapath_result[0]~feeder_combout ;
wire \val_B[0]~0_combout ;
wire \myALU|Mux15~0_combout ;
wire \en_status~input_o ;
wire \Z_result~0_combout ;
wire \Z_result~11_combout ;
wire \Z_result~13_combout ;
wire \Z_result~4_combout ;
wire \Z_result~2_combout ;
wire \Z_result~1_combout ;
wire \Z_result~3_combout ;
wire \Z_result~5_combout ;
wire \Z_result~6_combout ;
wire \Z_result~7_combout ;
wire \Z_result~14_combout ;
wire \Z_result~8_combout ;
wire \Z_result~9_combout ;
wire \Z_result~10_combout ;
wire \Z_result~12_combout ;
wire \Z_result~q ;
wire [15:0] datapath_result;
wire [15:0] A_out;
wire [15:0] B_out;


// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \datapath_out[0]~output (
	.i(datapath_result[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[0]),
	.obar());
// synopsys translate_off
defparam \datapath_out[0]~output .bus_hold = "false";
defparam \datapath_out[0]~output .open_drain_output = "false";
defparam \datapath_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \datapath_out[1]~output (
	.i(datapath_result[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[1]),
	.obar());
// synopsys translate_off
defparam \datapath_out[1]~output .bus_hold = "false";
defparam \datapath_out[1]~output .open_drain_output = "false";
defparam \datapath_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \datapath_out[2]~output (
	.i(datapath_result[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[2]),
	.obar());
// synopsys translate_off
defparam \datapath_out[2]~output .bus_hold = "false";
defparam \datapath_out[2]~output .open_drain_output = "false";
defparam \datapath_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \datapath_out[3]~output (
	.i(datapath_result[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[3]),
	.obar());
// synopsys translate_off
defparam \datapath_out[3]~output .bus_hold = "false";
defparam \datapath_out[3]~output .open_drain_output = "false";
defparam \datapath_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \datapath_out[4]~output (
	.i(datapath_result[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[4]),
	.obar());
// synopsys translate_off
defparam \datapath_out[4]~output .bus_hold = "false";
defparam \datapath_out[4]~output .open_drain_output = "false";
defparam \datapath_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N2
cyclonev_io_obuf \datapath_out[5]~output (
	.i(datapath_result[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[5]),
	.obar());
// synopsys translate_off
defparam \datapath_out[5]~output .bus_hold = "false";
defparam \datapath_out[5]~output .open_drain_output = "false";
defparam \datapath_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \datapath_out[6]~output (
	.i(datapath_result[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[6]),
	.obar());
// synopsys translate_off
defparam \datapath_out[6]~output .bus_hold = "false";
defparam \datapath_out[6]~output .open_drain_output = "false";
defparam \datapath_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \datapath_out[7]~output (
	.i(datapath_result[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[7]),
	.obar());
// synopsys translate_off
defparam \datapath_out[7]~output .bus_hold = "false";
defparam \datapath_out[7]~output .open_drain_output = "false";
defparam \datapath_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cyclonev_io_obuf \datapath_out[8]~output (
	.i(datapath_result[8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[8]),
	.obar());
// synopsys translate_off
defparam \datapath_out[8]~output .bus_hold = "false";
defparam \datapath_out[8]~output .open_drain_output = "false";
defparam \datapath_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \datapath_out[9]~output (
	.i(datapath_result[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[9]),
	.obar());
// synopsys translate_off
defparam \datapath_out[9]~output .bus_hold = "false";
defparam \datapath_out[9]~output .open_drain_output = "false";
defparam \datapath_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \datapath_out[10]~output (
	.i(datapath_result[10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[10]),
	.obar());
// synopsys translate_off
defparam \datapath_out[10]~output .bus_hold = "false";
defparam \datapath_out[10]~output .open_drain_output = "false";
defparam \datapath_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \datapath_out[11]~output (
	.i(datapath_result[11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[11]),
	.obar());
// synopsys translate_off
defparam \datapath_out[11]~output .bus_hold = "false";
defparam \datapath_out[11]~output .open_drain_output = "false";
defparam \datapath_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \datapath_out[12]~output (
	.i(datapath_result[12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[12]),
	.obar());
// synopsys translate_off
defparam \datapath_out[12]~output .bus_hold = "false";
defparam \datapath_out[12]~output .open_drain_output = "false";
defparam \datapath_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \datapath_out[13]~output (
	.i(datapath_result[13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[13]),
	.obar());
// synopsys translate_off
defparam \datapath_out[13]~output .bus_hold = "false";
defparam \datapath_out[13]~output .open_drain_output = "false";
defparam \datapath_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N36
cyclonev_io_obuf \datapath_out[14]~output (
	.i(datapath_result[14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[14]),
	.obar());
// synopsys translate_off
defparam \datapath_out[14]~output .bus_hold = "false";
defparam \datapath_out[14]~output .open_drain_output = "false";
defparam \datapath_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \datapath_out[15]~output (
	.i(datapath_result[15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[15]),
	.obar());
// synopsys translate_off
defparam \datapath_out[15]~output .bus_hold = "false";
defparam \datapath_out[15]~output .open_drain_output = "false";
defparam \datapath_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \Z_out~output (
	.i(\Z_result~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Z_out),
	.obar());
// synopsys translate_off
defparam \Z_out~output .bus_hold = "false";
defparam \Z_out~output .open_drain_output = "false";
defparam \Z_out~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \ALU_op[0]~input (
	.i(ALU_op[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ALU_op[0]~input_o ));
// synopsys translate_off
defparam \ALU_op[0]~input .bus_hold = "false";
defparam \ALU_op[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N18
cyclonev_io_ibuf \sel_B~input (
	.i(sel_B),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sel_B~input_o ));
// synopsys translate_off
defparam \sel_B~input .bus_hold = "false";
defparam \sel_B~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N1
cyclonev_io_ibuf \datapath_in[0]~input (
	.i(datapath_in[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datapath_in[0]~input_o ));
// synopsys translate_off
defparam \datapath_in[0]~input .bus_hold = "false";
defparam \datapath_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \shift_op[0]~input (
	.i(shift_op[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\shift_op[0]~input_o ));
// synopsys translate_off
defparam \shift_op[0]~input .bus_hold = "false";
defparam \shift_op[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N18
cyclonev_io_ibuf \r_addr[2]~input (
	.i(r_addr[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\r_addr[2]~input_o ));
// synopsys translate_off
defparam \r_addr[2]~input .bus_hold = "false";
defparam \r_addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N58
cyclonev_io_ibuf \datapath_in[1]~input (
	.i(datapath_in[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datapath_in[1]~input_o ));
// synopsys translate_off
defparam \datapath_in[1]~input .bus_hold = "false";
defparam \datapath_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \wb_sel~input (
	.i(wb_sel),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_sel~input_o ));
// synopsys translate_off
defparam \wb_sel~input .bus_hold = "false";
defparam \wb_sel~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \sel_A~input (
	.i(sel_A),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sel_A~input_o ));
// synopsys translate_off
defparam \sel_A~input .bus_hold = "false";
defparam \sel_A~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf \shift_op[1]~input (
	.i(shift_op[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\shift_op[1]~input_o ));
// synopsys translate_off
defparam \shift_op[1]~input .bus_hold = "false";
defparam \shift_op[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N39
cyclonev_lcell_comb \val_B[1]~1 (
// Equation(s):
// \val_B[1]~1_combout  = ( \shift_op[1]~input_o  & ( !\sel_B~input_o  ) ) # ( !\shift_op[1]~input_o  & ( (!\sel_B~input_o  & \shift_op[0]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sel_B~input_o ),
	.datad(!\shift_op[0]~input_o ),
	.datae(gnd),
	.dataf(!\shift_op[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B[1]~1 .extended_lut = "off";
defparam \val_B[1]~1 .lut_mask = 64'h00F000F0F0F0F0F0;
defparam \val_B[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N12
cyclonev_lcell_comb \val_B[1]~2 (
// Equation(s):
// \val_B[1]~2_combout  = (!\sel_B~input_o  & !\shift_op[1]~input_o )

	.dataa(gnd),
	.datab(!\sel_B~input_o ),
	.datac(!\shift_op[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B[1]~2 .extended_lut = "off";
defparam \val_B[1]~2 .lut_mask = 64'hC0C0C0C0C0C0C0C0;
defparam \val_B[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N51
cyclonev_lcell_comb \w_data[0]~0 (
// Equation(s):
// \w_data[0]~0_combout  = ( datapath_result[0] & ( (!\wb_sel~input_o ) # (\datapath_in[0]~input_o ) ) ) # ( !datapath_result[0] & ( (\wb_sel~input_o  & \datapath_in[0]~input_o ) ) )

	.dataa(gnd),
	.datab(!\wb_sel~input_o ),
	.datac(!\datapath_in[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!datapath_result[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_data[0]~0 .extended_lut = "off";
defparam \w_data[0]~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \w_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N12
cyclonev_lcell_comb \myregfile|m~80feeder (
// Equation(s):
// \myregfile|m~80feeder_combout  = ( \w_data[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~80feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~80feeder .extended_lut = "off";
defparam \myregfile|m~80feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~80feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N35
cyclonev_io_ibuf \w_en~input (
	.i(w_en),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\w_en~input_o ));
// synopsys translate_off
defparam \w_en~input .bus_hold = "false";
defparam \w_en~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \w_addr[0]~input (
	.i(w_addr[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\w_addr[0]~input_o ));
// synopsys translate_off
defparam \w_addr[0]~input .bus_hold = "false";
defparam \w_addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N18
cyclonev_io_ibuf \w_addr[1]~input (
	.i(w_addr[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\w_addr[1]~input_o ));
// synopsys translate_off
defparam \w_addr[1]~input .bus_hold = "false";
defparam \w_addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \w_addr[2]~input (
	.i(w_addr[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\w_addr[2]~input_o ));
// synopsys translate_off
defparam \w_addr[2]~input .bus_hold = "false";
defparam \w_addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N24
cyclonev_lcell_comb \myregfile|m~256 (
// Equation(s):
// \myregfile|m~256_combout  = (\w_en~input_o  & (\w_addr[0]~input_o  & (!\w_addr[1]~input_o  & \w_addr[2]~input_o )))

	.dataa(!\w_en~input_o ),
	.datab(!\w_addr[0]~input_o ),
	.datac(!\w_addr[1]~input_o ),
	.datad(!\w_addr[2]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~256 .extended_lut = "off";
defparam \myregfile|m~256 .lut_mask = 64'h0010001000100010;
defparam \myregfile|m~256 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N13
dffeas \myregfile|m~80 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~80feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~80 .is_wysiwyg = "true";
defparam \myregfile|m~80 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N18
cyclonev_lcell_comb \myregfile|m~259 (
// Equation(s):
// \myregfile|m~259_combout  = ( \w_addr[2]~input_o  & ( (\w_en~input_o  & (!\w_addr[0]~input_o  & \w_addr[1]~input_o )) ) )

	.dataa(!\w_en~input_o ),
	.datab(!\w_addr[0]~input_o ),
	.datac(!\w_addr[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_addr[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~259_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~259 .extended_lut = "off";
defparam \myregfile|m~259 .lut_mask = 64'h0000000004040404;
defparam \myregfile|m~259 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N46
dffeas \myregfile|m~96 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~96 .is_wysiwyg = "true";
defparam \myregfile|m~96 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N54
cyclonev_lcell_comb \myregfile|m~112feeder (
// Equation(s):
// \myregfile|m~112feeder_combout  = ( \w_data[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~112feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~112feeder .extended_lut = "off";
defparam \myregfile|m~112feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~112feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N42
cyclonev_lcell_comb \myregfile|m~257 (
// Equation(s):
// \myregfile|m~257_combout  = ( \w_addr[2]~input_o  & ( (\w_en~input_o  & (\w_addr[0]~input_o  & \w_addr[1]~input_o )) ) )

	.dataa(!\w_en~input_o ),
	.datab(!\w_addr[0]~input_o ),
	.datac(!\w_addr[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_addr[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~257 .extended_lut = "off";
defparam \myregfile|m~257 .lut_mask = 64'h0000000001010101;
defparam \myregfile|m~257 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N55
dffeas \myregfile|m~112 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~112feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~112 .is_wysiwyg = "true";
defparam \myregfile|m~112 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N52
cyclonev_io_ibuf \r_addr[1]~input (
	.i(r_addr[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\r_addr[1]~input_o ));
// synopsys translate_off
defparam \r_addr[1]~input .bus_hold = "false";
defparam \r_addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cyclonev_io_ibuf \r_addr[0]~input (
	.i(r_addr[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\r_addr[0]~input_o ));
// synopsys translate_off
defparam \r_addr[0]~input .bus_hold = "false";
defparam \r_addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N21
cyclonev_lcell_comb \myregfile|m~263 (
// Equation(s):
// \myregfile|m~263_combout  = ( \w_addr[1]~input_o  & ( (\w_en~input_o  & (!\w_addr[0]~input_o  & !\w_addr[2]~input_o )) ) )

	.dataa(!\w_en~input_o ),
	.datab(!\w_addr[0]~input_o ),
	.datac(!\w_addr[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_addr[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~263_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~263 .extended_lut = "off";
defparam \myregfile|m~263 .lut_mask = 64'h0000000040404040;
defparam \myregfile|m~263 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N16
dffeas \myregfile|m~32 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~32 .is_wysiwyg = "true";
defparam \myregfile|m~32 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N15
cyclonev_lcell_comb \myregfile|m~261 (
// Equation(s):
// \myregfile|m~261_combout  = ( \w_addr[1]~input_o  & ( (\w_en~input_o  & (!\w_addr[2]~input_o  & \w_addr[0]~input_o )) ) )

	.dataa(!\w_en~input_o ),
	.datab(!\w_addr[2]~input_o ),
	.datac(!\w_addr[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_addr[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~261 .extended_lut = "off";
defparam \myregfile|m~261 .lut_mask = 64'h0000000004040404;
defparam \myregfile|m~261 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N37
dffeas \myregfile|m~48 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~48 .is_wysiwyg = "true";
defparam \myregfile|m~48 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N33
cyclonev_lcell_comb \myregfile|m~260 (
// Equation(s):
// \myregfile|m~260_combout  = ( !\w_addr[2]~input_o  & ( (\w_en~input_o  & (\w_addr[0]~input_o  & !\w_addr[1]~input_o )) ) )

	.dataa(!\w_en~input_o ),
	.datab(gnd),
	.datac(!\w_addr[0]~input_o ),
	.datad(!\w_addr[1]~input_o ),
	.datae(!\w_addr[2]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~260 .extended_lut = "off";
defparam \myregfile|m~260 .lut_mask = 64'h0500000005000000;
defparam \myregfile|m~260 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N19
dffeas \myregfile|m~16 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~16 .is_wysiwyg = "true";
defparam \myregfile|m~16 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N12
cyclonev_lcell_comb \myregfile|m~262 (
// Equation(s):
// \myregfile|m~262_combout  = ( !\w_addr[0]~input_o  & ( (\w_en~input_o  & (!\w_addr[2]~input_o  & !\w_addr[1]~input_o )) ) )

	.dataa(!\w_en~input_o ),
	.datab(!\w_addr[2]~input_o ),
	.datac(!\w_addr[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_addr[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~262 .extended_lut = "off";
defparam \myregfile|m~262 .lut_mask = 64'h4040404000000000;
defparam \myregfile|m~262 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N44
dffeas \myregfile|m~0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~0 .is_wysiwyg = "true";
defparam \myregfile|m~0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N36
cyclonev_lcell_comb \myregfile|m~192 (
// Equation(s):
// \myregfile|m~192_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((!\r_addr[0]~input_o  & (\myregfile|m~0_q )) # (\r_addr[0]~input_o  & (((\myregfile|m~16_q )))))) # (\r_addr[2]~input_o  & (\r_addr[0]~input_o )) ) ) # ( \r_addr[1]~input_o  & 
// ( (!\r_addr[2]~input_o  & ((!\r_addr[0]~input_o  & (\myregfile|m~32_q )) # (\r_addr[0]~input_o  & (((\myregfile|m~48_q )))))) # (\r_addr[2]~input_o  & (\r_addr[0]~input_o )) ) )

	.dataa(!\r_addr[2]~input_o ),
	.datab(!\r_addr[0]~input_o ),
	.datac(!\myregfile|m~32_q ),
	.datad(!\myregfile|m~48_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\myregfile|m~16_q ),
	.datag(!\myregfile|m~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~192 .extended_lut = "on";
defparam \myregfile|m~192 .lut_mask = 64'h1919193B3B3B193B;
defparam \myregfile|m~192 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N3
cyclonev_lcell_comb \myregfile|m~64feeder (
// Equation(s):
// \myregfile|m~64feeder_combout  = ( \w_data[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~64feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~64feeder .extended_lut = "off";
defparam \myregfile|m~64feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~64feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N27
cyclonev_lcell_comb \myregfile|m~258 (
// Equation(s):
// \myregfile|m~258_combout  = ( !\w_addr[1]~input_o  & ( (\w_en~input_o  & (!\w_addr[0]~input_o  & \w_addr[2]~input_o )) ) )

	.dataa(!\w_en~input_o ),
	.datab(gnd),
	.datac(!\w_addr[0]~input_o ),
	.datad(!\w_addr[2]~input_o ),
	.datae(gnd),
	.dataf(!\w_addr[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~258_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~258 .extended_lut = "off";
defparam \myregfile|m~258 .lut_mask = 64'h0050005000000000;
defparam \myregfile|m~258 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N4
dffeas \myregfile|m~64 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~64feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~64 .is_wysiwyg = "true";
defparam \myregfile|m~64 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N6
cyclonev_lcell_comb \myregfile|m~128 (
// Equation(s):
// \myregfile|m~128_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((((\myregfile|m~192_combout ))))) # (\r_addr[2]~input_o  & (((!\myregfile|m~192_combout  & ((\myregfile|m~64_q ))) # (\myregfile|m~192_combout  & (\myregfile|m~80_q ))))) ) ) 
// # ( \r_addr[1]~input_o  & ( ((!\r_addr[2]~input_o  & (((\myregfile|m~192_combout )))) # (\r_addr[2]~input_o  & ((!\myregfile|m~192_combout  & (\myregfile|m~96_q )) # (\myregfile|m~192_combout  & ((\myregfile|m~112_q )))))) ) )

	.dataa(!\myregfile|m~80_q ),
	.datab(!\r_addr[2]~input_o ),
	.datac(!\myregfile|m~96_q ),
	.datad(!\myregfile|m~112_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\myregfile|m~192_combout ),
	.datag(!\myregfile|m~64_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~128 .extended_lut = "on";
defparam \myregfile|m~128 .lut_mask = 64'h03030303DDDDCCFF;
defparam \myregfile|m~128 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N35
cyclonev_io_ibuf \en_B~input (
	.i(en_B),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\en_B~input_o ));
// synopsys translate_off
defparam \en_B~input .bus_hold = "false";
defparam \en_B~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y5_N50
dffeas \B_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\myregfile|m~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_out[0]),
	.prn(vcc));
// synopsys translate_off
defparam \B_out[0] .is_wysiwyg = "true";
defparam \B_out[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N18
cyclonev_io_ibuf \datapath_in[2]~input (
	.i(datapath_in[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datapath_in[2]~input_o ));
// synopsys translate_off
defparam \datapath_in[2]~input .bus_hold = "false";
defparam \datapath_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N58
cyclonev_io_ibuf \en_A~input (
	.i(en_A),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\en_A~input_o ));
// synopsys translate_off
defparam \en_A~input .bus_hold = "false";
defparam \en_A~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y5_N8
dffeas \A_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~136_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_out[2]),
	.prn(vcc));
// synopsys translate_off
defparam \A_out[2] .is_wysiwyg = "true";
defparam \A_out[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N1
cyclonev_io_ibuf \datapath_in[3]~input (
	.i(datapath_in[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datapath_in[3]~input_o ));
// synopsys translate_off
defparam \datapath_in[3]~input .bus_hold = "false";
defparam \datapath_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N35
cyclonev_io_ibuf \datapath_in[4]~input (
	.i(datapath_in[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datapath_in[4]~input_o ));
// synopsys translate_off
defparam \datapath_in[4]~input .bus_hold = "false";
defparam \datapath_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y4_N56
dffeas \A_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~144_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_out[4]),
	.prn(vcc));
// synopsys translate_off
defparam \A_out[4] .is_wysiwyg = "true";
defparam \A_out[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N52
cyclonev_io_ibuf \datapath_in[5]~input (
	.i(datapath_in[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datapath_in[5]~input_o ));
// synopsys translate_off
defparam \datapath_in[5]~input .bus_hold = "false";
defparam \datapath_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y4_N50
dffeas \A_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~148_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_out[5]),
	.prn(vcc));
// synopsys translate_off
defparam \A_out[5] .is_wysiwyg = "true";
defparam \A_out[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \datapath_in[6]~input (
	.i(datapath_in[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datapath_in[6]~input_o ));
// synopsys translate_off
defparam \datapath_in[6]~input .bus_hold = "false";
defparam \datapath_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y3_N50
dffeas \A_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~152_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_out[6]),
	.prn(vcc));
// synopsys translate_off
defparam \A_out[6] .is_wysiwyg = "true";
defparam \A_out[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \datapath_in[7]~input (
	.i(datapath_in[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datapath_in[7]~input_o ));
// synopsys translate_off
defparam \datapath_in[7]~input .bus_hold = "false";
defparam \datapath_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N52
cyclonev_io_ibuf \datapath_in[8]~input (
	.i(datapath_in[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datapath_in[8]~input_o ));
// synopsys translate_off
defparam \datapath_in[8]~input .bus_hold = "false";
defparam \datapath_in[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y3_N14
dffeas \A_out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~160_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_out[8]),
	.prn(vcc));
// synopsys translate_off
defparam \A_out[8] .is_wysiwyg = "true";
defparam \A_out[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \datapath_in[9]~input (
	.i(datapath_in[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datapath_in[9]~input_o ));
// synopsys translate_off
defparam \datapath_in[9]~input .bus_hold = "false";
defparam \datapath_in[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y4_N8
dffeas \A_out[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~164_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_out[9]),
	.prn(vcc));
// synopsys translate_off
defparam \A_out[9] .is_wysiwyg = "true";
defparam \A_out[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N75
cyclonev_io_ibuf \datapath_in[10]~input (
	.i(datapath_in[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datapath_in[10]~input_o ));
// synopsys translate_off
defparam \datapath_in[10]~input .bus_hold = "false";
defparam \datapath_in[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y4_N38
dffeas \A_out[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~168_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_out[10]),
	.prn(vcc));
// synopsys translate_off
defparam \A_out[10] .is_wysiwyg = "true";
defparam \A_out[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N35
cyclonev_io_ibuf \datapath_in[11]~input (
	.i(datapath_in[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datapath_in[11]~input_o ));
// synopsys translate_off
defparam \datapath_in[11]~input .bus_hold = "false";
defparam \datapath_in[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N18
cyclonev_io_ibuf \datapath_in[12]~input (
	.i(datapath_in[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datapath_in[12]~input_o ));
// synopsys translate_off
defparam \datapath_in[12]~input .bus_hold = "false";
defparam \datapath_in[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y5_N8
dffeas \A_out[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\myregfile|m~176_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_out[12]),
	.prn(vcc));
// synopsys translate_off
defparam \A_out[12] .is_wysiwyg = "true";
defparam \A_out[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cyclonev_io_ibuf \datapath_in[13]~input (
	.i(datapath_in[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datapath_in[13]~input_o ));
// synopsys translate_off
defparam \datapath_in[13]~input .bus_hold = "false";
defparam \datapath_in[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N92
cyclonev_io_ibuf \datapath_in[14]~input (
	.i(datapath_in[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datapath_in[14]~input_o ));
// synopsys translate_off
defparam \datapath_in[14]~input .bus_hold = "false";
defparam \datapath_in[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \datapath_in[15]~input (
	.i(datapath_in[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datapath_in[15]~input_o ));
// synopsys translate_off
defparam \datapath_in[15]~input .bus_hold = "false";
defparam \datapath_in[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N30
cyclonev_lcell_comb \myshifter|Mux0~0 (
// Equation(s):
// \myshifter|Mux0~0_combout  = ( B_out[0] & ( (!\shift_op[1]~input_o  & ((!\shift_op[0]~input_o  & (B_out[15])) # (\shift_op[0]~input_o  & ((B_out[14]))))) # (\shift_op[1]~input_o  & (\shift_op[0]~input_o )) ) ) # ( !B_out[0] & ( (!\shift_op[1]~input_o  & 
// ((!\shift_op[0]~input_o  & (B_out[15])) # (\shift_op[0]~input_o  & ((B_out[14]))))) ) )

	.dataa(!\shift_op[1]~input_o ),
	.datab(!\shift_op[0]~input_o ),
	.datac(!B_out[15]),
	.datad(!B_out[14]),
	.datae(gnd),
	.dataf(!B_out[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myshifter|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myshifter|Mux0~0 .extended_lut = "off";
defparam \myshifter|Mux0~0 .lut_mask = 64'h082A082A193B193B;
defparam \myshifter|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N14
dffeas \A_out[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~188_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_out[15]),
	.prn(vcc));
// synopsys translate_off
defparam \A_out[15] .is_wysiwyg = "true";
defparam \A_out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N44
dffeas \A_out[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~184_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_out[14]),
	.prn(vcc));
// synopsys translate_off
defparam \A_out[14] .is_wysiwyg = "true";
defparam \A_out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N38
dffeas \A_out[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~180_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_out[13]),
	.prn(vcc));
// synopsys translate_off
defparam \A_out[13] .is_wysiwyg = "true";
defparam \A_out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N20
dffeas \A_out[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~172_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_out[11]),
	.prn(vcc));
// synopsys translate_off
defparam \A_out[11] .is_wysiwyg = "true";
defparam \A_out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N56
dffeas \A_out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~156_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_out[7]),
	.prn(vcc));
// synopsys translate_off
defparam \A_out[7] .is_wysiwyg = "true";
defparam \A_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N20
dffeas \A_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\myregfile|m~140_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_out[3]),
	.prn(vcc));
// synopsys translate_off
defparam \A_out[3] .is_wysiwyg = "true";
defparam \A_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N44
dffeas \A_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\myregfile|m~132_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_out[1]),
	.prn(vcc));
// synopsys translate_off
defparam \A_out[1] .is_wysiwyg = "true";
defparam \A_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N32
dffeas \A_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\myregfile|m~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_out[0]),
	.prn(vcc));
// synopsys translate_off
defparam \A_out[0] .is_wysiwyg = "true";
defparam \A_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N18
cyclonev_lcell_comb \val_A[0]~0 (
// Equation(s):
// \val_A[0]~0_combout  = ( A_out[0] & ( !\sel_A~input_o  ) )

	.dataa(gnd),
	.datab(!\sel_A~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!A_out[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_A[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_A[0]~0 .extended_lut = "off";
defparam \val_A[0]~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \val_A[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N0
cyclonev_lcell_comb \myALU|Add0~66 (
// Equation(s):
// \myALU|Add0~66_cout  = CARRY(( \ALU_op[0]~input_o  ) + ( VCC ) + ( !VCC ))

	.dataa(!\ALU_op[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\myALU|Add0~66_cout ),
	.shareout());
// synopsys translate_off
defparam \myALU|Add0~66 .extended_lut = "off";
defparam \myALU|Add0~66 .lut_mask = 64'h0000000000005555;
defparam \myALU|Add0~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N3
cyclonev_lcell_comb \myALU|Add0~1 (
// Equation(s):
// \myALU|Add0~1_sumout  = SUM(( !\ALU_op[0]~input_o  $ (((!\sel_B~input_o  & ((!\myshifter|Mux15~0_combout ))) # (\sel_B~input_o  & (!\datapath_in[0]~input_o )))) ) + ( \val_A[0]~0_combout  ) + ( \myALU|Add0~66_cout  ))
// \myALU|Add0~2  = CARRY(( !\ALU_op[0]~input_o  $ (((!\sel_B~input_o  & ((!\myshifter|Mux15~0_combout ))) # (\sel_B~input_o  & (!\datapath_in[0]~input_o )))) ) + ( \val_A[0]~0_combout  ) + ( \myALU|Add0~66_cout  ))

	.dataa(!\ALU_op[0]~input_o ),
	.datab(!\sel_B~input_o ),
	.datac(!\datapath_in[0]~input_o ),
	.datad(!\myshifter|Mux15~0_combout ),
	.datae(gnd),
	.dataf(!\val_A[0]~0_combout ),
	.datag(gnd),
	.cin(\myALU|Add0~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\myALU|Add0~1_sumout ),
	.cout(\myALU|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \myALU|Add0~1 .extended_lut = "off";
defparam \myALU|Add0~1 .lut_mask = 64'h0000FF000000569A;
defparam \myALU|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N6
cyclonev_lcell_comb \myALU|Add0~5 (
// Equation(s):
// \myALU|Add0~5_sumout  = SUM(( (!\sel_A~input_o  & A_out[1]) ) + ( !\ALU_op[0]~input_o  $ (!\val_B[1]~3_combout ) ) + ( \myALU|Add0~2  ))
// \myALU|Add0~6  = CARRY(( (!\sel_A~input_o  & A_out[1]) ) + ( !\ALU_op[0]~input_o  $ (!\val_B[1]~3_combout ) ) + ( \myALU|Add0~2  ))

	.dataa(!\ALU_op[0]~input_o ),
	.datab(!\sel_A~input_o ),
	.datac(!\val_B[1]~3_combout ),
	.datad(!A_out[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\myALU|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\myALU|Add0~5_sumout ),
	.cout(\myALU|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \myALU|Add0~5 .extended_lut = "off";
defparam \myALU|Add0~5 .lut_mask = 64'h0000A5A5000000CC;
defparam \myALU|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N9
cyclonev_lcell_comb \myALU|Add0~9 (
// Equation(s):
// \myALU|Add0~9_sumout  = SUM(( !\ALU_op[0]~input_o  $ (!\val_B[2]~4_combout ) ) + ( (!\sel_A~input_o  & A_out[2]) ) + ( \myALU|Add0~6  ))
// \myALU|Add0~10  = CARRY(( !\ALU_op[0]~input_o  $ (!\val_B[2]~4_combout ) ) + ( (!\sel_A~input_o  & A_out[2]) ) + ( \myALU|Add0~6  ))

	.dataa(!\ALU_op[0]~input_o ),
	.datab(!\sel_A~input_o ),
	.datac(!A_out[2]),
	.datad(!\val_B[2]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\myALU|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\myALU|Add0~9_sumout ),
	.cout(\myALU|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \myALU|Add0~9 .extended_lut = "off";
defparam \myALU|Add0~9 .lut_mask = 64'h0000F3F3000055AA;
defparam \myALU|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N12
cyclonev_lcell_comb \myALU|Add0~13 (
// Equation(s):
// \myALU|Add0~13_sumout  = SUM(( (!\sel_A~input_o  & A_out[3]) ) + ( !\ALU_op[0]~input_o  $ (!\val_B[3]~5_combout ) ) + ( \myALU|Add0~10  ))
// \myALU|Add0~14  = CARRY(( (!\sel_A~input_o  & A_out[3]) ) + ( !\ALU_op[0]~input_o  $ (!\val_B[3]~5_combout ) ) + ( \myALU|Add0~10  ))

	.dataa(!\ALU_op[0]~input_o ),
	.datab(!\sel_A~input_o ),
	.datac(!\val_B[3]~5_combout ),
	.datad(!A_out[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\myALU|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\myALU|Add0~13_sumout ),
	.cout(\myALU|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \myALU|Add0~13 .extended_lut = "off";
defparam \myALU|Add0~13 .lut_mask = 64'h0000A5A5000000CC;
defparam \myALU|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N15
cyclonev_lcell_comb \myALU|Add0~17 (
// Equation(s):
// \myALU|Add0~17_sumout  = SUM(( !\ALU_op[0]~input_o  $ (!\val_B[4]~6_combout ) ) + ( (!\sel_A~input_o  & A_out[4]) ) + ( \myALU|Add0~14  ))
// \myALU|Add0~18  = CARRY(( !\ALU_op[0]~input_o  $ (!\val_B[4]~6_combout ) ) + ( (!\sel_A~input_o  & A_out[4]) ) + ( \myALU|Add0~14  ))

	.dataa(!\ALU_op[0]~input_o ),
	.datab(!\sel_A~input_o ),
	.datac(!A_out[4]),
	.datad(!\val_B[4]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\myALU|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\myALU|Add0~17_sumout ),
	.cout(\myALU|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \myALU|Add0~17 .extended_lut = "off";
defparam \myALU|Add0~17 .lut_mask = 64'h0000F3F3000055AA;
defparam \myALU|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N18
cyclonev_lcell_comb \myALU|Add0~21 (
// Equation(s):
// \myALU|Add0~21_sumout  = SUM(( !\ALU_op[0]~input_o  $ (!\val_B[5]~7_combout ) ) + ( (!\sel_A~input_o  & A_out[5]) ) + ( \myALU|Add0~18  ))
// \myALU|Add0~22  = CARRY(( !\ALU_op[0]~input_o  $ (!\val_B[5]~7_combout ) ) + ( (!\sel_A~input_o  & A_out[5]) ) + ( \myALU|Add0~18  ))

	.dataa(!\ALU_op[0]~input_o ),
	.datab(!\sel_A~input_o ),
	.datac(!A_out[5]),
	.datad(!\val_B[5]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\myALU|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\myALU|Add0~21_sumout ),
	.cout(\myALU|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \myALU|Add0~21 .extended_lut = "off";
defparam \myALU|Add0~21 .lut_mask = 64'h0000F3F3000055AA;
defparam \myALU|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N21
cyclonev_lcell_comb \myALU|Add0~25 (
// Equation(s):
// \myALU|Add0~25_sumout  = SUM(( !\ALU_op[0]~input_o  $ (!\val_B[6]~8_combout ) ) + ( (!\sel_A~input_o  & A_out[6]) ) + ( \myALU|Add0~22  ))
// \myALU|Add0~26  = CARRY(( !\ALU_op[0]~input_o  $ (!\val_B[6]~8_combout ) ) + ( (!\sel_A~input_o  & A_out[6]) ) + ( \myALU|Add0~22  ))

	.dataa(!\ALU_op[0]~input_o ),
	.datab(!\sel_A~input_o ),
	.datac(!A_out[6]),
	.datad(!\val_B[6]~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\myALU|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\myALU|Add0~25_sumout ),
	.cout(\myALU|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \myALU|Add0~25 .extended_lut = "off";
defparam \myALU|Add0~25 .lut_mask = 64'h0000F3F3000055AA;
defparam \myALU|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N24
cyclonev_lcell_comb \myALU|Add0~29 (
// Equation(s):
// \myALU|Add0~29_sumout  = SUM(( (!\sel_A~input_o  & A_out[7]) ) + ( !\ALU_op[0]~input_o  $ (!\val_B[7]~9_combout ) ) + ( \myALU|Add0~26  ))
// \myALU|Add0~30  = CARRY(( (!\sel_A~input_o  & A_out[7]) ) + ( !\ALU_op[0]~input_o  $ (!\val_B[7]~9_combout ) ) + ( \myALU|Add0~26  ))

	.dataa(!\ALU_op[0]~input_o ),
	.datab(!\sel_A~input_o ),
	.datac(!\val_B[7]~9_combout ),
	.datad(!A_out[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\myALU|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\myALU|Add0~29_sumout ),
	.cout(\myALU|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \myALU|Add0~29 .extended_lut = "off";
defparam \myALU|Add0~29 .lut_mask = 64'h0000A5A5000000CC;
defparam \myALU|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N27
cyclonev_lcell_comb \myALU|Add0~33 (
// Equation(s):
// \myALU|Add0~33_sumout  = SUM(( !\ALU_op[0]~input_o  $ (!\val_B[8]~10_combout ) ) + ( (!\sel_A~input_o  & A_out[8]) ) + ( \myALU|Add0~30  ))
// \myALU|Add0~34  = CARRY(( !\ALU_op[0]~input_o  $ (!\val_B[8]~10_combout ) ) + ( (!\sel_A~input_o  & A_out[8]) ) + ( \myALU|Add0~30  ))

	.dataa(!\ALU_op[0]~input_o ),
	.datab(!\sel_A~input_o ),
	.datac(!A_out[8]),
	.datad(!\val_B[8]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\myALU|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\myALU|Add0~33_sumout ),
	.cout(\myALU|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \myALU|Add0~33 .extended_lut = "off";
defparam \myALU|Add0~33 .lut_mask = 64'h0000F3F3000055AA;
defparam \myALU|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N30
cyclonev_lcell_comb \myALU|Add0~37 (
// Equation(s):
// \myALU|Add0~37_sumout  = SUM(( !\ALU_op[0]~input_o  $ (!\val_B[9]~11_combout ) ) + ( (!\sel_A~input_o  & A_out[9]) ) + ( \myALU|Add0~34  ))
// \myALU|Add0~38  = CARRY(( !\ALU_op[0]~input_o  $ (!\val_B[9]~11_combout ) ) + ( (!\sel_A~input_o  & A_out[9]) ) + ( \myALU|Add0~34  ))

	.dataa(!\ALU_op[0]~input_o ),
	.datab(!\sel_A~input_o ),
	.datac(!A_out[9]),
	.datad(!\val_B[9]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\myALU|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\myALU|Add0~37_sumout ),
	.cout(\myALU|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \myALU|Add0~37 .extended_lut = "off";
defparam \myALU|Add0~37 .lut_mask = 64'h0000F3F3000055AA;
defparam \myALU|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N33
cyclonev_lcell_comb \myALU|Add0~41 (
// Equation(s):
// \myALU|Add0~41_sumout  = SUM(( !\ALU_op[0]~input_o  $ (!\val_B[10]~12_combout ) ) + ( (!\sel_A~input_o  & A_out[10]) ) + ( \myALU|Add0~38  ))
// \myALU|Add0~42  = CARRY(( !\ALU_op[0]~input_o  $ (!\val_B[10]~12_combout ) ) + ( (!\sel_A~input_o  & A_out[10]) ) + ( \myALU|Add0~38  ))

	.dataa(!\ALU_op[0]~input_o ),
	.datab(!\sel_A~input_o ),
	.datac(!A_out[10]),
	.datad(!\val_B[10]~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\myALU|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\myALU|Add0~41_sumout ),
	.cout(\myALU|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \myALU|Add0~41 .extended_lut = "off";
defparam \myALU|Add0~41 .lut_mask = 64'h0000F3F3000055AA;
defparam \myALU|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N36
cyclonev_lcell_comb \myALU|Add0~45 (
// Equation(s):
// \myALU|Add0~45_sumout  = SUM(( (!\sel_A~input_o  & A_out[11]) ) + ( !\ALU_op[0]~input_o  $ (!\val_B[11]~13_combout ) ) + ( \myALU|Add0~42  ))
// \myALU|Add0~46  = CARRY(( (!\sel_A~input_o  & A_out[11]) ) + ( !\ALU_op[0]~input_o  $ (!\val_B[11]~13_combout ) ) + ( \myALU|Add0~42  ))

	.dataa(!\ALU_op[0]~input_o ),
	.datab(!\sel_A~input_o ),
	.datac(!\val_B[11]~13_combout ),
	.datad(!A_out[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\myALU|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\myALU|Add0~45_sumout ),
	.cout(\myALU|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \myALU|Add0~45 .extended_lut = "off";
defparam \myALU|Add0~45 .lut_mask = 64'h0000A5A5000000CC;
defparam \myALU|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N39
cyclonev_lcell_comb \myALU|Add0~49 (
// Equation(s):
// \myALU|Add0~49_sumout  = SUM(( !\ALU_op[0]~input_o  $ (!\val_B[12]~14_combout ) ) + ( (!\sel_A~input_o  & A_out[12]) ) + ( \myALU|Add0~46  ))
// \myALU|Add0~50  = CARRY(( !\ALU_op[0]~input_o  $ (!\val_B[12]~14_combout ) ) + ( (!\sel_A~input_o  & A_out[12]) ) + ( \myALU|Add0~46  ))

	.dataa(!\ALU_op[0]~input_o ),
	.datab(!\sel_A~input_o ),
	.datac(!A_out[12]),
	.datad(!\val_B[12]~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\myALU|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\myALU|Add0~49_sumout ),
	.cout(\myALU|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \myALU|Add0~49 .extended_lut = "off";
defparam \myALU|Add0~49 .lut_mask = 64'h0000F3F3000055AA;
defparam \myALU|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N42
cyclonev_lcell_comb \myALU|Add0~53 (
// Equation(s):
// \myALU|Add0~53_sumout  = SUM(( (!\sel_A~input_o  & A_out[13]) ) + ( !\ALU_op[0]~input_o  $ (!\val_B[13]~15_combout ) ) + ( \myALU|Add0~50  ))
// \myALU|Add0~54  = CARRY(( (!\sel_A~input_o  & A_out[13]) ) + ( !\ALU_op[0]~input_o  $ (!\val_B[13]~15_combout ) ) + ( \myALU|Add0~50  ))

	.dataa(!\ALU_op[0]~input_o ),
	.datab(!\sel_A~input_o ),
	.datac(!\val_B[13]~15_combout ),
	.datad(!A_out[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\myALU|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\myALU|Add0~53_sumout ),
	.cout(\myALU|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \myALU|Add0~53 .extended_lut = "off";
defparam \myALU|Add0~53 .lut_mask = 64'h0000A5A5000000CC;
defparam \myALU|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N45
cyclonev_lcell_comb \myALU|Add0~57 (
// Equation(s):
// \myALU|Add0~57_sumout  = SUM(( !\ALU_op[0]~input_o  $ (!\val_B[14]~16_combout ) ) + ( (!\sel_A~input_o  & A_out[14]) ) + ( \myALU|Add0~54  ))
// \myALU|Add0~58  = CARRY(( !\ALU_op[0]~input_o  $ (!\val_B[14]~16_combout ) ) + ( (!\sel_A~input_o  & A_out[14]) ) + ( \myALU|Add0~54  ))

	.dataa(!\ALU_op[0]~input_o ),
	.datab(!\sel_A~input_o ),
	.datac(!\val_B[14]~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!A_out[14]),
	.datag(gnd),
	.cin(\myALU|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\myALU|Add0~57_sumout ),
	.cout(\myALU|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \myALU|Add0~57 .extended_lut = "off";
defparam \myALU|Add0~57 .lut_mask = 64'h0000FF3300005A5A;
defparam \myALU|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N48
cyclonev_lcell_comb \myALU|Add0~61 (
// Equation(s):
// \myALU|Add0~61_sumout  = SUM(( !\ALU_op[0]~input_o  $ (((!\myshifter|Mux0~0_combout ) # (\sel_B~input_o ))) ) + ( (!\sel_A~input_o  & A_out[15]) ) + ( \myALU|Add0~58  ))

	.dataa(!\ALU_op[0]~input_o ),
	.datab(!\sel_B~input_o ),
	.datac(!\sel_A~input_o ),
	.datad(!\myshifter|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!A_out[15]),
	.datag(gnd),
	.cin(\myALU|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\myALU|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myALU|Add0~61 .extended_lut = "off";
defparam \myALU|Add0~61 .lut_mask = 64'h0000FF0F00005599;
defparam \myALU|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N33
cyclonev_lcell_comb \datapath_result[15]~feeder (
// Equation(s):
// \datapath_result[15]~feeder_combout  = ( \myALU|Add0~61_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myALU|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_result[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_result[15]~feeder .extended_lut = "off";
defparam \datapath_result[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath_result[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N21
cyclonev_lcell_comb \myALU|Mux0~0 (
// Equation(s):
// \myALU|Mux0~0_combout  = ( \myshifter|Mux0~0_combout  & ( (!\ALU_op[0]~input_o  & (!\sel_A~input_o  & (!\sel_B~input_o  & A_out[15]))) # (\ALU_op[0]~input_o  & (((\sel_B~input_o )))) ) ) # ( !\myshifter|Mux0~0_combout  & ( \ALU_op[0]~input_o  ) )

	.dataa(!\ALU_op[0]~input_o ),
	.datab(!\sel_A~input_o ),
	.datac(!\sel_B~input_o ),
	.datad(!A_out[15]),
	.datae(gnd),
	.dataf(!\myshifter|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myALU|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myALU|Mux0~0 .extended_lut = "off";
defparam \myALU|Mux0~0 .lut_mask = 64'h5555555505850585;
defparam \myALU|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N41
cyclonev_io_ibuf \ALU_op[1]~input (
	.i(ALU_op[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ALU_op[1]~input_o ));
// synopsys translate_off
defparam \ALU_op[1]~input .bus_hold = "false";
defparam \ALU_op[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N41
cyclonev_io_ibuf \en_C~input (
	.i(en_C),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\en_C~input_o ));
// synopsys translate_off
defparam \en_C~input .bus_hold = "false";
defparam \en_C~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y5_N35
dffeas \datapath_result[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath_result[15]~feeder_combout ),
	.asdata(\myALU|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ALU_op[1]~input_o ),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(datapath_result[15]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_result[15] .is_wysiwyg = "true";
defparam \datapath_result[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N45
cyclonev_lcell_comb \w_data[15]~15 (
// Equation(s):
// \w_data[15]~15_combout  = ( datapath_result[15] & ( (!\wb_sel~input_o ) # (\datapath_in[15]~input_o ) ) ) # ( !datapath_result[15] & ( (\datapath_in[15]~input_o  & \wb_sel~input_o ) ) )

	.dataa(!\datapath_in[15]~input_o ),
	.datab(gnd),
	.datac(!\wb_sel~input_o ),
	.datad(gnd),
	.datae(!datapath_result[15]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_data[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_data[15]~15 .extended_lut = "off";
defparam \w_data[15]~15 .lut_mask = 64'h0505F5F50505F5F5;
defparam \w_data[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N24
cyclonev_lcell_comb \myregfile|m~95feeder (
// Equation(s):
// \myregfile|m~95feeder_combout  = ( \w_data[15]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~95feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~95feeder .extended_lut = "off";
defparam \myregfile|m~95feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~95feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N26
dffeas \myregfile|m~95 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~95feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~95 .is_wysiwyg = "true";
defparam \myregfile|m~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N5
dffeas \myregfile|m~111 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~111 .is_wysiwyg = "true";
defparam \myregfile|m~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N31
dffeas \myregfile|m~47 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~47 .is_wysiwyg = "true";
defparam \myregfile|m~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N35
dffeas \myregfile|m~63 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~63 .is_wysiwyg = "true";
defparam \myregfile|m~63 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N39
cyclonev_lcell_comb \myregfile|m~31feeder (
// Equation(s):
// \myregfile|m~31feeder_combout  = ( \w_data[15]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~31feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~31feeder .extended_lut = "off";
defparam \myregfile|m~31feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~31feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N41
dffeas \myregfile|m~31 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~31feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~31 .is_wysiwyg = "true";
defparam \myregfile|m~31 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N45
cyclonev_lcell_comb \myregfile|m~15feeder (
// Equation(s):
// \myregfile|m~15feeder_combout  = ( \w_data[15]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~15feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~15feeder .extended_lut = "off";
defparam \myregfile|m~15feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~15feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N47
dffeas \myregfile|m~15 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~15feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~15 .is_wysiwyg = "true";
defparam \myregfile|m~15 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N33
cyclonev_lcell_comb \myregfile|m~252 (
// Equation(s):
// \myregfile|m~252_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((!\r_addr[0]~input_o  & (\myregfile|m~15_q )) # (\r_addr[0]~input_o  & (((\myregfile|m~31_q )))))) # (\r_addr[2]~input_o  & (\r_addr[0]~input_o )) ) ) # ( \r_addr[1]~input_o  
// & ( (!\r_addr[2]~input_o  & ((!\r_addr[0]~input_o  & (\myregfile|m~47_q )) # (\r_addr[0]~input_o  & (((\myregfile|m~63_q )))))) # (\r_addr[2]~input_o  & (\r_addr[0]~input_o )) ) )

	.dataa(!\r_addr[2]~input_o ),
	.datab(!\r_addr[0]~input_o ),
	.datac(!\myregfile|m~47_q ),
	.datad(!\myregfile|m~63_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\myregfile|m~31_q ),
	.datag(!\myregfile|m~15_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~252 .extended_lut = "on";
defparam \myregfile|m~252 .lut_mask = 64'h1919193B3B3B193B;
defparam \myregfile|m~252 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N58
dffeas \myregfile|m~127 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~127 .is_wysiwyg = "true";
defparam \myregfile|m~127 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N18
cyclonev_lcell_comb \myregfile|m~79feeder (
// Equation(s):
// \myregfile|m~79feeder_combout  = ( \w_data[15]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~79feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~79feeder .extended_lut = "off";
defparam \myregfile|m~79feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~79feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N19
dffeas \myregfile|m~79 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~79feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~79 .is_wysiwyg = "true";
defparam \myregfile|m~79 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N12
cyclonev_lcell_comb \myregfile|m~188 (
// Equation(s):
// \myregfile|m~188_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((((\myregfile|m~252_combout ))))) # (\r_addr[2]~input_o  & ((!\myregfile|m~252_combout  & (((\myregfile|m~79_q )))) # (\myregfile|m~252_combout  & (\myregfile|m~95_q )))) ) ) 
// # ( \r_addr[1]~input_o  & ( ((!\r_addr[2]~input_o  & (((\myregfile|m~252_combout )))) # (\r_addr[2]~input_o  & ((!\myregfile|m~252_combout  & (\myregfile|m~111_q )) # (\myregfile|m~252_combout  & ((\myregfile|m~127_q )))))) ) )

	.dataa(!\myregfile|m~95_q ),
	.datab(!\r_addr[2]~input_o ),
	.datac(!\myregfile|m~111_q ),
	.datad(!\myregfile|m~252_combout ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\myregfile|m~127_q ),
	.datag(!\myregfile|m~79_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~188 .extended_lut = "on";
defparam \myregfile|m~188 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \myregfile|m~188 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N47
dffeas \B_out[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\myregfile|m~188_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_out[15]),
	.prn(vcc));
// synopsys translate_off
defparam \B_out[15] .is_wysiwyg = "true";
defparam \B_out[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N48
cyclonev_lcell_comb \val_B[14]~16 (
// Equation(s):
// \val_B[14]~16_combout  = ( B_out[15] & ( B_out[13] & ( (!\sel_B~input_o  & (((B_out[14]) # (\shift_op[1]~input_o )) # (\shift_op[0]~input_o ))) ) ) ) # ( !B_out[15] & ( B_out[13] & ( (!\sel_B~input_o  & (!\shift_op[1]~input_o  & ((B_out[14]) # 
// (\shift_op[0]~input_o )))) ) ) ) # ( B_out[15] & ( !B_out[13] & ( (!\sel_B~input_o  & (((!\shift_op[0]~input_o  & B_out[14])) # (\shift_op[1]~input_o ))) ) ) ) # ( !B_out[15] & ( !B_out[13] & ( (!\sel_B~input_o  & (!\shift_op[0]~input_o  & 
// (!\shift_op[1]~input_o  & B_out[14]))) ) ) )

	.dataa(!\sel_B~input_o ),
	.datab(!\shift_op[0]~input_o ),
	.datac(!\shift_op[1]~input_o ),
	.datad(!B_out[14]),
	.datae(!B_out[15]),
	.dataf(!B_out[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B[14]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B[14]~16 .extended_lut = "off";
defparam \val_B[14]~16 .lut_mask = 64'h00800A8A20A02AAA;
defparam \val_B[14]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N48
cyclonev_lcell_comb \datapath_result[14]~feeder (
// Equation(s):
// \datapath_result[14]~feeder_combout  = ( \myALU|Add0~57_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myALU|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_result[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_result[14]~feeder .extended_lut = "off";
defparam \datapath_result[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath_result[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N30
cyclonev_lcell_comb \myALU|Mux1~0 (
// Equation(s):
// \myALU|Mux1~0_combout  = (!\ALU_op[0]~input_o  & (A_out[14] & !\sel_A~input_o ))

	.dataa(!\ALU_op[0]~input_o ),
	.datab(!A_out[14]),
	.datac(!\sel_A~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myALU|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myALU|Mux1~0 .extended_lut = "off";
defparam \myALU|Mux1~0 .lut_mask = 64'h2020202020202020;
defparam \myALU|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N6
cyclonev_lcell_comb \myALU|Mux1~1 (
// Equation(s):
// \myALU|Mux1~1_combout  = ( \val_B[14]~16_combout  & ( \myALU|Mux1~0_combout  ) ) # ( !\val_B[14]~16_combout  & ( \ALU_op[0]~input_o  ) )

	.dataa(gnd),
	.datab(!\ALU_op[0]~input_o ),
	.datac(gnd),
	.datad(!\myALU|Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\val_B[14]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myALU|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myALU|Mux1~1 .extended_lut = "off";
defparam \myALU|Mux1~1 .lut_mask = 64'h3333333300FF00FF;
defparam \myALU|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N50
dffeas \datapath_result[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath_result[14]~feeder_combout ),
	.asdata(\myALU|Mux1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ALU_op[1]~input_o ),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(datapath_result[14]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_result[14] .is_wysiwyg = "true";
defparam \datapath_result[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N6
cyclonev_lcell_comb \w_data[14]~14 (
// Equation(s):
// \w_data[14]~14_combout  = ( \datapath_in[14]~input_o  & ( datapath_result[14] ) ) # ( !\datapath_in[14]~input_o  & ( datapath_result[14] & ( !\wb_sel~input_o  ) ) ) # ( \datapath_in[14]~input_o  & ( !datapath_result[14] & ( \wb_sel~input_o  ) ) )

	.dataa(gnd),
	.datab(!\wb_sel~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\datapath_in[14]~input_o ),
	.dataf(!datapath_result[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_data[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_data[14]~14 .extended_lut = "off";
defparam \w_data[14]~14 .lut_mask = 64'h00003333CCCCFFFF;
defparam \w_data[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N33
cyclonev_lcell_comb \myregfile|m~46feeder (
// Equation(s):
// \myregfile|m~46feeder_combout  = ( \w_data[14]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~46feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~46feeder .extended_lut = "off";
defparam \myregfile|m~46feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~46feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N35
dffeas \myregfile|m~46 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~46feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~46 .is_wysiwyg = "true";
defparam \myregfile|m~46 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N12
cyclonev_lcell_comb \myregfile|m~30feeder (
// Equation(s):
// \myregfile|m~30feeder_combout  = ( \w_data[14]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~30feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~30feeder .extended_lut = "off";
defparam \myregfile|m~30feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~30feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N13
dffeas \myregfile|m~30 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~30feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~30 .is_wysiwyg = "true";
defparam \myregfile|m~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N14
dffeas \myregfile|m~62 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~62 .is_wysiwyg = "true";
defparam \myregfile|m~62 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N36
cyclonev_lcell_comb \myregfile|m~14feeder (
// Equation(s):
// \myregfile|m~14feeder_combout  = ( \w_data[14]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~14feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~14feeder .extended_lut = "off";
defparam \myregfile|m~14feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~14feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N38
dffeas \myregfile|m~14 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~14feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~14 .is_wysiwyg = "true";
defparam \myregfile|m~14 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N12
cyclonev_lcell_comb \myregfile|m~248 (
// Equation(s):
// \myregfile|m~248_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((!\r_addr[0]~input_o  & (\myregfile|m~14_q )) # (\r_addr[0]~input_o  & (((\myregfile|m~30_q )))))) # (\r_addr[2]~input_o  & (\r_addr[0]~input_o )) ) ) # ( \r_addr[1]~input_o  
// & ( (!\r_addr[2]~input_o  & ((!\r_addr[0]~input_o  & (\myregfile|m~46_q )) # (\r_addr[0]~input_o  & (((\myregfile|m~62_q )))))) # (\r_addr[2]~input_o  & (\r_addr[0]~input_o )) ) )

	.dataa(!\r_addr[2]~input_o ),
	.datab(!\r_addr[0]~input_o ),
	.datac(!\myregfile|m~46_q ),
	.datad(!\myregfile|m~30_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\myregfile|m~62_q ),
	.datag(!\myregfile|m~14_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~248 .extended_lut = "on";
defparam \myregfile|m~248 .lut_mask = 64'h193B1919193B3B3B;
defparam \myregfile|m~248 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N2
dffeas \myregfile|m~110 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~110 .is_wysiwyg = "true";
defparam \myregfile|m~110 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N3
cyclonev_lcell_comb \myregfile|m~126feeder (
// Equation(s):
// \myregfile|m~126feeder_combout  = ( \w_data[14]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~126feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~126feeder .extended_lut = "off";
defparam \myregfile|m~126feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~126feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N4
dffeas \myregfile|m~126 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~126feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~126 .is_wysiwyg = "true";
defparam \myregfile|m~126 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N39
cyclonev_lcell_comb \myregfile|m~94feeder (
// Equation(s):
// \myregfile|m~94feeder_combout  = ( \w_data[14]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~94feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~94feeder .extended_lut = "off";
defparam \myregfile|m~94feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~94feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N40
dffeas \myregfile|m~94 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~94feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~94 .is_wysiwyg = "true";
defparam \myregfile|m~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N31
dffeas \myregfile|m~78 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~78 .is_wysiwyg = "true";
defparam \myregfile|m~78 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N42
cyclonev_lcell_comb \myregfile|m~184 (
// Equation(s):
// \myregfile|m~184_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & (\myregfile|m~248_combout )) # (\r_addr[2]~input_o  & ((!\myregfile|m~248_combout  & (\myregfile|m~78_q )) # (\myregfile|m~248_combout  & (((\myregfile|m~94_q )))))) ) ) # ( 
// \r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & (\myregfile|m~248_combout )) # (\r_addr[2]~input_o  & ((!\myregfile|m~248_combout  & (\myregfile|m~110_q )) # (\myregfile|m~248_combout  & (((\myregfile|m~126_q )))))) ) )

	.dataa(!\r_addr[2]~input_o ),
	.datab(!\myregfile|m~248_combout ),
	.datac(!\myregfile|m~110_q ),
	.datad(!\myregfile|m~126_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\myregfile|m~94_q ),
	.datag(!\myregfile|m~78_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~184 .extended_lut = "on";
defparam \myregfile|m~184 .lut_mask = 64'h2626263737372637;
defparam \myregfile|m~184 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N59
dffeas \B_out[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\myregfile|m~184_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_out[14]),
	.prn(vcc));
// synopsys translate_off
defparam \B_out[14] .is_wysiwyg = "true";
defparam \B_out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N39
cyclonev_lcell_comb \val_B[13]~15 (
// Equation(s):
// \val_B[13]~15_combout  = ( B_out[14] & ( B_out[12] & ( (!\sel_B~input_o  & (((B_out[13]) # (\shift_op[0]~input_o )) # (\shift_op[1]~input_o ))) ) ) ) # ( !B_out[14] & ( B_out[12] & ( (!\shift_op[1]~input_o  & (!\sel_B~input_o  & ((B_out[13]) # 
// (\shift_op[0]~input_o )))) ) ) ) # ( B_out[14] & ( !B_out[12] & ( (!\sel_B~input_o  & (((!\shift_op[0]~input_o  & B_out[13])) # (\shift_op[1]~input_o ))) ) ) ) # ( !B_out[14] & ( !B_out[12] & ( (!\shift_op[1]~input_o  & (!\sel_B~input_o  & 
// (!\shift_op[0]~input_o  & B_out[13]))) ) ) )

	.dataa(!\shift_op[1]~input_o ),
	.datab(!\sel_B~input_o ),
	.datac(!\shift_op[0]~input_o ),
	.datad(!B_out[13]),
	.datae(!B_out[14]),
	.dataf(!B_out[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B[13]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B[13]~15 .extended_lut = "off";
defparam \val_B[13]~15 .lut_mask = 64'h008044C408884CCC;
defparam \val_B[13]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N18
cyclonev_lcell_comb \datapath_result[13]~feeder (
// Equation(s):
// \datapath_result[13]~feeder_combout  = ( \myALU|Add0~53_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myALU|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_result[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_result[13]~feeder .extended_lut = "off";
defparam \datapath_result[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath_result[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N9
cyclonev_lcell_comb \myALU|Mux2~0 (
// Equation(s):
// \myALU|Mux2~0_combout  = ( A_out[13] & ( !\ALU_op[0]~input_o  & ( !\sel_A~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sel_A~input_o ),
	.datad(gnd),
	.datae(!A_out[13]),
	.dataf(!\ALU_op[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myALU|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myALU|Mux2~0 .extended_lut = "off";
defparam \myALU|Mux2~0 .lut_mask = 64'h0000F0F000000000;
defparam \myALU|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N15
cyclonev_lcell_comb \myALU|Mux2~1 (
// Equation(s):
// \myALU|Mux2~1_combout  = (!\val_B[13]~15_combout  & ((\ALU_op[0]~input_o ))) # (\val_B[13]~15_combout  & (\myALU|Mux2~0_combout ))

	.dataa(gnd),
	.datab(!\myALU|Mux2~0_combout ),
	.datac(!\ALU_op[0]~input_o ),
	.datad(!\val_B[13]~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myALU|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myALU|Mux2~1 .extended_lut = "off";
defparam \myALU|Mux2~1 .lut_mask = 64'h0F330F330F330F33;
defparam \myALU|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N20
dffeas \datapath_result[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath_result[13]~feeder_combout ),
	.asdata(\myALU|Mux2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ALU_op[1]~input_o ),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(datapath_result[13]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_result[13] .is_wysiwyg = "true";
defparam \datapath_result[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N18
cyclonev_lcell_comb \w_data[13]~13 (
// Equation(s):
// \w_data[13]~13_combout  = ( datapath_result[13] & ( (!\wb_sel~input_o ) # (\datapath_in[13]~input_o ) ) ) # ( !datapath_result[13] & ( (\wb_sel~input_o  & \datapath_in[13]~input_o ) ) )

	.dataa(gnd),
	.datab(!\wb_sel~input_o ),
	.datac(!\datapath_in[13]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!datapath_result[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_data[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_data[13]~13 .extended_lut = "off";
defparam \w_data[13]~13 .lut_mask = 64'h03030303CFCFCFCF;
defparam \w_data[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N44
dffeas \myregfile|m~61 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~61 .is_wysiwyg = "true";
defparam \myregfile|m~61 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N9
cyclonev_lcell_comb \myregfile|m~45feeder (
// Equation(s):
// \myregfile|m~45feeder_combout  = ( \w_data[13]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~45feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~45feeder .extended_lut = "off";
defparam \myregfile|m~45feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~45feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N10
dffeas \myregfile|m~45 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~45feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~45 .is_wysiwyg = "true";
defparam \myregfile|m~45 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N30
cyclonev_lcell_comb \myregfile|m~29feeder (
// Equation(s):
// \myregfile|m~29feeder_combout  = ( \w_data[13]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~29feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~29feeder .extended_lut = "off";
defparam \myregfile|m~29feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~29feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N31
dffeas \myregfile|m~29 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~29feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~29 .is_wysiwyg = "true";
defparam \myregfile|m~29 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N36
cyclonev_lcell_comb \myregfile|m~13feeder (
// Equation(s):
// \myregfile|m~13feeder_combout  = ( \w_data[13]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~13feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~13feeder .extended_lut = "off";
defparam \myregfile|m~13feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~13feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N37
dffeas \myregfile|m~13 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~13feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~13 .is_wysiwyg = "true";
defparam \myregfile|m~13 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N42
cyclonev_lcell_comb \myregfile|m~244 (
// Equation(s):
// \myregfile|m~244_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & (((!\r_addr[0]~input_o  & (\myregfile|m~13_q )) # (\r_addr[0]~input_o  & ((\myregfile|m~29_q )))))) # (\r_addr[2]~input_o  & ((((\r_addr[0]~input_o ))))) ) ) # ( 
// \r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((!\r_addr[0]~input_o  & (((\myregfile|m~45_q )))) # (\r_addr[0]~input_o  & (\myregfile|m~61_q )))) # (\r_addr[2]~input_o  & ((((\r_addr[0]~input_o ))))) ) )

	.dataa(!\r_addr[2]~input_o ),
	.datab(!\myregfile|m~61_q ),
	.datac(!\myregfile|m~45_q ),
	.datad(!\r_addr[0]~input_o ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\myregfile|m~29_q ),
	.datag(!\myregfile|m~13_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~244 .extended_lut = "on";
defparam \myregfile|m~244 .lut_mask = 64'h0A550A770AFF0A77;
defparam \myregfile|m~244 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N0
cyclonev_lcell_comb \myregfile|m~109feeder (
// Equation(s):
// \myregfile|m~109feeder_combout  = ( \w_data[13]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~109feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~109feeder .extended_lut = "off";
defparam \myregfile|m~109feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~109feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N1
dffeas \myregfile|m~109 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~109feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~109 .is_wysiwyg = "true";
defparam \myregfile|m~109 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N0
cyclonev_lcell_comb \myregfile|m~125feeder (
// Equation(s):
// \myregfile|m~125feeder_combout  = ( \w_data[13]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~125feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~125feeder .extended_lut = "off";
defparam \myregfile|m~125feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~125feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N1
dffeas \myregfile|m~125 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~125feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~125 .is_wysiwyg = "true";
defparam \myregfile|m~125 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N51
cyclonev_lcell_comb \myregfile|m~93feeder (
// Equation(s):
// \myregfile|m~93feeder_combout  = ( \w_data[13]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~93feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~93feeder .extended_lut = "off";
defparam \myregfile|m~93feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~93feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N52
dffeas \myregfile|m~93 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~93feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~93 .is_wysiwyg = "true";
defparam \myregfile|m~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N29
dffeas \myregfile|m~77 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~77 .is_wysiwyg = "true";
defparam \myregfile|m~77 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N36
cyclonev_lcell_comb \myregfile|m~180 (
// Equation(s):
// \myregfile|m~180_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & (\myregfile|m~244_combout )) # (\r_addr[2]~input_o  & ((!\myregfile|m~244_combout  & (\myregfile|m~77_q )) # (\myregfile|m~244_combout  & (((\myregfile|m~93_q )))))) ) ) # ( 
// \r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & (\myregfile|m~244_combout )) # (\r_addr[2]~input_o  & ((!\myregfile|m~244_combout  & (\myregfile|m~109_q )) # (\myregfile|m~244_combout  & (((\myregfile|m~125_q )))))) ) )

	.dataa(!\r_addr[2]~input_o ),
	.datab(!\myregfile|m~244_combout ),
	.datac(!\myregfile|m~109_q ),
	.datad(!\myregfile|m~125_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\myregfile|m~93_q ),
	.datag(!\myregfile|m~77_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~180 .extended_lut = "on";
defparam \myregfile|m~180 .lut_mask = 64'h2626263737372637;
defparam \myregfile|m~180 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N38
dffeas \B_out[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\myregfile|m~180_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_out[13]),
	.prn(vcc));
// synopsys translate_off
defparam \B_out[13] .is_wysiwyg = "true";
defparam \B_out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N9
cyclonev_lcell_comb \val_B[12]~14 (
// Equation(s):
// \val_B[12]~14_combout  = ( B_out[13] & ( B_out[12] & ( (!\sel_B~input_o  & ((!\shift_op[0]~input_o ) # ((\shift_op[1]~input_o ) # (B_out[11])))) ) ) ) # ( !B_out[13] & ( B_out[12] & ( (!\sel_B~input_o  & (!\shift_op[1]~input_o  & ((!\shift_op[0]~input_o ) 
// # (B_out[11])))) ) ) ) # ( B_out[13] & ( !B_out[12] & ( (!\sel_B~input_o  & (((\shift_op[0]~input_o  & B_out[11])) # (\shift_op[1]~input_o ))) ) ) ) # ( !B_out[13] & ( !B_out[12] & ( (!\sel_B~input_o  & (\shift_op[0]~input_o  & (B_out[11] & 
// !\shift_op[1]~input_o ))) ) ) )

	.dataa(!\sel_B~input_o ),
	.datab(!\shift_op[0]~input_o ),
	.datac(!B_out[11]),
	.datad(!\shift_op[1]~input_o ),
	.datae(!B_out[13]),
	.dataf(!B_out[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B[12]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B[12]~14 .extended_lut = "off";
defparam \val_B[12]~14 .lut_mask = 64'h020002AA8A008AAA;
defparam \val_B[12]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N39
cyclonev_lcell_comb \datapath_result[12]~feeder (
// Equation(s):
// \datapath_result[12]~feeder_combout  = ( \myALU|Add0~49_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myALU|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_result[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_result[12]~feeder .extended_lut = "off";
defparam \datapath_result[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath_result[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N33
cyclonev_lcell_comb \myALU|Mux3~0 (
// Equation(s):
// \myALU|Mux3~0_combout  = ( !\sel_A~input_o  & ( (!\ALU_op[0]~input_o  & A_out[12]) ) )

	.dataa(!\ALU_op[0]~input_o ),
	.datab(gnd),
	.datac(!A_out[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sel_A~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myALU|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myALU|Mux3~0 .extended_lut = "off";
defparam \myALU|Mux3~0 .lut_mask = 64'h0A0A0A0A00000000;
defparam \myALU|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N0
cyclonev_lcell_comb \myALU|Mux3~1 (
// Equation(s):
// \myALU|Mux3~1_combout  = ( \val_B[12]~14_combout  & ( \myALU|Mux3~0_combout  ) ) # ( !\val_B[12]~14_combout  & ( \ALU_op[0]~input_o  ) )

	.dataa(!\ALU_op[0]~input_o ),
	.datab(!\myALU|Mux3~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\val_B[12]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myALU|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myALU|Mux3~1 .extended_lut = "off";
defparam \myALU|Mux3~1 .lut_mask = 64'h5555555533333333;
defparam \myALU|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N41
dffeas \datapath_result[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath_result[12]~feeder_combout ),
	.asdata(\myALU|Mux3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ALU_op[1]~input_o ),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(datapath_result[12]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_result[12] .is_wysiwyg = "true";
defparam \datapath_result[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N0
cyclonev_lcell_comb \w_data[12]~12 (
// Equation(s):
// \w_data[12]~12_combout  = ( \datapath_in[12]~input_o  & ( datapath_result[12] ) ) # ( !\datapath_in[12]~input_o  & ( datapath_result[12] & ( !\wb_sel~input_o  ) ) ) # ( \datapath_in[12]~input_o  & ( !datapath_result[12] & ( \wb_sel~input_o  ) ) )

	.dataa(gnd),
	.datab(!\wb_sel~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\datapath_in[12]~input_o ),
	.dataf(!datapath_result[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_data[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_data[12]~12 .extended_lut = "off";
defparam \w_data[12]~12 .lut_mask = 64'h00003333CCCCFFFF;
defparam \w_data[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N31
dffeas \myregfile|m~124 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~124 .is_wysiwyg = "true";
defparam \myregfile|m~124 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N13
dffeas \myregfile|m~92 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~92 .is_wysiwyg = "true";
defparam \myregfile|m~92 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N33
cyclonev_lcell_comb \myregfile|m~108feeder (
// Equation(s):
// \myregfile|m~108feeder_combout  = ( \w_data[12]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[12]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~108feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~108feeder .extended_lut = "off";
defparam \myregfile|m~108feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~108feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N35
dffeas \myregfile|m~108 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~108feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~108 .is_wysiwyg = "true";
defparam \myregfile|m~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N25
dffeas \myregfile|m~60 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~60 .is_wysiwyg = "true";
defparam \myregfile|m~60 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N36
cyclonev_lcell_comb \myregfile|m~44feeder (
// Equation(s):
// \myregfile|m~44feeder_combout  = ( \w_data[12]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[12]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~44feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~44feeder .extended_lut = "off";
defparam \myregfile|m~44feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~44feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N38
dffeas \myregfile|m~44 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~44feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~44 .is_wysiwyg = "true";
defparam \myregfile|m~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N46
dffeas \myregfile|m~28 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~28 .is_wysiwyg = "true";
defparam \myregfile|m~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N29
dffeas \myregfile|m~12 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~12 .is_wysiwyg = "true";
defparam \myregfile|m~12 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N24
cyclonev_lcell_comb \myregfile|m~240 (
// Equation(s):
// \myregfile|m~240_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & (((!\r_addr[0]~input_o  & (\myregfile|m~12_q )) # (\r_addr[0]~input_o  & ((\myregfile|m~28_q )))))) # (\r_addr[2]~input_o  & ((((\r_addr[0]~input_o ))))) ) ) # ( 
// \r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((!\r_addr[0]~input_o  & (((\myregfile|m~44_q )))) # (\r_addr[0]~input_o  & (\myregfile|m~60_q )))) # (\r_addr[2]~input_o  & ((((\r_addr[0]~input_o ))))) ) )

	.dataa(!\r_addr[2]~input_o ),
	.datab(!\myregfile|m~60_q ),
	.datac(!\myregfile|m~44_q ),
	.datad(!\r_addr[0]~input_o ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\myregfile|m~28_q ),
	.datag(!\myregfile|m~12_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~240 .extended_lut = "on";
defparam \myregfile|m~240 .lut_mask = 64'h0A550A770AFF0A77;
defparam \myregfile|m~240 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N25
dffeas \myregfile|m~76 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~76 .is_wysiwyg = "true";
defparam \myregfile|m~76 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N12
cyclonev_lcell_comb \myregfile|m~176 (
// Equation(s):
// \myregfile|m~176_combout  = ( !\r_addr[1]~input_o  & ( ((!\r_addr[2]~input_o  & (((\myregfile|m~240_combout )))) # (\r_addr[2]~input_o  & ((!\myregfile|m~240_combout  & ((\myregfile|m~76_q ))) # (\myregfile|m~240_combout  & (\myregfile|m~92_q ))))) ) ) # 
// ( \r_addr[1]~input_o  & ( ((!\r_addr[2]~input_o  & (((\myregfile|m~240_combout )))) # (\r_addr[2]~input_o  & ((!\myregfile|m~240_combout  & ((\myregfile|m~108_q ))) # (\myregfile|m~240_combout  & (\myregfile|m~124_q ))))) ) )

	.dataa(!\myregfile|m~124_q ),
	.datab(!\myregfile|m~92_q ),
	.datac(!\myregfile|m~108_q ),
	.datad(!\r_addr[2]~input_o ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\myregfile|m~240_combout ),
	.datag(!\myregfile|m~76_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~176 .extended_lut = "on";
defparam \myregfile|m~176 .lut_mask = 64'h000F000FFF33FF55;
defparam \myregfile|m~176 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N35
dffeas \B_out[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\myregfile|m~176_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_out[12]),
	.prn(vcc));
// synopsys translate_off
defparam \B_out[12] .is_wysiwyg = "true";
defparam \B_out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N27
cyclonev_lcell_comb \val_B[11]~13 (
// Equation(s):
// \val_B[11]~13_combout  = ( B_out[10] & ( B_out[12] & ( (!\sel_B~input_o  & (((\shift_op[1]~input_o ) # (B_out[11])) # (\shift_op[0]~input_o ))) ) ) ) # ( !B_out[10] & ( B_out[12] & ( (!\sel_B~input_o  & (((!\shift_op[0]~input_o  & B_out[11])) # 
// (\shift_op[1]~input_o ))) ) ) ) # ( B_out[10] & ( !B_out[12] & ( (!\sel_B~input_o  & (!\shift_op[1]~input_o  & ((B_out[11]) # (\shift_op[0]~input_o )))) ) ) ) # ( !B_out[10] & ( !B_out[12] & ( (!\sel_B~input_o  & (!\shift_op[0]~input_o  & (B_out[11] & 
// !\shift_op[1]~input_o ))) ) ) )

	.dataa(!\sel_B~input_o ),
	.datab(!\shift_op[0]~input_o ),
	.datac(!B_out[11]),
	.datad(!\shift_op[1]~input_o ),
	.datae(!B_out[10]),
	.dataf(!B_out[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B[11]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B[11]~13 .extended_lut = "off";
defparam \val_B[11]~13 .lut_mask = 64'h08002A0008AA2AAA;
defparam \val_B[11]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N36
cyclonev_lcell_comb \datapath_result[11]~feeder (
// Equation(s):
// \datapath_result[11]~feeder_combout  = ( \myALU|Add0~45_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myALU|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_result[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_result[11]~feeder .extended_lut = "off";
defparam \datapath_result[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath_result[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N24
cyclonev_lcell_comb \myALU|Mux4~0 (
// Equation(s):
// \myALU|Mux4~0_combout  = ( A_out[11] & ( (!\ALU_op[0]~input_o  & !\sel_A~input_o ) ) )

	.dataa(gnd),
	.datab(!\ALU_op[0]~input_o ),
	.datac(!\sel_A~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!A_out[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myALU|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myALU|Mux4~0 .extended_lut = "off";
defparam \myALU|Mux4~0 .lut_mask = 64'h00000000C0C0C0C0;
defparam \myALU|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N21
cyclonev_lcell_comb \myALU|Mux4~1 (
// Equation(s):
// \myALU|Mux4~1_combout  = (!\val_B[11]~13_combout  & ((\ALU_op[0]~input_o ))) # (\val_B[11]~13_combout  & (\myALU|Mux4~0_combout ))

	.dataa(!\myALU|Mux4~0_combout ),
	.datab(!\val_B[11]~13_combout ),
	.datac(!\ALU_op[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myALU|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myALU|Mux4~1 .extended_lut = "off";
defparam \myALU|Mux4~1 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \myALU|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N38
dffeas \datapath_result[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath_result[11]~feeder_combout ),
	.asdata(\myALU|Mux4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ALU_op[1]~input_o ),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(datapath_result[11]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_result[11] .is_wysiwyg = "true";
defparam \datapath_result[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N18
cyclonev_lcell_comb \w_data[11]~11 (
// Equation(s):
// \w_data[11]~11_combout  = ( datapath_result[11] & ( (!\wb_sel~input_o ) # (\datapath_in[11]~input_o ) ) ) # ( !datapath_result[11] & ( (\wb_sel~input_o  & \datapath_in[11]~input_o ) ) )

	.dataa(!\wb_sel~input_o ),
	.datab(gnd),
	.datac(!\datapath_in[11]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!datapath_result[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_data[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_data[11]~11 .extended_lut = "off";
defparam \w_data[11]~11 .lut_mask = 64'h05050505AFAFAFAF;
defparam \w_data[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N55
dffeas \myregfile|m~123 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~123 .is_wysiwyg = "true";
defparam \myregfile|m~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N20
dffeas \myregfile|m~59 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~59 .is_wysiwyg = "true";
defparam \myregfile|m~59 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N54
cyclonev_lcell_comb \myregfile|m~43feeder (
// Equation(s):
// \myregfile|m~43feeder_combout  = ( \w_data[11]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[11]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~43feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~43feeder .extended_lut = "off";
defparam \myregfile|m~43feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~43feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N56
dffeas \myregfile|m~43 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~43feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~43 .is_wysiwyg = "true";
defparam \myregfile|m~43 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N48
cyclonev_lcell_comb \myregfile|m~27feeder (
// Equation(s):
// \myregfile|m~27feeder_combout  = ( \w_data[11]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[11]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~27feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~27feeder .extended_lut = "off";
defparam \myregfile|m~27feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~27feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N49
dffeas \myregfile|m~27 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~27feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~27 .is_wysiwyg = "true";
defparam \myregfile|m~27 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N54
cyclonev_lcell_comb \myregfile|m~11feeder (
// Equation(s):
// \myregfile|m~11feeder_combout  = ( \w_data[11]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[11]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~11feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~11feeder .extended_lut = "off";
defparam \myregfile|m~11feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~11feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N56
dffeas \myregfile|m~11 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~11feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~11 .is_wysiwyg = "true";
defparam \myregfile|m~11 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N18
cyclonev_lcell_comb \myregfile|m~236 (
// Equation(s):
// \myregfile|m~236_combout  = ( !\r_addr[1]~input_o  & ( ((!\r_addr[2]~input_o  & ((!\r_addr[0]~input_o  & (\myregfile|m~11_q )) # (\r_addr[0]~input_o  & ((\myregfile|m~27_q ))))) # (\r_addr[2]~input_o  & (((\r_addr[0]~input_o ))))) ) ) # ( 
// \r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((!\r_addr[0]~input_o  & (((\myregfile|m~43_q )))) # (\r_addr[0]~input_o  & (\myregfile|m~59_q )))) # (\r_addr[2]~input_o  & ((((\r_addr[0]~input_o ))))) ) )

	.dataa(!\myregfile|m~59_q ),
	.datab(!\r_addr[2]~input_o ),
	.datac(!\myregfile|m~43_q ),
	.datad(!\r_addr[0]~input_o ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\myregfile|m~27_q ),
	.datag(!\myregfile|m~11_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~236 .extended_lut = "on";
defparam \myregfile|m~236 .lut_mask = 64'h0C330C770CFF0C77;
defparam \myregfile|m~236 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N30
cyclonev_lcell_comb \myregfile|m~107feeder (
// Equation(s):
// \myregfile|m~107feeder_combout  = ( \w_data[11]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[11]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~107feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~107feeder .extended_lut = "off";
defparam \myregfile|m~107feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~107feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N31
dffeas \myregfile|m~107 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~107feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~107 .is_wysiwyg = "true";
defparam \myregfile|m~107 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N46
dffeas \myregfile|m~91 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~91 .is_wysiwyg = "true";
defparam \myregfile|m~91 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N0
cyclonev_lcell_comb \myregfile|m~75feeder (
// Equation(s):
// \myregfile|m~75feeder_combout  = ( \w_data[11]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[11]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~75feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~75feeder .extended_lut = "off";
defparam \myregfile|m~75feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~75feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N2
dffeas \myregfile|m~75 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~75feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~75 .is_wysiwyg = "true";
defparam \myregfile|m~75 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N18
cyclonev_lcell_comb \myregfile|m~172 (
// Equation(s):
// \myregfile|m~172_combout  = ( !\r_addr[1]~input_o  & ( ((!\myregfile|m~236_combout  & (\myregfile|m~75_q  & (\r_addr[2]~input_o ))) # (\myregfile|m~236_combout  & (((!\r_addr[2]~input_o ) # (\myregfile|m~91_q ))))) ) ) # ( \r_addr[1]~input_o  & ( 
// (!\myregfile|m~236_combout  & (((\myregfile|m~107_q  & (\r_addr[2]~input_o ))))) # (\myregfile|m~236_combout  & ((((!\r_addr[2]~input_o ))) # (\myregfile|m~123_q ))) ) )

	.dataa(!\myregfile|m~123_q ),
	.datab(!\myregfile|m~236_combout ),
	.datac(!\myregfile|m~107_q ),
	.datad(!\r_addr[2]~input_o ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\myregfile|m~91_q ),
	.datag(!\myregfile|m~75_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~172 .extended_lut = "on";
defparam \myregfile|m~172 .lut_mask = 64'h330C331D333F331D;
defparam \myregfile|m~172 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N14
dffeas \B_out[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\myregfile|m~172_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_out[11]),
	.prn(vcc));
// synopsys translate_off
defparam \B_out[11] .is_wysiwyg = "true";
defparam \B_out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N21
cyclonev_lcell_comb \val_B[10]~12 (
// Equation(s):
// \val_B[10]~12_combout  = ( B_out[10] & ( B_out[11] & ( (!\sel_B~input_o  & (((!\shift_op[0]~input_o ) # (B_out[9])) # (\shift_op[1]~input_o ))) ) ) ) # ( !B_out[10] & ( B_out[11] & ( (!\sel_B~input_o  & (((\shift_op[0]~input_o  & B_out[9])) # 
// (\shift_op[1]~input_o ))) ) ) ) # ( B_out[10] & ( !B_out[11] & ( (!\shift_op[1]~input_o  & (!\sel_B~input_o  & ((!\shift_op[0]~input_o ) # (B_out[9])))) ) ) ) # ( !B_out[10] & ( !B_out[11] & ( (!\shift_op[1]~input_o  & (\shift_op[0]~input_o  & 
// (!\sel_B~input_o  & B_out[9]))) ) ) )

	.dataa(!\shift_op[1]~input_o ),
	.datab(!\shift_op[0]~input_o ),
	.datac(!\sel_B~input_o ),
	.datad(!B_out[9]),
	.datae(!B_out[10]),
	.dataf(!B_out[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B[10]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B[10]~12 .extended_lut = "off";
defparam \val_B[10]~12 .lut_mask = 64'h002080A05070D0F0;
defparam \val_B[10]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N33
cyclonev_lcell_comb \datapath_result[10]~feeder (
// Equation(s):
// \datapath_result[10]~feeder_combout  = ( \myALU|Add0~41_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myALU|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_result[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_result[10]~feeder .extended_lut = "off";
defparam \datapath_result[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath_result[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N51
cyclonev_lcell_comb \myALU|Mux5~0 (
// Equation(s):
// \myALU|Mux5~0_combout  = ( A_out[10] & ( (!\ALU_op[0]~input_o  & !\sel_A~input_o ) ) )

	.dataa(!\ALU_op[0]~input_o ),
	.datab(gnd),
	.datac(!\sel_A~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!A_out[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myALU|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myALU|Mux5~0 .extended_lut = "off";
defparam \myALU|Mux5~0 .lut_mask = 64'h00000000A0A0A0A0;
defparam \myALU|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N54
cyclonev_lcell_comb \myALU|Mux5~1 (
// Equation(s):
// \myALU|Mux5~1_combout  = ( \myALU|Mux5~0_combout  & ( (\ALU_op[0]~input_o ) # (\val_B[10]~12_combout ) ) ) # ( !\myALU|Mux5~0_combout  & ( (!\val_B[10]~12_combout  & \ALU_op[0]~input_o ) ) )

	.dataa(gnd),
	.datab(!\val_B[10]~12_combout ),
	.datac(!\ALU_op[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myALU|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myALU|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myALU|Mux5~1 .extended_lut = "off";
defparam \myALU|Mux5~1 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \myALU|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N35
dffeas \datapath_result[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath_result[10]~feeder_combout ),
	.asdata(\myALU|Mux5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ALU_op[1]~input_o ),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(datapath_result[10]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_result[10] .is_wysiwyg = "true";
defparam \datapath_result[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N42
cyclonev_lcell_comb \w_data[10]~10 (
// Equation(s):
// \w_data[10]~10_combout  = ( datapath_result[10] & ( (!\wb_sel~input_o ) # (\datapath_in[10]~input_o ) ) ) # ( !datapath_result[10] & ( (\wb_sel~input_o  & \datapath_in[10]~input_o ) ) )

	.dataa(!\wb_sel~input_o ),
	.datab(gnd),
	.datac(!\datapath_in[10]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!datapath_result[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_data[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_data[10]~10 .extended_lut = "off";
defparam \w_data[10]~10 .lut_mask = 64'h05050505AFAFAFAF;
defparam \w_data[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N2
dffeas \myregfile|m~58 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~58 .is_wysiwyg = "true";
defparam \myregfile|m~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N13
dffeas \myregfile|m~42 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~42 .is_wysiwyg = "true";
defparam \myregfile|m~42 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N12
cyclonev_lcell_comb \myregfile|m~26feeder (
// Equation(s):
// \myregfile|m~26feeder_combout  = ( \w_data[10]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~26feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~26feeder .extended_lut = "off";
defparam \myregfile|m~26feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~26feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N14
dffeas \myregfile|m~26 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~26feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~26 .is_wysiwyg = "true";
defparam \myregfile|m~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N52
dffeas \myregfile|m~10 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~10 .is_wysiwyg = "true";
defparam \myregfile|m~10 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N0
cyclonev_lcell_comb \myregfile|m~232 (
// Equation(s):
// \myregfile|m~232_combout  = ( !\r_addr[1]~input_o  & ( ((!\r_addr[0]~input_o  & (\myregfile|m~10_q  & (!\r_addr[2]~input_o ))) # (\r_addr[0]~input_o  & (((\myregfile|m~26_q ) # (\r_addr[2]~input_o ))))) ) ) # ( \r_addr[1]~input_o  & ( (!\r_addr[0]~input_o 
//  & (((\myregfile|m~42_q  & (!\r_addr[2]~input_o ))))) # (\r_addr[0]~input_o  & ((((\r_addr[2]~input_o ))) # (\myregfile|m~58_q ))) ) )

	.dataa(!\myregfile|m~58_q ),
	.datab(!\r_addr[0]~input_o ),
	.datac(!\myregfile|m~42_q ),
	.datad(!\r_addr[2]~input_o ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\myregfile|m~26_q ),
	.datag(!\myregfile|m~10_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~232 .extended_lut = "on";
defparam \myregfile|m~232 .lut_mask = 64'h0C331D333F331D33;
defparam \myregfile|m~232 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N39
cyclonev_lcell_comb \myregfile|m~106feeder (
// Equation(s):
// \myregfile|m~106feeder_combout  = ( \w_data[10]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~106feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~106feeder .extended_lut = "off";
defparam \myregfile|m~106feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~106feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N40
dffeas \myregfile|m~106 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~106feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~106 .is_wysiwyg = "true";
defparam \myregfile|m~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N10
dffeas \myregfile|m~122 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~122 .is_wysiwyg = "true";
defparam \myregfile|m~122 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N27
cyclonev_lcell_comb \myregfile|m~90feeder (
// Equation(s):
// \myregfile|m~90feeder_combout  = ( \w_data[10]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~90feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~90feeder .extended_lut = "off";
defparam \myregfile|m~90feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~90feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N28
dffeas \myregfile|m~90 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~90feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~90 .is_wysiwyg = "true";
defparam \myregfile|m~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N50
dffeas \myregfile|m~74 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~74 .is_wysiwyg = "true";
defparam \myregfile|m~74 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N36
cyclonev_lcell_comb \myregfile|m~168 (
// Equation(s):
// \myregfile|m~168_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & (\myregfile|m~232_combout )) # (\r_addr[2]~input_o  & ((!\myregfile|m~232_combout  & (\myregfile|m~74_q )) # (\myregfile|m~232_combout  & (((\myregfile|m~90_q )))))) ) ) # ( 
// \r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & (\myregfile|m~232_combout )) # (\r_addr[2]~input_o  & ((!\myregfile|m~232_combout  & (\myregfile|m~106_q )) # (\myregfile|m~232_combout  & (((\myregfile|m~122_q )))))) ) )

	.dataa(!\r_addr[2]~input_o ),
	.datab(!\myregfile|m~232_combout ),
	.datac(!\myregfile|m~106_q ),
	.datad(!\myregfile|m~122_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\myregfile|m~90_q ),
	.datag(!\myregfile|m~74_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~168 .extended_lut = "on";
defparam \myregfile|m~168 .lut_mask = 64'h2626263737372637;
defparam \myregfile|m~168 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N2
dffeas \B_out[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\myregfile|m~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_out[10]),
	.prn(vcc));
// synopsys translate_off
defparam \B_out[10] .is_wysiwyg = "true";
defparam \B_out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N54
cyclonev_lcell_comb \val_B[9]~11 (
// Equation(s):
// \val_B[9]~11_combout  = ( B_out[10] & ( B_out[8] & ( (!\sel_B~input_o  & (((\shift_op[0]~input_o ) # (B_out[9])) # (\shift_op[1]~input_o ))) ) ) ) # ( !B_out[10] & ( B_out[8] & ( (!\shift_op[1]~input_o  & (!\sel_B~input_o  & ((\shift_op[0]~input_o ) # 
// (B_out[9])))) ) ) ) # ( B_out[10] & ( !B_out[8] & ( (!\sel_B~input_o  & (((B_out[9] & !\shift_op[0]~input_o )) # (\shift_op[1]~input_o ))) ) ) ) # ( !B_out[10] & ( !B_out[8] & ( (!\shift_op[1]~input_o  & (!\sel_B~input_o  & (B_out[9] & 
// !\shift_op[0]~input_o ))) ) ) )

	.dataa(!\shift_op[1]~input_o ),
	.datab(!\sel_B~input_o ),
	.datac(!B_out[9]),
	.datad(!\shift_op[0]~input_o ),
	.datae(!B_out[10]),
	.dataf(!B_out[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B[9]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B[9]~11 .extended_lut = "off";
defparam \val_B[9]~11 .lut_mask = 64'h08004C4408884CCC;
defparam \val_B[9]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N30
cyclonev_lcell_comb \datapath_result[9]~feeder (
// Equation(s):
// \datapath_result[9]~feeder_combout  = ( \myALU|Add0~37_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myALU|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_result[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_result[9]~feeder .extended_lut = "off";
defparam \datapath_result[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath_result[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N9
cyclonev_lcell_comb \myALU|Mux6~0 (
// Equation(s):
// \myALU|Mux6~0_combout  = ( A_out[9] & ( (!\ALU_op[0]~input_o  & !\sel_A~input_o ) ) )

	.dataa(!\ALU_op[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sel_A~input_o ),
	.datae(!A_out[9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myALU|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myALU|Mux6~0 .extended_lut = "off";
defparam \myALU|Mux6~0 .lut_mask = 64'h0000AA000000AA00;
defparam \myALU|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N48
cyclonev_lcell_comb \myALU|Mux6~1 (
// Equation(s):
// \myALU|Mux6~1_combout  = ( \val_B[9]~11_combout  & ( \myALU|Mux6~0_combout  ) ) # ( !\val_B[9]~11_combout  & ( \ALU_op[0]~input_o  ) )

	.dataa(!\ALU_op[0]~input_o ),
	.datab(!\myALU|Mux6~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\val_B[9]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myALU|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myALU|Mux6~1 .extended_lut = "off";
defparam \myALU|Mux6~1 .lut_mask = 64'h5555555533333333;
defparam \myALU|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N32
dffeas \datapath_result[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath_result[9]~feeder_combout ),
	.asdata(\myALU|Mux6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ALU_op[1]~input_o ),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(datapath_result[9]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_result[9] .is_wysiwyg = "true";
defparam \datapath_result[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N9
cyclonev_lcell_comb \w_data[9]~9 (
// Equation(s):
// \w_data[9]~9_combout  = (!\wb_sel~input_o  & ((datapath_result[9]))) # (\wb_sel~input_o  & (\datapath_in[9]~input_o ))

	.dataa(!\datapath_in[9]~input_o ),
	.datab(gnd),
	.datac(!\wb_sel~input_o ),
	.datad(!datapath_result[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_data[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_data[9]~9 .extended_lut = "off";
defparam \w_data[9]~9 .lut_mask = 64'h05F505F505F505F5;
defparam \w_data[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N2
dffeas \myregfile|m~57 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~57 .is_wysiwyg = "true";
defparam \myregfile|m~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N7
dffeas \myregfile|m~41 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~41 .is_wysiwyg = "true";
defparam \myregfile|m~41 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N27
cyclonev_lcell_comb \myregfile|m~25feeder (
// Equation(s):
// \myregfile|m~25feeder_combout  = ( \w_data[9]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[9]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~25feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~25feeder .extended_lut = "off";
defparam \myregfile|m~25feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~25feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N28
dffeas \myregfile|m~25 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~25feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~25 .is_wysiwyg = "true";
defparam \myregfile|m~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N13
dffeas \myregfile|m~9 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~9 .is_wysiwyg = "true";
defparam \myregfile|m~9 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N0
cyclonev_lcell_comb \myregfile|m~228 (
// Equation(s):
// \myregfile|m~228_combout  = ( !\r_addr[1]~input_o  & ( ((!\r_addr[0]~input_o  & (\myregfile|m~9_q  & (!\r_addr[2]~input_o ))) # (\r_addr[0]~input_o  & (((\myregfile|m~25_q ) # (\r_addr[2]~input_o ))))) ) ) # ( \r_addr[1]~input_o  & ( (!\r_addr[0]~input_o  
// & (((\myregfile|m~41_q  & (!\r_addr[2]~input_o ))))) # (\r_addr[0]~input_o  & ((((\r_addr[2]~input_o ))) # (\myregfile|m~57_q ))) ) )

	.dataa(!\myregfile|m~57_q ),
	.datab(!\r_addr[0]~input_o ),
	.datac(!\myregfile|m~41_q ),
	.datad(!\r_addr[2]~input_o ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\myregfile|m~25_q ),
	.datag(!\myregfile|m~9_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~228 .extended_lut = "on";
defparam \myregfile|m~228 .lut_mask = 64'h0C331D333F331D33;
defparam \myregfile|m~228 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N0
cyclonev_lcell_comb \myregfile|m~105feeder (
// Equation(s):
// \myregfile|m~105feeder_combout  = ( \w_data[9]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[9]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~105feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~105feeder .extended_lut = "off";
defparam \myregfile|m~105feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~105feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N2
dffeas \myregfile|m~105 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~105feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~105 .is_wysiwyg = "true";
defparam \myregfile|m~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N32
dffeas \myregfile|m~89 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~89 .is_wysiwyg = "true";
defparam \myregfile|m~89 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N43
dffeas \myregfile|m~121 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~121 .is_wysiwyg = "true";
defparam \myregfile|m~121 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N40
dffeas \myregfile|m~73 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~73 .is_wysiwyg = "true";
defparam \myregfile|m~73 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N6
cyclonev_lcell_comb \myregfile|m~164 (
// Equation(s):
// \myregfile|m~164_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & (\myregfile|m~228_combout )) # (\r_addr[2]~input_o  & ((!\myregfile|m~228_combout  & (\myregfile|m~73_q )) # (\myregfile|m~228_combout  & (((\myregfile|m~89_q )))))) ) ) # ( 
// \r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & (\myregfile|m~228_combout )) # (\r_addr[2]~input_o  & ((!\myregfile|m~228_combout  & (\myregfile|m~105_q )) # (\myregfile|m~228_combout  & (((\myregfile|m~121_q )))))) ) )

	.dataa(!\r_addr[2]~input_o ),
	.datab(!\myregfile|m~228_combout ),
	.datac(!\myregfile|m~105_q ),
	.datad(!\myregfile|m~89_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\myregfile|m~121_q ),
	.datag(!\myregfile|m~73_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~164 .extended_lut = "on";
defparam \myregfile|m~164 .lut_mask = 64'h2637262626373737;
defparam \myregfile|m~164 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N53
dffeas \B_out[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\myregfile|m~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_out[9]),
	.prn(vcc));
// synopsys translate_off
defparam \B_out[9] .is_wysiwyg = "true";
defparam \B_out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N51
cyclonev_lcell_comb \val_B[8]~10 (
// Equation(s):
// \val_B[8]~10_combout  = ( !\sel_B~input_o  & ( B_out[9] & ( ((!\shift_op[0]~input_o  & (B_out[8])) # (\shift_op[0]~input_o  & ((B_out[7])))) # (\shift_op[1]~input_o ) ) ) ) # ( !\sel_B~input_o  & ( !B_out[9] & ( (!\shift_op[1]~input_o  & 
// ((!\shift_op[0]~input_o  & (B_out[8])) # (\shift_op[0]~input_o  & ((B_out[7]))))) ) ) )

	.dataa(!\shift_op[1]~input_o ),
	.datab(!B_out[8]),
	.datac(!\shift_op[0]~input_o ),
	.datad(!B_out[7]),
	.datae(!\sel_B~input_o ),
	.dataf(!B_out[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B[8]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B[8]~10 .extended_lut = "off";
defparam \val_B[8]~10 .lut_mask = 64'h202A0000757F0000;
defparam \val_B[8]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N24
cyclonev_lcell_comb \datapath_result[8]~feeder (
// Equation(s):
// \datapath_result[8]~feeder_combout  = ( \myALU|Add0~33_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myALU|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_result[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_result[8]~feeder .extended_lut = "off";
defparam \datapath_result[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath_result[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N27
cyclonev_lcell_comb \myALU|Mux7~0 (
// Equation(s):
// \myALU|Mux7~0_combout  = ( A_out[8] & ( (!\sel_A~input_o  & !\ALU_op[0]~input_o ) ) )

	.dataa(!\sel_A~input_o ),
	.datab(gnd),
	.datac(!\ALU_op[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!A_out[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myALU|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myALU|Mux7~0 .extended_lut = "off";
defparam \myALU|Mux7~0 .lut_mask = 64'h00000000A0A0A0A0;
defparam \myALU|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N3
cyclonev_lcell_comb \myALU|Mux7~1 (
// Equation(s):
// \myALU|Mux7~1_combout  = ( \myALU|Mux7~0_combout  & ( (\ALU_op[0]~input_o ) # (\val_B[8]~10_combout ) ) ) # ( !\myALU|Mux7~0_combout  & ( (!\val_B[8]~10_combout  & \ALU_op[0]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\val_B[8]~10_combout ),
	.datad(!\ALU_op[0]~input_o ),
	.datae(gnd),
	.dataf(!\myALU|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myALU|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myALU|Mux7~1 .extended_lut = "off";
defparam \myALU|Mux7~1 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \myALU|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N26
dffeas \datapath_result[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath_result[8]~feeder_combout ),
	.asdata(\myALU|Mux7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ALU_op[1]~input_o ),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(datapath_result[8]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_result[8] .is_wysiwyg = "true";
defparam \datapath_result[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N45
cyclonev_lcell_comb \w_data[8]~8 (
// Equation(s):
// \w_data[8]~8_combout  = ( datapath_result[8] & ( (!\wb_sel~input_o ) # (\datapath_in[8]~input_o ) ) ) # ( !datapath_result[8] & ( (\wb_sel~input_o  & \datapath_in[8]~input_o ) ) )

	.dataa(!\wb_sel~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datapath_in[8]~input_o ),
	.datae(gnd),
	.dataf(!datapath_result[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_data[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_data[8]~8 .extended_lut = "off";
defparam \w_data[8]~8 .lut_mask = 64'h00550055AAFFAAFF;
defparam \w_data[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N36
cyclonev_lcell_comb \myregfile|m~88feeder (
// Equation(s):
// \myregfile|m~88feeder_combout  = ( \w_data[8]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~88feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~88feeder .extended_lut = "off";
defparam \myregfile|m~88feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~88feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N37
dffeas \myregfile|m~88 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~88feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~88 .is_wysiwyg = "true";
defparam \myregfile|m~88 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N48
cyclonev_lcell_comb \myregfile|m~104feeder (
// Equation(s):
// \myregfile|m~104feeder_combout  = ( \w_data[8]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~104feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~104feeder .extended_lut = "off";
defparam \myregfile|m~104feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~104feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N49
dffeas \myregfile|m~104 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~104feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~104 .is_wysiwyg = "true";
defparam \myregfile|m~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N46
dffeas \myregfile|m~40 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\w_data[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~40 .is_wysiwyg = "true";
defparam \myregfile|m~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N34
dffeas \myregfile|m~24 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~24 .is_wysiwyg = "true";
defparam \myregfile|m~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N20
dffeas \myregfile|m~56 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~56 .is_wysiwyg = "true";
defparam \myregfile|m~56 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N57
cyclonev_lcell_comb \myregfile|m~8feeder (
// Equation(s):
// \myregfile|m~8feeder_combout  = ( \w_data[8]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~8feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~8feeder .extended_lut = "off";
defparam \myregfile|m~8feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~8feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N59
dffeas \myregfile|m~8 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~8feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~8 .is_wysiwyg = "true";
defparam \myregfile|m~8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N18
cyclonev_lcell_comb \myregfile|m~224 (
// Equation(s):
// \myregfile|m~224_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((!\r_addr[0]~input_o  & (\myregfile|m~8_q )) # (\r_addr[0]~input_o  & (((\myregfile|m~24_q )))))) # (\r_addr[2]~input_o  & (\r_addr[0]~input_o )) ) ) # ( \r_addr[1]~input_o  & 
// ( (!\r_addr[2]~input_o  & ((!\r_addr[0]~input_o  & (\myregfile|m~40_q )) # (\r_addr[0]~input_o  & (((\myregfile|m~56_q )))))) # (\r_addr[2]~input_o  & (\r_addr[0]~input_o )) ) )

	.dataa(!\r_addr[2]~input_o ),
	.datab(!\r_addr[0]~input_o ),
	.datac(!\myregfile|m~40_q ),
	.datad(!\myregfile|m~24_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\myregfile|m~56_q ),
	.datag(!\myregfile|m~8_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~224 .extended_lut = "on";
defparam \myregfile|m~224 .lut_mask = 64'h193B1919193B3B3B;
defparam \myregfile|m~224 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N57
cyclonev_lcell_comb \myregfile|m~120feeder (
// Equation(s):
// \myregfile|m~120feeder_combout  = ( \w_data[8]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~120feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~120feeder .extended_lut = "off";
defparam \myregfile|m~120feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~120feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N59
dffeas \myregfile|m~120 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~120feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~120 .is_wysiwyg = "true";
defparam \myregfile|m~120 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N28
dffeas \myregfile|m~72 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~72 .is_wysiwyg = "true";
defparam \myregfile|m~72 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N12
cyclonev_lcell_comb \myregfile|m~160 (
// Equation(s):
// \myregfile|m~160_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((((\myregfile|m~224_combout ))))) # (\r_addr[2]~input_o  & ((!\myregfile|m~224_combout  & (((\myregfile|m~72_q )))) # (\myregfile|m~224_combout  & (\myregfile|m~88_q )))) ) ) 
// # ( \r_addr[1]~input_o  & ( ((!\r_addr[2]~input_o  & (((\myregfile|m~224_combout )))) # (\r_addr[2]~input_o  & ((!\myregfile|m~224_combout  & (\myregfile|m~104_q )) # (\myregfile|m~224_combout  & ((\myregfile|m~120_q )))))) ) )

	.dataa(!\myregfile|m~88_q ),
	.datab(!\r_addr[2]~input_o ),
	.datac(!\myregfile|m~104_q ),
	.datad(!\myregfile|m~224_combout ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\myregfile|m~120_q ),
	.datag(!\myregfile|m~72_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~160 .extended_lut = "on";
defparam \myregfile|m~160 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \myregfile|m~160 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N17
dffeas \B_out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\myregfile|m~160_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_out[8]),
	.prn(vcc));
// synopsys translate_off
defparam \B_out[8] .is_wysiwyg = "true";
defparam \B_out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N57
cyclonev_lcell_comb \val_B[7]~9 (
// Equation(s):
// \val_B[7]~9_combout  = ( B_out[6] & ( B_out[8] & ( (!\sel_B~input_o  & (((B_out[7]) # (\shift_op[0]~input_o )) # (\shift_op[1]~input_o ))) ) ) ) # ( !B_out[6] & ( B_out[8] & ( (!\sel_B~input_o  & (((!\shift_op[0]~input_o  & B_out[7])) # 
// (\shift_op[1]~input_o ))) ) ) ) # ( B_out[6] & ( !B_out[8] & ( (!\shift_op[1]~input_o  & (!\sel_B~input_o  & ((B_out[7]) # (\shift_op[0]~input_o )))) ) ) ) # ( !B_out[6] & ( !B_out[8] & ( (!\shift_op[1]~input_o  & (!\sel_B~input_o  & 
// (!\shift_op[0]~input_o  & B_out[7]))) ) ) )

	.dataa(!\shift_op[1]~input_o ),
	.datab(!\sel_B~input_o ),
	.datac(!\shift_op[0]~input_o ),
	.datad(!B_out[7]),
	.datae(!B_out[6]),
	.dataf(!B_out[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B[7]~9 .extended_lut = "off";
defparam \val_B[7]~9 .lut_mask = 64'h0080088844C44CCC;
defparam \val_B[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N3
cyclonev_lcell_comb \datapath_result[7]~feeder (
// Equation(s):
// \datapath_result[7]~feeder_combout  = ( \myALU|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myALU|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_result[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_result[7]~feeder .extended_lut = "off";
defparam \datapath_result[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath_result[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N33
cyclonev_lcell_comb \myALU|Mux8~0 (
// Equation(s):
// \myALU|Mux8~0_combout  = ( !\ALU_op[0]~input_o  & ( (!\sel_A~input_o  & A_out[7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sel_A~input_o ),
	.datad(!A_out[7]),
	.datae(gnd),
	.dataf(!\ALU_op[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myALU|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myALU|Mux8~0 .extended_lut = "off";
defparam \myALU|Mux8~0 .lut_mask = 64'h00F000F000000000;
defparam \myALU|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N51
cyclonev_lcell_comb \myALU|Mux8~1 (
// Equation(s):
// \myALU|Mux8~1_combout  = ( \val_B[7]~9_combout  & ( \myALU|Mux8~0_combout  ) ) # ( !\val_B[7]~9_combout  & ( \ALU_op[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myALU|Mux8~0_combout ),
	.datad(!\ALU_op[0]~input_o ),
	.datae(gnd),
	.dataf(!\val_B[7]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myALU|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myALU|Mux8~1 .extended_lut = "off";
defparam \myALU|Mux8~1 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \myALU|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N5
dffeas \datapath_result[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath_result[7]~feeder_combout ),
	.asdata(\myALU|Mux8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ALU_op[1]~input_o ),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(datapath_result[7]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_result[7] .is_wysiwyg = "true";
defparam \datapath_result[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N12
cyclonev_lcell_comb \w_data[7]~7 (
// Equation(s):
// \w_data[7]~7_combout  = ( \wb_sel~input_o  & ( datapath_result[7] & ( \datapath_in[7]~input_o  ) ) ) # ( !\wb_sel~input_o  & ( datapath_result[7] ) ) # ( \wb_sel~input_o  & ( !datapath_result[7] & ( \datapath_in[7]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datapath_in[7]~input_o ),
	.datad(gnd),
	.datae(!\wb_sel~input_o ),
	.dataf(!datapath_result[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_data[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_data[7]~7 .extended_lut = "off";
defparam \w_data[7]~7 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \w_data[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N49
dffeas \myregfile|m~39 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~39 .is_wysiwyg = "true";
defparam \myregfile|m~39 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N12
cyclonev_lcell_comb \myregfile|m~23feeder (
// Equation(s):
// \myregfile|m~23feeder_combout  = ( \w_data[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~23feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~23feeder .extended_lut = "off";
defparam \myregfile|m~23feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~23feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N14
dffeas \myregfile|m~23 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~23feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~23 .is_wysiwyg = "true";
defparam \myregfile|m~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N50
dffeas \myregfile|m~55 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~55 .is_wysiwyg = "true";
defparam \myregfile|m~55 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N54
cyclonev_lcell_comb \myregfile|m~7feeder (
// Equation(s):
// \myregfile|m~7feeder_combout  = ( \w_data[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~7feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~7feeder .extended_lut = "off";
defparam \myregfile|m~7feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~7feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N56
dffeas \myregfile|m~7 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~7feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~7 .is_wysiwyg = "true";
defparam \myregfile|m~7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N48
cyclonev_lcell_comb \myregfile|m~220 (
// Equation(s):
// \myregfile|m~220_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((!\r_addr[0]~input_o  & (\myregfile|m~7_q )) # (\r_addr[0]~input_o  & (((\myregfile|m~23_q )))))) # (\r_addr[2]~input_o  & (\r_addr[0]~input_o )) ) ) # ( \r_addr[1]~input_o  & 
// ( (!\r_addr[2]~input_o  & ((!\r_addr[0]~input_o  & (\myregfile|m~39_q )) # (\r_addr[0]~input_o  & (((\myregfile|m~55_q )))))) # (\r_addr[2]~input_o  & (\r_addr[0]~input_o )) ) )

	.dataa(!\r_addr[2]~input_o ),
	.datab(!\r_addr[0]~input_o ),
	.datac(!\myregfile|m~39_q ),
	.datad(!\myregfile|m~23_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\myregfile|m~55_q ),
	.datag(!\myregfile|m~7_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~220 .extended_lut = "on";
defparam \myregfile|m~220 .lut_mask = 64'h193B1919193B3B3B;
defparam \myregfile|m~220 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N52
dffeas \myregfile|m~103 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~103 .is_wysiwyg = "true";
defparam \myregfile|m~103 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N48
cyclonev_lcell_comb \myregfile|m~87feeder (
// Equation(s):
// \myregfile|m~87feeder_combout  = ( \w_data[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~87feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~87feeder .extended_lut = "off";
defparam \myregfile|m~87feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~87feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N49
dffeas \myregfile|m~87 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~87feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~87 .is_wysiwyg = "true";
defparam \myregfile|m~87 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N9
cyclonev_lcell_comb \myregfile|m~119feeder (
// Equation(s):
// \myregfile|m~119feeder_combout  = ( \w_data[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~119feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~119feeder .extended_lut = "off";
defparam \myregfile|m~119feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~119feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N10
dffeas \myregfile|m~119 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~119feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~119 .is_wysiwyg = "true";
defparam \myregfile|m~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N34
dffeas \myregfile|m~71 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~71 .is_wysiwyg = "true";
defparam \myregfile|m~71 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N54
cyclonev_lcell_comb \myregfile|m~156 (
// Equation(s):
// \myregfile|m~156_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & (\myregfile|m~220_combout )) # (\r_addr[2]~input_o  & ((!\myregfile|m~220_combout  & (\myregfile|m~71_q )) # (\myregfile|m~220_combout  & (((\myregfile|m~87_q )))))) ) ) # ( 
// \r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & (\myregfile|m~220_combout )) # (\r_addr[2]~input_o  & ((!\myregfile|m~220_combout  & (\myregfile|m~103_q )) # (\myregfile|m~220_combout  & (((\myregfile|m~119_q )))))) ) )

	.dataa(!\r_addr[2]~input_o ),
	.datab(!\myregfile|m~220_combout ),
	.datac(!\myregfile|m~103_q ),
	.datad(!\myregfile|m~87_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\myregfile|m~119_q ),
	.datag(!\myregfile|m~71_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~156 .extended_lut = "on";
defparam \myregfile|m~156 .lut_mask = 64'h2637262626373737;
defparam \myregfile|m~156 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N20
dffeas \B_out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\myregfile|m~156_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_out[7]),
	.prn(vcc));
// synopsys translate_off
defparam \B_out[7] .is_wysiwyg = "true";
defparam \B_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N33
cyclonev_lcell_comb \val_B[6]~8 (
// Equation(s):
// \val_B[6]~8_combout  = ( B_out[6] & ( B_out[7] & ( (!\sel_B~input_o  & (((!\shift_op[0]~input_o ) # (B_out[5])) # (\shift_op[1]~input_o ))) ) ) ) # ( !B_out[6] & ( B_out[7] & ( (!\sel_B~input_o  & (((\shift_op[0]~input_o  & B_out[5])) # 
// (\shift_op[1]~input_o ))) ) ) ) # ( B_out[6] & ( !B_out[7] & ( (!\shift_op[1]~input_o  & (!\sel_B~input_o  & ((!\shift_op[0]~input_o ) # (B_out[5])))) ) ) ) # ( !B_out[6] & ( !B_out[7] & ( (!\shift_op[1]~input_o  & (!\sel_B~input_o  & 
// (\shift_op[0]~input_o  & B_out[5]))) ) ) )

	.dataa(!\shift_op[1]~input_o ),
	.datab(!\sel_B~input_o ),
	.datac(!\shift_op[0]~input_o ),
	.datad(!B_out[5]),
	.datae(!B_out[6]),
	.dataf(!B_out[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B[6]~8 .extended_lut = "off";
defparam \val_B[6]~8 .lut_mask = 64'h00088088444CC4CC;
defparam \val_B[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N51
cyclonev_lcell_comb \datapath_result[6]~feeder (
// Equation(s):
// \datapath_result[6]~feeder_combout  = ( \myALU|Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myALU|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_result[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_result[6]~feeder .extended_lut = "off";
defparam \datapath_result[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath_result[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N3
cyclonev_lcell_comb \myALU|Mux9~0 (
// Equation(s):
// \myALU|Mux9~0_combout  = ( A_out[6] & ( (!\ALU_op[0]~input_o  & !\sel_A~input_o ) ) )

	.dataa(gnd),
	.datab(!\ALU_op[0]~input_o ),
	.datac(!\sel_A~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!A_out[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myALU|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myALU|Mux9~0 .extended_lut = "off";
defparam \myALU|Mux9~0 .lut_mask = 64'h00000000C0C0C0C0;
defparam \myALU|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N57
cyclonev_lcell_comb \myALU|Mux9~1 (
// Equation(s):
// \myALU|Mux9~1_combout  = ( \val_B[6]~8_combout  & ( \myALU|Mux9~0_combout  ) ) # ( !\val_B[6]~8_combout  & ( \ALU_op[0]~input_o  ) )

	.dataa(gnd),
	.datab(!\myALU|Mux9~0_combout ),
	.datac(!\ALU_op[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\val_B[6]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myALU|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myALU|Mux9~1 .extended_lut = "off";
defparam \myALU|Mux9~1 .lut_mask = 64'h0F0F0F0F33333333;
defparam \myALU|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N53
dffeas \datapath_result[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath_result[6]~feeder_combout ),
	.asdata(\myALU|Mux9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ALU_op[1]~input_o ),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(datapath_result[6]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_result[6] .is_wysiwyg = "true";
defparam \datapath_result[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N9
cyclonev_lcell_comb \w_data[6]~6 (
// Equation(s):
// \w_data[6]~6_combout  = ( datapath_result[6] & ( (!\wb_sel~input_o ) # (\datapath_in[6]~input_o ) ) ) # ( !datapath_result[6] & ( (\wb_sel~input_o  & \datapath_in[6]~input_o ) ) )

	.dataa(!\wb_sel~input_o ),
	.datab(gnd),
	.datac(!\datapath_in[6]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!datapath_result[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_data[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_data[6]~6 .extended_lut = "off";
defparam \w_data[6]~6 .lut_mask = 64'h05050505AFAFAFAF;
defparam \w_data[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N7
dffeas \myregfile|m~118 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~118 .is_wysiwyg = "true";
defparam \myregfile|m~118 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N18
cyclonev_lcell_comb \myregfile|m~38feeder (
// Equation(s):
// \myregfile|m~38feeder_combout  = ( \w_data[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~38feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~38feeder .extended_lut = "off";
defparam \myregfile|m~38feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~38feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N20
dffeas \myregfile|m~38 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~38feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~38 .is_wysiwyg = "true";
defparam \myregfile|m~38 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N33
cyclonev_lcell_comb \myregfile|m~22feeder (
// Equation(s):
// \myregfile|m~22feeder_combout  = ( \w_data[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~22feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~22feeder .extended_lut = "off";
defparam \myregfile|m~22feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~22feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N34
dffeas \myregfile|m~22 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~22feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~22 .is_wysiwyg = "true";
defparam \myregfile|m~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N8
dffeas \myregfile|m~54 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~54 .is_wysiwyg = "true";
defparam \myregfile|m~54 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N48
cyclonev_lcell_comb \myregfile|m~6feeder (
// Equation(s):
// \myregfile|m~6feeder_combout  = ( \w_data[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~6feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~6feeder .extended_lut = "off";
defparam \myregfile|m~6feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~6feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N49
dffeas \myregfile|m~6 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~6feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~6 .is_wysiwyg = "true";
defparam \myregfile|m~6 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N6
cyclonev_lcell_comb \myregfile|m~216 (
// Equation(s):
// \myregfile|m~216_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((!\r_addr[0]~input_o  & (\myregfile|m~6_q )) # (\r_addr[0]~input_o  & (((\myregfile|m~22_q )))))) # (\r_addr[2]~input_o  & (\r_addr[0]~input_o )) ) ) # ( \r_addr[1]~input_o  & 
// ( (!\r_addr[2]~input_o  & ((!\r_addr[0]~input_o  & (\myregfile|m~38_q )) # (\r_addr[0]~input_o  & (((\myregfile|m~54_q )))))) # (\r_addr[2]~input_o  & (\r_addr[0]~input_o )) ) )

	.dataa(!\r_addr[2]~input_o ),
	.datab(!\r_addr[0]~input_o ),
	.datac(!\myregfile|m~38_q ),
	.datad(!\myregfile|m~22_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\myregfile|m~54_q ),
	.datag(!\myregfile|m~6_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~216 .extended_lut = "on";
defparam \myregfile|m~216 .lut_mask = 64'h193B1919193B3B3B;
defparam \myregfile|m~216 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N5
dffeas \myregfile|m~102 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~102 .is_wysiwyg = "true";
defparam \myregfile|m~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N38
dffeas \myregfile|m~86 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~86 .is_wysiwyg = "true";
defparam \myregfile|m~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N7
dffeas \myregfile|m~70 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~70 .is_wysiwyg = "true";
defparam \myregfile|m~70 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N48
cyclonev_lcell_comb \myregfile|m~152 (
// Equation(s):
// \myregfile|m~152_combout  = ( !\r_addr[1]~input_o  & ( ((!\myregfile|m~216_combout  & (\myregfile|m~70_q  & (\r_addr[2]~input_o ))) # (\myregfile|m~216_combout  & (((!\r_addr[2]~input_o ) # (\myregfile|m~86_q ))))) ) ) # ( \r_addr[1]~input_o  & ( 
// (!\myregfile|m~216_combout  & (((\myregfile|m~102_q  & (\r_addr[2]~input_o ))))) # (\myregfile|m~216_combout  & ((((!\r_addr[2]~input_o ))) # (\myregfile|m~118_q ))) ) )

	.dataa(!\myregfile|m~118_q ),
	.datab(!\myregfile|m~216_combout ),
	.datac(!\myregfile|m~102_q ),
	.datad(!\r_addr[2]~input_o ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\myregfile|m~86_q ),
	.datag(!\myregfile|m~70_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~152 .extended_lut = "on";
defparam \myregfile|m~152 .lut_mask = 64'h330C331D333F331D;
defparam \myregfile|m~152 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N2
dffeas \B_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\myregfile|m~152_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_out[6]),
	.prn(vcc));
// synopsys translate_off
defparam \B_out[6] .is_wysiwyg = "true";
defparam \B_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N3
cyclonev_lcell_comb \val_B[5]~7 (
// Equation(s):
// \val_B[5]~7_combout  = ( B_out[4] & ( B_out[5] & ( (!\sel_B~input_o  & ((!\shift_op[1]~input_o ) # (B_out[6]))) ) ) ) # ( !B_out[4] & ( B_out[5] & ( (!\sel_B~input_o  & ((!\shift_op[1]~input_o  & (!\shift_op[0]~input_o )) # (\shift_op[1]~input_o  & 
// ((B_out[6]))))) ) ) ) # ( B_out[4] & ( !B_out[5] & ( (!\sel_B~input_o  & ((!\shift_op[1]~input_o  & (\shift_op[0]~input_o )) # (\shift_op[1]~input_o  & ((B_out[6]))))) ) ) ) # ( !B_out[4] & ( !B_out[5] & ( (\shift_op[1]~input_o  & (!\sel_B~input_o  & 
// B_out[6])) ) ) )

	.dataa(!\shift_op[1]~input_o ),
	.datab(!\shift_op[0]~input_o ),
	.datac(!\sel_B~input_o ),
	.datad(!B_out[6]),
	.datae(!B_out[4]),
	.dataf(!B_out[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B[5]~7 .extended_lut = "off";
defparam \val_B[5]~7 .lut_mask = 64'h0050207080D0A0F0;
defparam \val_B[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N54
cyclonev_lcell_comb \datapath_result[5]~feeder (
// Equation(s):
// \datapath_result[5]~feeder_combout  = ( \myALU|Add0~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myALU|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_result[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_result[5]~feeder .extended_lut = "off";
defparam \datapath_result[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath_result[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N45
cyclonev_lcell_comb \myALU|Mux10~0 (
// Equation(s):
// \myALU|Mux10~0_combout  = ( A_out[5] & ( (!\ALU_op[0]~input_o  & !\sel_A~input_o ) ) )

	.dataa(!\ALU_op[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sel_A~input_o ),
	.datae(gnd),
	.dataf(!A_out[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myALU|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myALU|Mux10~0 .extended_lut = "off";
defparam \myALU|Mux10~0 .lut_mask = 64'h00000000AA00AA00;
defparam \myALU|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N15
cyclonev_lcell_comb \myALU|Mux10~1 (
// Equation(s):
// \myALU|Mux10~1_combout  = ( \myALU|Mux10~0_combout  & ( (\val_B[5]~7_combout ) # (\ALU_op[0]~input_o ) ) ) # ( !\myALU|Mux10~0_combout  & ( (\ALU_op[0]~input_o  & !\val_B[5]~7_combout ) ) )

	.dataa(!\ALU_op[0]~input_o ),
	.datab(gnd),
	.datac(!\val_B[5]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myALU|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myALU|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myALU|Mux10~1 .extended_lut = "off";
defparam \myALU|Mux10~1 .lut_mask = 64'h505050505F5F5F5F;
defparam \myALU|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N56
dffeas \datapath_result[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath_result[5]~feeder_combout ),
	.asdata(\myALU|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ALU_op[1]~input_o ),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(datapath_result[5]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_result[5] .is_wysiwyg = "true";
defparam \datapath_result[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N3
cyclonev_lcell_comb \w_data[5]~5 (
// Equation(s):
// \w_data[5]~5_combout  = ( datapath_result[5] & ( (!\wb_sel~input_o ) # (\datapath_in[5]~input_o ) ) ) # ( !datapath_result[5] & ( (\wb_sel~input_o  & \datapath_in[5]~input_o ) ) )

	.dataa(!\wb_sel~input_o ),
	.datab(gnd),
	.datac(!\datapath_in[5]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!datapath_result[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_data[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_data[5]~5 .extended_lut = "off";
defparam \w_data[5]~5 .lut_mask = 64'h05050505AFAFAFAF;
defparam \w_data[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N5
dffeas \myregfile|m~37 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\w_data[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~37 .is_wysiwyg = "true";
defparam \myregfile|m~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N22
dffeas \myregfile|m~21 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~21 .is_wysiwyg = "true";
defparam \myregfile|m~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N26
dffeas \myregfile|m~53 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~53 .is_wysiwyg = "true";
defparam \myregfile|m~53 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N42
cyclonev_lcell_comb \myregfile|m~5feeder (
// Equation(s):
// \myregfile|m~5feeder_combout  = \w_data[5]~5_combout 

	.dataa(gnd),
	.datab(!\w_data[5]~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~5feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~5feeder .extended_lut = "off";
defparam \myregfile|m~5feeder .lut_mask = 64'h3333333333333333;
defparam \myregfile|m~5feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N43
dffeas \myregfile|m~5 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~5feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~5 .is_wysiwyg = "true";
defparam \myregfile|m~5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N24
cyclonev_lcell_comb \myregfile|m~212 (
// Equation(s):
// \myregfile|m~212_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((!\r_addr[0]~input_o  & (\myregfile|m~5_q )) # (\r_addr[0]~input_o  & (((\myregfile|m~21_q )))))) # (\r_addr[2]~input_o  & (\r_addr[0]~input_o )) ) ) # ( \r_addr[1]~input_o  & 
// ( (!\r_addr[2]~input_o  & ((!\r_addr[0]~input_o  & (\myregfile|m~37_q )) # (\r_addr[0]~input_o  & (((\myregfile|m~53_q )))))) # (\r_addr[2]~input_o  & (\r_addr[0]~input_o )) ) )

	.dataa(!\r_addr[2]~input_o ),
	.datab(!\r_addr[0]~input_o ),
	.datac(!\myregfile|m~37_q ),
	.datad(!\myregfile|m~21_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\myregfile|m~53_q ),
	.datag(!\myregfile|m~5_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~212 .extended_lut = "on";
defparam \myregfile|m~212 .lut_mask = 64'h193B1919193B3B3B;
defparam \myregfile|m~212 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N10
dffeas \myregfile|m~101 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~101 .is_wysiwyg = "true";
defparam \myregfile|m~101 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N57
cyclonev_lcell_comb \myregfile|m~85feeder (
// Equation(s):
// \myregfile|m~85feeder_combout  = ( \w_data[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~85feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~85feeder .extended_lut = "off";
defparam \myregfile|m~85feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~85feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N59
dffeas \myregfile|m~85 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~85feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~85 .is_wysiwyg = "true";
defparam \myregfile|m~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N8
dffeas \myregfile|m~117 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~117 .is_wysiwyg = "true";
defparam \myregfile|m~117 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N39
cyclonev_lcell_comb \myregfile|m~69feeder (
// Equation(s):
// \myregfile|m~69feeder_combout  = ( \w_data[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~69feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~69feeder .extended_lut = "off";
defparam \myregfile|m~69feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~69feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N41
dffeas \myregfile|m~69 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~69feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~69 .is_wysiwyg = "true";
defparam \myregfile|m~69 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N48
cyclonev_lcell_comb \myregfile|m~148 (
// Equation(s):
// \myregfile|m~148_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & (\myregfile|m~212_combout )) # (\r_addr[2]~input_o  & ((!\myregfile|m~212_combout  & (\myregfile|m~69_q )) # (\myregfile|m~212_combout  & (((\myregfile|m~85_q )))))) ) ) # ( 
// \r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & (\myregfile|m~212_combout )) # (\r_addr[2]~input_o  & ((!\myregfile|m~212_combout  & (\myregfile|m~101_q )) # (\myregfile|m~212_combout  & (((\myregfile|m~117_q )))))) ) )

	.dataa(!\r_addr[2]~input_o ),
	.datab(!\myregfile|m~212_combout ),
	.datac(!\myregfile|m~101_q ),
	.datad(!\myregfile|m~85_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\myregfile|m~117_q ),
	.datag(!\myregfile|m~69_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~148 .extended_lut = "on";
defparam \myregfile|m~148 .lut_mask = 64'h2637262626373737;
defparam \myregfile|m~148 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N26
dffeas \B_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\myregfile|m~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_out[5]),
	.prn(vcc));
// synopsys translate_off
defparam \B_out[5] .is_wysiwyg = "true";
defparam \B_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N27
cyclonev_lcell_comb \val_B[4]~6 (
// Equation(s):
// \val_B[4]~6_combout  = ( B_out[4] & ( B_out[3] & ( ((!\val_B[1]~1_combout  & (\datapath_in[4]~input_o )) # (\val_B[1]~1_combout  & ((B_out[5])))) # (\val_B[1]~2_combout ) ) ) ) # ( !B_out[4] & ( B_out[3] & ( (!\val_B[1]~1_combout  & 
// (\datapath_in[4]~input_o  & (!\val_B[1]~2_combout ))) # (\val_B[1]~1_combout  & (((B_out[5]) # (\val_B[1]~2_combout )))) ) ) ) # ( B_out[4] & ( !B_out[3] & ( (!\val_B[1]~1_combout  & (((\val_B[1]~2_combout )) # (\datapath_in[4]~input_o ))) # 
// (\val_B[1]~1_combout  & (((!\val_B[1]~2_combout  & B_out[5])))) ) ) ) # ( !B_out[4] & ( !B_out[3] & ( (!\val_B[1]~2_combout  & ((!\val_B[1]~1_combout  & (\datapath_in[4]~input_o )) # (\val_B[1]~1_combout  & ((B_out[5]))))) ) ) )

	.dataa(!\val_B[1]~1_combout ),
	.datab(!\datapath_in[4]~input_o ),
	.datac(!\val_B[1]~2_combout ),
	.datad(!B_out[5]),
	.datae(!B_out[4]),
	.dataf(!B_out[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B[4]~6 .extended_lut = "off";
defparam \val_B[4]~6 .lut_mask = 64'h20702A7A25752F7F;
defparam \val_B[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N0
cyclonev_lcell_comb \datapath_result[4]~feeder (
// Equation(s):
// \datapath_result[4]~feeder_combout  = ( \myALU|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myALU|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_result[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_result[4]~feeder .extended_lut = "off";
defparam \datapath_result[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath_result[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N3
cyclonev_lcell_comb \myALU|Mux11~0 (
// Equation(s):
// \myALU|Mux11~0_combout  = ( A_out[4] & ( (!\ALU_op[0]~input_o  & (!\sel_A~input_o  & \val_B[4]~6_combout )) # (\ALU_op[0]~input_o  & ((!\val_B[4]~6_combout ))) ) ) # ( !A_out[4] & ( (\ALU_op[0]~input_o  & !\val_B[4]~6_combout ) ) )

	.dataa(!\ALU_op[0]~input_o ),
	.datab(gnd),
	.datac(!\sel_A~input_o ),
	.datad(!\val_B[4]~6_combout ),
	.datae(gnd),
	.dataf(!A_out[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myALU|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myALU|Mux11~0 .extended_lut = "off";
defparam \myALU|Mux11~0 .lut_mask = 64'h5500550055A055A0;
defparam \myALU|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N2
dffeas \datapath_result[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath_result[4]~feeder_combout ),
	.asdata(\myALU|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ALU_op[1]~input_o ),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(datapath_result[4]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_result[4] .is_wysiwyg = "true";
defparam \datapath_result[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N54
cyclonev_lcell_comb \w_data[4]~4 (
// Equation(s):
// \w_data[4]~4_combout  = ( \wb_sel~input_o  & ( datapath_result[4] & ( \datapath_in[4]~input_o  ) ) ) # ( !\wb_sel~input_o  & ( datapath_result[4] ) ) # ( \wb_sel~input_o  & ( !datapath_result[4] & ( \datapath_in[4]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\datapath_in[4]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\wb_sel~input_o ),
	.dataf(!datapath_result[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_data[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_data[4]~4 .extended_lut = "off";
defparam \w_data[4]~4 .lut_mask = 64'h00003333FFFF3333;
defparam \w_data[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N43
dffeas \myregfile|m~52 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~52 .is_wysiwyg = "true";
defparam \myregfile|m~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N35
dffeas \myregfile|m~36 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~36 .is_wysiwyg = "true";
defparam \myregfile|m~36 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N24
cyclonev_lcell_comb \myregfile|m~20feeder (
// Equation(s):
// \myregfile|m~20feeder_combout  = ( \w_data[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~20feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~20feeder .extended_lut = "off";
defparam \myregfile|m~20feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~20feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N26
dffeas \myregfile|m~20 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~20feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~20 .is_wysiwyg = "true";
defparam \myregfile|m~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N58
dffeas \myregfile|m~4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~4 .is_wysiwyg = "true";
defparam \myregfile|m~4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N42
cyclonev_lcell_comb \myregfile|m~208 (
// Equation(s):
// \myregfile|m~208_combout  = ( !\r_addr[1]~input_o  & ( ((!\r_addr[2]~input_o  & ((!\r_addr[0]~input_o  & (\myregfile|m~4_q )) # (\r_addr[0]~input_o  & ((\myregfile|m~20_q ))))) # (\r_addr[2]~input_o  & (((\r_addr[0]~input_o ))))) ) ) # ( 
// \r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((!\r_addr[0]~input_o  & (((\myregfile|m~36_q )))) # (\r_addr[0]~input_o  & (\myregfile|m~52_q )))) # (\r_addr[2]~input_o  & ((((\r_addr[0]~input_o ))))) ) )

	.dataa(!\myregfile|m~52_q ),
	.datab(!\r_addr[2]~input_o ),
	.datac(!\myregfile|m~36_q ),
	.datad(!\r_addr[0]~input_o ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\myregfile|m~20_q ),
	.datag(!\myregfile|m~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~208 .extended_lut = "on";
defparam \myregfile|m~208 .lut_mask = 64'h0C330C770CFF0C77;
defparam \myregfile|m~208 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N37
dffeas \myregfile|m~100 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~100 .is_wysiwyg = "true";
defparam \myregfile|m~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N28
dffeas \myregfile|m~116 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~116 .is_wysiwyg = "true";
defparam \myregfile|m~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N55
dffeas \myregfile|m~84 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~84 .is_wysiwyg = "true";
defparam \myregfile|m~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N38
dffeas \myregfile|m~68 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~68 .is_wysiwyg = "true";
defparam \myregfile|m~68 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N54
cyclonev_lcell_comb \myregfile|m~144 (
// Equation(s):
// \myregfile|m~144_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & (\myregfile|m~208_combout )) # (\r_addr[2]~input_o  & ((!\myregfile|m~208_combout  & (\myregfile|m~68_q )) # (\myregfile|m~208_combout  & (((\myregfile|m~84_q )))))) ) ) # ( 
// \r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & (\myregfile|m~208_combout )) # (\r_addr[2]~input_o  & ((!\myregfile|m~208_combout  & (\myregfile|m~100_q )) # (\myregfile|m~208_combout  & (((\myregfile|m~116_q )))))) ) )

	.dataa(!\r_addr[2]~input_o ),
	.datab(!\myregfile|m~208_combout ),
	.datac(!\myregfile|m~100_q ),
	.datad(!\myregfile|m~116_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\myregfile|m~84_q ),
	.datag(!\myregfile|m~68_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~144 .extended_lut = "on";
defparam \myregfile|m~144 .lut_mask = 64'h2626263737372637;
defparam \myregfile|m~144 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N38
dffeas \B_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\myregfile|m~144_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_out[4]),
	.prn(vcc));
// synopsys translate_off
defparam \B_out[4] .is_wysiwyg = "true";
defparam \B_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N39
cyclonev_lcell_comb \val_B[3]~5 (
// Equation(s):
// \val_B[3]~5_combout  = ( B_out[4] & ( B_out[3] & ( (!\val_B[1]~1_combout  & (((\datapath_in[3]~input_o )) # (\val_B[1]~2_combout ))) # (\val_B[1]~1_combout  & ((!\val_B[1]~2_combout ) # ((B_out[2])))) ) ) ) # ( !B_out[4] & ( B_out[3] & ( 
// (!\val_B[1]~1_combout  & (((\datapath_in[3]~input_o )) # (\val_B[1]~2_combout ))) # (\val_B[1]~1_combout  & (\val_B[1]~2_combout  & ((B_out[2])))) ) ) ) # ( B_out[4] & ( !B_out[3] & ( (!\val_B[1]~1_combout  & (!\val_B[1]~2_combout  & 
// (\datapath_in[3]~input_o ))) # (\val_B[1]~1_combout  & ((!\val_B[1]~2_combout ) # ((B_out[2])))) ) ) ) # ( !B_out[4] & ( !B_out[3] & ( (!\val_B[1]~1_combout  & (!\val_B[1]~2_combout  & (\datapath_in[3]~input_o ))) # (\val_B[1]~1_combout  & 
// (\val_B[1]~2_combout  & ((B_out[2])))) ) ) )

	.dataa(!\val_B[1]~1_combout ),
	.datab(!\val_B[1]~2_combout ),
	.datac(!\datapath_in[3]~input_o ),
	.datad(!B_out[2]),
	.datae(!B_out[4]),
	.dataf(!B_out[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B[3]~5 .extended_lut = "off";
defparam \val_B[3]~5 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \val_B[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N27
cyclonev_lcell_comb \datapath_result[3]~feeder (
// Equation(s):
// \datapath_result[3]~feeder_combout  = ( \myALU|Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myALU|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_result[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_result[3]~feeder .extended_lut = "off";
defparam \datapath_result[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath_result[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N57
cyclonev_lcell_comb \myALU|Mux12~0 (
// Equation(s):
// \myALU|Mux12~0_combout  = ( \val_B[3]~5_combout  & ( (!\ALU_op[0]~input_o  & (!\sel_A~input_o  & A_out[3])) ) ) # ( !\val_B[3]~5_combout  & ( \ALU_op[0]~input_o  ) )

	.dataa(!\ALU_op[0]~input_o ),
	.datab(gnd),
	.datac(!\sel_A~input_o ),
	.datad(!A_out[3]),
	.datae(gnd),
	.dataf(!\val_B[3]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myALU|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myALU|Mux12~0 .extended_lut = "off";
defparam \myALU|Mux12~0 .lut_mask = 64'h5555555500A000A0;
defparam \myALU|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N29
dffeas \datapath_result[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath_result[3]~feeder_combout ),
	.asdata(\myALU|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ALU_op[1]~input_o ),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(datapath_result[3]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_result[3] .is_wysiwyg = "true";
defparam \datapath_result[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N0
cyclonev_lcell_comb \w_data[3]~3 (
// Equation(s):
// \w_data[3]~3_combout  = ( datapath_result[3] & ( (!\wb_sel~input_o ) # (\datapath_in[3]~input_o ) ) ) # ( !datapath_result[3] & ( (\wb_sel~input_o  & \datapath_in[3]~input_o ) ) )

	.dataa(!\wb_sel~input_o ),
	.datab(gnd),
	.datac(!\datapath_in[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!datapath_result[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_data[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_data[3]~3 .extended_lut = "off";
defparam \w_data[3]~3 .lut_mask = 64'h05050505AFAFAFAF;
defparam \w_data[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N25
dffeas \myregfile|m~115 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~115 .is_wysiwyg = "true";
defparam \myregfile|m~115 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N43
dffeas \myregfile|m~99 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~99 .is_wysiwyg = "true";
defparam \myregfile|m~99 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N15
cyclonev_lcell_comb \myregfile|m~83feeder (
// Equation(s):
// \myregfile|m~83feeder_combout  = ( \w_data[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~83feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~83feeder .extended_lut = "off";
defparam \myregfile|m~83feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~83feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N16
dffeas \myregfile|m~83 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~83feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~83 .is_wysiwyg = "true";
defparam \myregfile|m~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N2
dffeas \myregfile|m~35 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\w_data[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~35 .is_wysiwyg = "true";
defparam \myregfile|m~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N32
dffeas \myregfile|m~51 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~51 .is_wysiwyg = "true";
defparam \myregfile|m~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N32
dffeas \myregfile|m~19 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~19 .is_wysiwyg = "true";
defparam \myregfile|m~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N47
dffeas \myregfile|m~3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~3 .is_wysiwyg = "true";
defparam \myregfile|m~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N30
cyclonev_lcell_comb \myregfile|m~204 (
// Equation(s):
// \myregfile|m~204_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((!\r_addr[0]~input_o  & (\myregfile|m~3_q )) # (\r_addr[0]~input_o  & (((\myregfile|m~19_q )))))) # (\r_addr[2]~input_o  & (\r_addr[0]~input_o )) ) ) # ( \r_addr[1]~input_o  & 
// ( (!\r_addr[2]~input_o  & ((!\r_addr[0]~input_o  & (\myregfile|m~35_q )) # (\r_addr[0]~input_o  & (((\myregfile|m~51_q )))))) # (\r_addr[2]~input_o  & (\r_addr[0]~input_o )) ) )

	.dataa(!\r_addr[2]~input_o ),
	.datab(!\r_addr[0]~input_o ),
	.datac(!\myregfile|m~35_q ),
	.datad(!\myregfile|m~51_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\myregfile|m~19_q ),
	.datag(!\myregfile|m~3_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~204 .extended_lut = "on";
defparam \myregfile|m~204 .lut_mask = 64'h1919193B3B3B193B;
defparam \myregfile|m~204 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N24
cyclonev_lcell_comb \myregfile|m~67feeder (
// Equation(s):
// \myregfile|m~67feeder_combout  = ( \w_data[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~67feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~67feeder .extended_lut = "off";
defparam \myregfile|m~67feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~67feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N25
dffeas \myregfile|m~67 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~67feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~67 .is_wysiwyg = "true";
defparam \myregfile|m~67 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N12
cyclonev_lcell_comb \myregfile|m~140 (
// Equation(s):
// \myregfile|m~140_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((((\myregfile|m~204_combout ))))) # (\r_addr[2]~input_o  & (((!\myregfile|m~204_combout  & (\myregfile|m~67_q )) # (\myregfile|m~204_combout  & ((\myregfile|m~83_q )))))) ) ) 
// # ( \r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((((\myregfile|m~204_combout ))))) # (\r_addr[2]~input_o  & (((!\myregfile|m~204_combout  & ((\myregfile|m~99_q ))) # (\myregfile|m~204_combout  & (\myregfile|m~115_q ))))) ) )

	.dataa(!\r_addr[2]~input_o ),
	.datab(!\myregfile|m~115_q ),
	.datac(!\myregfile|m~99_q ),
	.datad(!\myregfile|m~83_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\myregfile|m~204_combout ),
	.datag(!\myregfile|m~67_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~140 .extended_lut = "on";
defparam \myregfile|m~140 .lut_mask = 64'h05050505AAFFBBBB;
defparam \myregfile|m~140 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N14
dffeas \B_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\myregfile|m~140_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_out[3]),
	.prn(vcc));
// synopsys translate_off
defparam \B_out[3] .is_wysiwyg = "true";
defparam \B_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N15
cyclonev_lcell_comb \val_B[2]~4 (
// Equation(s):
// \val_B[2]~4_combout  = ( B_out[2] & ( B_out[3] & ( (!\val_B[1]~1_combout  & (((\val_B[1]~2_combout )) # (\datapath_in[2]~input_o ))) # (\val_B[1]~1_combout  & (((!\val_B[1]~2_combout ) # (B_out[1])))) ) ) ) # ( !B_out[2] & ( B_out[3] & ( 
// (!\val_B[1]~1_combout  & (\datapath_in[2]~input_o  & ((!\val_B[1]~2_combout )))) # (\val_B[1]~1_combout  & (((!\val_B[1]~2_combout ) # (B_out[1])))) ) ) ) # ( B_out[2] & ( !B_out[3] & ( (!\val_B[1]~1_combout  & (((\val_B[1]~2_combout )) # 
// (\datapath_in[2]~input_o ))) # (\val_B[1]~1_combout  & (((B_out[1] & \val_B[1]~2_combout )))) ) ) ) # ( !B_out[2] & ( !B_out[3] & ( (!\val_B[1]~1_combout  & (\datapath_in[2]~input_o  & ((!\val_B[1]~2_combout )))) # (\val_B[1]~1_combout  & (((B_out[1] & 
// \val_B[1]~2_combout )))) ) ) )

	.dataa(!\val_B[1]~1_combout ),
	.datab(!\datapath_in[2]~input_o ),
	.datac(!B_out[1]),
	.datad(!\val_B[1]~2_combout ),
	.datae(!B_out[2]),
	.dataf(!B_out[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B[2]~4 .extended_lut = "off";
defparam \val_B[2]~4 .lut_mask = 64'h220522AF770577AF;
defparam \val_B[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N57
cyclonev_lcell_comb \datapath_result[2]~feeder (
// Equation(s):
// \datapath_result[2]~feeder_combout  = ( \myALU|Add0~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myALU|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_result[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_result[2]~feeder .extended_lut = "off";
defparam \datapath_result[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath_result[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N54
cyclonev_lcell_comb \myALU|Mux13~0 (
// Equation(s):
// \myALU|Mux13~0_combout  = ( A_out[2] & ( (!\ALU_op[0]~input_o  & (!\sel_A~input_o  & \val_B[2]~4_combout )) # (\ALU_op[0]~input_o  & ((!\val_B[2]~4_combout ))) ) ) # ( !A_out[2] & ( (\ALU_op[0]~input_o  & !\val_B[2]~4_combout ) ) )

	.dataa(!\ALU_op[0]~input_o ),
	.datab(!\sel_A~input_o ),
	.datac(gnd),
	.datad(!\val_B[2]~4_combout ),
	.datae(gnd),
	.dataf(!A_out[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myALU|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myALU|Mux13~0 .extended_lut = "off";
defparam \myALU|Mux13~0 .lut_mask = 64'h5500550055885588;
defparam \myALU|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N59
dffeas \datapath_result[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath_result[2]~feeder_combout ),
	.asdata(\myALU|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ALU_op[1]~input_o ),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(datapath_result[2]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_result[2] .is_wysiwyg = "true";
defparam \datapath_result[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N45
cyclonev_lcell_comb \w_data[2]~2 (
// Equation(s):
// \w_data[2]~2_combout  = ( \wb_sel~input_o  & ( datapath_result[2] & ( \datapath_in[2]~input_o  ) ) ) # ( !\wb_sel~input_o  & ( datapath_result[2] ) ) # ( \wb_sel~input_o  & ( !datapath_result[2] & ( \datapath_in[2]~input_o  ) ) )

	.dataa(!\datapath_in[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\wb_sel~input_o ),
	.dataf(!datapath_result[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_data[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_data[2]~2 .extended_lut = "off";
defparam \w_data[2]~2 .lut_mask = 64'h00005555FFFF5555;
defparam \w_data[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N36
cyclonev_lcell_comb \myregfile|m~114feeder (
// Equation(s):
// \myregfile|m~114feeder_combout  = ( \w_data[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~114feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~114feeder .extended_lut = "off";
defparam \myregfile|m~114feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~114feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N37
dffeas \myregfile|m~114 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~114feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~114 .is_wysiwyg = "true";
defparam \myregfile|m~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N26
dffeas \myregfile|m~98 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~98 .is_wysiwyg = "true";
defparam \myregfile|m~98 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N45
cyclonev_lcell_comb \myregfile|m~82feeder (
// Equation(s):
// \myregfile|m~82feeder_combout  = ( \w_data[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~82feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~82feeder .extended_lut = "off";
defparam \myregfile|m~82feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~82feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N46
dffeas \myregfile|m~82 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~82feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~82 .is_wysiwyg = "true";
defparam \myregfile|m~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N56
dffeas \myregfile|m~34 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~34 .is_wysiwyg = "true";
defparam \myregfile|m~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N16
dffeas \myregfile|m~18 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~18 .is_wysiwyg = "true";
defparam \myregfile|m~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N26
dffeas \myregfile|m~50 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~50 .is_wysiwyg = "true";
defparam \myregfile|m~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N5
dffeas \myregfile|m~2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~2 .is_wysiwyg = "true";
defparam \myregfile|m~2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N24
cyclonev_lcell_comb \myregfile|m~200 (
// Equation(s):
// \myregfile|m~200_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((!\r_addr[0]~input_o  & (\myregfile|m~2_q )) # (\r_addr[0]~input_o  & (((\myregfile|m~18_q )))))) # (\r_addr[2]~input_o  & (\r_addr[0]~input_o )) ) ) # ( \r_addr[1]~input_o  & 
// ( (!\r_addr[2]~input_o  & ((!\r_addr[0]~input_o  & (\myregfile|m~34_q )) # (\r_addr[0]~input_o  & (((\myregfile|m~50_q )))))) # (\r_addr[2]~input_o  & (\r_addr[0]~input_o )) ) )

	.dataa(!\r_addr[2]~input_o ),
	.datab(!\r_addr[0]~input_o ),
	.datac(!\myregfile|m~34_q ),
	.datad(!\myregfile|m~18_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\myregfile|m~50_q ),
	.datag(!\myregfile|m~2_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~200 .extended_lut = "on";
defparam \myregfile|m~200 .lut_mask = 64'h193B1919193B3B3B;
defparam \myregfile|m~200 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N21
cyclonev_lcell_comb \myregfile|m~66feeder (
// Equation(s):
// \myregfile|m~66feeder_combout  = ( \w_data[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~66feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~66feeder .extended_lut = "off";
defparam \myregfile|m~66feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~66feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N22
dffeas \myregfile|m~66 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~66feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~66 .is_wysiwyg = "true";
defparam \myregfile|m~66 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N6
cyclonev_lcell_comb \myregfile|m~136 (
// Equation(s):
// \myregfile|m~136_combout  = ( !\r_addr[1]~input_o  & ( ((!\r_addr[2]~input_o  & (((\myregfile|m~200_combout )))) # (\r_addr[2]~input_o  & ((!\myregfile|m~200_combout  & (\myregfile|m~66_q )) # (\myregfile|m~200_combout  & ((\myregfile|m~82_q )))))) ) ) # 
// ( \r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((((\myregfile|m~200_combout ))))) # (\r_addr[2]~input_o  & (((!\myregfile|m~200_combout  & ((\myregfile|m~98_q ))) # (\myregfile|m~200_combout  & (\myregfile|m~114_q ))))) ) )

	.dataa(!\myregfile|m~114_q ),
	.datab(!\r_addr[2]~input_o ),
	.datac(!\myregfile|m~98_q ),
	.datad(!\myregfile|m~82_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\myregfile|m~200_combout ),
	.datag(!\myregfile|m~66_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~136 .extended_lut = "on";
defparam \myregfile|m~136 .lut_mask = 64'h03030303CCFFDDDD;
defparam \myregfile|m~136 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N56
dffeas \B_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\myregfile|m~136_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_out[2]),
	.prn(vcc));
// synopsys translate_off
defparam \B_out[2] .is_wysiwyg = "true";
defparam \B_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N45
cyclonev_lcell_comb \val_B[1]~3 (
// Equation(s):
// \val_B[1]~3_combout  = ( B_out[2] & ( B_out[1] & ( (!\val_B[1]~1_combout  & (((\val_B[1]~2_combout )) # (\datapath_in[1]~input_o ))) # (\val_B[1]~1_combout  & (((!\val_B[1]~2_combout ) # (B_out[0])))) ) ) ) # ( !B_out[2] & ( B_out[1] & ( 
// (!\val_B[1]~1_combout  & (((\val_B[1]~2_combout )) # (\datapath_in[1]~input_o ))) # (\val_B[1]~1_combout  & (((\val_B[1]~2_combout  & B_out[0])))) ) ) ) # ( B_out[2] & ( !B_out[1] & ( (!\val_B[1]~1_combout  & (\datapath_in[1]~input_o  & 
// (!\val_B[1]~2_combout ))) # (\val_B[1]~1_combout  & (((!\val_B[1]~2_combout ) # (B_out[0])))) ) ) ) # ( !B_out[2] & ( !B_out[1] & ( (!\val_B[1]~1_combout  & (\datapath_in[1]~input_o  & (!\val_B[1]~2_combout ))) # (\val_B[1]~1_combout  & 
// (((\val_B[1]~2_combout  & B_out[0])))) ) ) )

	.dataa(!\val_B[1]~1_combout ),
	.datab(!\datapath_in[1]~input_o ),
	.datac(!\val_B[1]~2_combout ),
	.datad(!B_out[0]),
	.datae(!B_out[2]),
	.dataf(!B_out[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B[1]~3 .extended_lut = "off";
defparam \val_B[1]~3 .lut_mask = 64'h202570752A2F7A7F;
defparam \val_B[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N48
cyclonev_lcell_comb \datapath_result[1]~feeder (
// Equation(s):
// \datapath_result[1]~feeder_combout  = ( \myALU|Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myALU|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_result[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_result[1]~feeder .extended_lut = "off";
defparam \datapath_result[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath_result[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N51
cyclonev_lcell_comb \myALU|Mux14~0 (
// Equation(s):
// \myALU|Mux14~0_combout  = ( A_out[1] & ( (!\ALU_op[0]~input_o  & !\sel_A~input_o ) ) )

	.dataa(gnd),
	.datab(!\ALU_op[0]~input_o ),
	.datac(!\sel_A~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!A_out[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myALU|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myALU|Mux14~0 .extended_lut = "off";
defparam \myALU|Mux14~0 .lut_mask = 64'h00000000C0C0C0C0;
defparam \myALU|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N42
cyclonev_lcell_comb \myALU|Mux14~1 (
// Equation(s):
// \myALU|Mux14~1_combout  = ( \val_B[1]~3_combout  & ( \myALU|Mux14~0_combout  ) ) # ( !\val_B[1]~3_combout  & ( \ALU_op[0]~input_o  ) )

	.dataa(gnd),
	.datab(!\myALU|Mux14~0_combout ),
	.datac(!\ALU_op[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\val_B[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myALU|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myALU|Mux14~1 .extended_lut = "off";
defparam \myALU|Mux14~1 .lut_mask = 64'h0F0F0F0F33333333;
defparam \myALU|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N50
dffeas \datapath_result[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath_result[1]~feeder_combout ),
	.asdata(\myALU|Mux14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ALU_op[1]~input_o ),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(datapath_result[1]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_result[1] .is_wysiwyg = "true";
defparam \datapath_result[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N18
cyclonev_lcell_comb \w_data[1]~1 (
// Equation(s):
// \w_data[1]~1_combout  = ( \wb_sel~input_o  & ( datapath_result[1] & ( \datapath_in[1]~input_o  ) ) ) # ( !\wb_sel~input_o  & ( datapath_result[1] ) ) # ( \wb_sel~input_o  & ( !datapath_result[1] & ( \datapath_in[1]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\datapath_in[1]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\wb_sel~input_o ),
	.dataf(!datapath_result[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_data[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_data[1]~1 .extended_lut = "off";
defparam \w_data[1]~1 .lut_mask = 64'h00003333FFFF3333;
defparam \w_data[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N24
cyclonev_lcell_comb \myregfile|m~113feeder (
// Equation(s):
// \myregfile|m~113feeder_combout  = ( \w_data[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~113feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~113feeder .extended_lut = "off";
defparam \myregfile|m~113feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~113feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N26
dffeas \myregfile|m~113 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~113feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~113 .is_wysiwyg = "true";
defparam \myregfile|m~113 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N23
dffeas \myregfile|m~97 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~97 .is_wysiwyg = "true";
defparam \myregfile|m~97 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N42
cyclonev_lcell_comb \myregfile|m~81feeder (
// Equation(s):
// \myregfile|m~81feeder_combout  = ( \w_data[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~81feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~81feeder .extended_lut = "off";
defparam \myregfile|m~81feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~81feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N44
dffeas \myregfile|m~81 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~81feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~81 .is_wysiwyg = "true";
defparam \myregfile|m~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N53
dffeas \myregfile|m~33 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~33 .is_wysiwyg = "true";
defparam \myregfile|m~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N8
dffeas \myregfile|m~49 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~49 .is_wysiwyg = "true";
defparam \myregfile|m~49 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N15
cyclonev_lcell_comb \myregfile|m~17feeder (
// Equation(s):
// \myregfile|m~17feeder_combout  = ( \w_data[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~17feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~17feeder .extended_lut = "off";
defparam \myregfile|m~17feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~17feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N17
dffeas \myregfile|m~17 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~17feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~17 .is_wysiwyg = "true";
defparam \myregfile|m~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N55
dffeas \myregfile|m~1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_data[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~1 .is_wysiwyg = "true";
defparam \myregfile|m~1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N6
cyclonev_lcell_comb \myregfile|m~196 (
// Equation(s):
// \myregfile|m~196_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[0]~input_o  & (!\r_addr[2]~input_o  & (\myregfile|m~1_q ))) # (\r_addr[0]~input_o  & ((((\myregfile|m~17_q ))) # (\r_addr[2]~input_o ))) ) ) # ( \r_addr[1]~input_o  & ( (!\r_addr[0]~input_o  
// & (!\r_addr[2]~input_o  & (\myregfile|m~33_q ))) # (\r_addr[0]~input_o  & ((((\myregfile|m~49_q ))) # (\r_addr[2]~input_o ))) ) )

	.dataa(!\r_addr[0]~input_o ),
	.datab(!\r_addr[2]~input_o ),
	.datac(!\myregfile|m~33_q ),
	.datad(!\myregfile|m~49_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\myregfile|m~17_q ),
	.datag(!\myregfile|m~1_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~196 .extended_lut = "on";
defparam \myregfile|m~196 .lut_mask = 64'h1919195D5D5D195D;
defparam \myregfile|m~196 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N0
cyclonev_lcell_comb \myregfile|m~65feeder (
// Equation(s):
// \myregfile|m~65feeder_combout  = ( \w_data[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_data[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~65feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~65feeder .extended_lut = "off";
defparam \myregfile|m~65feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myregfile|m~65feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N2
dffeas \myregfile|m~65 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\myregfile|m~65feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myregfile|m~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \myregfile|m~65 .is_wysiwyg = "true";
defparam \myregfile|m~65 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N48
cyclonev_lcell_comb \myregfile|m~132 (
// Equation(s):
// \myregfile|m~132_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((((\myregfile|m~196_combout ))))) # (\r_addr[2]~input_o  & (((!\myregfile|m~196_combout  & (\myregfile|m~65_q )) # (\myregfile|m~196_combout  & ((\myregfile|m~81_q )))))) ) ) 
// # ( \r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((((\myregfile|m~196_combout ))))) # (\r_addr[2]~input_o  & (((!\myregfile|m~196_combout  & ((\myregfile|m~97_q ))) # (\myregfile|m~196_combout  & (\myregfile|m~113_q ))))) ) )

	.dataa(!\r_addr[2]~input_o ),
	.datab(!\myregfile|m~113_q ),
	.datac(!\myregfile|m~97_q ),
	.datad(!\myregfile|m~81_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\myregfile|m~196_combout ),
	.datag(!\myregfile|m~65_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myregfile|m~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myregfile|m~132 .extended_lut = "on";
defparam \myregfile|m~132 .lut_mask = 64'h05050505AAFFBBBB;
defparam \myregfile|m~132 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N8
dffeas \B_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\myregfile|m~132_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_out[1]),
	.prn(vcc));
// synopsys translate_off
defparam \B_out[1] .is_wysiwyg = "true";
defparam \B_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N21
cyclonev_lcell_comb \myshifter|Mux15~0 (
// Equation(s):
// \myshifter|Mux15~0_combout  = ( B_out[0] & ( (!\shift_op[1]~input_o  & (!\shift_op[0]~input_o )) # (\shift_op[1]~input_o  & ((B_out[1]))) ) ) # ( !B_out[0] & ( (B_out[1] & \shift_op[1]~input_o ) ) )

	.dataa(!\shift_op[0]~input_o ),
	.datab(gnd),
	.datac(!B_out[1]),
	.datad(!\shift_op[1]~input_o ),
	.datae(gnd),
	.dataf(!B_out[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myshifter|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myshifter|Mux15~0 .extended_lut = "off";
defparam \myshifter|Mux15~0 .lut_mask = 64'h000F000FAA0FAA0F;
defparam \myshifter|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N15
cyclonev_lcell_comb \datapath_result[0]~feeder (
// Equation(s):
// \datapath_result[0]~feeder_combout  = ( \myALU|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myALU|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_result[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_result[0]~feeder .extended_lut = "off";
defparam \datapath_result[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath_result[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N27
cyclonev_lcell_comb \val_B[0]~0 (
// Equation(s):
// \val_B[0]~0_combout  = ( B_out[1] & ( B_out[0] & ( (!\sel_B~input_o  & (((!\shift_op[0]~input_o )) # (\shift_op[1]~input_o ))) # (\sel_B~input_o  & (((\datapath_in[0]~input_o )))) ) ) ) # ( !B_out[1] & ( B_out[0] & ( (!\sel_B~input_o  & 
// (!\shift_op[1]~input_o  & (!\shift_op[0]~input_o ))) # (\sel_B~input_o  & (((\datapath_in[0]~input_o )))) ) ) ) # ( B_out[1] & ( !B_out[0] & ( (!\sel_B~input_o  & (\shift_op[1]~input_o )) # (\sel_B~input_o  & ((\datapath_in[0]~input_o ))) ) ) ) # ( 
// !B_out[1] & ( !B_out[0] & ( (\sel_B~input_o  & \datapath_in[0]~input_o ) ) ) )

	.dataa(!\shift_op[1]~input_o ),
	.datab(!\sel_B~input_o ),
	.datac(!\shift_op[0]~input_o ),
	.datad(!\datapath_in[0]~input_o ),
	.datae(!B_out[1]),
	.dataf(!B_out[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B[0]~0 .extended_lut = "off";
defparam \val_B[0]~0 .lut_mask = 64'h0033447780B3C4F7;
defparam \val_B[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N18
cyclonev_lcell_comb \myALU|Mux15~0 (
// Equation(s):
// \myALU|Mux15~0_combout  = ( \val_A[0]~0_combout  & ( !\ALU_op[0]~input_o  $ (!\val_B[0]~0_combout ) ) ) # ( !\val_A[0]~0_combout  & ( (\ALU_op[0]~input_o  & !\val_B[0]~0_combout ) ) )

	.dataa(!\ALU_op[0]~input_o ),
	.datab(gnd),
	.datac(!\val_B[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\val_A[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myALU|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myALU|Mux15~0 .extended_lut = "off";
defparam \myALU|Mux15~0 .lut_mask = 64'h505050505A5A5A5A;
defparam \myALU|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N17
dffeas \datapath_result[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapath_result[0]~feeder_combout ),
	.asdata(\myALU|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ALU_op[1]~input_o ),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(datapath_result[0]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_result[0] .is_wysiwyg = "true";
defparam \datapath_result[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N52
cyclonev_io_ibuf \en_status~input (
	.i(en_status),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\en_status~input_o ));
// synopsys translate_off
defparam \en_status~input .bus_hold = "false";
defparam \en_status~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N45
cyclonev_lcell_comb \Z_result~0 (
// Equation(s):
// \Z_result~0_combout  = ( \Z_result~q  & ( !\en_status~input_o  ) )

	.dataa(!\en_status~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Z_result~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Z_result~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Z_result~0 .extended_lut = "off";
defparam \Z_result~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Z_result~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N0
cyclonev_lcell_comb \Z_result~11 (
// Equation(s):
// \Z_result~11_combout  = ( \myALU|Add0~41_sumout  & ( !\ALU_op[1]~input_o  ) ) # ( !\myALU|Add0~41_sumout  & ( (!\ALU_op[1]~input_o  & (((\myALU|Add0~33_sumout ) # (\myALU|Add0~37_sumout )) # (\myALU|Add0~29_sumout ))) ) )

	.dataa(!\ALU_op[1]~input_o ),
	.datab(!\myALU|Add0~29_sumout ),
	.datac(!\myALU|Add0~37_sumout ),
	.datad(!\myALU|Add0~33_sumout ),
	.datae(gnd),
	.dataf(!\myALU|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Z_result~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Z_result~11 .extended_lut = "off";
defparam \Z_result~11 .lut_mask = 64'h2AAA2AAAAAAAAAAA;
defparam \Z_result~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N30
cyclonev_lcell_comb \Z_result~13 (
// Equation(s):
// \Z_result~13_combout  = ( !\myALU|Mux0~0_combout  & ( (!\myALU|Mux11~0_combout  & ((!\val_B[1]~3_combout  & (!\ALU_op[0]~input_o )) # (\val_B[1]~3_combout  & ((!\myALU|Mux14~0_combout ))))) ) )

	.dataa(!\ALU_op[0]~input_o ),
	.datab(!\val_B[1]~3_combout ),
	.datac(!\myALU|Mux14~0_combout ),
	.datad(!\myALU|Mux11~0_combout ),
	.datae(gnd),
	.dataf(!\myALU|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Z_result~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Z_result~13 .extended_lut = "off";
defparam \Z_result~13 .lut_mask = 64'hB800B80000000000;
defparam \Z_result~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N6
cyclonev_lcell_comb \Z_result~4 (
// Equation(s):
// \Z_result~4_combout  = ( \myALU|Mux8~0_combout  & ( \myALU|Mux7~0_combout  & ( (\ALU_op[1]~input_o  & (((\val_B[7]~9_combout ) # (\val_B[8]~10_combout )) # (\ALU_op[0]~input_o ))) ) ) ) # ( !\myALU|Mux8~0_combout  & ( \myALU|Mux7~0_combout  & ( 
// (\ALU_op[1]~input_o  & ((\val_B[8]~10_combout ) # (\ALU_op[0]~input_o ))) ) ) ) # ( \myALU|Mux8~0_combout  & ( !\myALU|Mux7~0_combout  & ( (\ALU_op[1]~input_o  & ((\val_B[7]~9_combout ) # (\ALU_op[0]~input_o ))) ) ) ) # ( !\myALU|Mux8~0_combout  & ( 
// !\myALU|Mux7~0_combout  & ( (\ALU_op[0]~input_o  & (\ALU_op[1]~input_o  & ((!\val_B[8]~10_combout ) # (!\val_B[7]~9_combout )))) ) ) )

	.dataa(!\ALU_op[0]~input_o ),
	.datab(!\val_B[8]~10_combout ),
	.datac(!\val_B[7]~9_combout ),
	.datad(!\ALU_op[1]~input_o ),
	.datae(!\myALU|Mux8~0_combout ),
	.dataf(!\myALU|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Z_result~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Z_result~4 .extended_lut = "off";
defparam \Z_result~4 .lut_mask = 64'h0054005F0077007F;
defparam \Z_result~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N42
cyclonev_lcell_comb \Z_result~2 (
// Equation(s):
// \Z_result~2_combout  = ( \myALU|Mux4~0_combout  & ( \val_B[11]~13_combout  & ( \ALU_op[1]~input_o  ) ) ) # ( !\myALU|Mux4~0_combout  & ( \val_B[11]~13_combout  & ( (\ALU_op[1]~input_o  & ((!\val_B[12]~14_combout  & (\ALU_op[0]~input_o )) # 
// (\val_B[12]~14_combout  & ((\myALU|Mux3~0_combout ))))) ) ) ) # ( \myALU|Mux4~0_combout  & ( !\val_B[11]~13_combout  & ( (\ALU_op[1]~input_o  & (((\val_B[12]~14_combout  & \myALU|Mux3~0_combout )) # (\ALU_op[0]~input_o ))) ) ) ) # ( !\myALU|Mux4~0_combout 
//  & ( !\val_B[11]~13_combout  & ( (\ALU_op[1]~input_o  & (((\val_B[12]~14_combout  & \myALU|Mux3~0_combout )) # (\ALU_op[0]~input_o ))) ) ) )

	.dataa(!\val_B[12]~14_combout ),
	.datab(!\ALU_op[0]~input_o ),
	.datac(!\myALU|Mux3~0_combout ),
	.datad(!\ALU_op[1]~input_o ),
	.datae(!\myALU|Mux4~0_combout ),
	.dataf(!\val_B[11]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Z_result~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Z_result~2 .extended_lut = "off";
defparam \Z_result~2 .lut_mask = 64'h00370037002700FF;
defparam \Z_result~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N24
cyclonev_lcell_comb \Z_result~1 (
// Equation(s):
// \Z_result~1_combout  = ( \myALU|Mux2~0_combout  & ( \myALU|Mux1~0_combout  & ( (\ALU_op[1]~input_o  & (((\val_B[14]~16_combout ) # (\val_B[13]~15_combout )) # (\ALU_op[0]~input_o ))) ) ) ) # ( !\myALU|Mux2~0_combout  & ( \myALU|Mux1~0_combout  & ( 
// (\ALU_op[1]~input_o  & ((\val_B[14]~16_combout ) # (\ALU_op[0]~input_o ))) ) ) ) # ( \myALU|Mux2~0_combout  & ( !\myALU|Mux1~0_combout  & ( (\ALU_op[1]~input_o  & ((\val_B[13]~15_combout ) # (\ALU_op[0]~input_o ))) ) ) ) # ( !\myALU|Mux2~0_combout  & ( 
// !\myALU|Mux1~0_combout  & ( (\ALU_op[1]~input_o  & (\ALU_op[0]~input_o  & ((!\val_B[13]~15_combout ) # (!\val_B[14]~16_combout )))) ) ) )

	.dataa(!\ALU_op[1]~input_o ),
	.datab(!\ALU_op[0]~input_o ),
	.datac(!\val_B[13]~15_combout ),
	.datad(!\val_B[14]~16_combout ),
	.datae(!\myALU|Mux2~0_combout ),
	.dataf(!\myALU|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Z_result~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Z_result~1 .extended_lut = "off";
defparam \Z_result~1 .lut_mask = 64'h1110151511551555;
defparam \Z_result~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N12
cyclonev_lcell_comb \Z_result~3 (
// Equation(s):
// \Z_result~3_combout  = ( \myALU|Mux5~0_combout  & ( \myALU|Mux6~0_combout  & ( (\ALU_op[1]~input_o  & (((\val_B[9]~11_combout ) # (\val_B[10]~12_combout )) # (\ALU_op[0]~input_o ))) ) ) ) # ( !\myALU|Mux5~0_combout  & ( \myALU|Mux6~0_combout  & ( 
// (\ALU_op[1]~input_o  & ((\val_B[9]~11_combout ) # (\ALU_op[0]~input_o ))) ) ) ) # ( \myALU|Mux5~0_combout  & ( !\myALU|Mux6~0_combout  & ( (\ALU_op[1]~input_o  & ((\val_B[10]~12_combout ) # (\ALU_op[0]~input_o ))) ) ) ) # ( !\myALU|Mux5~0_combout  & ( 
// !\myALU|Mux6~0_combout  & ( (\ALU_op[0]~input_o  & (\ALU_op[1]~input_o  & ((!\val_B[10]~12_combout ) # (!\val_B[9]~11_combout )))) ) ) )

	.dataa(!\ALU_op[0]~input_o ),
	.datab(!\val_B[10]~12_combout ),
	.datac(!\val_B[9]~11_combout ),
	.datad(!\ALU_op[1]~input_o ),
	.datae(!\myALU|Mux5~0_combout ),
	.dataf(!\myALU|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Z_result~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Z_result~3 .extended_lut = "off";
defparam \Z_result~3 .lut_mask = 64'h00540077005F007F;
defparam \Z_result~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N36
cyclonev_lcell_comb \Z_result~5 (
// Equation(s):
// \Z_result~5_combout  = ( \val_A[0]~0_combout  & ( (\en_status~input_o  & ((!\ALU_op[1]~input_o ) # (!\val_B[0]~0_combout  $ (\ALU_op[0]~input_o )))) ) ) # ( !\val_A[0]~0_combout  & ( (\en_status~input_o  & ((!\ALU_op[1]~input_o ) # ((!\ALU_op[0]~input_o ) 
// # (\val_B[0]~0_combout )))) ) )

	.dataa(!\en_status~input_o ),
	.datab(!\ALU_op[1]~input_o ),
	.datac(!\val_B[0]~0_combout ),
	.datad(!\ALU_op[0]~input_o ),
	.datae(gnd),
	.dataf(!\val_A[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Z_result~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Z_result~5 .extended_lut = "off";
defparam \Z_result~5 .lut_mask = 64'h5545554554455445;
defparam \Z_result~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N42
cyclonev_lcell_comb \Z_result~6 (
// Equation(s):
// \Z_result~6_combout  = ( \myALU|Mux10~0_combout  & ( \myALU|Mux9~0_combout  & ( (\ALU_op[1]~input_o  & (((\val_B[5]~7_combout ) # (\ALU_op[0]~input_o )) # (\val_B[6]~8_combout ))) ) ) ) # ( !\myALU|Mux10~0_combout  & ( \myALU|Mux9~0_combout  & ( 
// (\ALU_op[1]~input_o  & ((\ALU_op[0]~input_o ) # (\val_B[6]~8_combout ))) ) ) ) # ( \myALU|Mux10~0_combout  & ( !\myALU|Mux9~0_combout  & ( (\ALU_op[1]~input_o  & ((\val_B[5]~7_combout ) # (\ALU_op[0]~input_o ))) ) ) ) # ( !\myALU|Mux10~0_combout  & ( 
// !\myALU|Mux9~0_combout  & ( (\ALU_op[1]~input_o  & (\ALU_op[0]~input_o  & ((!\val_B[6]~8_combout ) # (!\val_B[5]~7_combout )))) ) ) )

	.dataa(!\ALU_op[1]~input_o ),
	.datab(!\val_B[6]~8_combout ),
	.datac(!\ALU_op[0]~input_o ),
	.datad(!\val_B[5]~7_combout ),
	.datae(!\myALU|Mux10~0_combout ),
	.dataf(!\myALU|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Z_result~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Z_result~6 .extended_lut = "off";
defparam \Z_result~6 .lut_mask = 64'h0504055515151555;
defparam \Z_result~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N30
cyclonev_lcell_comb \Z_result~7 (
// Equation(s):
// \Z_result~7_combout  = ( \Z_result~5_combout  & ( !\Z_result~6_combout  & ( (!\Z_result~4_combout  & (!\Z_result~2_combout  & (!\Z_result~1_combout  & !\Z_result~3_combout ))) ) ) )

	.dataa(!\Z_result~4_combout ),
	.datab(!\Z_result~2_combout ),
	.datac(!\Z_result~1_combout ),
	.datad(!\Z_result~3_combout ),
	.datae(!\Z_result~5_combout ),
	.dataf(!\Z_result~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Z_result~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Z_result~7 .extended_lut = "off";
defparam \Z_result~7 .lut_mask = 64'h0000800000000000;
defparam \Z_result~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N36
cyclonev_lcell_comb \Z_result~14 (
// Equation(s):
// \Z_result~14_combout  = ( \Z_result~13_combout  & ( \Z_result~7_combout  & ( (!\ALU_op[1]~input_o  & (!\myALU|Add0~1_sumout )) # (\ALU_op[1]~input_o  & (((!\myALU|Mux13~0_combout  & !\myALU|Mux12~0_combout )))) ) ) ) # ( !\Z_result~13_combout  & ( 
// \Z_result~7_combout  & ( (!\myALU|Add0~1_sumout  & !\ALU_op[1]~input_o ) ) ) )

	.dataa(!\myALU|Add0~1_sumout ),
	.datab(!\ALU_op[1]~input_o ),
	.datac(!\myALU|Mux13~0_combout ),
	.datad(!\myALU|Mux12~0_combout ),
	.datae(!\Z_result~13_combout ),
	.dataf(!\Z_result~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Z_result~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Z_result~14 .extended_lut = "off";
defparam \Z_result~14 .lut_mask = 64'h000000008888B888;
defparam \Z_result~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N54
cyclonev_lcell_comb \Z_result~8 (
// Equation(s):
// \Z_result~8_combout  = ( \myALU|Add0~45_sumout  & ( \myALU|Add0~53_sumout  & ( (\Z_result~14_combout  & \ALU_op[1]~input_o ) ) ) ) # ( !\myALU|Add0~45_sumout  & ( \myALU|Add0~53_sumout  & ( (\Z_result~14_combout  & \ALU_op[1]~input_o ) ) ) ) # ( 
// \myALU|Add0~45_sumout  & ( !\myALU|Add0~53_sumout  & ( (\Z_result~14_combout  & \ALU_op[1]~input_o ) ) ) ) # ( !\myALU|Add0~45_sumout  & ( !\myALU|Add0~53_sumout  & ( (\Z_result~14_combout  & (((!\myALU|Add0~49_sumout  & !\myALU|Add0~5_sumout )) # 
// (\ALU_op[1]~input_o ))) ) ) )

	.dataa(!\Z_result~14_combout ),
	.datab(!\ALU_op[1]~input_o ),
	.datac(!\myALU|Add0~49_sumout ),
	.datad(!\myALU|Add0~5_sumout ),
	.datae(!\myALU|Add0~45_sumout ),
	.dataf(!\myALU|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Z_result~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Z_result~8 .extended_lut = "off";
defparam \Z_result~8 .lut_mask = 64'h5111111111111111;
defparam \Z_result~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N54
cyclonev_lcell_comb \Z_result~9 (
// Equation(s):
// \Z_result~9_combout  = ( \myALU|Add0~9_sumout  & ( !\ALU_op[1]~input_o  ) ) # ( !\myALU|Add0~9_sumout  & ( (!\ALU_op[1]~input_o  & ((\myALU|Add0~17_sumout ) # (\myALU|Add0~13_sumout ))) ) )

	.dataa(gnd),
	.datab(!\myALU|Add0~13_sumout ),
	.datac(!\ALU_op[1]~input_o ),
	.datad(!\myALU|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\myALU|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Z_result~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Z_result~9 .extended_lut = "off";
defparam \Z_result~9 .lut_mask = 64'h30F030F0F0F0F0F0;
defparam \Z_result~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N48
cyclonev_lcell_comb \Z_result~10 (
// Equation(s):
// \Z_result~10_combout  = ( !\Z_result~9_combout  & ( ((!\myALU|Add0~21_sumout  & (!\myALU|Add0~57_sumout  & !\myALU|Add0~25_sumout ))) # (\ALU_op[1]~input_o ) ) )

	.dataa(!\ALU_op[1]~input_o ),
	.datab(!\myALU|Add0~21_sumout ),
	.datac(!\myALU|Add0~57_sumout ),
	.datad(!\myALU|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\Z_result~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Z_result~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Z_result~10 .extended_lut = "off";
defparam \Z_result~10 .lut_mask = 64'hD555D55500000000;
defparam \Z_result~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N18
cyclonev_lcell_comb \Z_result~12 (
// Equation(s):
// \Z_result~12_combout  = ( \Z_result~8_combout  & ( \Z_result~10_combout  & ( ((!\Z_result~11_combout  & ((!\myALU|Add0~61_sumout ) # (\ALU_op[1]~input_o )))) # (\Z_result~0_combout ) ) ) ) # ( !\Z_result~8_combout  & ( \Z_result~10_combout  & ( 
// \Z_result~0_combout  ) ) ) # ( \Z_result~8_combout  & ( !\Z_result~10_combout  & ( \Z_result~0_combout  ) ) ) # ( !\Z_result~8_combout  & ( !\Z_result~10_combout  & ( \Z_result~0_combout  ) ) )

	.dataa(!\ALU_op[1]~input_o ),
	.datab(!\Z_result~0_combout ),
	.datac(!\Z_result~11_combout ),
	.datad(!\myALU|Add0~61_sumout ),
	.datae(!\Z_result~8_combout ),
	.dataf(!\Z_result~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Z_result~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Z_result~12 .extended_lut = "off";
defparam \Z_result~12 .lut_mask = 64'h333333333333F373;
defparam \Z_result~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N20
dffeas Z_result(
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Z_result~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Z_result~q ),
	.prn(vcc));
// synopsys translate_off
defparam Z_result.is_wysiwyg = "true";
defparam Z_result.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y53_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
