

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_S_k_0_k1_l_j2'
================================================================
* Date:           Sat Sep  2 22:24:35 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      781|      781|  7.810 us|  7.810 us|  781|  781|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_k_0_k1_l_j2  |      779|      779|        13|          1|          1|   768|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     99|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     349|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     349|    235|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln75_1_fu_207_p2     |         +|   0|  0|  13|          10|          10|
    |add_ln75_2_fu_143_p2     |         +|   0|  0|  13|          10|           1|
    |add_ln75_fu_155_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln76_fu_183_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln79_fu_224_p2       |         +|   0|  0|  13|          10|          10|
    |icmp_ln75_fu_137_p2      |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln76_fu_161_p2      |      icmp|   0|  0|   9|           4|           4|
    |select_ln75_1_fu_175_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln75_fu_167_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  99|          58|          47|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten14_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_j2_load                |   9|          2|    4|          8|
    |ap_sig_allocacmp_k1_load                |   9|          2|    7|         14|
    |indvar_flatten14_fu_58                  |   9|          2|   10|         20|
    |j2_fu_50                                |   9|          2|    4|          8|
    |k1_fu_54                                |   9|          2|    7|         14|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   44|         88|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |Q_h_load_reg_290                   |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |indvar_flatten14_fu_58             |  10|   0|   10|          0|
    |j2_fu_50                           |   4|   0|    4|          0|
    |k1_fu_54                           |   7|   0|    7|          0|
    |select_ln75_1_reg_275              |   7|   0|    7|          0|
    |select_ln75_reg_269                |   4|   0|    4|          0|
    |v28_addr_reg_300                   |   4|   0|    4|          0|
    |v33_reg_295                        |  32|   0|   32|          0|
    |v34_reg_306                        |  32|   0|   32|          0|
    |v35_reg_311                        |  32|   0|   32|          0|
    |v36_reg_316                        |  32|   0|   32|          0|
    |select_ln75_reg_269                |  64|  32|    4|          0|
    |v28_addr_reg_300                   |  64|  32|    4|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 349|  64|  229|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_S_k_0_k1_l_j2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_S_k_0_k1_l_j2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_S_k_0_k1_l_j2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_S_k_0_k1_l_j2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_S_k_0_k1_l_j2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_S_k_0_k1_l_j2|  return value|
|grp_fu_514_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_S_k_0_k1_l_j2|  return value|
|grp_fu_514_p_din1    |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_S_k_0_k1_l_j2|  return value|
|grp_fu_514_p_opcode  |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_S_k_0_k1_l_j2|  return value|
|grp_fu_514_p_dout0   |   in|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_S_k_0_k1_l_j2|  return value|
|grp_fu_514_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_S_k_0_k1_l_j2|  return value|
|grp_fu_518_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_S_k_0_k1_l_j2|  return value|
|grp_fu_518_p_din1    |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_S_k_0_k1_l_j2|  return value|
|grp_fu_518_p_dout0   |   in|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_S_k_0_k1_l_j2|  return value|
|grp_fu_518_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_S_k_0_k1_l_j2|  return value|
|empty                |   in|   10|     ap_none|                                    empty|        scalar|
|Q_h_address0         |  out|   10|   ap_memory|                                      Q_h|         array|
|Q_h_ce0              |  out|    1|   ap_memory|                                      Q_h|         array|
|Q_h_q0               |   in|   32|   ap_memory|                                      Q_h|         array|
|K_h_address0         |  out|   10|   ap_memory|                                      K_h|         array|
|K_h_ce0              |  out|    1|   ap_memory|                                      K_h|         array|
|K_h_q0               |   in|   32|   ap_memory|                                      K_h|         array|
|v28_address0         |  out|    4|   ap_memory|                                      v28|         array|
|v28_ce0              |  out|    1|   ap_memory|                                      v28|         array|
|v28_we0              |  out|    1|   ap_memory|                                      v28|         array|
|v28_d0               |  out|   32|   ap_memory|                                      v28|         array|
|v28_address1         |  out|    4|   ap_memory|                                      v28|         array|
|v28_ce1              |  out|    1|   ap_memory|                                      v28|         array|
|v28_q1               |   in|   32|   ap_memory|                                      v28|         array|
+---------------------+-----+-----+------------+-----------------------------------------+--------------+

