# - - - - - THE BIGGEST RESULTS TO MAKE SURE WE HIT (FROM TABLE VI) - - - - - #

# Technology - 65 nm
# Supply Voltage - 1V
# Array Size - 64kB
# Bit-cell Type - 8T
# Bit-cell Area - 2.3452 um^2
# Macro area - 0.3136 mm^2
# CiM Weight Density - 204 kB/mm^2
# Input Precision - 1-8b
# Weight Precision - 1-8b (extend in CP3)
# Output Precision - 14b  (extend in CP3)
# Energy Efficiency (TOPS/W) - 249.1 (1/1b), 110.7 (1/8b), 13.84 (8/8b)
# Frequency (MHz) - 400 (1/8b), 50 (8/8b)

# we should be able to recreate figure 23 plots (extend with 16b and 32b data)
# maybe fir 24 as well

variables:
  version: 0.4

  # ===========================================================================
  # Precision - Set this to change the precision of the architecture (To solve a definition ordering issue, 
  # just set the FREE and ISO to the same value in each file and the model will work correctly
  # ===========================================================================
  
  MAX_SUPPORTED_PRECISION_FREE: 8
  MASTER_PRECISION_FREE: 8
  
  # ===========================================================================
  # Power specific specs
  # ===========================================================================

  SWITCHING_ACTIVITY: 1 # (AVERAGE_INPUT_VALUE * (1 - AVERAGE_INPUT_VALUE)) ** 0.5      # CHECK ON THIS - CHANGED TO 1 FOR DEBUGGING
  USE_POWER_GATING: True                                # power gating is specified in the paper (DOUBLE CHECK BEFORE CP3)

  # ===========================================================================
  # Data patterns
  # ===========================================================================

  # AVERAGE_INPUT_VALUE: 0.5                               # DEFAULT - change according to desired workload model
  # AVERAGE_WEIGHT_VALUE: 0.5                              # DEFAULT - change according to desired workload model
  AVERAGE_OUTPUT_VALUE: 0.5                                # DEFAULT - change according to desired workload model

  # ===========================================================================
  # Architecture specs
  # ===========================================================================

  NUM_BLOCKS: 16                                        # 16 BLKs total according to paper
  SBLKS_PER_BLOCK: 64                                   # each BLK contains 64 SBLKs
  DPUS_PER_SBLK: MAX_SUPPORTED_PRECISION_FREE           # for scaling area based on number of DPUs in architecture
  ACTIVE_DPUS_PER_SBLK: MASTER_PRECISION_FREE           # for scaling energy based on selected precision
  ADDER_TREE_WIDTH: ceil(log2(SBLKS_PER_BLOCK)) + MASTER_PRECISION_FREE

  # ===========================================================================
  # I/O variables
  # ===========================================================================

  INPUT_BITS: MASTER_PRECISION_FREE
  WEIGHT_BITS: MASTER_PRECISION_FREE
  OUTPUT_BITS: MASTER_PRECISION_FREE * 2
  BATCH_SIZE: 1

  # ===========================================================================
  # Data Converters (FILLER VARIABLES, BC FLEXDCIM DOESN'T USE ANALOG CONVERTORS)
  # ===========================================================================
  
  TEMPORAL_DAC_RESOLUTION: 1