digraph "0_radare2_f17bfd9f1da05f30f23a4dd05e9d2363e1406948@API" {
"1002907" [label="(Call,op->operands[1].offset > 127)"];
"1002014" [label="(Call,op->operands[1].offset * op->operands[1].offset_sign)"];
"1002853" [label="(Call,op->operands[1].offset > 127)"];
"1002962" [label="(Call,op->operands[1].offset > 127)"];
"1003098" [label="(Call,op->operands[1].offset > 128)"];
"1003097" [label="(Call,op->operands[1].offset > 128 || op->operands[1].regs[0] == X86R_EIP)"];
"1003173" [label="(Call,op->operands[1].offset > 127)"];
"1003172" [label="(Call,op->operands[1].offset > 127 || op->operands[1].regs[0] == X86R_RIP)"];
"1002947" [label="(Identifier,data)"];
"1002962" [label="(Call,op->operands[1].offset > 127)"];
"1002906" [label="(ControlStructure,if (op->operands[1].offset > 127))"];
"1003098" [label="(Call,op->operands[1].offset > 128)"];
"1002978" [label="(Call,op->operands[1].regs[0] == X86R_EIP && (op->operands[0].type & OT_DWORD))"];
"1003097" [label="(Call,op->operands[1].offset > 128 || op->operands[1].regs[0] == X86R_EIP)"];
"1002919" [label="(Identifier,data)"];
"1002915" [label="(Literal,127)"];
"1002870" [label="(Identifier,a)"];
"1003174" [label="(Call,op->operands[1].offset)"];
"1002854" [label="(Call,op->operands[1].offset)"];
"1002022" [label="(Call,op->operands[1].offset_sign)"];
"1003072" [label="(Identifier,op)"];
"1002961" [label="(ControlStructure,if (op->operands[1].offset > 127))"];
"1003173" [label="(Call,op->operands[1].offset > 127)"];
"1003171" [label="(ControlStructure,if (op->operands[1].offset > 127 || op->operands[1].regs[0] == X86R_RIP))"];
"1002973" [label="(Identifier,mod)"];
"1003107" [label="(Call,op->operands[1].regs[0] == X86R_EIP)"];
"1003112" [label="(Identifier,op)"];
"1003099" [label="(Call,op->operands[1].offset)"];
"1002014" [label="(Call,op->operands[1].offset * op->operands[1].offset_sign)"];
"1003220" [label="(MethodReturn,static int)"];
"1003187" [label="(Identifier,op)"];
"1003008" [label="(Call,op->operands[1].regs[0] == X86R_RIP && (op->operands[0].type & OT_QWORD))"];
"1002907" [label="(Call,op->operands[1].offset > 127)"];
"1002864" [label="(Identifier,mod)"];
"1002852" [label="(ControlStructure,if (op->operands[1].offset > 127))"];
"1002963" [label="(Call,op->operands[1].offset)"];
"1003196" [label="(Identifier,data)"];
"1002886" [label="(Call,op->operands[1].regs[0] == X86R_RIP)"];
"1003219" [label="(Identifier,l)"];
"1003182" [label="(Call,op->operands[1].regs[0] == X86R_RIP)"];
"1002970" [label="(Literal,127)"];
"1003172" [label="(Call,op->operands[1].offset > 127 || op->operands[1].regs[0] == X86R_RIP)"];
"1003106" [label="(Literal,128)"];
"1002908" [label="(Call,op->operands[1].offset)"];
"1003151" [label="(Call,offset || op->operands[1].regs[0] == X86R_RIP)"];
"1003121" [label="(Identifier,data)"];
"1003181" [label="(Literal,127)"];
"1002853" [label="(Call,op->operands[1].offset > 127)"];
"1002861" [label="(Literal,127)"];
"1003096" [label="(ControlStructure,if (op->operands[1].offset > 128 || op->operands[1].regs[0] == X86R_EIP))"];
"1002015" [label="(Call,op->operands[1].offset)"];
"1002012" [label="(Call,offset = op->operands[1].offset * op->operands[1].offset_sign)"];
"1002907" -> "1002906"  [label="AST: "];
"1002907" -> "1002915"  [label="CFG: "];
"1002908" -> "1002907"  [label="AST: "];
"1002915" -> "1002907"  [label="AST: "];
"1002919" -> "1002907"  [label="CFG: "];
"1002947" -> "1002907"  [label="CFG: "];
"1002014" -> "1002907"  [label="DDG: op->operands[1].offset"];
"1002853" -> "1002907"  [label="DDG: op->operands[1].offset"];
"1002907" -> "1002962"  [label="DDG: op->operands[1].offset"];
"1002014" -> "1002012"  [label="AST: "];
"1002014" -> "1002022"  [label="CFG: "];
"1002015" -> "1002014"  [label="AST: "];
"1002022" -> "1002014"  [label="AST: "];
"1002012" -> "1002014"  [label="CFG: "];
"1002014" -> "1003220"  [label="DDG: op->operands[1].offset_sign"];
"1002014" -> "1003220"  [label="DDG: op->operands[1].offset"];
"1002014" -> "1002012"  [label="DDG: op->operands[1].offset"];
"1002014" -> "1002012"  [label="DDG: op->operands[1].offset_sign"];
"1002014" -> "1002853"  [label="DDG: op->operands[1].offset"];
"1002014" -> "1002962"  [label="DDG: op->operands[1].offset"];
"1002014" -> "1003098"  [label="DDG: op->operands[1].offset"];
"1002014" -> "1003173"  [label="DDG: op->operands[1].offset"];
"1002853" -> "1002852"  [label="AST: "];
"1002853" -> "1002861"  [label="CFG: "];
"1002854" -> "1002853"  [label="AST: "];
"1002861" -> "1002853"  [label="AST: "];
"1002864" -> "1002853"  [label="CFG: "];
"1002870" -> "1002853"  [label="CFG: "];
"1002853" -> "1003220"  [label="DDG: op->operands[1].offset > 127"];
"1002853" -> "1003220"  [label="DDG: op->operands[1].offset"];
"1002853" -> "1002962"  [label="DDG: op->operands[1].offset"];
"1002853" -> "1003098"  [label="DDG: op->operands[1].offset"];
"1002853" -> "1003173"  [label="DDG: op->operands[1].offset"];
"1002962" -> "1002961"  [label="AST: "];
"1002962" -> "1002970"  [label="CFG: "];
"1002963" -> "1002962"  [label="AST: "];
"1002970" -> "1002962"  [label="AST: "];
"1002973" -> "1002962"  [label="CFG: "];
"1003072" -> "1002962"  [label="CFG: "];
"1002962" -> "1003220"  [label="DDG: op->operands[1].offset > 127"];
"1002962" -> "1003220"  [label="DDG: op->operands[1].offset"];
"1002962" -> "1003098"  [label="DDG: op->operands[1].offset"];
"1002962" -> "1003173"  [label="DDG: op->operands[1].offset"];
"1003098" -> "1003097"  [label="AST: "];
"1003098" -> "1003106"  [label="CFG: "];
"1003099" -> "1003098"  [label="AST: "];
"1003106" -> "1003098"  [label="AST: "];
"1003112" -> "1003098"  [label="CFG: "];
"1003097" -> "1003098"  [label="CFG: "];
"1003098" -> "1003220"  [label="DDG: op->operands[1].offset"];
"1003098" -> "1003097"  [label="DDG: op->operands[1].offset"];
"1003098" -> "1003097"  [label="DDG: 128"];
"1003097" -> "1003096"  [label="AST: "];
"1003097" -> "1003107"  [label="CFG: "];
"1003107" -> "1003097"  [label="AST: "];
"1003121" -> "1003097"  [label="CFG: "];
"1003219" -> "1003097"  [label="CFG: "];
"1003097" -> "1003220"  [label="DDG: op->operands[1].regs[0] == X86R_EIP"];
"1003097" -> "1003220"  [label="DDG: op->operands[1].offset > 128"];
"1003097" -> "1003220"  [label="DDG: op->operands[1].offset > 128 || op->operands[1].regs[0] == X86R_EIP"];
"1002978" -> "1003097"  [label="DDG: op->operands[1].regs[0] == X86R_EIP"];
"1003107" -> "1003097"  [label="DDG: op->operands[1].regs[0]"];
"1003107" -> "1003097"  [label="DDG: X86R_EIP"];
"1003173" -> "1003172"  [label="AST: "];
"1003173" -> "1003181"  [label="CFG: "];
"1003174" -> "1003173"  [label="AST: "];
"1003181" -> "1003173"  [label="AST: "];
"1003187" -> "1003173"  [label="CFG: "];
"1003172" -> "1003173"  [label="CFG: "];
"1003173" -> "1003220"  [label="DDG: op->operands[1].offset"];
"1003173" -> "1003172"  [label="DDG: op->operands[1].offset"];
"1003173" -> "1003172"  [label="DDG: 127"];
"1003172" -> "1003171"  [label="AST: "];
"1003172" -> "1003182"  [label="CFG: "];
"1003182" -> "1003172"  [label="AST: "];
"1003196" -> "1003172"  [label="CFG: "];
"1003219" -> "1003172"  [label="CFG: "];
"1003172" -> "1003220"  [label="DDG: op->operands[1].offset > 127 || op->operands[1].regs[0] == X86R_RIP"];
"1003172" -> "1003220"  [label="DDG: op->operands[1].offset > 127"];
"1003172" -> "1003220"  [label="DDG: op->operands[1].regs[0] == X86R_RIP"];
"1003008" -> "1003172"  [label="DDG: op->operands[1].regs[0] == X86R_RIP"];
"1002886" -> "1003172"  [label="DDG: op->operands[1].regs[0] == X86R_RIP"];
"1003151" -> "1003172"  [label="DDG: op->operands[1].regs[0] == X86R_RIP"];
"1003182" -> "1003172"  [label="DDG: op->operands[1].regs[0]"];
"1003182" -> "1003172"  [label="DDG: X86R_RIP"];
}
