// Seed: 3429298951
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  id_7 :
  assert property (@(posedge ~(1)) 1)
  else $display(1);
  assign id_1 = 1;
endmodule
module module_1 (
    input tri id_0,
    output tri1 id_1
    , id_4,
    input supply1 id_2
);
  tri0 id_5 = 1'b0;
  module_0(
      id_4, id_4, id_5, id_4, id_4, id_4
  );
  supply0 id_7 = 1;
endmodule
