$date
	Sat Dec 19 17:24:50 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mips_cpu_bus_tb_delay1 $end
$var wire 32 ! writedata [31:0] $end
$var wire 1 " write $end
$var wire 1 # waitrequest $end
$var wire 32 $ test [31:0] $end
$var wire 32 % register_v0 [31:0] $end
$var wire 32 & readdata [31:0] $end
$var wire 1 ' read $end
$var wire 4 ( byteenable [3:0] $end
$var wire 32 ) address [31:0] $end
$var wire 1 * active $end
$var reg 1 + clk $end
$var reg 1 , rst $end
$scope module cpuInst $end
$var wire 4 - byteenable [3:0] $end
$var wire 1 + clk $end
$var wire 32 . data_address [31:0] $end
$var wire 1 / internal_clk $end
$var wire 1 0 program_counter_src_decode $end
$var wire 1 , reset $end
$var wire 32 1 writedata [31:0] $end
$var wire 5 2 write_register_writeback [4:0] $end
$var wire 5 3 write_register_memory [4:0] $end
$var wire 5 4 write_register_execute [4:0] $end
$var wire 32 5 write_data_memory [31:0] $end
$var wire 32 6 write_data_execute [31:0] $end
$var wire 1 # waitrequest $end
$var wire 1 7 using_HI_LO_execute $end
$var wire 1 8 using_HI_LO_decode $end
$var wire 1 9 stall_fetch $end
$var wire 1 : stall_decode $end
$var wire 32 ; src_B_execute [31:0] $end
$var wire 32 < src_B_decode [31:0] $end
$var wire 32 = src_B_ALU_execute [31:0] $end
$var wire 32 > src_A_execute [31:0] $end
$var wire 32 ? src_A_decode [31:0] $end
$var wire 32 @ src_A_ALU_writeback [31:0] $end
$var wire 32 A src_A_ALU_memory [31:0] $end
$var wire 32 B src_A_ALU_execute [31:0] $end
$var wire 32 C sign_imm_execute [31:0] $end
$var wire 32 D sign_imm_decode [31:0] $end
$var wire 32 E shifter_output_decode [31:0] $end
$var wire 5 F sa_execute [4:0] $end
$var wire 5 G sa_decode [4:0] $end
$var wire 32 H result_writeback [31:0] $end
$var wire 1 I register_write_writeback $end
$var wire 1 J register_write_memory $end
$var wire 1 K register_write_execute $end
$var wire 1 L register_write_decode $end
$var wire 32 M register_v0_reg_file [31:0] $end
$var wire 32 N register_file_output_LO_decode [31:0] $end
$var wire 32 O register_file_output_HI_decode [31:0] $end
$var wire 32 P register_file_output_B_decode [31:0] $end
$var wire 32 Q register_file_output_A_decode [31:0] $end
$var wire 2 R register_destination_execute [1:0] $end
$var wire 2 S register_destination_decode [1:0] $end
$var wire 32 T readdata [31:0] $end
$var wire 32 U read_data_writeback_filtered [31:0] $end
$var wire 32 V read_data_writeback [31:0] $end
$var wire 5 W read_address_2 [4:0] $end
$var wire 5 X read_address_1 [4:0] $end
$var wire 32 Y program_counter_prime [31:0] $end
$var wire 32 Z program_counter_plus_four_fetch [31:0] $end
$var wire 32 [ program_counter_plus_four_execute [31:0] $end
$var wire 32 \ program_counter_plus_four_decode [31:0] $end
$var wire 32 ] program_counter_plus_eight_execute [31:0] $end
$var wire 32 ^ program_counter_mux_1_out [31:0] $end
$var wire 1 _ program_counter_multiplexer_jump_memory $end
$var wire 1 ` program_counter_multiplexer_jump_execute $end
$var wire 1 a program_counter_multiplexer_jump_decode $end
$var wire 32 b program_counter_branch_decode [31:0] $end
$var wire 6 c op_writeback [5:0] $end
$var wire 6 d op_memory [5:0] $end
$var wire 6 e op_execute [5:0] $end
$var wire 6 f op [5:0] $end
$var wire 1 g no_sign_extend $end
$var wire 1 h memory_write_memory $end
$var wire 1 i memory_write_execute $end
$var wire 1 j memory_write_decode $end
$var wire 1 k memory_to_register_writeback $end
$var wire 1 l memory_to_register_memory $end
$var wire 1 m memory_to_register_execute $end
$var wire 1 n memory_to_register_decode $end
$var wire 32 o j_program_counter_memory [31:0] $end
$var wire 32 p j_program_counter_execute [31:0] $end
$var wire 32 q j_program_counter_decode [31:0] $end
$var wire 26 r j_offset [25:0] $end
$var wire 1 s j_instruction_memory $end
$var wire 1 t j_instruction_execute $end
$var wire 1 u j_instruction_decode $end
$var wire 32 v instruction_decode [31:0] $end
$var wire 32 w instr_address [31:0] $end
$var wire 16 x immediate [15:0] $end
$var wire 3 y forward_B_execute [2:0] $end
$var wire 1 z forward_B_decode $end
$var wire 3 { forward_A_execute [2:0] $end
$var wire 1 | forward_A_decode $end
$var wire 1 } flush_execute_register $end
$var wire 1 ~ equal_decode $end
$var wire 32 !" comparator_2 [31:0] $end
$var wire 32 "" comparator_1 [31:0] $end
$var wire 4 #" byteenable_writeback [3:0] $end
$var wire 1 $" branch_decode $end
$var wire 1 * active $end
$var wire 5 %" Rt_execute [4:0] $end
$var wire 5 &" Rt_decode [4:0] $end
$var wire 5 '" Rs_execute [4:0] $end
$var wire 5 (" Rs_decode [4:0] $end
$var wire 5 )" Rd_execute [4:0] $end
$var wire 5 *" Rd_decode [4:0] $end
$var wire 1 +" LO_register_write_writeback $end
$var wire 1 ," LO_register_write_memory $end
$var wire 1 -" LO_register_write_execute $end
$var wire 1 ." LO_register_write_decode $end
$var wire 1 /" HI_register_write_writeback $end
$var wire 1 0" HI_register_write_memory $end
$var wire 1 1" HI_register_write_execute $end
$var wire 1 2" HI_register_write_decode $end
$var wire 1 3" HALT_writeback $end
$var wire 1 4" HALT_memory $end
$var wire 1 5" HALT_fetch $end
$var wire 1 6" HALT_execute $end
$var wire 1 7" HALT_decode $end
$var wire 2 8" ALU_src_B_execute [1:0] $end
$var wire 2 9" ALU_src_B_decode [1:0] $end
$var wire 1 :" ALU_src_A_execute $end
$var wire 1 ;" ALU_src_A_decode $end
$var wire 32 <" ALU_output_writeback [31:0] $end
$var wire 32 =" ALU_output_memory_resolved [31:0] $end
$var wire 32 >" ALU_output_memory [31:0] $end
$var wire 32 ?" ALU_output_execute [31:0] $end
$var wire 6 @" ALU_function_execute [5:0] $end
$var wire 6 A" ALU_function_decode [5:0] $end
$var wire 32 B" ALU_LO_output_writeback [31:0] $end
$var wire 32 C" ALU_LO_output_memory [31:0] $end
$var wire 32 D" ALU_LO_output_execute [31:0] $end
$var wire 32 E" ALU_HI_output_writeback [31:0] $end
$var wire 32 F" ALU_HI_output_memory [31:0] $end
$var wire 32 G" ALU_HI_output_execute [31:0] $end
$var reg 32 H" address [31:0] $end
$var reg 4 I" byteenable_memory [3:0] $end
$var reg 4 J" byteenable_memory_next [3:0] $end
$var reg 1 K" clk_enable $end
$var reg 1 L" en_out $end
$var reg 3 M" fetch_state [2:0] $end
$var reg 3 N" fetch_state_next [2:0] $end
$var reg 32 O" instruction_fetch [31:0] $end
$var reg 32 P" instruction_fetch_next [31:0] $end
$var reg 1 ' read $end
$var reg 32 Q" read_data_memory [31:0] $end
$var reg 32 R" read_data_memory_next [31:0] $end
$var reg 1 S" read_enable $end
$var reg 32 T" register_v0 [31:0] $end
$var reg 1 " write $end
$scope module adder_decode $end
$var wire 32 U" a [31:0] $end
$var wire 32 V" z [31:0] $end
$var wire 32 W" b [31:0] $end
$upscope $end
$scope module alu $end
$var wire 64 X" sign_extened_input_2 [63:0] $end
$var wire 64 Y" sign_extened_input_1 [63:0] $end
$var wire 5 Z" shift_amount [4:0] $end
$var wire 32 [" input_2 [31:0] $end
$var wire 32 \" input_1 [31:0] $end
$var wire 64 ]" extended_input_2 [63:0] $end
$var wire 64 ^" extended_input_1 [63:0] $end
$var wire 6 _" ALU_operation [5:0] $end
$var reg 64 `" ALU_HI_LO_output [63:0] $end
$var reg 32 a" ALU_HI_output [31:0] $end
$var reg 32 b" ALU_LO_output [31:0] $end
$var reg 32 c" ALU_output [31:0] $end
$upscope $end
$scope module alu_input_mux $end
$var wire 32 d" sign_imm_execute [31:0] $end
$var wire 5 e" sa_execute [10:6] $end
$var wire 32 f" result_writeback [31:0] $end
$var wire 32 g" read_data_2_reg [31:0] $end
$var wire 32 h" read_data_1_reg [31:0] $end
$var wire 32 i" program_counter_plus_eight_execute [31:0] $end
$var wire 3 j" forward_two_execute [2:0] $end
$var wire 3 k" forward_one_execute [2:0] $end
$var wire 32 l" LO_result_writeback [31:0] $end
$var wire 32 m" HI_result_writeback [31:0] $end
$var wire 2 n" ALU_src_B_execute [1:0] $end
$var wire 1 :" ALU_src_A_execute $end
$var wire 32 o" ALU_output_memory [31:0] $end
$var wire 32 p" ALU_LO_output_memory [31:0] $end
$var wire 32 q" ALU_HI_output_memory [31:0] $end
$var reg 32 r" src_A_ALU_execute [31:0] $end
$var reg 32 s" src_B_ALU_execute [31:0] $end
$var reg 32 t" src_mux_input_0_A [31:0] $end
$var reg 32 u" src_mux_input_0_B [31:0] $end
$var reg 32 v" write_data_execute [31:0] $end
$upscope $end
$scope module control_unit $end
$var wire 32 w" instruction [31:0] $end
$var reg 6 x" ALU_function [5:0] $end
$var reg 1 ;" ALU_src_A $end
$var reg 2 y" ALU_src_B [1:0] $end
$var reg 1 2" HI_register_write $end
$var reg 1 ." LO_register_write $end
$var reg 1 $" branch $end
$var reg 6 z" funct [5:0] $end
$var reg 1 u j_instruction $end
$var reg 1 n memory_to_register $end
$var reg 1 j memory_write $end
$var reg 1 g no_sign_extend $end
$var reg 6 {" op [5:0] $end
$var reg 1 a program_counter_multiplexer_jump $end
$var reg 2 |" register_destination [1:0] $end
$var reg 1 L register_write $end
$var reg 5 }" rt [4:0] $end
$var reg 1 8 using_HI_LO $end
$upscope $end
$scope module decode_execute_register $end
$var wire 6 ~" ALU_function_decode [5:0] $end
$var wire 1 ;" ALU_src_A_decode $end
$var wire 2 !# ALU_src_B_decode [1:0] $end
$var wire 1 2" HI_register_write_decode $end
$var wire 1 ." LO_register_write_decode $end
$var wire 5 "# Rd_decode [4:0] $end
$var wire 5 ## Rs_decode [4:0] $end
$var wire 5 $# Rt_decode [4:0] $end
$var wire 1 / clk $end
$var wire 1 u j_instruction_decode $end
$var wire 32 %# j_program_counter_decode [31:0] $end
$var wire 1 n memory_to_register_decode $end
$var wire 1 j memory_write_decode $end
$var wire 6 &# op_decode [5:0] $end
$var wire 1 a program_counter_multiplexer_jump_decode $end
$var wire 2 '# register_destination_decode [1:0] $end
$var wire 1 L register_write_decode $end
$var wire 1 , reset $end
$var wire 5 (# sa_decode [4:0] $end
$var wire 32 )# sign_imm_decode [31:0] $end
$var wire 32 *# src_A_decode [31:0] $end
$var wire 32 +# src_B_decode [31:0] $end
$var wire 1 8 using_HI_LO_decode $end
$var wire 32 ,# program_counter_plus_four_decode [31:0] $end
$var wire 1 } clear $end
$var wire 1 7" HALT_decode $end
$var reg 6 -# ALU_function_execute [5:0] $end
$var reg 1 :" ALU_src_A_execute $end
$var reg 2 .# ALU_src_B_execute [1:0] $end
$var reg 1 6" HALT_execute $end
$var reg 1 1" HI_register_write_execute $end
$var reg 1 -" LO_register_write_execute $end
$var reg 5 /# Rd_execute [4:0] $end
$var reg 5 0# Rs_execute [4:0] $end
$var reg 5 1# Rt_execute [4:0] $end
$var reg 1 t j_instruction_execute $end
$var reg 32 2# j_program_counter_execute [31:0] $end
$var reg 1 m memory_to_register_execute $end
$var reg 1 i memory_write_execute $end
$var reg 6 3# op_execute [5:0] $end
$var reg 1 ` program_counter_multiplexer_jump_execute $end
$var reg 32 4# program_counter_plus_four_execute [31:0] $end
$var reg 2 5# register_destination_execute [1:0] $end
$var reg 1 K register_write_execute $end
$var reg 5 6# sa_execute [4:0] $end
$var reg 32 7# sign_imm_execute [31:0] $end
$var reg 32 8# src_A_execute [31:0] $end
$var reg 32 9# src_B_execute [31:0] $end
$var reg 1 7 using_HI_LO_execute $end
$upscope $end
$scope module execute_memory_register $end
$var wire 32 :# ALU_HI_output_execute [31:0] $end
$var wire 32 ;# ALU_LO_output_execute [31:0] $end
$var wire 32 <# ALU_output_execute [31:0] $end
$var wire 1 6" HALT_execute $end
$var wire 1 1" HI_register_write_execute $end
$var wire 1 -" LO_register_write_execute $end
$var wire 1 / clk $end
$var wire 1 t j_instruction_execute $end
$var wire 32 =# j_program_counter_execute [31:0] $end
$var wire 1 m memory_to_register_execute $end
$var wire 1 i memory_write_execute $end
$var wire 6 ># op_execute [5:0] $end
$var wire 1 ` program_counter_multiplexer_jump_execute $end
$var wire 1 K register_write_execute $end
$var wire 1 , reset $end
$var wire 32 ?# src_A_ALU_execute [31:0] $end
$var wire 32 @# write_data_execute [31:0] $end
$var wire 5 A# write_register_execute [4:0] $end
$var reg 32 B# ALU_HI_output_memory [31:0] $end
$var reg 32 C# ALU_LO_output_memory [31:0] $end
$var reg 32 D# ALU_output_memory [31:0] $end
$var reg 1 4" HALT_memory $end
$var reg 1 0" HI_register_write_memory $end
$var reg 1 ," LO_register_write_memory $end
$var reg 1 s j_instruction_memory $end
$var reg 32 E# j_program_counter_memory [31:0] $end
$var reg 1 l memory_to_register_memory $end
$var reg 1 h memory_write_memory $end
$var reg 6 F# op_memory [5:0] $end
$var reg 1 _ program_counter_multiplexer_jump_memory $end
$var reg 1 J register_write_memory $end
$var reg 32 G# src_A_ALU_memory [31:0] $end
$var reg 32 H# write_data_memory [31:0] $end
$var reg 5 I# write_register_memory [4:0] $end
$upscope $end
$scope module fetch_decode_register $end
$var wire 1 / clk $end
$var wire 32 J# instruction_fetch [31:0] $end
$var wire 1 , reset $end
$var wire 32 K# program_counter_plus_four_fetch [31:0] $end
$var wire 1 : enable $end
$var wire 1 5" HALT_fetch $end
$var reg 1 7" HALT_decode $end
$var reg 32 L# instruction_decode [31:0] $end
$var reg 32 M# program_counter_plus_four_decode [31:0] $end
$upscope $end
$scope module hazard_unit $end
$var wire 1 0" HI_register_write_memory $end
$var wire 1 ," LO_register_write_memory $end
$var wire 5 N# Rs_decode [4:0] $end
$var wire 5 O# Rs_execute [4:0] $end
$var wire 5 P# Rt_decode [4:0] $end
$var wire 5 Q# Rt_execute [4:0] $end
$var wire 1 $" branch_decode $end
$var wire 1 m memory_to_register_execute $end
$var wire 1 l memory_to_register_memory $end
$var wire 1 _ program_counter_multiplexer_jump_memory $end
$var wire 1 K register_write_execute $end
$var wire 1 J register_write_memory $end
$var wire 1 7 using_HI_LO_execute $end
$var wire 5 R# write_register_memory [4:0] $end
$var wire 5 S# write_register_writeback [4:0] $end
$var wire 5 T# write_register_execute [4:0] $end
$var wire 1 I register_write_writeback $end
$var wire 1 +" LO_register_write_writeback $end
$var wire 1 /" HI_register_write_writeback $end
$var reg 1 U# branchstall $end
$var reg 1 } flush_execute_register $end
$var reg 1 | forward_register_file_output_A_decode $end
$var reg 3 V# forward_register_file_output_A_execute [2:0] $end
$var reg 1 z forward_register_file_output_B_decode $end
$var reg 3 W# forward_register_file_output_B_execute [2:0] $end
$var reg 1 X# lwstall $end
$var reg 1 : stall_decode $end
$var reg 1 9 stall_fetch $end
$upscope $end
$scope module memory_filter $end
$var wire 1 , reset $end
$var wire 32 Y# src_A_writeback [31:0] $end
$var wire 32 Z# read_data_writeback [31:0] $end
$var wire 6 [# op_writeback [5:0] $end
$var wire 4 \# byteenable_writeback [3:0] $end
$var reg 32 ]# filtered_output_writeback [31:0] $end
$upscope $end
$scope module memory_writeback_register $end
$var wire 32 ^# ALU_HI_output_memory [31:0] $end
$var wire 32 _# ALU_LO_output_memory [31:0] $end
$var wire 32 `# ALU_output_memory [31:0] $end
$var wire 1 4" HALT_memory $end
$var wire 1 0" HI_register_write_memory $end
$var wire 1 ," LO_register_write_memory $end
$var wire 4 a# byteenable_memory [3:0] $end
$var wire 1 / clk $end
$var wire 1 l memory_to_register_memory $end
$var wire 6 b# op_memory [5:0] $end
$var wire 32 c# read_data_memory [31:0] $end
$var wire 1 J register_write_memory $end
$var wire 1 , reset $end
$var wire 32 d# src_A_ALU_memory [31:0] $end
$var wire 5 e# write_register_memory [4:0] $end
$var reg 32 f# ALU_HI_output_writeback [31:0] $end
$var reg 32 g# ALU_LO_output_writeback [31:0] $end
$var reg 32 h# ALU_output_writeback [31:0] $end
$var reg 1 3" HALT_writeback $end
$var reg 1 /" HI_register_write_writeback $end
$var reg 1 +" LO_register_write_writeback $end
$var reg 4 i# byteenable_writeback [3:0] $end
$var reg 1 k memory_to_register_writeback $end
$var reg 6 j# op_writeback [5:0] $end
$var reg 32 k# read_data_writeback [31:0] $end
$var reg 1 I register_write_writeback $end
$var reg 32 l# src_A_ALU_writeback [31:0] $end
$var reg 5 m# write_register_writeback [4:0] $end
$upscope $end
$scope module pc $end
$var wire 1 / clk $end
$var wire 1 9 enable $end
$var wire 1 , reset $end
$var wire 32 n# address_input [31:0] $end
$var reg 32 o# address_output [31:0] $end
$var reg 1 5" halt $end
$upscope $end
$scope module plus_four_adder $end
$var wire 32 p# a [31:0] $end
$var wire 32 q# b [31:0] $end
$var wire 32 r# z [31:0] $end
$upscope $end
$scope module plus_four_adder_execute $end
$var wire 32 s# a [31:0] $end
$var wire 32 t# b [31:0] $end
$var wire 32 u# z [31:0] $end
$upscope $end
$scope module program_counter_multiplexer $end
$var wire 1 0 control $end
$var wire 32 v# input_0 [31:0] $end
$var wire 32 w# input_1 [31:0] $end
$var wire 32 x# resolved [31:0] $end
$upscope $end
$scope module program_counter_multiplexer_two $end
$var wire 1 _ control $end
$var wire 32 y# input_0 [31:0] $end
$var wire 32 z# input_1 [31:0] $end
$var wire 32 {# resolved [31:0] $end
$upscope $end
$scope module reg_output_comparator $end
$var wire 32 |# a [31:0] $end
$var wire 32 }# b [31:0] $end
$var wire 6 ~# op [5:0] $end
$var wire 5 !$ rt [4:0] $end
$var reg 1 ~ c $end
$upscope $end
$scope module register_file $end
$var wire 32 "$ HI_write_data [31:0] $end
$var wire 1 /" HI_write_enable $end
$var wire 32 #$ LO_write_data [31:0] $end
$var wire 1 +" LO_write_enable $end
$var wire 1 / clk $end
$var wire 1 $$ modified_write_clk $end
$var wire 1 %$ pipelined $end
$var wire 5 &$ read_address_1 [4:0] $end
$var wire 5 '$ read_address_2 [4:0] $end
$var wire 32 ($ read_data_1 [31:0] $end
$var wire 32 )$ read_data_2 [31:0] $end
$var wire 32 *$ read_data_HI [31:0] $end
$var wire 32 +$ read_data_LO [31:0] $end
$var wire 32 ,$ read_register_2 [31:0] $end
$var wire 1 , reset $end
$var wire 5 -$ write_address [4:0] $end
$var wire 1 I write_enable $end
$var wire 32 .$ write_data [31:0] $end
$var reg 32 /$ HI_reg [31:0] $end
$var reg 32 0$ LO_reg [31:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 1$ i [31:0] $end
$upscope $end
$upscope $end
$scope module write_register_execute_mux $end
$var wire 2 2$ control [1:0] $end
$var wire 5 3$ input_0 [4:0] $end
$var wire 5 4$ input_1 [4:0] $end
$var wire 5 5$ input_2 [4:0] $end
$var wire 5 6$ input_3 [4:0] $end
$var reg 5 7$ resolved [4:0] $end
$upscope $end
$scope module writeback_mux $end
$var wire 1 k control $end
$var wire 32 8$ input_0 [31:0] $end
$var wire 32 9$ input_1 [31:0] $end
$var wire 32 :$ resolved [31:0] $end
$upscope $end
$upscope $end
$scope module raminst $end
$var wire 32 ;$ address [31:0] $end
$var wire 4 <$ byteenable [3:0] $end
$var wire 1 + clk $end
$var wire 1 ' read $end
$var wire 1 " write $end
$var wire 32 =$ writedata [31:0] $end
$var reg 8 >$ a [7:0] $end
$var reg 8 ?$ b [7:0] $end
$var reg 8 @$ c [7:0] $end
$var reg 8 A$ d [7:0] $end
$var reg 32 B$ readdata [31:0] $end
$var reg 32 C$ test [31:0] $end
$var reg 32 D$ val [31:0] $end
$var reg 1 # waitrequest $end
$var reg 32 E$ writedata_mod [31:0] $end
$scope begin $unm_blk_34 $end
$var integer 32 F$ i [31:0] $end
$var integer 32 G$ j [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100000000000000000000 G$
b11000000000000000000000000000000 F$
bx E$
bx D$
bx C$
bx B$
bx A$
bx @$
bx ?$
bx >$
bx =$
bx <$
b0 ;$
bx :$
bx 9$
bx 8$
bx 7$
b0 6$
b11111 5$
bx 4$
bx 3$
bx 2$
b0 1$
bx 0$
bx /$
bx .$
bx -$
bx ,$
bx +$
bx *$
bx )$
bx ($
bx '$
bx &$
1%$
1$$
bx #$
bx "$
bx !$
bx ~#
bx }#
bx |#
bx {#
bx z#
bx y#
bx x#
bx w#
bx v#
bx u#
bx t#
b100 s#
bx r#
b100 q#
bx p#
bx o#
bx n#
bx m#
bx l#
bx k#
bx j#
bx i#
bx h#
bx g#
bx f#
bx e#
bx d#
bx c#
bx b#
bx a#
bx `#
bx _#
bx ^#
bx ]#
bx \#
bx [#
bx Z#
bx Y#
xX#
b0 W#
b0 V#
xU#
bx T#
bx S#
bx R#
bx Q#
bx P#
bx O#
bx N#
bx M#
bx L#
bx K#
bx J#
bx I#
bx H#
bx G#
bx F#
bx E#
bx D#
bx C#
bx B#
bx A#
bx @#
b0 ?#
bx >#
bx =#
bx <#
bx ;#
bx :#
bx 9#
bx 8#
bx 7#
bx 6#
bx 5#
bx 4#
bx 3#
bx 2#
bx 1#
bx 0#
bx /#
bx .#
bx -#
bx ,#
bx +#
bx *#
bx )#
bx (#
bx '#
bx &#
bx00 %#
bx $#
bx ##
bx "#
bx !#
bx ~"
bx }"
bx |"
bx {"
bx z"
bx y"
bx x"
bx w"
bx v"
bx u"
bx t"
b0 s"
b0 r"
bx q"
bx p"
bx o"
bx n"
bx m"
bx l"
b0 k"
b0 j"
bx i"
bx h"
bx g"
bx f"
bx e"
bx d"
bx c"
bx b"
bx a"
bx `"
bx _"
b0 ^"
b0 ]"
b0 \"
b0 ["
b0 Z"
b0 Y"
b0 X"
bx W"
bx V"
bx00 U"
bx T"
xS"
bx R"
bx Q"
bx P"
bx O"
bx N"
bx M"
xL"
xK"
b0 J"
bx I"
b0 H"
bx G"
bx F"
bx E"
bx D"
bx C"
bx B"
bx A"
bx @"
bx ?"
bx >"
bx ="
bx <"
0;"
x:"
bx 9"
bx 8"
x7"
x6"
x5"
x4"
x3"
x2"
x1"
x0"
x/"
x."
x-"
x,"
x+"
bx *"
bx )"
bx ("
bx '"
bx &"
bx %"
x$"
bx #"
bx ""
bx !"
0~
x}
x|
b0 {
xz
b0 y
bx x
bx w
bx v
xu
xt
xs
bx r
bx00 q
bx p
bx o
xn
xm
xl
xk
xj
xi
xh
xg
bx f
bx e
bx d
bx c
bx b
xa
x`
x_
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
bx W
bx V
bx U
bx T
bx S
bx R
bx Q
bx P
bx O
bx N
bx M
xL
xK
xJ
xI
bx H
bx G
bx F
bx00 E
bx D
bx C
b0 B
bx A
bx @
bx ?
bx >
b0 =
bx <
bx ;
x:
x9
x8
x7
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
00
0/
bx .
bx -
0,
0+
x*
b0 )
bx (
x'
bx &
bx %
bx $
0#
x"
bx !
$end
#1
b10111111110000000000000000000000 b
b10111111110000000000000000000000 V"
b10111111110000000000000000000000 w#
b0 E
b0 U"
b0 D
b0 )#
b0 <
b0 +#
b0 ?
b0 *#
b0 H
b0 f"
b0 .$
b0 :$
b0 ="
b0 z#
b0 !"
b0 }#
b0 ""
b0 |#
b10111111110000000000000000000100 Y
b10111111110000000000000000000100 n#
b10111111110000000000000000000100 {#
b0 G
b0 (#
b0 r
b0 x
b0 *"
b0 "#
b0 &"
b0 $#
b0 P#
b0 !$
b0 P
b0 )$
b0 W
b0 '$
b0 ("
b0 ##
b0 N#
b0 Q
b0 ($
b0 X
b0 &$
b0 f
b0 &#
b0 ~#
b10110000000000000000000000000000 q
b10110000000000000000000000000000 %#
b10111111110000000000000000000100 ^
b10111111110000000000000000000100 x#
b10111111110000000000000000000100 y#
b0 E$
b0 A$
b0 @$
b0 ?$
b0 >$
0g
08
0u
0a
b0 A"
b0 x"
b0 ~"
0."
02"
0$"
b1 S
b1 |"
b1 '#
1;"
b0 9"
b0 y"
b0 !#
0j
0n
1L
b0 z"
b0 }"
b0 {"
0}
0:
09
0U#
0z
0|
b0 %
b0 T"
0'
b0 R"
b0 P"
0K"
0"
0S"
b1 N"
b0 V
b0 Z#
b0 k#
b0 @
b0 Y#
b0 l#
b0 #"
b0 \#
b0 i#
b0 c
b0 [#
b0 j#
1*
03"
b0 B"
b0 l"
b0 g#
b0 #$
b0 E"
b0 m"
b0 f#
b0 "$
b0 2
b0 S#
b0 m#
b0 -$
b0 <"
b0 h#
b0 8$
0+"
0/"
0k
0I
b0 d
b0 F#
b0 b#
04"
b0 o
b0 E#
0s
b0 3
b0 I#
b0 R#
b0 e#
b0 !
b0 1
b0 =$
b0 5
b0 H#
b0 C"
b0 p"
b0 C#
b0 _#
b0 F"
b0 q"
b0 B#
b0 ^#
b0 .
b0 >"
b0 o"
b0 D#
b0 `#
0_
0,"
00"
0h
0l
0J
06"
07"
b0 v
b0 w"
b0 L#
b10111111110000000000000000000000 \
b10111111110000000000000000000000 W"
b10111111110000000000000000000000 ,#
b10111111110000000000000000000000 M#
05"
b10111111110000000000000000000100 Z
b10111111110000000000000000000100 K#
b10111111110000000000000000000100 r#
b10111111110000000000000000000100 v#
b10111111110000000000000000000000 w
b10111111110000000000000000000000 o#
b10111111110000000000000000000000 p#
b0 M
b0 ,$
b0 Q"
b0 c#
b0 O"
b0 J#
b111 M"
0X#
b0 4
b0 A#
b0 T#
b0 7$
b0 6
b0 v"
b0 @#
b0 u"
b0 t"
b0 ?"
b0 c"
b0 <#
b0 U
b0 ]#
b0 9$
b100000 1$
b0 F
b0 e"
b0 6#
b0 ;
b0 g"
b0 9#
b0 >
b0 h"
b0 8#
b0 p
b0 2#
b0 =#
b100 ]
b100 i"
b100 u#
b0 [
b0 4#
b0 t#
b0 e
b0 3#
b0 >#
07
0t
0`
b0 C
b0 d"
b0 7#
b0 '"
b0 0#
b0 O#
b0 )"
b0 /#
b0 4$
b0 %"
b0 1#
b0 Q#
b0 3$
b0 @"
b0 _"
b0 -#
0-"
01"
b0 R
b0 5#
b0 2$
b0 8"
b0 n"
b0 .#
0:"
0i
0m
0K
b0 A
b0 G#
b0 d#
b0 (
b0 -
b0 <$
b0 I"
b0 a#
1,
x$$
x/
1+
#2
b100000 1$
1$$
0/
1;"
b0 ?"
b0 c"
b0 <#
0L"
0+
#3
0,
1;"
b0 ?"
b0 c"
b0 <#
1+
#4
1;"
b0 ?"
b0 c"
b0 <#
0+
#5
1#
b10111111110000000000000000000000 )
b10111111110000000000000000000000 H"
b10111111110000000000000000000000 ;$
1'
bx P"
1S"
b1 N"
b1 M"
1;"
b0 ?"
b0 c"
b0 <#
1+
#6
1;"
b0 ?"
b0 c"
b0 <#
0+
#7
b1000 P"
b10 N"
bx O"
bx J#
0#
b1000 &
b1000 T
b1000 B$
1;"
b0 ?"
b0 c"
b0 <#
1+
#8
1;"
b0 ?"
b0 c"
b0 <#
0+
#9
b0 )
b0 H"
b0 ;$
0'
0S"
b0 N"
b1000 O"
b1000 J#
b10 M"
1;"
b0 ?"
b0 c"
b0 <#
1+
#10
1;"
b0 ?"
b0 c"
b0 <#
0+
#11
1K"
b1 N"
b0 M"
1;"
b0 ?"
b0 c"
b0 <#
1+
#12
1;"
b0 ?"
b0 c"
b0 <#
1L"
0+
#13
1#
b100000 E
b100000 U"
b10111111110000000000000000001000 Y
b10111111110000000000000000001000 n#
b10111111110000000000000000001000 {#
b1000 D
b1000 )#
b10111111110000000000000000001000 ^
b10111111110000000000000000001000 x#
b10111111110000000000000000001000 y#
b10110000000000000000000000100000 q
b10110000000000000000000000100000 %#
b1000 r
b1000 x
1a
b1000 A"
b1000 x"
b1000 ~"
b1000 z"
b10111111110000000000000000000100 )
b10111111110000000000000000000100 H"
b10111111110000000000000000000100 ;$
1'
0K"
1S"
b1 N"
b10111111110000000000000000001000 Z
b10111111110000000000000000001000 K#
b10111111110000000000000000001000 r#
b10111111110000000000000000001000 v#
b10111111110000000000000000000100 w
b10111111110000000000000000000100 o#
b10111111110000000000000000000100 p#
b1000 v
b1000 w"
b1000 L#
b10111111110000000000000000100100 b
b10111111110000000000000000100100 V"
b10111111110000000000000000100100 w#
b10111111110000000000000000000100 \
b10111111110000000000000000000100 W"
b10111111110000000000000000000100 ,#
b10111111110000000000000000000100 M#
b1 R
b1 5#
b1 2$
1:"
1K
b10110000000000000000000000000000 p
b10110000000000000000000000000000 2#
b10110000000000000000000000000000 =#
b10111111110000000000000000000100 ]
b10111111110000000000000000000100 i"
b10111111110000000000000000000100 u#
b10111111110000000000000000000000 [
b10111111110000000000000000000000 4#
b10111111110000000000000000000000 t#
bx C"
bx p"
bx C#
bx _#
bx F"
bx q"
bx B#
bx ^#
b1 M"
0$$
1/
0;"
b0 ?"
b0 c"
b0 <#
1+
#14
1$$
0/
b0 ?"
b0 c"
b0 <#
0L"
0+
#15
b100100000000100000000100000000 P"
b10 N"
0#
b100100000000100000000100000000 &
b100100000000100000000100000000 T
b100100000000100000000100000000 B$
b0 ?"
b0 c"
b0 <#
1+
#16
b0 ?"
b0 c"
b0 <#
0+
#17
b0 )
b0 H"
b0 ;$
0'
0S"
b0 N"
b100100000000100000000100000000 O"
b100100000000100000000100000000 J#
b10 M"
b0 ?"
b0 c"
b0 <#
1+
#18
b0 ?"
b0 c"
b0 <#
0+
#19
1K"
b1 N"
b0 M"
b0 ?"
b0 c"
b0 <#
1+
#20
b0 ?"
b0 c"
b0 <#
1L"
0+
#21
1#
b10000000000 E
b10000000000 U"
b10111111110000000000000000001100 Y
b10111111110000000000000000001100 n#
b10111111110000000000000000001100 {#
b100000000 D
b100000000 )#
b100 G
b100 (#
b10110000000010000000010000000000 q
b10110000000010000000010000000000 %#
b100000000100000000 r
b100000000 x
b10 &"
b10 $#
b10 P#
b10 !$
b10 W
b10 '$
b1001 f
b1001 &#
b1001 ~#
b10111111110000000000000000001100 ^
b10111111110000000000000000001100 x#
b10111111110000000000000000001100 y#
1g
0a
b100001 A"
b100001 x"
b100001 ~"
b0 S
b0 |"
b0 '#
b1 9"
b1 y"
b1 !#
b0 z"
b10 }"
b1001 {"
b10111111110000000000000000001000 )
b10111111110000000000000000001000 H"
b10111111110000000000000000001000 ;$
1'
0K"
1S"
b1 N"
bx B"
bx l"
bx g#
bx #$
bx E"
bx m"
bx f#
bx "$
b10110000000000000000000000000000 o
b10110000000000000000000000000000 E#
1J
1`
b1000 C
b1000 d"
b1000 7#
b1000 @"
b1000 _"
b1000 -#
0:"
b10110000000000000000000000100000 p
b10110000000000000000000000100000 2#
b10110000000000000000000000100000 =#
b10111111110000000000000000001000 ]
b10111111110000000000000000001000 i"
b10111111110000000000000000001000 u#
b10111111110000000000000000000100 [
b10111111110000000000000000000100 4#
b10111111110000000000000000000100 t#
b100100000000100000000100000000 v
b100100000000100000000100000000 w"
b100100000000100000000100000000 L#
b10111111110000000000010000001000 b
b10111111110000000000010000001000 V"
b10111111110000000000010000001000 w#
b10111111110000000000000000001000 \
b10111111110000000000000000001000 W"
b10111111110000000000000000001000 ,#
b10111111110000000000000000001000 M#
b10111111110000000000000000001100 Z
b10111111110000000000000000001100 K#
b10111111110000000000000000001100 r#
b10111111110000000000000000001100 v#
b10111111110000000000000000001000 w
b10111111110000000000000000001000 o#
b10111111110000000000000000001000 p#
b1 M"
0$$
1/
b0 ?"
b0 c"
b0 <#
1+
#22
1$$
0/
b0 ?"
b0 c"
b0 <#
0L"
0+
#23
b100100000000101111111111111111 P"
b10 N"
0#
b100100000000101111111111111111 &
b100100000000101111111111111111 T
b100100000000101111111111111111 B$
b0 ?"
b0 c"
b0 <#
1+
#24
b0 ?"
b0 c"
b0 <#
0+
#25
b0 )
b0 H"
b0 ;$
0'
0S"
b0 N"
b100100000000101111111111111111 O"
b100100000000101111111111111111 J#
b10 M"
b0 ?"
b0 c"
b0 <#
1+
#26
b0 ?"
b0 c"
b0 <#
0+
#27
1K"
b1 N"
b0 M"
b0 ?"
b0 c"
b0 <#
1+
#28
b0 ?"
b0 c"
b0 <#
1L"
0+
#29
1#
b111111111111111100 E
b111111111111111100 U"
b1111111111111111 D
b1111111111111111 )#
b10111111110000000000000000010000 ^
b10111111110000000000000000010000 x#
b10111111110000000000000000010000 y#
b11111 G
b11111 (#
b10110000000010111111111111111100 q
b10110000000010111111111111111100 %#
b101111111111111111 r
b1111111111111111 x
b11111 *"
b11111 "#
b0 Y
b0 n#
b0 {#
b111111 z"
b10 4
b10 A#
b10 T#
b10 7$
b100000000 ]"
b100000000 X"
b100000000 =
b100000000 ["
b100000000 s"
1}
b10111111110000000000000000001100 )
b10111111110000000000000000001100 H"
b10111111110000000000000000001100 ;$
1'
0K"
1S"
b1 N"
b10111111110000000000000000010000 Z
b10111111110000000000000000010000 K#
b10111111110000000000000000010000 r#
b10111111110000000000000000010000 v#
b10111111110000000000000000001100 w
b10111111110000000000000000001100 o#
b10111111110000000000000000001100 p#
b100100000000101111111111111111 v
b100100000000101111111111111111 w"
b100100000000101111111111111111 L#
b10111111110001000000000000001000 b
b10111111110001000000000000001000 V"
b10111111110001000000000000001000 w#
b10111111110000000000000000001100 \
b10111111110000000000000000001100 W"
b10111111110000000000000000001100 ,#
b10111111110000000000000000001100 M#
b100 F
b100 e"
b100 6#
b1001 e
b1001 3#
b1001 >#
0`
b100000000 C
b100000000 d"
b100000000 7#
b10 %"
b10 1#
b10 Q#
b10 3$
b100001 @"
b100001 _"
b100001 -#
b0 R
b0 5#
b0 2$
b1 8"
b1 n"
b1 .#
b10110000000010000000010000000000 p
b10110000000010000000010000000000 2#
b10110000000010000000010000000000 =#
b10111111110000000000000000001100 ]
b10111111110000000000000000001100 i"
b10111111110000000000000000001100 u#
b10111111110000000000000000001000 [
b10111111110000000000000000001000 4#
b10111111110000000000000000001000 t#
b10110000000000000000000000100000 o
b10110000000000000000000000100000 E#
1_
1I
b1 M"
0$$
1/
b100000000 ?"
b100000000 c"
b100000000 <#
1+
#30
1$$
0/
b100000000 ?"
b100000000 c"
b100000000 <#
0L"
0+
#31
b0 P"
b10 N"
0#
b0 &
b0 T
b0 B$
b100000000 ?"
b100000000 c"
b100000000 <#
1+
#32
b100000000 ?"
b100000000 c"
b100000000 <#
0+
#33
b0 )
b0 H"
b0 ;$
0'
0S"
b0 N"
b0 O"
b0 J#
b10 M"
b100000000 ?"
b100000000 c"
b100000000 <#
1+
#34
b100000000 ?"
b100000000 c"
b100000000 <#
0+
#35
1K"
b1 N"
b0 M"
b100000000 ?"
b100000000 c"
b100000000 <#
1+
#36
b100000000 ?"
b100000000 c"
b100000000 <#
1L"
0+
#37
b0 E
b0 U"
b0 D
b0 )#
b0 !"
b0 }#
b100000000 ="
b100000000 z#
b100 Y
b100 n#
b100 {#
b0 G
b0 (#
b10110000000000000000000000000000 q
b10110000000000000000000000000000 %#
b0 r
b0 x
b0 *"
b0 "#
b0 &"
b0 $#
b0 P#
b0 !$
b0 W
b0 '$
b0 f
b0 &#
b0 ~#
b100 ^
b100 x#
b100 y#
0g
b0 A"
b0 x"
b0 ~"
b1 S
b1 |"
b1 '#
1;"
b0 9"
b0 y"
b0 !#
b0 z"
b0 }"
b0 {"
b0 4
b0 A#
b0 T#
b0 7$
b0 ]"
b0 X"
b0 =
b0 ["
b0 s"
0}
0z
b100000000 %
b100000000 T"
0K"
1S"
b10 N"
b1001 d
b1001 F#
b1001 b#
b10110000000010000000010000000000 o
b10110000000010000000010000000000 E#
b10 3
b10 I#
b10 R#
b10 e#
b100000000 .
b100000000 >"
b100000000 o"
b100000000 D#
b100000000 `#
0_
b0 F
b0 e"
b0 6#
b0 p
b0 2#
b0 =#
b100 ]
b100 i"
b100 u#
b0 [
b0 4#
b0 t#
b0 e
b0 3#
b0 >#
b0 C
b0 d"
b0 7#
b0 %"
b0 1#
b0 Q#
b0 3$
b0 @"
b0 _"
b0 -#
b0 8"
b0 n"
b0 .#
0K
b0 v
b0 w"
b0 L#
b10111111110000000000000000010000 b
b10111111110000000000000000010000 V"
b10111111110000000000000000010000 w#
b10111111110000000000000000010000 \
b10111111110000000000000000010000 W"
b10111111110000000000000000010000 ,#
b10111111110000000000000000010000 M#
15"
b100 Z
b100 K#
b100 r#
b100 v#
b0 w
b0 o#
b0 p#
b1 M"
0$$
1/
b0 ?"
b0 c"
b0 <#
1+
#38
1$$
0/
1;"
b0 ?"
b0 c"
b0 <#
0L"
0+
#39
0S"
b0 N"
b10 M"
1;"
b0 ?"
b0 c"
b0 <#
1+
#40
1;"
b0 ?"
b0 c"
b0 <#
0+
#41
1K"
b1 N"
b0 M"
1;"
b0 ?"
b0 c"
b0 <#
1+
#42
1;"
b0 ?"
b0 c"
b0 <#
1L"
0+
#43
b0 q
b0 %#
b0 ="
b0 z#
b100000000 H
b100000000 f"
b100000000 .$
b100000000 :$
b0 %
b0 T"
0K"
1S"
b10 N"
17"
b100 b
b100 V"
b100 w#
b100 \
b100 W"
b100 ,#
b100 M#
b1 R
b1 5#
b1 2$
1:"
1K
b10110000000000000000000000000000 p
b10110000000000000000000000000000 2#
b10110000000000000000000000000000 =#
b10111111110000000000000000010100 ]
b10111111110000000000000000010100 i"
b10111111110000000000000000010100 u#
b10111111110000000000000000010000 [
b10111111110000000000000000010000 4#
b10111111110000000000000000010000 t#
b0 d
b0 F#
b0 b#
b0 o
b0 E#
b0 3
b0 I#
b0 R#
b0 e#
b0 .
b0 >"
b0 o"
b0 D#
b0 `#
0J
b1001 c
b1001 [#
b1001 j#
b10 2
b10 S#
b10 m#
b10 -$
b100000000 <"
b100000000 h#
b100000000 8$
b1 M"
0$$
1/
1;"
b0 ?"
b0 c"
b0 <#
1+
#44
b100000000 %
b100000000 T"
b100000000 M
b100000000 ,$
1$$
0/
1;"
b0 ?"
b0 c"
b0 <#
0L"
0+
#45
0S"
b0 N"
b10 M"
1;"
b0 ?"
b0 c"
b0 <#
1+
#46
1;"
b0 ?"
b0 c"
b0 <#
0+
#47
1K"
b1 N"
b0 M"
1;"
b0 ?"
b0 c"
b0 <#
1+
#48
1;"
b0 ?"
b0 c"
b0 <#
1L"
0+
#49
b0 H
b0 f"
b0 .$
b0 :$
0K"
1S"
b10 N"
b0 c
b0 [#
b0 j#
b0 2
b0 S#
b0 m#
b0 -$
b0 <"
b0 h#
b0 8$
0I
b10110000000000000000000000000000 o
b10110000000000000000000000000000 E#
1J
16"
b0 p
b0 2#
b0 =#
b1000 ]
b1000 i"
b1000 u#
b100 [
b100 4#
b100 t#
b1 M"
0$$
1/
1;"
b0 ?"
b0 c"
b0 <#
1+
#50
1$$
0/
1;"
b0 ?"
b0 c"
b0 <#
0L"
0+
#51
0S"
b0 N"
b10 M"
1;"
b0 ?"
b0 c"
b0 <#
1+
#52
1;"
b0 ?"
b0 c"
b0 <#
0+
#53
1K"
b1 N"
b0 M"
1;"
b0 ?"
b0 c"
b0 <#
1+
#54
1;"
b0 ?"
b0 c"
b0 <#
1L"
0+
#55
0K"
1S"
b10 N"
14"
b0 o
b0 E#
1I
b1 M"
0$$
1/
1;"
b0 ?"
b0 c"
b0 <#
1+
#56
1$$
0/
1;"
b0 ?"
b0 c"
b0 <#
0L"
0+
#57
0S"
b0 N"
b10 M"
1;"
b0 ?"
b0 c"
b0 <#
1+
#58
1;"
b0 ?"
b0 c"
b0 <#
0+
#59
1K"
b1 N"
b0 M"
1;"
b0 ?"
b0 c"
b0 <#
1+
#60
1;"
b0 ?"
b0 c"
b0 <#
1L"
0+
#61
0K"
1S"
b10 N"
0*
13"
b1 M"
0$$
1/
1;"
b0 ?"
b0 c"
b0 <#
1+
#62
1$$
0/
1;"
b0 ?"
b0 c"
b0 <#
0L"
0+
#63
0S"
b0 N"
b10 M"
1;"
b0 ?"
b0 c"
b0 <#
1+
