

================================================================
== Vivado HLS Report for 'ConvertWidthC'
================================================================
* Date:           Mon Feb 27 15:59:26 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hls_project
* Solution:       kernel_1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.676|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |  386|  1572866|  386|  1572866|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+---------+----------+-----------+-----------+---------------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |      Trip     |          |
        | Loop Name| min |   max   |  Latency |  achieved |   target  |     Count     | Pipelined|
        +----------+-----+---------+----------+-----------+-----------+---------------+----------+
        |- Loop 1  |  384|  1572864|         2|          1|          1| 384 ~ 1572864 |    yes   |
        +----------+-----+---------+----------+-----------+-----------+---------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|     130|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        -|      -|        -|       -|    -|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|      90|    -|
|Register         |        -|      -|       82|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|      0|       82|     220|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|      0|    ~0   |   ~0   |    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln401_fu_171_p2               |     +    |      0|  0|  48|          41|           1|
    |bound4_fu_160_p2                  |     -    |      0|  0|  48|          41|          41|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln401_fu_166_p2              |   icmp   |      0|  0|  24|          41|          41|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 130|         129|          89|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |N_pipe_0_V_V_blk_n        |   9|          2|    1|          2|
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |  15|          3|    1|          3|
    |c_pipes_0_V_V_blk_n       |   9|          2|    1|          2|
    |c_pipes_1_V_V_blk_n       |   9|          2|    1|          2|
    |indvar_flatten11_reg_129  |   9|          2|   41|         82|
    |out_V_V_blk_n             |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  90|         19|   48|         99|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |bound4_reg_186            |  34|   0|   41|          7|
    |icmp_ln401_reg_191        |   1|   0|    1|          0|
    |indvar_flatten11_reg_129  |  41|   0|   41|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  82|   0|   89|          7|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | ConvertWidthC | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | ConvertWidthC | return value |
|ap_start               |  in |    1| ap_ctrl_hs | ConvertWidthC | return value |
|ap_done                | out |    1| ap_ctrl_hs | ConvertWidthC | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | ConvertWidthC | return value |
|ap_idle                | out |    1| ap_ctrl_hs | ConvertWidthC | return value |
|ap_ready               | out |    1| ap_ctrl_hs | ConvertWidthC | return value |
|N_pipe_0_V_V_dout      |  in |   32|   ap_fifo  |  N_pipe_0_V_V |    pointer   |
|N_pipe_0_V_V_empty_n   |  in |    1|   ap_fifo  |  N_pipe_0_V_V |    pointer   |
|N_pipe_0_V_V_read      | out |    1|   ap_fifo  |  N_pipe_0_V_V |    pointer   |
|c_pipes_0_V_V_dout     |  in |   32|   ap_fifo  | c_pipes_0_V_V |    pointer   |
|c_pipes_0_V_V_empty_n  |  in |    1|   ap_fifo  | c_pipes_0_V_V |    pointer   |
|c_pipes_0_V_V_read     | out |    1|   ap_fifo  | c_pipes_0_V_V |    pointer   |
|c_pipes_1_V_V_dout     |  in |   32|   ap_fifo  | c_pipes_1_V_V |    pointer   |
|c_pipes_1_V_V_empty_n  |  in |    1|   ap_fifo  | c_pipes_1_V_V |    pointer   |
|c_pipes_1_V_V_read     | out |    1|   ap_fifo  | c_pipes_1_V_V |    pointer   |
|out_V_V_din            | out |   64|   ap_fifo  |    out_V_V    |    pointer   |
|out_V_V_full_n         |  in |    1|   ap_fifo  |    out_V_V    |    pointer   |
|out_V_V_write          | out |    1|   ap_fifo  |    out_V_V    |    pointer   |
+-----------------------+-----+-----+------------+---------------+--------------+

