[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of IS61NLP25672-200B1LI production of ISSI from the text:Integrated Silicon Solution, Inc. — www.issi.com \t 1\nRev.\u2002 O\n09/19/2011IS61NLP25672/IS61NVP25672\nIS61NLP51236/IS61NVP51236\nIS61NLP102418/IS61NVP102418\u2003 \u2002\nCopyright\t©\t2011\tIntegrated\tSilicon\tSolution,\tInc. \t\tAll\trights\treserved. \t\tISSI\treserves\tthe\tright\tto\tmake\tchanges\tto\tthis\tspecification\tand\tits\tproducts\tat\tany\ttime\twithout\tnotice. \t\t\tISSI\tassumes\tno\t\nliability\tarising\tout\tof\tthe\tapplication\tor\tuse\tof\tany\tinformation,\tproducts\tor\tservices\tdescribed\therein. \tCustomers\tare\tadvised\tto\tobtain\tthe\tlatest\tversion\tof\tthis\tdevice\tspecification\tbefore\trelying\ton\t\nany\tpublished\tinformation\tand\tbefore\tplacing\torders\tfor\tproducts.\nIntegrated\tSilicon\tSolution,\tInc. \tdoes\tnot\trecommend\tthe\tuse\tof\tany\tof\tits\tproducts\tin\tlife\tsupport\tapplications\twhere\tthe\tfailure\tor\tmalfunction\tof\tthe\tproduct\tcan\treasonably\tbe\texpected\tto\tcause\t\nfailure\tof\tthe\tlife\tsupport\tsystem\tor\tto\tsignificantly\taffect\tits\tsafety\tor\teffectiveness. \tProducts\tare\tnot\tauthorized\tfor\tuse\tin\tsuch\tapplications\tunless\tIntegrated\tSilicon\tSolution,\tInc. \treceives\twritten\t\nassurance\tto\tits\tsatisfaction,\tthat:\na.)\tthe\trisk\tof\tinjury\tor\tdamage\thas\tbeen\tminimized;b.)\tthe\tuser\tassume\tall\tsuch\trisks; \tand\nc.)\tpotential\tliability\tof\tIntegrated\tSilicon\tSolution,\tInc\tis\tadequately\tprotected\tunder\tthe\tcircumstances\nFEATURES\n•\t 100\tpercent\tbus\tutilization\n•\t No\twait\tcycles\tbetween\tRead\tand\t Write\n•\t Internal\tself-timed\twrite\tcycle•\t Individual\tByte\t Write\tControl\n•\t Single\tR/W\t(Read/Write)\tcontrol\tpin•\t Clock\tcontrolled,\tregistered\taddress,\t\t \t\ndata\tand\tcontrol\n•\t Interleaved\tor\tlinear\tburst\tsequence\tcontrol\tus-\ning\tMODE\tinput\t\n•\t Three\tchip\tenables\tfor\tsimple\tdepth\texpansion\t\nand\taddress\tpipelining\n•\t Power\tDown\tmode•\t Common\tdata\tinputs\tand\tdata\toutputs\n•\tCKE\tpin\tto\tenable\tclock\tand\tsuspend\toperation\n•\t JEDEC\t100-pin\t TQFP ,\t119-ball\tPBGA,\t165-ball\t\nPBGA\tand\t209-ball\t(x72)\tPBGA\tpackages\n•\t Power\tsupply: \t\nNVP: \tV\ndd 2.5V\t(±\t5%),\t Vddq\t2.5V\t(±\t5%)\nNLP: \tVdd\t3.3V\t(±\t5%),\t Vddq\t3.3V/2.5V\t(±\t5%)\n•\t JTAG\tBoundary\tScan\tfor\tPBGA\tpackages•\t Industrial\ttemperature\tavailable\n•\t Lead-free\tavailable\n•\t Leaded\toption\tavailable\tupon\trequestDESCRIPTION\nThe\t18\tMeg\t \'NLP/NVP\'\t product\t family\t feature\t high-speed,\t \t\nlow-power\t synchronous\t static\t RAMs\t designed\t to\tprovide\t\na\tburstable, \thigh-performance, \t\'no\twait\'\tstate, \tdevice\t\nfor\tnetworking\t and\t communications\t applications. \tThey\t\nare\torganized\t as\t256K\t words\t by\t72\tbits,\t 512K\t words\t \t\nby\t36\tbits\tand\t1M\t\twords\t by\t18\tbits,\t fabricated\t with\tISSI\'s\t\nadvanced\tCMOS\ttechnology.\nIncorporating\t a\t\'no\twait\'\t state\t feature,\t wait\t cycles\t are\t\neliminated\t when\t the\tbus\tswitches\t from\t read\t to\twrite,\t or\t\nwrite\t to\tread. \tThis\t device\t integrates\t a\t2-bit\t burst\t counter,\t\nhigh-speed\t SRAM\t core,\t and\thigh-drive\t capability\t outputs\t\ninto\ta\tsingle\tmonolithic\tcircuit.All\tsynchronous \tinputs \tpass \tthrough \tregisters \tare\tcontrolled\t\nby\ta\tpositive-edge-triggered\t single\t clock\t input. \tOperations\t\nmay\t be\tsuspended\t and\t all\tsynchronous\t inputs\t ignored\t\nwhen\t Clock\t Enable,\t CKE\t is\tHIGH. \tIn\tthis\tstate\t the\tinternal\t\ndevice\twill\thold\ttheir\tprevious\tvalues.All\tRead, \tWrite \tand\tDeselect \tcycles \tare\tinitiated \tby\tthe\tADV\t\ninput. \tWhen\t the\tADV\t is\tHIGH\t the\tinternal\t burst\t counter\t\nis\tincremented. \tNew\t external\t addresses\t can\tbe\tloaded\t\nwhen\tADV\tis\tLOW.Write\t cycles\t are\tinternally\t self-timed\t and\tare\tinitiated\t by\t\nthe\trising\t edge\t of\tthe\tclock\t inputs\t and\twhen\t WE\tis\tLOW. \t\nSeparate\t byte\t enables\t allow\t individual\t bytes\t to\tbe\twritten.\n\tA\tburst\t mode\t pin\t(MODE)\t defines\t the\torder\t of\tthe\tburst\t\nsequence. \tWhen \ttied\tHIGH, \tthe\tinterleaved \tburst \tsequence\t\nis\tselected. \tWhen\t tied\tLOW,\t the\tlinear\t burst\t sequence\t is\t\nselected.256K\u2002x\u200272, \u2002512K\u2002x\u200236\u2002and\u20021M\u2002x\u200218\n18Mb, \u2002PIPELINE\u2002\'NO\u2002 WAIT\'\u2002STATE\u2002BUS\u2002SRAM\nSEPTEMBER\u20022011\nFAST\u2002ACCESS\u2002 TIME\n\tSymbol\u2002 Parameter\u2002 -250\u2002 -200\u2002 Units\n\t t kq\t Clock\tAccess\t Time\t 2.6\t 3.1\t ns\n\t t kc\t Cycle\t Time\t 4\t 5\t ns\n\t \t Frequency\t 250\t 200\t MHz\nIS61NLP25672/IS61NVP25672\u2003\nIS61NLP51236/IS61NVP51236\nIS61NLP102418/IS61NVP102418\u2002 \u2002\n2\t Integrated Silicon Solution, Inc. — www.issi.com\nRev.\u2002\u2002O\n09/19/2011BLOCK\u2003DIAGRAM\nADV\nWE }BWŸX\n(X=a,b ,c,d or a,b)CE\nCE2CE2\nCONTR OL\nLOGIC256Kx72;  512Kx36;\n1024Kx18\nMEMOR Y ARRA Y\nWRITE\nADDRESS\nREGISTERWRITE\nADDRESS\nREGISTERCONTR OL\nLOGIC\nOUTPUT\nREGISTER\nBUFFERADDRESS\nREGISTERx 72:  A [0:17] or \nx 36:  A [0:18] or\nx 18:  A [0:19]\nCLK\nCKEA2-A17 or A2-A18 or A2-A19\nA0-A1 A\'0-A\'1BURS T\nADDRESS\nCOUNTERMODE\nDATA-IN\nREGISTER\nDATA-IN\nREGISTER\nCONTR OL\nREGISTER\nOE\nZZ\n72, 36 or 18K\nK\nDQx/DQPxK\nK\nIntegrated Silicon Solution, Inc. — www.issi.com\t 3\nRev.\u2002 O\n09/19/2011IS61NLP25672/IS61NVP25672\u2003IS61NLP51236/IS61NVP51236\nIS61NLP102418/IS61NVP102418\u2002 \u2002\nBottom\t View\n209-Ball,\t14\tmm\tx\t22\tmm\tBGA\n1\tmm\tBall\tPitch,\t11\tx\t19\tBall\tArrayBottom\t View\n165-Ball,\t13\tmm\tx\t15mm\tBGA\n1\tmm\tBall\tPitch,\t11\tx\t15\tBall\tArray\nIS61NLP25672/IS61NVP25672\u2003\nIS61NLP51236/IS61NVP51236\nIS61NLP102418/IS61NVP102418\u2002 \u2002\n4\t Integrated Silicon Solution, Inc. — www.issi.com\nRev.\u2002\u2002O\n09/19/20111 2 3 4 5 6 7 8 9 10 11\nA DQg DQg A CE2 A ADV A CE2 A DQb DQb\nB DQg DQg BWc BWg NC WE A BWb BWf DQb DQb\nC DQg DQg BWh BWd NC CE NC BWe BWa DQb DQb\nD DQg DQg VSS NC NC OE NC NC VSS DQb DQb\nE DQPg DQPc Vddq Vddq Vdd Vdd Vdd Vddq Vddq DQPf DQPb\nF DQc DQc VSS VSS VSS NC VSS VSS VSS DQf DQf\nG DQc DQc Vddq Vddq Vdd NC Vdd Vddq Vddq DQf DQf\nH DQc DQc VSS VSS VSS NC VSS VSS VSS DQf DQf\nJ DQc DQc Vddq Vddq Vdd NC Vdd Vddq Vddq DQf DQf\nK NC NC CLK NC VSS CKE VSS NC NC NC NC\nL DQh DQh Vddq Vddq Vdd NC Vdd Vddq Vddq DQa DQa\nM DQh DQh VSS VSS VSS NC VSS VSS VSS DQa DQa\nN DQh DQh Vddq Vddq Vdd NC Vdd Vddq Vddq DQa DQa\nP DQh DQh VSS VSS VSS ZZ VSS VSS VSS DQa DQa\nR DQPd DQPh Vddq Vddq Vdd Vdd Vdd Vddq Vddq DQPa DQPe\nT DQd DQd VSS NC NC MODE NC NC VSS DQe DQe\nU DQd DQd NC A NC A NC A NC DQe DQe\nV DQd DQd A A A A1 A A A DQe DQe\nW DQd DQd TMS TDI A A0 A TDO TCK DQe DQe\nPIN\u2002DESCRIPTIONS\nSymbol\t Pin\tName\nA\t Synchronous\tAddress\tInputs\nA0,\tA1\t Synchronous\tAddress\tInputs. \tThese\t\npins\tmust\ttied\tto\tthe\ttwo\tLSBs\tof\tthe\t\naddress\tbus.\nADV\t\t Synchronous\tBurst\tAddress\tAdvance\nBWa-BWh\t Synchronous\tByte\t Write\tEnable\nCE,\tCE2,\tCE2\t Synchronous\tChip\tEnableCLK\t\t Synchronous\tClockCKE\t \t Clock\tEnableDQx\t \t Synchronous\tData\tInput/OutputDQPx\t \t Parity\tData\tI/OVSS\t \t Ground\nMODE\t\t \t Burst\tSequence\t\tSelectionOE\t \t Output\tEnableTCK,\t TDI\t \t JTAG\tPins\nTDO,\t TMS\t\nV\ndd\t \t 3.3V/2.5V\tPower\tSupply\nVddq\t \t Isolated\tOutput\tBuffer\tSupply: \t\t \t\n\t 3.3V/2.5V\nWE\t Write\tEnable\nZZ\t \t Snooze\tEnablePIN\u2002CONFIgURATION\u2002\u2002 —\u2002256K\u2002x\u200272, \u2002209-Ball\u2002PBgA\u2002(T OP\u2002VIEW)\n11\tx\t19\tBall\tBGA—14\tx\t22\tmm2\tBody—1\tmm\tBall\tPitch\nIntegrated Silicon Solution, Inc. — www.issi.com\t 5\nRev.\u2002 O\n09/19/2011IS61NLP25672/IS61NVP25672\u2003IS61NLP51236/IS61NVP51236\nIS61NLP102418/IS61NVP102418\u2002 \u2002\n1 2 3 4 5 6 7 8 9 10 11\nA NC A CE BWc BWb CE2 CKE ADV A A NC\nB NC A CE2 BWd BWa CLK WE OE A A NC\nC DQPc NC Vddq VSS VSS VSS VSS VSS Vddq NC DQPb\nD DQc DQc Vddq Vdd VSS VSS VSS Vdd Vddq DQb DQb\nE DQc DQc Vddq Vdd VSS VSS VSS Vdd Vddq DQb DQb\nF DQc DQc Vddq Vdd VSS VSS VSS Vdd Vddq DQb DQb\nG DQc DQc Vddq Vdd VSS VSS VSS Vdd Vddq DQb DQb\nH NC VDD NC Vdd VSS VSS VSS Vdd NC NC ZZ\nJ DQd DQd Vddq Vdd VSS VSS VSS Vdd Vddq DQa DQa\nK DQd DQd Vddq Vdd VSS VSS VSS Vdd Vddq DQa DQa\nL DQd DQd Vddq Vdd VSS VSS VSS Vdd Vddq DQa DQa\nM DQd DQd Vddq Vdd VSS VSS VSS Vdd Vddq DQa DQa\nN DQPd NC Vddq VSS NC NC NC VSS Vddq NC DQPa\nP NC NC A A TdI A1* TDO A A A NC\nR MODE NC A A TMS A0* TCK A A A A\nNote: \tA0\tand\tA1\tare\tthe\ttwo\tleast\tsignificant\tbits\t(LSB)\tof\tthe\taddress\tfield\tand\tset\tthe\tinternal\tburst\tcounter\tif\tburst\tis\tdesired.\nPIN\u2002DESCRIPTIONS\nSymbol\t Pin\tName\nA\t Address\tInputs\nA0,\tA1\t Synchronous\tBurst\tAddress\tInputsADV\t\t Synchronous\tBurst\tAddress\tAdvance/\nLoad\nWE\t Synchronous\tRead/Write\tControl\t\nInput\nCLK\t\t Synchronous\tClock\nCKE\t \t Clock\tEnableCE,\tCE2,\tCE2\t Synchronous\tChip\tEnableBWx\t(x=a-d)\t Synchronous\tByte\t Write\tInputs\nOE\t \t Output\tEnableZZ\t \t Power\tSleep\tMode\t\tMODE\t \t Burst\tSequence\tSelectionTCK,\t TDI\t \t JTAG\tPins\nTDO,\t TMS\nV\nDD\t \t 3.3V/2.5V\tPower\tSupply\nNC\t No\tConnect\nDQx\t Data\tInputs/OutputsDQPx\t \t Parity\tData\tI/OV\nDDQ\t Isolated\toutput\tPower\tSupply\t\t \t\n3.3V/2.5V\nVSS GroundPIN\u2002CONFIgURATION\u2002\u2002 —\u2002512K\u2002 x\u200336,\u2002165-Ball\u2002PBgA\u2002(T OP\u2002VIEW)\u2002\nIS61NLP25672/IS61NVP25672\u2003\nIS61NLP51236/IS61NVP51236\nIS61NLP102418/IS61NVP102418\u2002 \u2002\n6\t Integrated Silicon Solution, Inc. — www.issi.com\nRev.\u2002\u2002O\n09/19/2011165-PIN\u2003PBgA\u2002PACKA gE\u2002CONFIGURATION\u2003\u2003\u2003\u2003\u2003\u2003\u20031024K\u2002x\u200218\u2002(TOP\u2002 VIEW)\u2002\nPIN\u2002DESCRIPTIONS\nSymbol\t Pin\tName\nA\t Address\tInputs\nA0,\tA1\t Synchronous\tBurst\tAddress\tInputsADV\t\t Synchronous\tBurst\tAddress\tAdvance/\nLoad\nWE\t Synchronous\tRead/Write\tControl\t\nInput\nCLK\t\t Synchronous\tClock\nCKE\t \t Clock\tEnableCE,\tCE2,\tCE2\t Synchronous\tChip\tEnableBWx\t(x=a,b)\t Synchronous\tByte\t Write\tInputs\nOE\t \t Output\tEnableZZ\t \t Power\tSleep\tMode\t\t1 2 3 4 5 6 7 8 9 10 11\nA A BWb CKE\nB NC   A WE OE\nC NC NC Vss Vss\nD NC DQb Vss Vss NC\nE NC DQb Vss Vss Vss\nF NC DQb NC\nG NC DQb\nNCNC\nH NC VDDVDDQ\nJDQb NC DQa\nK DQb NC\nL DQb NC Vss\nM DQb NC Vss\nN DQPb NC Vss Vss NC\nP NC NC A1* TDO\nR MODE A TCKCE2\nVss\nVss\nVss\nVss\nVss\nVss\nVss\nVssNC\nNCA A\nAA\nAA\nAA\nA AA A\nA AA CE\nVDDQ\nVDDQ\nVDDQ\nVDDQ\nVDDQ\nVDDQ\nVDDQ\nVDDQ\nVDDQ\nVDDQNCNC\nVDD\nVDD\nVDD\nVDD\nVDD\nVDD\nVDD\nVDD\nVDDNC\nBWa\nVss\nVssVss\nVss\nVss\nVss\nVss\nVss\nNC\nTDI\nTMSCE2\nCLK\nVss\nNC\nA0*NCVss\nVss\nVss\nVss\nVssVssADV\nVDD\nVDD\nVDD\nVDD\nVDD\nVDD\nVDD\nVDD\nVDDVDDQVDDQVDDQVDDQ\nVDDQ\nVDDQ\nVDDQ\nVDDQ\nVDDQNC\nNC\nNC\nDQa\nDQa\nDQaNC\nNCNCNCNCNCNCZZDQaDQaDQaDQaDQPa\nNote: \tA0\tand\tA1\tare\tthe\ttwo\tleast\tsignificant\tbits\t(LSB)\tof\tthe\taddress\tfield\tand\tset\tthe\tinternal\tburst\tcounter\tif\tburst\tis\tdesired.\nMODE\t \t Burst\tSequence\tSelectionTCK,\t TDI\t \t JTAG\tPins\nTDO,\t TMS\nV\nDD\t \t 3.3V/2.5V\tPower\tSupply\nNC\t No\tConnect\nDQx\t Data\tInputs/OutputsDQPx\t \t Parity\tData\tI/OV\nDDQ\t Isolated\toutput\tPower\tSupply\t\t \t\n3.3V/2.5V\nVSS Ground\nIntegrated Silicon Solution, Inc. — www.issi.com\t 7\nRev.\u2002 O\n09/19/2011IS61NLP25672/IS61NVP25672\u2003IS61NLP51236/IS61NVP51236\nIS61NLP102418/IS61NVP102418\u2002 \u2002\n119-PIN\u2003PBgA\u2002PACKA gE\u2002CONFIGURATION\u2003\u2003\u2003\u2003\u2003\u2003\u20031024K\u2002x\u200218\u2002(TOP\u2002 VIEW)\u2002\nPIN\u2002DESCRIPTIONS\nSymbol\t Pin\tName\nA\t Address\tInputs\nA0,\tA1\t Synchronous\tBurst\tAddress\tInputsADV\t\t Synchronous\tBurst\tAddress\tAdvance/\nLoad\nWE\t Synchronous\tRead/Write\tControl\t\nInput\nCLK\t\t Synchronous\tClock\nCKE\t \t Clock\tEnableCE\t \t Synchronous\tChip\tSelectCE2\t \t Synchronous\tChip\tSelectCE2\t \t Synchronous\tChip\tSelectBWx\t(x=a,b)\t Synchronous\tByte\t Write\tInputsOE\t \t Output\tEnableZZ\t \t Power\tSleep\tMode\t\tMODE\t \t Burst\tSequence\tSelection\nTCK,\t TDO\t JTAG\tPins\nTMS,\t TDI\t \t\nV\ndd  Power\tSupply\nVSS\t \t Ground\nNC\t \t No\tConnectDQa-DQb\t Data\tInputs/OutputsDQPa-Pb\t Parity\tData\tI/O\nV\nddq\t \t Output\tPower\tSupply1 2 3 4 5 6 7\nA A\nB NC\nC NC\nD DQb Vss\nE DQb Vss\nF VDDQ\nG DQb\nH DQb\nJ VDDQ VDD\nK DQb\nL DQb\nM VDDQ DQb\nN DQb NC\nVss P\nNCDQPb\nR ACE2\nMODE\nAA0*A\nA\nVSS\nVSSVSS\nVSS\nNC\nVSS\nVSSNCNCVDD\nVDD VDD\nVDD\nNCVssVss\nVss\nVss\nVss\nNCCE2\nNC ANC\nT\nU VDDQNCVDDQ\nA\nNC\nTMS TDIAA\nBWb\nTCKA1*CKENCCLKNCWEAOECEA\nADV\nTDOANCBWaAAA\nDQPa\nDQaDQa\nDQaDQaAA\nVDDQZZDQaDQa\nVDDQDQa\nDQaVDDQVDDQNCVDDQ\nNCNCNC\nNCNC\nNC\nNC\nNC\nAVSSVSSNC\nNCNCNCNC\nNCNCNCNC\nNote: \tA0\tand\tA1\tare\tthe\ttwo\tleast\tsignificant\tbits(LSB)\tof\tthe\taddress\tfield\tand\tset\tthe\tinternal\tburst\tcounter\tif\tburst\tis\tdesired.\nIS61NLP25672/IS61NVP25672\u2003\nIS61NLP51236/IS61NVP51236\nIS61NLP102418/IS61NVP102418\u2002 \u2002\n8\t Integrated Silicon Solution, Inc. — www.issi.com\nRev.\u2002\u2002O\n09/19/2011PIN\u2003CONFIGURATION\n100-Pin\u2002 TQFP\n1M\u2002x\u2002181\n2\n3\n45\n6\n7\n8\n9\n10\n11\n1213\n141516\n1718\n192021\n2223\n2425\n2627\n2829\n3080\n79\n78\n7776\n75\n74\n73\n72\n71\n70\n6968\n676665\n6463\n626160\n5958\n5756\n5554\n5352\n5110099989796959493929190898887868584838281\n3132333435363738394041424344454647484950A\nNC\nNC\nVDDQ\nVssNC\nDQPa\nDQa\nDQa\nVss\nV\nDDQ\nDQa\nDQa\nVss\nNC\nVDD\nZZ\nDQa\nDQaV\nDDQ\nVssDQaDQa\nNC\nNC\nVssV\nDDQ\nNC\nNC\nNCNC\nNC\nNC\nVDDQ\nVss\nNC\nNC\nDQb\nDQb\nVss\nVDDQ\nDQb\nDQb\nNC\nVDD\nNC\nVss\nDQbDQb\nV\nDDQ\nVss\nDQb\nDQb\nDQPb\nNC\nVss\nVDDQ\nNC\nNCNC\nA\nA\nCE\nCE2NCNC\nBWb\nBWa\nCE2\nV\nDD\nVss\nCLK\nWECKE\nOEADV\nA\nA\nA\nAMODE\nA\nA\nA\nA\nA1\nA0\nNC\nNC\nVss\nV\nDD\nNC\nNC\nA\nA\nA\nA\nA\nA\nA1\n23\n4\n56\n7\n8\n910\n111213\n14\n15\n16\n17\n1819\n20\n21\n2223\n24\n2526\n27\n28\n29\n30807978\n77\n7675\n74\n73\n7271\n706968\n67\n66\n65\n64\n6362\n61\n60\n5958\n57\n5655\n54\n53\n52\n5110099989796959493929190898887868584838281\n3132333435363738394041424344454647484950DQPb\nDQbDQb\nV\nDDQ\nVssDQb\nDQb\nDQb\nDQb\nVss\nV\nDDQ\nDQb\nDQb\nVss\nNC\nVDD\nZZ\nDQa\nDQa\nVDDQ\nVssDQaDQaDQa\nDQaVss\nV\nDDQ\nDQa\nDQaDQPaDQPc\nDQc\nDQc\nV\nDDQ\nVss\nDQc\nDQc\nDQc\nDQc\nVss\nVDDQ\nDQc\nDQc\nNC\nVDD\nNC\nVss\nDQdDQd\nV\nDDQ\nVss\nDQd\nDQd\nDQd\nDQd\nVss\nVDDQ\nDQdDQd\nDQPd\nA\nACECE2BWd\nBWc\nBWb\nBWa\nCE2\nV\nDD\nVss\nCLK\nWE\nCKE\nOEADV\nA\nA\nA\nAMODE\nA\nA\nAA\nA1\nA0\nNC\nNC\nVss\nV\nDD\nNC\nNC\nA\nA\nAAAA\nA\n512K\u2002x\u200236\nPIN\u2002DESCRIPTIONS\nA0,\tA1\t Synchronous\tAddress\tInputs. \tThese\t\npins\tmust\ttied\tto\tthe\ttwo\tLSBs\tof\tthe\t\naddress\tbus.\nA\t Synchronous\tAddress\tInputs\nCLK\t\t Synchronous\tClock\nADV\t\t Synchronous\tBurst\tAddress\tAdvanceBWa-BWd\t Synchronous\tByte\t Write\tEnable\nWE\t Write\tEnable\nCKE\t \t Clock\tEnableVss\t \t Ground\tfor\tCoreNC\t \t Not\tConnectedCE,\tCE2,\tCE2\t Synchronous\tChip\tEnableOE\t \t Output\tEnableDQa-DQd\t Synchronous\tData\tInput/OutputDQPa-DQPd\t Parity\tData\tI/OMODE\t\t \t Burst\tSequence\tSelectionV\ndd\t \t +3.3V/2.5V\tPower\tSupply\nVSS\t \t Ground\tfor\toutput\tBuffer\nVddq\t \t Isolated\tOutput\tBuffer\tSupply: \t+3.3V/2.5V\nZZ\t \t Snooze\tEnable\nIntegrated Silicon Solution, Inc. — www.issi.com\t 9\nRev.\u2002 O\n09/19/2011IS61NLP25672/IS61NVP25672\u2003IS61NLP51236/IS61NVP51236\nIS61NLP102418/IS61NVP102418\u2002 \u2002\nSYNCHRONOUS\u2002 TRUTH\u2002 TABLE(1)\n\u2002 Address\u2002\nOperation\u2002 Used\u2002 CE\u2002 CE2\t CE2\t ADV\t WE\u2002 BWx\u2002 OE\u2002 CKE\t CLK\nNot\tSelected\t\t N/A\t H\t X\t X\t L\t X\t X\t X\t L\t ↑\nNot\tSelected\t N/A\t X\t L\t X\t L\t X\t X\t X\t L\t ↑\nNot\tSelected\t N/A\t X\t X\t H\t L\t X\t X\t X\t L\t ↑\nNot\tSelected\tContinue\t N/A\t X\t X\t X\t H\t X\t X\t X\t L\t ↑\nBegin\tBurst\tRead\t External\tAddress\t L\t H\t L\t L\t H\t X\t L\t L\t ↑\nContinue\tBurst\tRead\t Next\tAddress\t X\t X\t X\t H\t X\t X\t L\t L\t ↑\nNOP/Dummy\tRead\t External\tAddress\t L\t H\t L\t L\t H\t X\t H\t L\t ↑\nDummy\tRead\t Next\tAddress\t X\t X\t X\t H\t X\t X\t H\t L\t ↑\nBegin\tBurst\t Write\t External\tAddress\t L\t H\t L\t L\t L\t L\t X\t L\t ↑\nContinue\tBurst\t Write\t Next\tAddress\t X\t X\t X\t H\t X\t L\t X\t L\t ↑\nNOP/Write\tAbort\t N/A\t L\t H\t L\t L\t L\t H\t X\t L\t ↑\nWrite\tAbort\t Next\tAddress\t X\t X\t X\t H\t X\t H\t X\t L\t ↑\nIgnore\tClock\t Current\tAddress\t X\t X\t X\t X\t X\t X\t X\t H\t ↑\nNotes:\n1.\t "X"\tmeans\tdon\'t\tcare.\n2.\t The\trising\tedge\tof\tclock\tis\tsymbolized\tby\t↑\t3.\t A\tcontinue\tdeselect\tcycle\tcan\tonly\tbe\tentered\tif\ta\tdeselect\tcycle\tis\texecuted\tfirst.4.\tWE\t=\tL\tmeans\t Write\toperation\tin\t Write\t Truth\t Table.\n\tWE\t=\tH\tmeans\tRead\toperation\tin\t Write\t Truth\t Table.\n5.\t Operation\tfinally\tdepends\ton\tstatus\tof\tasynchronous\tpins\t(ZZ\tand\tOE).BURST \nREADDESELECT\nBURS T\nWRITEBEGIN\nREADBEGIN\nWRITEREAD\nWRITE\nREAD WRITE\nBURS T BURSTBURS T DS\nDS DS\nREADDS DS\nREAD WRITE\nWRITEBURST BURS TWRITE READSTATE\u2003DIAGRAM\nIS61NLP25672/IS61NVP25672\u2003\nIS61NLP51236/IS61NVP51236\nIS61NLP102418/IS61NVP102418\u2002 \u2002\n10\t Integrated Silicon Solution, Inc. — www.issi.com\nRev.\u2002\u2002O\n09/19/2011ASYNCHRONOUS\u2002 TRUTH\u2002 TABLE(1)\nOperation\u2002 ZZ\u2002 OE\u2002 I/O\u2002STATUS\nSleep\tMode\t H\t X\t High-Z\nRead\t L\t L\t DQ\t\n\t L\t H\t High-Z\nWrite\t L\t X\t Din,\tHigh-Z\nDeselected\t L\t X\t High-Z\nNotes:\n1.\t X\tmeans\t"Don\'t\tCare". \t\n2.\t For\twrite\tcycles\tfollowing\tread\tcycles,\tthe\toutput\tbuffers\tmust\tbe\tdisabled\twith\tOE,\totherwise\tdata\t\nbus\tcontention\twill\toccur.\n3.\t Sleep\tMode\tmeans\tpower\tSleep\tMode\twhere\tstand-by\tcurrent\tdoes\tnot\tdepend\ton\tcycle\ttime.\n4.\t Deselected\tmeans\tpower\tSleep\tMode\twhere\tstand-by\tcurrent\tdepends\ton\tcycle\ttime.\nWRITE\u2002 TRUTH\u2002 TABLE\u2002 (x18)\nOperation\u2002 WE\t BWa\t BWb\nREAD\t H\t X\t X\nWRITE\tBYTE\ta\t L\t L\t H\nWRITE\tBYTE\tb\t L\t H\t L\nWRITE\tALL\tBYTEs\t L\t L\t L\nWRITE\tABORT/NOP\t L\t H\t H\nNotes:\n1.\t X\tmeans\t"Don\'t\tCare". \t\n2.\t All\tinputs\tin\tthis\ttable\tmust\tbeet\tsetup\tand\thold\ttime\taround\tthe\trising\tedge\tof\tCLK.\nWRITE\u2002 TRUTH\u2002 TABLE\u2002 (x36)\nOperation\u2002 WE\t BWa\t BWb\t BWc\t BWd\nREAD\t H\t X\t X\t X\t X\nWRITE\tBYTE\ta\t L\t L\t H\t H\t H\nWRITE\tBYTE\tb\t L\t H\t L\t H\t H\nWRITE\tBYTE\tc\t L\t H\t H\t L\t H\nWRITE\tBYTE\td\t L\t H\t H\t H\t L\nWRITE\tALL\tBYTEs\t L\t L\t L\t L\t L\nWRITE\tABORT/NOP\t L\t H\t H\t H\t H\nNotes :\n1.\t X\tmeans\t"Don\'t\tCare". \t\n2.\t All\tinputs\tin\tthis\ttable\tmust\tbeet\tsetup\tand\thold\ttime\taround\tthe\trising\tedge\tof\tCLK.\nIntegrated Silicon Solution, Inc. — www.issi.com\t 11\nRev.\u2002 O\n09/19/2011IS61NLP25672/IS61NVP25672\u2003IS61NLP51236/IS61NVP51236\nIS61NLP102418/IS61NVP102418\u2002 \u2002\nINTERLEAVED\u2002BURST\u2002ADDRESS\u2002 TABLE\u2002 (MODE\t=\t Vdd or\tNC)\n\u2002External\u2002Address\u2002 1st\u2002Burst\u2002Address\u2002 2nd\u2002Burst\u2002Address\u2002 3rd\u2002Burst\u2002Address\u2002\n\u2002 A1\u2002 A0\u2002 A1\u2002 A0\u2002 A1\u2002 A0\u2002 A1\u2002 A0\n\t 00\t 01\t 10\t 11\n\t 01\t 00\t 11\t 10\n\t 10\t 11\t 00\t 01\n\t 11\t 10\t 01\t 00WRITE\u2002 TRUTH\u2002 TABLE\u2002 (x72)\nOperation\u2002 WE\t BWa\t BWb\t BWc\t BWd\t BWe\t BWf\t BWg\t BWh\nREAD\t H\t X\t X\t X\t X\t X\t X\t X\t X\nWRITE\tBYTE\ta\t L\t L\t H\t H\t H\t H\t H\t H\t H\nWRITE\tBYTE\tb\t L\t H\t L\t H\t H\t H\t H\t H\t H\nWRITE\tBYTE\tc\t L\t H\t H\t L\t H\t H\t H\t H\t H\nWRITE\tBYTE\td\t L\t H\t H\t H\t L\t H\t H\t H\t H\nWRITE\tBYTE\te\t L\t H\t H\t H\t H\t L\t H\t H\t H\nWRITE\tBYTE\tf\t L\t H\t H\t H\t H\t H\t L\t H\t H\nWRITE\tBYTE\tg\t L\t H\t H\t H\t H\t H\t H\t L\t H\nWRITE\tBYTE\th\t L\t H\t H\t H\t H\t H\t H\t H\t L\nWRITE\tALL\tBYTEs\t L\t L\t L\t L\t L\t L\t L\t L\t L\nWRITE\tABORT/NOP\t L\t H\t H\t H\t H\t H\t H\t H\t H\nNotes:\n1.\t X\tmeans\t"Don\'t\tCare". \t\n2.\t All\tinputs\tin\tthis\ttable\tmust\tbeet\tsetup\tand\thold\ttime\taround\tthe\trising\tedge\tof\tCLK.\nIS61NLP25672/IS61NVP25672\u2003\nIS61NLP51236/IS61NVP51236\nIS61NLP102418/IS61NVP102418\u2002 \u2002\n12\t Integrated Silicon Solution, Inc. — www.issi.com\nRev.\u2002\u2002O\n09/19/2011LINEAR\u2002BURST\u2002ADDRESS\u2002 TABLE\u2002 (MODE\u2002=\u2002 VSS)\u2002 \u2002\nABSOLUTE\u2002MAxIMUM\u2002RATINgS(1)\n\u2002Symbol\u2002 Parameter\u2002 \u2002 Value\u2002 Unit\n\tTSTG Storage\t Temperature\t \t –65\tto\t+150\t °C\n\tPd Power\tDissipation\t \t 1.6\t W\n\tIouT\t Output\tCurrent\t(per\tI/O)\t \t 100\t mA\n\tVIn, VouT\t Voltage\tRelative\tto\t VSS\tfor\tI/O\tPins\t \t –0.5\tto\t Vddq + 0.3 V\n\tVIn\t Voltage\tRelative\tto\t VSS\tfor\t\t \t –0.3\tto\t4.6 V\n  for\tAddress\tand\tControl\tInputs\nNotes:\n1.\t\tStress\tgreater\tthan\tthose\tlisted\tunder\tABSOLUTE\tMAXIMUM\tRATINGS\tmay\tcause\tpermanent\tdamage\tto\tthe\tdevice. \tThis\tis\ta\t\nstress\trating\tonly\tand\tfunctional\toperation\tof\tthe\tdevice\tat\tthese\tor\tany\tother\tconditions\tabove\tthose\tindicated\tin\tthe\toperational\tsections\tof\tthis\tspecification\tis\tnot\timplied. \tExposure\tto\tabsolute\tmaximum\trating\tconditions\tfor\textended\tperiods\tmay\taffect\treli-\nability. \t\n2.\tThis\tdevice\tcontains\tcircuity\tto\tprotect\tthe\tinputs\tagainst\tdamage\tdue\tto\thigh\tstatic\tvoltages\tor\telectric\tfields; \thowever,\tprecau-\ntions\tmay\tbe\ttaken\tto\tavoid\tapplication\tof\tany\tvoltage\thigher\tthan\tmaximum\trated\tvoltages\tto\tthis\thigh-impedance\tcircuit.\n3.\t\nThis\tdevice\tcontains\tcircuitry\tthat\twill\tensure\tthe\toutput\tdevices\tare\tin\tHigh-Z\tat\tpower\tup.0,0\n1,00,1 A1\', A0\' = 1,1\nOPERATINg\u2002RANgE\u2002(IS61NLPx)\n\u2002Range\u2002 Ambient\u2002 Temperature\u2002 VDD\u2003 VDDq\n\t Commercial\t 0°C\tto\t+70°C\t 3.3V\t±\t5%\t 3.3V\t/\t2.5V\t±\t5%\n\t Industrial\t -40°C\tto\t+85°C\t 3.3V\t±\t5%\t 3.3V\t/\t2.5V\t±\t5%\nOPERATINg\u2002RANgE\u2002(IS61NVPx)\n\u2002Range\u2002 Ambient\u2002 Temperature\u2002 VDD\u2003 VDDq\n\t Commercial\t 0°C\tto\t+70°C\t 2.5V\t±\t5%\t \t2.5V\t±\t5%\n\t Industrial\t -40°C\tto\t+85°C\t 2.5V\t±\t5%\t \t2.5V\t±\t5%\nIntegrated Silicon Solution, Inc. — www.issi.com\t 13\nRev.\u2002 O\n09/19/2011IS61NLP25672/IS61NVP25672\u2003IS61NLP51236/IS61NVP51236\nIS61NLP102418/IS61NVP102418\u2002 \u2002\nPOWER\u2002SUPPLY\u2002CHARACTERISTICS(1)\u2002(Over\tOperating\tRange)\n\u2002 -250\u2002 -200\n\u2002 MAx\u2002 MAx\n\u2002Symbol\u2002 Parameter\u2002 Test\u2002Conditions\u2002 Temp. \u2002range\u2002\u2002 x18\u2002 x36\u2002 x72\u2002 x18\u2002 x36\u2002 x72\u2002 Unit\n\u2002Icc AC\tOperating\t Device\tSelected,\t\t Com.\t 450\t 450\t 600\t 425\t 425\t 550\t mA\n\t \t Supply\tCurrent\t OE = VIh, ZZ ≤ VIl,  Ind. 500\t 500\t 650\t 475\t 475\t 600\n\t \t \t  All\tInputs\t≤  0.2V or\t≥ Vdd\t–\t0.2V,\n\t \t \t Cycle\t Time\t≥\tt kc min.\n\tISb Standby\tCurrent\t Device\tDeselected,\t\t Com. 150 150 150 150 150 150\t mA\n\t \t TTL\tInput\t Vdd = Max.,\t Ind.\t 150\t 150\t 150\t 150\t 150\t 150\n\t \t \t All\tInputs ≤  VIl or ≥ VIh, \n   ZZ ≤ VIl, f\t=\tMax.\n ISbI\t Standby\tCurrent\t Device\tDeselected,\t Com.\t 110 110 110 110 110 110 mA\n  cMoS Input  Vdd = Max.,\t Ind.\t 125\t 125\t 125\t 125\t 125\t 125\n\t \t \t VIn\t≤\tVSS +\t0.2V\tor\t≥V dd\t–\t0.2V\n\t \t \t \tf\t=\t0\n\t ISb2 Sleep\tMode\t ZZ>V Ih\t\t Com.\t 60\t 60\t 60\t 60\t 60\t 60\t mA\t\n\t \t \t \t Ind.\t 75\t 75\t 75\t 75\t 75\t 75\nNote:\n1.\t MODE\tpin\thas\tan\tinternal\tpullup\tand\tshould\tbe\ttied\tto\t Vdd\tor\tVSS.\tIt\texhibits\t±100µA\tmaximum\tleakage\tcurrent\twhen\ttied\tto\t≤\t\nVSS\t+\t0.2V\tor\t≥\t Vdd\t–\t0.2V.DC\u2002ELECTRICAL\u2002CHARACTERISTICS\u2002 (Over\tOperating\tRange)\n\u2002 3.3V\u2002 2.5V\n\u2002Symbol\u2002 Parameter\u2002 Test\u2002Conditions\u2002 Min.\u2002 Max.\u2002 Min.\u2002 Max.\u2002 Unit\n\u2002Voh Output\tHIGH\t Voltage\t Ioh = –4.0\tmA\t (3.3V)\t 2.4\t —\t 2.0\t —\t V\n\t \t \t Ioh = –1.0\tmA (2.5V)\t \t\n\tVol Output\tLOW\t Voltage\t Iol = 8.0\tmA (3.3V)\t —\t 0.4\t —\t 0.4\t V\n\t \t \t Iol = 1.0\tmA\t (2.5V)\t \t\n\tVIh Input\tHIGH\t Voltage\t\t \t 2.0\t Vdd + 0.3 \t 1.7\t Vdd + 0.3 V\n\tVIl Input\tLOW\t Voltage\t\t –0.3\t 0.8\t –0.3\t 0.7\t V\n\tIlI Input\tLeakage\tCurrent\t V SS\t≤\tVIn ≤ Vdd(1)\t –5\t 5\t –5\t 5\t µA\n Ilo Output\tLeakage\tCurrent\tVSS\t≤\tVouT ≤ Vddq, OE = VIh\t –5\t 5\t –5\t 5\t µA\nIS61NLP25672/IS61NVP25672\u2003\nIS61NLP51236/IS61NVP51236\nIS61NLP102418/IS61NVP102418\u2002 \u2002\n14\t Integrated Silicon Solution, Inc. — www.issi.com\nRev.\u2002\u2002O\n09/19/20113.3V\u2002I/O\u2002AC\u2002 TEST\u2002CONDITIONS\n\u2002Parameter\u2002 Unit\n\u2002Input\tPulse\tLevel\t 0V\tto\t3.0V\n\t Input\tRise\tand\tFall\t Times\t 1.5\tns\n\t Input\tand\tOutput\t Timing\t 1.5V\t\n\t and\tReference\tLevel\n\t Output\tLoad\t See\tFigures\t1\tand\t2\n317 Ω\n5 pF\nIncludingjig and\nscope351 ΩOUTPUT+3.3V\nFigure\u20021 Figure\u20022CAPACITANCE(1,2)\n\u2002Symbol\u2002 Parameter\u2002 Conditions\u2002 Max. \u2002 Unit\n\u2002cIn Input\tCapacitance\t VIn = 0V 6\t pF\n\tcouT\t Input/Output\tCapacitance\t VouT = 0V 8\t pF\nNotes:\n1.\t\tTested\tinitially\tand\tafter\tany\tdesign\tor\tprocess\tchanges\tthat\tmay\taffect\tthese\tparameters.\n2.\t Test\tconditions: \tTA = 25°c , f\t=\t1\tMHz,\t Vdd\t=\t3.3V.\n3.3V\u2002I/O\u2002OUTPUT\u2002LOAD\u2002EQUIVALENT\n \n1.5VOUTPUTZo= 50Ω\n50Ω\nIntegrated Silicon Solution, Inc. — www.issi.com\t 15\nRev.\u2002 O\n09/19/2011IS61NLP25672/IS61NVP25672\u2003IS61NLP51236/IS61NVP51236\nIS61NLP102418/IS61NVP102418\u2002 \u2002\n2.5V\u2002I/O\u2002AC\u2002 TEST\u2002CONDITIONS\n\u2002Parameter\u2002 Unit\n\u2002Input\tPulse\tLevel\t 0V\tto\t2.5V\n\t Input\tRise\tand\tFall\t Times\t 1.5\tns\n\t Input\tand\tOutput\t Timing\t 1.25V\t\n\t and\tReference\tLevel\n\t Output\tLoad\t See\tFigures\t3\tand\t4\n ZO = 50Ω\n1.25V50ΩOUTPUT1,667 Ω\n5 pF\nIncludingjig and\nscope1,538 ΩOUTPUT+2.5V\nFigure\u20023 Figure\u200242.5V\u2002I/O\u2002OUTPUT\u2002LOAD\u2002EQUIVALENT\nIS61NLP25672/IS61NVP25672\u2003\nIS61NLP51236/IS61NVP51236\nIS61NLP102418/IS61NVP102418\u2002 \u2002\n16\t Integrated Silicon Solution, Inc. — www.issi.com\nRev.\u2002\u2002O\n09/19/2011READ/WRITE\u2002CYCLE\u2002SWITCHINg\u2002CHARACTERISTICS(1)\u2002(Over\tOperating\tRange)\n\u2002 \u2002 \u2002 -250\u2002 -200\n\u2002Symbol\u2002 Parameter\u2002 Min.\u2002Max. \u2002 Min.\u2002Max. \u2002 Unit\n\t fmax\t Clock\tFrequency\t —\t 250\t —\t 200\t MHz\n\t tkc\t Cycle\t Time\t 4.0\t —\t 5\t —\t ns\n\t tkh\t Clock\tHigh\t Time\t 1.7\t —\t 2\t —\t ns\n\t tkl\t Clock\tLow\t Time\t 1.7\t —\t 2\t —\t ns\n\t tkq\t Clock\tAccess\t Time\t\t —\t 2.6\t —\t 3.1\t ns\n\t tkqx(2)\t Clock\tHigh\tto\tOutput\tInvalid\t 0.8\t —\t 1.5\t —\t ns\n\t tkqlZ(2,3)\t Clock\tHigh\tto\tOutput\tLow-Z\t 0.8\t —\t 1\t —\t ns\n\t tkqhZ(2,3)\t Clock\tHigh\tto\tOutput\tHigh-Z\t\t —\t 2.6\t —\t 3.0\t ns\n\t toeq\t Output\tEnable\tto\tOutput\t Valid\t\t —\t 2.8\t —\t 3.1\t ns\n\t toelZ(2,3)\t Output\tEnable\tto\tOutput\tLow-Z\t 0\t —\t\t 0\t\t —\t ns\n\t toehZ(2,3)\t Output\tDisable\tto\tOutput\tHigh-Z\t\t —\t 2.6\t —\t 3.0\t ns\n\t tAS\t Address\tSetup\t Time\t\t 1.2\t —\t 1.4\t —\t ns\n\t twS\t Read/Write\tSetup\t Time\t\t 1.2\t —\t 1.4\t —\t ns\n\t tceS\t Chip\tEnable\tSetup\t Time\t\t 1.2\t —\t 1.4\t —\t ns\n\t tSe\t Clock\tEnable\tSetup\t Time\t 1.2\t —\t 1.4\t —\t ns\n\t tAdVS\t Address\tAdvance\tSetup\t Time\t\t 1.2\t —\t 1.4\t —\t ns\n\t tdS\t Data\tSetup\t Time\t 1.2\t —\t 1.4\t —\t ns\n\t tAh\t Address\tHold\t Time\t\u2002 0.3\t —\t 0.4\t —\t ns\n\t the Clock\tEnable\tHold\t Time\t 0.3\t —\t 0.4\t —\t ns\n\t twh\t Write\tHold\t Time\t\t 0.3\t —\t 0.4\t\t —\t ns\n\t tceh\t Chip\tEnable\tHold\t Time\t\t 0.3\t —\t 0.4\t\t —\t ns\n\t tAdVh\t Address\tAdvance\tHold\t Time\t\t 0.3\t —\t 0.4\t\t —\t ns\n\t tdh\t Data\tHold\t Time\t 0.3\t —\t 0.4\t —\t ns\n\t tPdS\t ZZ\tHigh\tto\tPower\tDown\t\t —\t 2\t —\t\t 2\t cyc\n\t tPuS\t ZZ\tLow\tto\tPower\tDown\t\t —\t 2\t —\t\t 2\t cyc\nNotes:\n1.\tConfiguration\tsignal\tMODE\tis\tstatic\tand\tmust\tnot\tchange\tduring\tnormal\toperation.\n2.\tGuaranteed\tbut\tnot\t100%\ttested. \tThis\tparameter\tis\tperiodically\tsampled.\n3.\tTested\twith\tload\tin\tFigure\t2.\nIntegrated Silicon Solution, Inc. — www.issi.com\t 17\nRev.\u2002 O\n09/19/2011IS61NLP25672/IS61NVP25672\u2003IS61NLP51236/IS61NVP51236\nIS61NLP102418/IS61NVP102418\u2002 \u2002\nSLEEP\u2002MODE\u2002 TIMINgSLEEP\u2002MODE\u2002ELECTRICAL\u2002CHARACTERISTICS\n\u2002Symbol\u2002 Parameter\u2002 Conditions\u2002 Min.\u2002 Max. \u2002 Unit\n\u2002ISb2\t Current\tduring\tSLEEP\tMODE\t ZZ\t≥\t VIh\t \t 60\t mA\n\t tPdS\t ZZ\tactive\tto\tinput\tignored\t \t 2\t \t cycle\n\t tPuS\t ZZ\tinactive\tto\tinput\tsampled\t \t 2\t \t cycle\n\t tZZI\t ZZ\tactive\tto\tSLEEP\tcurrent\t \t 2\t \t cycle\n\t trZZI\t ZZ\tinactive\tto\texit\tSLEEP\tcurrent\t \t 0\t \t ns\nDon\'t CareDeselect or Read Only Deselect or Read OnlytRZZICLK\nZZIsupply\nAll Inputs \n(except ZZ)\nOutputs \n(Q)ISB2ZZ setup cycle ZZ reco very cycle\nNormal\noperation\ncycletPDS tPUS\ntZZI\nHigh-Z\nIS61NLP25672/IS61NVP25672\u2003\nIS61NLP51236/IS61NVP51236\nIS61NLP102418/IS61NVP102418\u2002 \u2002\n18\t Integrated Silicon Solution, Inc. — www.issi.com\nRev.\u2002\u2002O\n09/19/2011READ\u2002CYCLE\u2002 TIMINg\ntKQXCLK\nADV\nAddress \nWRITE\nCKECEOE\nData OutA1 A2\nA3tKH tKL\ntKC\nQ3-3 Q3-4 Q3-2 Q3-1 Q2-4 Q2-3 Q2-2 Q2-1\nDon\'t Care\nUndefinedNOTES:  WRITE = L means WE = L and BWx = L\n WE = L and BWX = L\n CE = L means CE1 = L, CE2 = H and CE2 = L\n CE = H means CE1 = H, or CE1 = L and CE2 = H, or CE1 = L and CE2 = LtOEHZtSE tHEtAS tAH\ntWS tWH\ntCES tCEHtADVS tADVH\ntKQHZtKQ tOEQ tOEHZ\nQ1-1\nIntegrated Silicon Solution, Inc. — www.issi.com\t 19\nRev.\u2002 O\n09/19/2011IS61NLP25672/IS61NVP25672\u2003IS61NLP51236/IS61NVP51236\nIS61NLP102418/IS61NVP102418\u2002 \u2002\nWRITE\u2002CYCLE\u2002 TIMINg\ntDS tDHCLK\nADV\nAddress \nWRITECKECE\nOE\nData InData OutA1 A2\nA3tKH tKL\ntKC\ntSE tHE\nD3-3 D3-4 D3-2 D3-1 D2-4 D2-3 D2-2 D2-1 D1-1\nDon\'t Care\nUndefinedNOTES:  WRITE = L means WE = L and BWx = L\n WE = L and BWX = L\n CE = L means CE1 = L, CE2 = H and CE2 = L\n CE = H means CE1 = H, or CE1 = L and CE2 = H, or CE1 = L and CE2 = LtOEHZ\nQ0-3 Q0-4\nIS61NLP25672/IS61NVP25672\u2003\nIS61NLP51236/IS61NVP51236\nIS61NLP102418/IS61NVP102418\u2002 \u2002\n20\t Integrated Silicon Solution, Inc. — www.issi.com\nRev.\u2002\u2002O\n09/19/2011SINgLE\u2002READ/WRITE\u2002CYCLE\u2002 TIMINg\nCLK\nCKE\nAddress\nWRITE\nCE\nADV\nOE\nData Out\nData In D5tSE tHEtKH tKL\ntKC\nDon\'t Care\nUndefinedNOTES: WRITE = L means WE = L and BWx = L\n CE = L means CE1 = L, CE2 = H and CE2 = L\n  CE = H means CE1 = H, or CE1 = L and CE2 = H, or CE1 = L and CE2 = L  D2tOELZtOEQA1 A2 A3 A4 A5 A6 A7 A8 A9\nQ1 Q3 Q4 Q6 Q7\ntDStDH\nIntegrated Silicon Solution, Inc. — www.issi.com\t 21\nRev.\u2002 O\n09/19/2011IS61NLP25672/IS61NVP25672\u2003IS61NLP51236/IS61NVP51236\nIS61NLP102418/IS61NVP102418\u2002 \u2002\nCKE\t\u2002OPERATION\u2002 TIMINg\nA1 A2 A3 A4 A5 A6\nQ1 Q3 Q4CLK\nCKE\nAddress\nWRITE\nCE\nADV\nOE\nData OutData In D2tSE tHEtKH tKL\ntKC\ntKQLZtKQHZtKQ\ntDH tDS\nDon\'t Care\nUndefinedNOTES: WRITE = L means WE = L and BWx = L\n CE = L means CE1 = L, CE2 = H and CE2 = L\n CE = H means CE1 = H, or CE1 = L and CE2 = H, or CE1 = L and CE2 = L\nIS61NLP25672/IS61NVP25672\u2003\nIS61NLP51236/IS61NVP51236\nIS61NLP102418/IS61NVP102418\u2002 \u2002\n22\t Integrated Silicon Solution, Inc. — www.issi.com\nRev.\u2002\u2002O\n09/19/2011CE\u2002OPERATION\u2002 TIMINg\nDon\'t Care\nUndefinedCLK\nCKE\nAddress\nWRITE\nCE\nADV\nOE\nData OutData IntSE tHEtKH tKL\ntKC\nNOTES: WRITE = L means WE = L and BWx = L\n CE = L means CE1 = L, CE2 = H and CE2 = L\n CE = H means CE1 = H, or CE1 = L and CE2 = H, or CE1 = L and CE2 = LD5 D3tDH tDStOELZtOEQ\nQ1 Q2 Q4tKQHZ\ntKQLZtKQA1 A2 A3 A4 A5\nIntegrated Silicon Solution, Inc. — www.issi.com\t 23\nRev.\u2002 O\n09/19/2011IS61NLP25672/IS61NVP25672\u2003IS61NLP51236/IS61NVP51236\nIS61NLP102418/IS61NVP102418\u2002 \u2002\nIEEE\u20021149.1\u2002SERIAL\u2002BOUNDARY\u2002SCAN\u2002(JTA g)\nThe\tIS61NLP\t and\t\t IS61NVP\t have\t a\tserial\t boundary\t scan\t\nTest\t Access\t Port\t (TAP)\t in\tthe\tPBGA\t package\t only.\t(Not\t\navailable\t in\tTQFP\t package.)\t This\t port\t operates\t in\tac-\ncordance\t with\t IEEE \tStandard\t 1149.1-1900,\t but\tdoes\t not\t\ninclude\t all\tfunctions\t required\t for\tfull\t1149.1\t compliance. \t\nThese\t functions\t from\t the\tIEEE\t specification \tare\texcluded\t\nbecause\t they\t place\t added\t delay\t in\tthe\tcritical\t speed\t path\t\nof\tthe\tSRAM. \tThe\tTAP\tcontroller\t operates\t in\ta\tmanner\t that\t\ndoes\t not\tconflict\t with\tthe\tperformance\t of\tother\t devices\t us-\ning\t1149.1\t fully\t compliant\t TAPs. \tThe\tTAP\t operates\t using\t\nJEDEC\tstandard\t2.5V\tI/O\tlogic\tlevels.\nDISABLINg\u2002THE\u2002JTA g\u2002FEATURE\nThe\t SRAM\t can\toperate\t without\t using\t the\tJTAG\t feature. \t\nTo\tdisable\t the\tTAP\t controller,\t TCK\t must\t be\ttied\t LOW\t\n(VSS)\tto\tprevent\t clocking\t of\tthe\tdevice. \tTDI\tand\tTMS\t are\t\ninternally\t pulled\t up\tand\tmay\t be\tdisconnected. \tThey\t may\t\nalternately\t be\tconnected\t to\tVdd\tthrough\t a\tpull-up\t resistor. \t\nTDO\t should\t be\tleft\tdisconnected. \tOn\tpower-up,\t the\tdevice\t\nwill\tstart\t in\ta\treset\t state\t which\t will\tnot\tinterfere\t with\t the\t\ndevice\toperation.\n 31 30 29 . . . 2 1 0 2 1 00\n x . . . . . 2 1 0Bypass Register\nInstruction Register\nIdentification Register\nBoundary Scan Register*\nTAP CONTROLLER Selection Circuitry  Selection Circuitry TDO TDI\nTCK\nTMSTAP\u2002CONTROLLER\u2002BLOCK\u2002DIA gRAMTEST\u2002A CCESS\u2002PORT\u2002(TAP)\u2002-\u2002 TEST\u2002CLOCK\nThe\ttest\tclock\t is\tonly\tused\t with\tthe\tTAP\tcontroller. \tAll\tinputs\t\nare\tcaptured\t on\tthe\trising\t edge\t of\tTCK\t and\toutputs\t are\t\ndriven\tfrom\tthe\tfalling\tedge\tof\t TCK.\nTEST\u2002MODE\u2002SELECT\u2002(TMS)\nThe\t TMS\t input\t is\tused\t to\tsend\t commands\t to\tthe\tTAP\t\ncontroller\t and\tis\tsampled\t on\tthe\trising\t edge\t of\tTCK. \tThis\t\npin\tmay\t be\tleft\tdisconnected\t if\tthe\tTAP\t is\tnot\tused. \tThe\t\npin\tis\tinternally\tpulled\tup,\tresulting\tin\ta\tlogic\tHIGH\tlevel.\nTEST\u2002D ATA-IN\u2002(TDI)\nThe\t TDI\t pin\tis\tused\t to\tserially\t input\t information\t to\tthe\t\nregisters\t and\tcan\tbe\tconnected\t to\tthe\tinput\t of\tany\tregis-\nter.\tThe\t register\t between\t TDI\tand\tTDO\t is\tchosen\t by\tthe\t\ninstruction\t loaded\t into\t the\tTAP\t instruction\t register. \tFor\t\ninformation\t on\tinstruction\t register\t loading,\t see\tthe\tTAP\t\nController\t State\t Diagram. \tTDI\tis\tinternally\t pulled\t up\tand\t\ncan\tbe\tdisconnected\t if\tthe\tTAP\t is\tunused\t in\tan\tapplica-\ntion.\tTDI\tis\tconnected\t to\tthe\tMost\t Significant\t Bit\t(MSB)\t\non\tany\tregister.\nIS61NLP25672/IS61NVP25672\u2003\nIS61NLP51236/IS61NVP51236\nIS61NLP102418/IS61NVP102418\u2002 \u2002\n24\t Integrated Silicon Solution, Inc. — www.issi.com\nRev.\u2002\u2002O\n09/19/2011Boundary\u2002Scan\u2002Register\nThe\tboundary\t scan\t register\t is\tconnected\t to\tall\tinput\t and\t\noutput\t pins\t on\tthe\tSRAM .\tSeveral\t no\tconnect\t (NC)\tpins\t are\t\nalso\t included\t in\tthe\tscan\t register\t to\treserve\t pins\t for\thigher\t\ndensity\t devices. \tThe\t x36\tconfiguration\t has\ta\t75-bit-long\t\nregister\t and\tthe\tx18\tconfiguration\t also\t has\ta\t75-bit-long\t\nregister. \tThe\t boundary\t scan\t register\t is\tloaded\t with\t the\t\ncontents\t of\tthe\tRAM\t Input\t and\tOutput\t ring\twhen\t the\tTAP\t\ncontroller\t is\tin\tthe\tCapture-DR\t state\t and\tthen\t placed\t be-\ntween \tthe\tTDI\tand\t TDO\tpins\t when\t the\tcontroller\t is\tmoved\t\nto\tthe\tShift-DR \tstate. \tThe\t EXTEST,\t SAMPLE/PRELOAD\t\nand\tSAMPLE-Z\t instructions\t can\tbe\tused\t to\tcapture\t the\t\ncontents\tof\tthe\tInput\tand\tOutput\tring.\nThe\tBoundary\t Scan\t Order\t tables\t show\t the\torder\t in\twhich\t\nthe\tbits\tare\tconnected. \tEach\t bit\tcorresponds\t to\tone\tof\tthe\t\nbumps\t on\tthe\tSRAM\t package. \tThe\t MSB\t of\tthe\tregister\t\nis\tconnected\tto\t TDI,\tand\tthe\tLSB\tis\tconnected\tto\t TDO.\nIdentification\u2002(ID)\u2002Register\nThe\t ID\tregister\t is\tloaded\t with\t a\tvendor-specific,\t 32-bit\t\ncode\t during\t the\tCapture-DR\t state\t when\t the\tIDCODE\t com-\nmand\t is\tloaded\t to\tthe\tinstruction\t register. \tThe\t IDCODE\t\nis\thardwired\tinto\tthe\tSRAM\tand\tcan\tbe\tshifted\tout\twhen\t\nthe\tTAP\t controller\t is\tin\tthe\tShift-DR\t state. \tThe\tID\tregister\t\nhas\tvendor\t code\t and\tother\t information\t described\t in\tthe\t\nIdentification\tRegister\tDefinitions\ttable.Scan\u2002Register\u2002Sizes\nRegister\u2002\u2002 Bit\u2002Size\u2002 Bit\u2002Size\u2002\u2002 Bit\u2002Size\nName\u2002 (x18)\u2002 (x36)\u2002 (x72)\nInstruction\t 3\t 3\t 3\nBypass\t 1\t 1\t 1\nID\t 32\t 32\t 32\nBoundary\tScan\t 75\t 75\t TBD\nIDENTIFICATION\u2002REgISTER\u2002DEFINITIONS\nInstruction\u2002Field\u2002 Description\u2002 256K\u2002x\u200272\u2002 512K\u2002x\u200236\u2002 1M\u2002x\u200218\nRevision\tNumber\t (31:28)\t\t Reserved\tfor\tversion\tnumber.\t xxxx\t xxxx\t xxxx\t\nDevice\tDepth\t (27:23)\t Defines\tdepth\tof\tSRAM. \t512K\tor\t1M\t 00110\t 00111\t 01000\t\nDevice\t Width\t (22:18)\t Defines\twidth\tof\tthe\tSRAM. \tx72,\tx36\tor\tx18\t 00101\t 00100\t 00011\t\nISSI\tDevice\tID\t (17:12)\t Reserved\tfor\tfuture\tuse.\t xxxx\t xxxxx\t xxxxx\t\nISSI\tJEDEC\tID\t (11:1)\t Allows\tunique\tidentification\tof\tSRAM\tvendor.\t0011010101\t 00011010101\t 00011010101\nID\tRegister\tPresence\t (0)\t Indicate\tthe\tpresence\tof\tan\tID\tregister.\t 1\t 1\t 1\tTEST\u2002D ATA\u2002OUT\u2002(TDO)\nThe\tTDO\t output\t pin\tis\tused\t to\tserially\t clock\t data-out\t from\t\nthe\tregisters. \tThe\toutput\t is\tactive\t depending\t on\tthe\tcurrent\t\nstate\t of\tthe\tTAP\tstate\t machine\t (see\t TAP\tController\t State\t\nDiagram). \tThe\toutput\t changes\t on\tthe\tfalling\t edge\t of\tTCK\t\nand\tTDO\t is\tconnected\t to\tthe\tLeast\t Significant\t Bit\t(LSB)\t\nof\tany\tregister.\nPERFORMINg\u2002A\u2002 TAP\u2002RESET\nA\tReset\t is\tperformed\t by\tforcing\t TMS\t HIGH\t (Vdd)\tfor\tfive\t\nrising\t edges\t of\tTCK. \tRESET\t may\t be\tperformed\t while\t the\t\nSRAM\t is\toperating\t and\t does\t not\taffect\t its\toperation. \tAt\t\npower-up,\t the\tTAP\t is\tinternally\t reset\t to\tensure\t that\tTDO\t\ncomes\tup\tin\ta\thigh-Z\tstate.\nTAP\u2002REgISTERS\nRegisters\t are\tconnected\t between\t the\tTDI\tand\tTDO\t pins\t\nand\tallow\t data\t to\tbe\tscanned\t into\tand\tout\tof\tthe\tSRAM\t\ntest\tcircuitry. \u2002Only\t one\tregister\t can\tbe\tselected\t at\ta\ttime\t\nthrough\t the\tinstruction\t registers. \tData\t is\tserially\t loaded\t\ninto\tthe\tTDI\tpin\ton\tthe\trising\t edge\t of\tTCK\t and\toutput\t on\t\nthe\tTDO\tpin\ton\tthe\tfalling\tedge\tof\t TCK.\nInstruction\u2002Register\nThree-bit\t instructions\t can\tbe\tserially\t loaded\t into\tthe\tin-\nstruction\t register. \tThis\t register\t is\tloaded\t when\t it\tis\tplaced\t\nbetween\t the\tTDI\tand\t TDO\tpins. \t(See\t TAP\tController\t Block\t\nDiagram)\t At\tpower-up,\t the\tinstruction\t register\t is\tloaded\t\nwith\t the\tIDCODE\t instruction. \tIt\tis\talso\t loaded\t with\t the\t\nIDCODE\t instruction\t if\tthe\tcontroller\t is\tplaced\t in\ta\treset\t\nstate\tas\tpreviously\tdescribed.\nWhen\t the\tTAP\t controller\t is\tin\tthe\tCaptureIR\t state,\t the\ttwo\t\nleast\t significant\t bits\tare\tloaded\t with\t a\tbinary\t “01”\tpattern\t\nto\tallow\t for\tfault\t isolation\t of\tthe\tboard\t level\t serial\t test\tpath.\nBypass\u2002Register\nTo\tsave\t time\t when\t serially\t shifting\t data\t through\t registers,\t\nit\tis\tsometimes\t advantageous\t to\tskip\t certain\t states. \tThe\t\nbypass\t register\t is\ta\tsingle-bit\t register\t that\tcan\tbe\tplaced\t\nbetween\t TDI\tand\tTDO\t pins. \tThis\t allows\t data\t to\tbe\tshifted\t\nthrough\t the\tSRAM \twith\tminimal\t delay. \tThe\tbypass\t register\t\nis\tset\tLOW \t(VSS)\twhen \tthe\tBYPASS \tinstruction \tis\texecuted.\nIntegrated Silicon Solution, Inc. — www.issi.com\t 25\nRev.\u2002 O\n09/19/2011IS61NLP25672/IS61NVP25672\u2003IS61NLP51236/IS61NVP51236\nIS61NLP102418/IS61NVP102418\u2002 \u2002\nTAP\u2002INSTRUCTION\u2002SET\nEight \tinstructions \tare\tpossible \twith\tthe\tthree-bit \tinstruction\t\nregister \tand\tall\tcombinations \tare\tlisted \tin\tthe\tInstruction\t\nCode \ttable. \tThree\t instructions\t are\tlisted\t as\tRESERVED \t\nand\tshould\t not\tbe\tused\t and\tthe\tother\t five\tinstructions\t are\t\ndescribed\t below. \tThe\t TAP\t controller\t used\t in\tthis\tSRAM\t\nis\tnot\tfully\t compliant\t with\t the\t1149.1\t convention\t because\t\nsome\t mandatory\t instructions\t are\tnot\tfully\t implemented. \t\nThe\tTAP\tcontroller\t cannot\t be\tused\t to\tload\t address,\t data\t or\t\ncontrol\t signals\t and\tcannot\t preload\t the\tInput\tor\tOutput \tbuf-\nfers.\tThe\t SRAM \tdoes\t not\timplement\t the\t1149.1 \tcommands\t\nEXTEST \tor\tINTEST \tor\tthe\tPRELOAD \tportion\t of\tSAMPLE/\nPRELOAD ;\tinstead\t it\tperforms\t a\tcapture\t of\tthe\tInputs\t and\t\nOutput \tring\twhen\t these\t instructions\t are\texecuted. \tInstruc-\ntions\t are\tloaded\t into\tthe\tTAP\t controller\t during\t the\tShift-IR\t\nstate\t when\t the\tinstruction\t register\t is\tplaced\t between\t TDI\t\nand\tTDO. \tDuring\t this\tstate,\t instructions\t are\tshifted\t from\t\nthe\tinstruction\tregister\tthrough\tthe\t TDI\tand\t TDO\tpins. \tTo\t\nexecute\t an\tinstruction\t once\t it\tis\tshifted\t in,\tthe\tTAP\t control-\nler\tmust\tbe\tmoved\tinto\tthe\tUpdate-IR\tstate.\nExTEST\nEXTEST\t is\ta\tmandatory\t 1149.1\t instruction\t which\t is\tto\tbe\t\nexecuted\t whenever\t the\tinstruction\t register\t is\tloaded\t with\t\nall\t0s.\tBecause\t EXTEST\t is\tnot\timplemented\t in\tthe\tTAP\t\ncontroller,\t this\tdevice\t is\tnot\t1149.1\t standard\t compliant. \t\nThe\tTAP\tcontroller \trecognizes \tan\tall-0\tinstruction. \tWhen \tan\t\nEXTEST\t instruction\t is\tloaded\t into\tthe\tinstruction\t register,\t\nthe\tSRAM \tresponds \tas\tif\ta\tSAMPLE/PRELOAD \tinstruction\t\nhas\tbeen \tloaded. \tThere \tis\ta\tdifference \tbetween \tthe\tinstruc-\ntions,\t unlike\t the\tSAMPLE/PRELOAD \tinstruction,\t EXTEST\t\nplaces\tthe\tSRAM\toutputs\tin\ta\tHigh-Z\tstate.\nIDCODE\nThe\t IDCODE\t instruction\t causes\t a\tvendor-specific,\t 32-\nbit\tcode\t to\tbe\tloaded\t into\tthe\tinstruction\t register. \tIt\talso\t\nplaces\t the\tinstruction\t register\t between\t the\tTDI\tand\tTDO\t\npins\t and\tallows\t the\tIDCODE\t to\tbe\tshifted\t out\tof\tthe\tdevice\t\nwhen\t the\tTAP\t controller\t enters\t the\tShift-DR\t state. \tThe\t\nIDCODE\t instruction\t is\tloaded\t into\tthe\tinstruction\t register\t\nupon\t power-up\t or\twhenever\t the\tTAP\t controller\t is\tgiven\t a\t\ntest\tlogic\treset\tstate.\nSAMPLE-Z\nThe\t SAMPLE-Z\t instruction\t causes\t the\tboundary\t scan\t\nregister\t to\tbe\tconnected\t between\t the\tTDI\tand\tTDO\t pins\t\nwhen\t the\tTAP\tcontroller\t is\tin\ta\tShift-DR\t state. \tIt\talso\tplaces\t\nall\tSRAM\toutputs\tinto\ta\tHigh-Z\tstate.SAMPLE/PRELOAD\nSAMPLE/PRELOAD \tis\ta\t1149.1 \tmandatory \tinstruction. \tThe\t\nPRELOAD \tportion \tof\tthis\tinstruction \tis\tnot\timplemented, \tso\t\nthe\tTAP\t controller\t is\tnot\tfully\t 1149.1\t compliant. \tWhen\t the\t\nSAMPLE/PRELOAD\t instruction\t is\tloaded\t to\tthe\tinstruc-\ntion\tregister\t and\tthe\tTAP\t controller\t is\tin\tthe\tCapture-DR\t\nstate,\t a\tsnapshot\t of\tdata\t on\tthe\tinputs\t and\toutput\t pins\t is\t\ncaptured\tin\tthe\tboundary\tscan\tregister.\nIt\tis\timportant\t to\trealize\t that\tthe\tTAP\t controller\t clock\t oper-\nates\t at\ta\tfrequency\t up\tto\t10\tMHz,\t while\t the\tSRAM\t clock\t\nruns\t more\t than\t an\torder\t of\tmagnitude\t faster. \tBecause\t of\t\nthe\tclock\t frequency\t differences,\t it\tis\tpossible\t that\tduring\t\nthe\tCapture-DR\t state,\t an\tinput\t or\toutput\t will\tunder-go\t a\t\ntransition. \tThe\tTAP\t may\t attempt\t a\tsignal\t capture\t while\t in\t\ntransition \t(metastable \tstate). \tThe\tdevice \twill\tnot\tbe\tharmed,\t\nbut\tthere\t is\tno\tguarantee\t of\tthe\tvalue\t that\twill\tbe\tcaptured\t\nor\trepeatable\tresults.To\tguarantee\t that\tthe\tboundary\t scan\t register\t will\tcapture\t\nthe\tcorrect \tsignal \tvalue, \tthe\tSRAM \tsignal \tmust \tbe\tstabilized\t\nlong\t enough\t to\tmeet\t the\tTAP\t controller’s\t capture\t set-up\t\nplus\thold\t times\t (t\ncS\tand\ttch).\tTo\tinsure\t that\tthe\tSRAM\t clock\t\ninput\t is\tcaptured\t correctly,\t designs\t need\t a\tway\tto\tstop\t (or\t\nslow)\t the\tclock\t during\t a\tSAMPLE/PRELOAD\t instruction. \t\nIf\tthis\tis\tnot\tan\tissue,\t it\tis\tpossible\t to\tcapture\t all\tother\t\nsignals\t and\tsimply\t ignore\t the\tvalue\t of\tthe\tCLK\t captured\t\nin\tthe\tboundary\tscan\tregister.Once \tthe\tdata\tis\tcaptured, \tit\tis\tpossible \tto\tshift\tout\tthe\tdata\t\nby\tputting \tthe\tTAP\tinto\tthe\tShift-DR \tstate. \tThis\tplaces \tthe\t\nboundary \tscan \tregister \tbetween \tthe\tTDI\tand\tTDO \tpins.\nNote\t that\tsince\t the\t\nPRELOAD \tpart\t of\tthe\tcommand\t is\tnot\t\nimplemented, \tputting \tthe\tTAP\tinto\tthe\tUpdate \tto\tthe\tUpdate-\nDR\tstate\t while\t performing\t a\tSAMPLE/PRELOAD \tinstruction\t\nwill\thave\tthe\tsame\teffect\tas\tthe\tPause-DR\tcommand.\nBYPASS\nWhen\t the\tBYPASS\t instruction\t is\tloaded\t in\tthe\tinstruc-\ntion\tregister\t and\t the\tTAP\t is\tplaced\t in\ta\tShift-DR\t state,\t\nthe\tbypass\t register\t is\tplaced\t between\t the\tTDI\tand\tTDO\t\npins. \tThe\t advantage\t of\tthe\tBYPASS\t instruction\t is\tthat\tit\t\nshortens\t the\tboundary\t scan\t path\t when\t multiple\t devices\t\nare\tconnected\ttogether\ton\ta\tboard.\nRESERVED\nThese\t instructions\t are\tnot\timplemented\t but\tare\treserved\t\nfor\tfuture\tuse. \tDo\tnot\tuse\tthese\tinstructions.\nIS61NLP25672/IS61NVP25672\u2003\nIS61NLP51236/IS61NVP51236\nIS61NLP102418/IS61NVP102418\u2002 \u2002\n26\t Integrated Silicon Solution, Inc. — www.issi.com\nRev.\u2002\u2002O\n09/19/2011INSTRUCTION\u2002CODES\u2002\nCode\u2002 Instruction\u2002 Description\n000\t EXTEST\t Captures\tthe\tInput/Output\tring\tcontents. \tPlaces\tthe\tboundary\tscan\tregister\tbe-\ntween\tthe\t TDI\tand\t TDO. \tForces\tall\tSRAM\toutputs\tto\tHigh-Z\tstate. \tThis\t\t\ninstruction\tis\tnot\t1149.1\tcompliant.\n001\t IDCODE\t Loads\tthe\tID\tregister\twith\tthe\tvendor\tID\tcode\tand\tplaces\tthe\tregister\tbetween\t TDI\t\nand\tTDO. \tThis\toperation\tdoes\tnot\taffect\tSRAM\toperation.\n010\t SAMPLE-Z\t Captures\tthe\tInput/Output\tcontents. \tPlaces\tthe\tboundary\tscan\tregister\tbetween\t\nTDI\tand\t TDO. \tForces\tall\tSRAM\toutput\tdrivers\tto\ta\tHigh-Z\tstate.\n011\t RESERVED\t Do\tNot\tUse: \tThis\tinstruction\tis\treserved\tfor\tfuture\tuse.\n100\t SAMPLE/PRELOAD \t Captures\tthe\tInput/Output\tring\tcontents. \tPlaces\tthe\tboundary\tscan\tregister\t\nbetween\t TDI\tand\t TDO. \tDoes\tnot\taffect\tthe\tSRAM\toperation. \tThis\tinstruction\tdoes\tnot\t\nimplement\t1149.1\tpreload\tfunction\tand\tis\ttherefore\tnot\t1149.1\tcompliant.\n101\t RESERVED\t Do\tNot\tUse: \tThis\tinstruction\tis\treserved\tfor\tfuture\tuse. \t\t\n110\t\t RESERVED\t Do\tNot\tUse: \tThis\tinstruction\tis\treserved\tfor\tfuture\tuse.\n111\t BYPASS\t Places\tthe\tbypass\tregister\tbetween\t TDI\tand\t TDO. \tThis\toperation\tdoes\tnot\t\naffect\tSRAM\toperation.\nSelect DR\nCapture DR\nShift DR\nExit1 DR\nPause DR\nExit2 DR\nUpdate DRSelect IR\nCapture IR\nShift IR\nExit1 IR\nPause IR\nExit2 IR\nUpdate IRTest Logic Reset\nRun Test/Idle1 1 1\n1 1\n1 1\n1\n11 11 11\n0\n0\n0010 0\n0\n0\n0\n00\n0\n00\n01 0\nTAP\u2002CONTROLLER\u2002STATE\u2002DIA gRAM\nIntegrated Silicon Solution, Inc. — www.issi.com\t 27\nRev.\u2002 O\n09/19/2011IS61NLP25672/IS61NVP25672\u2003IS61NLP51236/IS61NVP51236\nIS61NLP102418/IS61NVP102418\u2002 \u2002\nTAP\u2002Electrical\u2002Characteristics\u2002Over\tthe\tOperating\tRange(1,2)\nSymbol\u2002 Parameter\u2002 Test\u2002Conditions\u2002 Min.\u2002 Max. \u2002 Units\nVoh1\t Output\tHIGH\t Voltage\t Ioh\t=\t–2.0\tmA\t 1.7\t —\t V\nVoh2\t Output\tHIGH\t Voltage\t Ioh\t=\t–100\t µA\t 2.1\t —\t V\nVol1\t Output\tLOW\t Voltage\t Iol\t=\t2.0\tmA\t —\t 0.7\t V\nVol2\t Output\tLOW\t Voltage\t Iol\t=\t100\t µA\t —\t 0.2\t V\nVIh\t Input\tHIGH\t Voltage\t \t 1.7\t Vdd\t+0.3\t V\nVIl\t Input\tLOW\t Voltage\t \t –0.3\t 0.7\t V\nIx\t Input\tLeakage\tCurrent\t VSS\t≤\tV\tI\t≤\t Vddq\t –10\t 10\t µA\nNotes:\n1.\t All\t Voltage\treferenced\tto\tGround.\n2.\t Overshoot: \tVIh\t(AC)\t≤\t\t Vdd\t+1.5V\tfor\tt\t ≤ \ttTcyc/2,\t\n\t Undershoot: \tVIl\t(AC)\t ≤ \t0.5V\tfor\tt\t ≤ \ttTcyc/2,\t\n\t Power-up: \tVIh\t<\t2.6V\tand\t Vdd\t<\t2.4V\tand\t Vddq\t<\t1.4V\tfor\tt\t<\t200\tms.\nTAP\u2002AC\u2002ELECTRICAL\u2002CHARACTERISTICS(1,2)\t(OVER\u2002OPERATINg\u2002RANgE)\n\u2002Symbol\u2002 Parameter\u2002 \u2002 \u2002Min.\u2002 Max. \u2002 Unit\n\u2002tTcyc TCK\tClock\tcycle\ttime\t \t \t100\t —\t ns\n\tfTf TCK\tClock\tfrequency\t \t \t —\t 10\t MHz\n\ttTh TCK\tClock\tHIGH\t \t \t40\t — ns\n\ttTl\t TCK\tClock\tLOW\t \t \t 40\t —\t ns\n\u2002tTMSS TMS\t setup \tto\tTCK\tClock\tRise\t\t \t10\t —\t ns\n\u2002tTdIS TDI\tsetup\tto\t TCK\tClock\tRise\t \t \t10\t —\t ns\n\u2002tcS Capture\tsetup\tto\t TCK\tRise\t \t \t10\t —\t ns\n\u2002tTMSh TMS\thold\tafter\t TCK\tClock\tRise \t\t \t10\t —\t ns\n\u2002tTdIh TDI\tHold\tafter\tClock\tRise\t \t \t10\t —\t ns\n\t tch Capture\thold\tafter\tClock\tRise\t \t \t10\t —\t ns\n\t tTdoV TCK\tLOW\tto\t TDO\tvalid\t \t \t —\t 20\t ns\n\u2002tTdox TCK\tLOW\tto\t TDO\tinvalid\t \t \t0\t —\t ns\nNotes:\n1.\tBoth\tt cS\tand\tt ch refer\tto\tthe\tset-up\tand\thold\ttime\trequirements\tof\tlatching\tdata\tfrom\tthe\tboundary\tscan\tregister.\n2.\tTest\tconditions\tare\tspecified\tusing\tthe\tload\tin\t TAP\tAC\ttest\tconditions. \ttr/tf\t=\t1\tns.\nIS61NLP25672/IS61NVP25672\u2003\nIS61NLP51236/IS61NVP51236\nIS61NLP102418/IS61NVP102418\u2002 \u2002\n28\t Integrated Silicon Solution, Inc. — www.issi.com\nRev.\u2002\u2002O\n09/19/2011DON\'T CARE\nUNDEFINEDTCK\nTMS\nTDI\nTDOtTHTLtTLTHtTHTH\ntMVTH tTHMX\ntDVTH tTHDX 1 2 3 4 5 6\ntTLOXtTLOVTAP\u2002TIMINg20 pFTDO\nGND50Ω\nVtrig\nZ0 = 50ΩTAP\u2002Output\u2002Load\u2002Equivalent TAP\u2002AC\u2002 TEST\u2002CONDITIONS\u2002(2.5V/3.3V)\nInput\tpulse\tlevels\t 0\tto\t2.5V/0\tto\t3.0V\nInput\trise\tand\tfall\ttimes\t 1ns\nInput\ttiming\treference\tlevels\t 1.25V/1.5V\nOutput\treference\tlevels\t 1.25V/1.5V\nTest\tload\ttermination\tsupply\tvoltage\t 1.25V/1.5V\nVtrig\t 1.25V/1.5V\nIntegrated Silicon Solution, Inc. — www.issi.com\t 29\nRev.\u2002 O\n09/19/2011IS61NLP25672/IS61NVP25672\u2003IS61NLP51236/IS61NVP51236\nIS61NLP102418/IS61NVP102418\u2002 \u2002\n209\u2002BOUNDARY\u2002SCAN\u2002ORDER\u2002(256K\u2002x\u200272)\nIS61NLP25672/IS61NVP25672\u2003\nIS61NLP51236/IS61NVP51236\nIS61NLP102418/IS61NVP102418\u2002 \u2002\n30\t Integrated Silicon Solution, Inc. — www.issi.com\nRev.\u2002\u2002O\n09/19/2011165\u2002PBgA\u2002BOUNDARY\u2002SCAN\u2002ORDER\u2002(x\u200236)\n\t \t Signal\u2002 Bump\u2002 \t Signal\u2002 Bump\u2002 \u2002 Signal\u2002 Bump\u2002 \t Signal\u2002 Bump\n\u2002Bit\u2002#\u2002 Name\u2002 ID\u2002 Bit\u2002#\u2002 Name\u2002 ID\u2002 Bit\u2002#\u2002 Name\u2002 ID\u2002 Bit\u2002#\u2002 Name\u2002 ID\n\t 1\t MODE\t 1R\t 21\t DQb\t 11G\t 41\t NC\t 1A\t 61\t DQd\t 1J\n\t 2\t NC\t 6N\t 22\t DQb\t 11F\t 42\t CE2\t 6A\t 62\t DQd\t 1K\n\t 3\t NC\t 11P\t 23\t DQb\t 11E\t 43\t BWa\t 5B\t 63\t DQd\t 1L\n\t 4\t A\t 8P\t 24\t DQb\t 11D\t 44\t BWb\t 5A\t 64\t DQd\t 1M\n\t 5\t A\t 8R\t 25\t DQb\t 10G\t 45\t BWc\t 4A\t 65\t DQd\t 2J\n\t 6\t A\t 9R\t 26\t DQb\t 10F\t 46\t BWd\t 4B\t 66\t DQd\t 2K\n\t 7\t A\t 9P\t 27\t DQb\t 10E\t 47\t CE2\t 3B\t 67\t DQd\t 2L\t 8\t A\t 10P\t 28\t DQb\t 10D\t 48\t CE\t 3A\t 68\t DQd\t 2M\n\t 9\t A\t 10R\t 29\t DQb\t 11C\t 49\t A\t 2A\t 69\t DQd\t 1N\t 10\t A\t 11R\t 30\t NC\t 11A\t 50\t A\t 2B\t 70\t A\t 3P\t 11\t ZZ\t 11H\t 31\t A\t 10A\t 51\t NC\t 1B\t 71\t A\t 3R\t 12\t DQa\t 11N\t 32\t A\t 10B\t 52\t DQc\t 1C\t 72\t A\t 4R\t 13\t DQa\t 11M\t 33\t A\t 9A\t 53\t DQc\t 1D\t 73\t A\t 4P\t 14\t DQa\t 11L\t 34\t A\t 9B\t 54\t DQc\t 1E\t 74\t A1\t 6P\t 15\t DQa\t 11K\t 35\t ADV\t 8A\t 55\t DQc\t 1F\t 75\t A0\t 6R\t 16\t DQa\t 11J\t 36\t OE\t 8B\t 56\t DQc\t 1G\t \t\n\t 17\t DQa\t 10M\t 37\t CKE\t 7A\t 57\t DQc\t 2D\n\t 18\t DQa\t 10L\t 38\t WE\t 7B\t 58\t DQc\t 2E\n\t 19\t DQa\t 10K\t 39\t CLK\t 6B\t 59\t DQc\t 2F\t 20\t DQa\t 10J\t 40\t NC\t 11B\t 60\t DQc\t 2G\nIntegrated Silicon Solution, Inc. — www.issi.com\t 31\nRev.\u2002 O\n09/19/2011IS61NLP25672/IS61NVP25672\u2003IS61NLP51236/IS61NVP51236\nIS61NLP102418/IS61NVP102418\u2002 \u2002\n165\u2002PBgA\u2002BOUNDARY\u2002SCAN\u2002ORDER\u2002(x\u200218)\n\t \t Signal\u2002 Bump\u2002 \t Signal\u2002 Bump\u2002 \u2002 Signal\u2002 Bump\u2002 \t Signal\u2002 Bump\n\u2002Bit\u2002#\u2002 Name\u2002 ID\u2002 Bit\u2002#\u2002 Name\u2002 ID\u2002 Bit\u2002#\u2002 Name\u2002 ID\u2002 Bit\u2002#\u2002 Name\u2002 ID\n\t 1\t MODE\t 1R\t 21\t DQa\t 11G\t 41\t NC\t 1A\t 61\t DQb\t 1J\n\t 2\t NC\t 6N\t 22\t DQa\t 11F\t 42\t CE2\t 6A\t 62\t DQb\t 1K\n\t 3\t NC\t 11P\t 23\t DQa\t 11E\t 43\t BWa\t 5B\t 63\t DQb\t 1L\n\t 4\t A\t 8P\t 24\t DQa\t 11D\t 44\t NC\t 5A\t 64\t DQb\t 1M\t 5\t A\t 8R\t 25\t DQa\t 11C\t 45\t BWb\t 4A\t 65\t DQb\t 1N\n\t 6\t A\t 9R\t 26\t NC\t 10F\t 46\t NC\t 4B\t 66\t NC\t 2K\t 7\t A\t 9P\t 27\t NC\t 10E\t 47\t CE2\t 3B\t 67\t NC\t 2L\t 8\t A\t 10P\t 28\t NC\t 10D\t 48\t CE\t 3A\t 68\t NC\t 2M\n\t 9\t A\t 10R\t 29\t NC\t 10G\t 49\t A\t 2A\t 69\t NC\t 2J\t 10\t A\t 11R\t 30\t A\t 11A\t 50\t A\t 2B\t 70\t A\t 3P\t 11\t ZZ\t 11H\t 31\t A\t 10A\t 51\t NC\t 1B\t 71\t A\t 3R\t 12\t NC\t 11N\t 32\t A\t 10B\t 52\t NC\t 1C\t 72\t A\t 4R\t 13\t NC\t 11M\t 33\t A\t 9A\t 53\t NC\t 1D\t 73\t A\t 4P\t 14\t NC\t 11L\t 34\t A\t 9B\t 54\t NC\t 1E\t 74\t A1\t 6P\t 15\t NC\t 11K\t 35\t ADV\t 8A\t 55\t NC\t 1F\t 75\t A0\t 6R\t 16\t NC\t 11J\t 36\t OE\t 8B\t 56\t NC\t 1G\t \t\n\t 17\t DQa\t 10M\t 37\t CKE\t 7A\t 57\t DQb\t 2D\n\t 18\t DQa\t 10L\t 38\t WE\t 7B\t 58\t DQb\t 2E\n\t 19\t DQa\t 10K\t 39\t CLK\t 6B\t 59\t DQb\t 2F\t 20\t DQa\t 10J\t 40\t NC\t 11B\t 60\t DQb\t 2G\nIS61NLP25672/IS61NVP25672\u2003\nIS61NLP51236/IS61NVP51236\nIS61NLP102418/IS61NVP102418\u2002 \u2002\n32\t Integrated Silicon Solution, Inc. — www.issi.com\nRev.\u2002\u2002O\n09/19/2011ORDERINg\u2002INFORMATION\u2002(3.3V\u2002core/2.5V-\u20023.3V\u2002I/O)\nCommercial\u2002Range: \u20020°C\u2002to\u2002+70°C\n\u2002Configuration\u2002 Access\u2002 Time\u2002 Order\u2002Part\u2002Number\u2002 Package\n\u2002256Kx72\n\t \t 250\t IS61NLP25672-250B1\t 209\tPBGA\n\t \t 200\t IS61NLP25672-200B1\t 209\tPBGA\n\u2002512Kx36\n\t \t 250\t IS61NLP51236-250TQ\t 100\t TQFP\t \t \t \t\n\t \t \t IS61NLP51236-250TQL\t 100\t TQFP ,\tLead-free\n\t \t \t IS61NLP51236-250B3\t 165\tPBGA\n\t \t 200\t IS61NLP51236-200TQ\t 100\t TQFP\n\t \t \t IS61NLP51236-200B3\t 165\tPBGA\n\u20021Mx18\n\t \t 250\t IS61NLP102418-250TQ\t 100\t TQFP\n\t \t \t IS61NLP102418-250B3\t 165\tPBGA\n\t \t 200\t IS61NLP102418-200TQ\t 100\t TQFP\n\t \t \t IS61NLP102418-200B3\t 165\tPBGA\nIndustrial\u2002Range: \u2002-40°C\u2002to\u2002+85°C\n\u2002Configuration\u2002 Access\u2002 Time\u2002 Order\u2002Part\u2002Number\u2002 Package\n\u2002256Kx72\n\t \t 250\t IS61NLP25672-250B1I\t 209\tPBGA\n\t \t 200\t IS61NLP25672-200B1I\t 209\tPBGA\t \t \t \t\n\t \t \t IS61NLP25672-200B1LI\t 209\tPBGA,\tLead-free\n\u2002512Kx36\n\t \t 250\t IS61NLP51236-250TQI\t 100\t TQFP\t \t \t \t\n\t \t \t IS61NLP51236-250TQLI\t 100\t TQFP ,\tLead-free\n\t \t \t IS61NLP51236-250B3I\t 165\tPBGA\n\t \t 200\t IS61NLP51236-200TQI\t 100\t TQFP\t \t \t \t\n\t \t \t IS61NLP51236-200TQLI\t 100\t TQFP ,\tLead-free\n\t \t \t IS61NLP51236-200B3I\t 165\tPBGA\t \t \t \t\n\t \t \t IS61NLP51236-200B3LI\t 165\tPBGA,\tLead-free\n\u20021Mx18\n\t \t 250\t IS61NLP102418-250TQI\t 100\t TQFP\n\t \t \t IS61NLP102418-250B3I\t 165\tPBGA\n\t \t 200\t IS61NLP102418-200TQI\t 100\t TQFP\t \t \t \t\n\t \t \t IS61NLP102418-200TQLI\t 100\t TQFP ,\tLead-free\n\t \t \t IS61NLP102418-200B3I\t 165\tPBGA\t \t \t \t\n\t \t \t IS61NLP102418-200B3LI\t 165\tPBGA,\tLead-free\t \t\n\t \t \t IS61NLP102418-200B2LI\t 119\tPBGA,\tLead-free\nIntegrated Silicon Solution, Inc. — www.issi.com\t 33\nRev.\u2002 O\n09/19/2011IS61NLP25672/IS61NVP25672\u2003IS61NLP51236/IS61NVP51236\nIS61NLP102418/IS61NVP102418\u2002 \u2002\nORDERINg\u2002INFORMATION\u2002(2.5V\u2002core/2.5V\u2002I/O)\nCommercial\u2002Range: \u20020°C\u2002to\u2002+70°C\n\u2002Configuration\u2002 Access\u2002 Time\u2002 Order\u2002Part\u2002Number\u2002 Package\n\u2002256Kx72\n\t \t 250\t IS61NVP25672-250B1\t 209\tPBGA\n\t \t 200\t IS61NVP25672-200B1\t 209\tPBGA\n\u2002512Kx36\n\t \t 250\t IS61NVP51236-250TQ\t 100\tTQFP\n\t \t \t IS61NVP51236-250B3\t 165\tPBGA\n\t \t 200\t IS61NVP51236-200TQ\t 100\tTQFP\n\t \t \t IS61NVP51236-200B3\t 165\tPBGA\n\u20021Mx18\n\t \t 250\t IS61NVP102418-250TQ\t 100\tTQFP\n\t \t \t IS61NVP102418-250B3\t 165\tPBGA\n\t \t 200\t IS61NVP102418-200TQ\t 100\tTQFP\n\t \t \t IS61NVP102418-200B3\t 165\tPBGA\nIndustrial\u2002Range: \u2002-40°C\u2002to\u2002+85°C\n\u2002Configuration\u2002 Access\u2002 Time\u2002 Order\u2002Part\u2002Number\u2002 Package\n\u2002256Kx72\n\t \t 250\t IS61NVP25672-250B1I\t 209\tPBGA\n\t \t 200\t IS61NVP25672-200B1I\t 209\tPBGA\n\u2002512Kx36\n\t \t 250\t IS61NVP51236-250TQI\t 100\t TQFP\n\t \t \t IS61NVP51236-250B3I\t 165\tPBGA\n\t \t 200\t IS61NVP51236-200TQI\t 100\t TQFP\t \t \t \t\n\t \t \t IS61NVP51236-200TQLI\t 100\t TQFP ,\tLead-free\n\t \t \t IS61NVP51236-200B3I\t 165\tPBGA\n\u20021Mx18\n\t \t 250\t IS61NVP102418-250TQI\t 100\t TQFP\n\t \t \t IS61NVP102418-250B3I\t 165\tPBGA\n\t \t 200\t IS61NVP102418-200TQI\t 100\t TQFP\t \t \t \t\n\t \t \t IS61NVP102418-200TQLI\t 100\t TQFP ,\tLead-free\n\t \t \t IS61NVP102418-200B3I\t 165\tPBGA\t \t \t \t\n\t \t \t IS61NVP102418-200B2LI\t 119\tPBGA,\tLead-free\nIS61NLP25672/IS61NVP25672\u2003\nIS61NLP51236/IS61NVP51236\nIS61NLP102418/IS61NVP102418\u2002 \u2002\n34\t Integrated Silicon Solution, Inc. — www.issi.com\nRev.\u2002\u2002O\n09/19/2011\n\nIntegrated Silicon Solution, Inc. — www.issi.com\t 35\nRev.\u2002 O\n09/19/2011IS61NLP25672/IS61NVP25672\u2003IS61NLP51236/IS61NVP51236\nIS61NLP102418/IS61NVP102418\u2002 \u2002\n1. CONTROLLING DIMENSION : MM .NOTE :\nPackage  Outline08/28/2008\n\nIS61NLP25672/IS61NVP25672\u2003\nIS61NLP51236/IS61NVP51236\nIS61NLP102418/IS61NVP102418\u2002 \u2002\n36\t Integrated Silicon Solution, Inc. — www.issi.com\nRev.\u2002\u2002O\n09/19/20111. Controlling  dimension : mmNOTE :\nPackage  Outline12/10/2007\n\nIntegrated Silicon Solution, Inc. — www.issi.com\t 37\nRev.\u2002 O\n09/19/2011IS61NLP25672/IS61NVP25672\u2003IS61NLP51236/IS61NVP51236\nIS61NLP102418/IS61NVP102418\u2002 \u2002\n1. CONTROLLING DIMENSION : MM .NOTE :\n2. Reference document : JEDEC MS-028\n10/02/2008Package  Outline\n\n'}]
!==============================================================================!
### Component Summary: IS61NLP25672-200B1LI

**Key Specifications:**
- **Voltage Ratings:**
  - Vdd: 3.3V (±5%)
  - Vddq: 3.3V/2.5V (±5%)
  
- **Current Ratings:**
  - Icc (Operating Supply Current): 425 mA (max) for commercial, 475 mA (max) for industrial
  - Isb (Standby Current): 150 mA (max) for commercial, 150 mA (max) for industrial
  - Isb2 (Sleep Mode Current): 60 mA (max) for commercial, 75 mA (max) for industrial

- **Power Consumption:**
  - Power Dissipation: 1.6 W (max)

- **Operating Temperature Range:**
  - Commercial: 0°C to +70°C
  - Industrial: -40°C to +85°C

- **Package Type:**
  - 209-ball PBGA (Lead-free)

- **Special Features:**
  - 100% bus utilization with no wait cycles between read and write
  - Internal self-timed write cycle
  - Individual byte write control
  - Clock controlled, registered address, data, and control
  - JTAG boundary scan for PBGA packages
  - Power down mode
  - Common data inputs and outputs
  - CKE pin to enable clock and suspend operation

- **Moisture Sensitive Level (MSL):**
  - MSL Level: 3 (according to JEDEC J-STD-020E)

**Description:**
The IS61NLP25672-200B1LI is a high-speed, low-power synchronous static RAM (SRAM) designed for networking and communications applications. It features a burstable, high-performance, "no wait" state device organized as 256K words by 72 bits. This SRAM is fabricated using advanced CMOS technology, allowing for efficient operation and high data throughput.

**Typical Applications:**
- **Networking Equipment:** Used in routers, switches, and other communication devices where fast data access and low latency are critical.
- **Telecommunications:** Suitable for applications requiring high-speed data processing and storage.
- **Embedded Systems:** Ideal for use in embedded applications that require reliable and fast memory solutions.
- **Industrial Automation:** Can be utilized in control systems and automation equipment where performance and reliability are essential.

This component is particularly advantageous in systems that demand high data rates and low power consumption, making it suitable for modern electronic applications in various industries.