[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_SS_nldm_211120.lib.gz line 13156, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_SS_nldm_211120.lib.gz line 13189, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_SS_nldm_211120.lib.gz line 13222, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_SS_nldm_211120.lib.gz line 13255, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_SS_nldm_211120.lib.gz line 13288, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_SS_nldm_211120.lib.gz line 13321, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_SS_nldm_211120.lib.gz line 13354, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_SS_nldm_211120.lib.gz line 14748, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_SS_nldm_211120.lib.gz line 14781, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_SS_nldm_211120.lib.gz line 14814, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13178, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13211, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13244, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13277, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13310, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13343, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13376, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 14772, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 14805, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 14838, timing group from output port.
[INFO ODB-0227] LEF file: ./asap7/asap7_tech_1x_201209.lef, created 30 layers, 9 vias
[INFO ODB-0227] LEF file: ./asap7/asap7sc7p5t_28_R_1x_220121a.lef, created 212 library cells
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
-- Before --

Cell type report:                       Count       Area
  Buffer                                   13       0.95
  Inverter                                 40       1.75
  Sequential cell                          35      10.21
  Multi-Input combinational cell          157      18.76
  Total                                   245      31.67
[-430.882, -361.927): ************************************************** (34)
[-361.927, -292.972): * (1)
[-292.972, -224.018): **** (3)
[-224.018, -155.063): *** (2)
[-155.063,  -86.108): *** (2)
[ -86.108,  -17.153): * (1)
[ -17.153,   51.802): *** (2)
[  51.802,  120.756): * (1)
[ 120.756,  189.711): ****** (4)
[ 189.711,  258.666]: **** (3)
Startpoint: dpath/a_lt_b$in1[0]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath/a_lt_b$in1[1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max
Corner: slow

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath/a_lt_b$in1[0]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  71.18   71.18 ^ dpath/a_lt_b$in1[0]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  23.62   94.80 v _228_/Y (INVx1_ASAP7_75t_R)
  25.22  120.02 ^ _421_/CON (HAxp5_ASAP7_75t_R)
  26.50  146.52 v _341_/Y (INVx1_ASAP7_75t_R)
  45.61  192.13 ^ _420_/CON (FAx1_ASAP7_75t_R)
  21.71  213.84 v _234_/Y (INVx1_ASAP7_75t_R)
  37.93  251.76 v _235_/Y (OA21x2_ASAP7_75t_R)
  38.67  290.43 v _236_/Y (OA21x2_ASAP7_75t_R)
  36.56  326.99 v _237_/Y (OA21x2_ASAP7_75t_R)
  38.65  365.64 v _238_/Y (OA21x2_ASAP7_75t_R)
  36.56  402.21 v _239_/Y (OA21x2_ASAP7_75t_R)
  38.65  440.86 v _240_/Y (OA21x2_ASAP7_75t_R)
  36.56  477.42 v _241_/Y (OA21x2_ASAP7_75t_R)
  38.65  516.07 v _242_/Y (OA21x2_ASAP7_75t_R)
  36.56  552.64 v _243_/Y (OA21x2_ASAP7_75t_R)
  38.65  591.29 v _244_/Y (OA21x2_ASAP7_75t_R)
  36.56  627.85 v _245_/Y (OA21x2_ASAP7_75t_R)
  38.65  666.50 v _246_/Y (OA21x2_ASAP7_75t_R)
  39.54  706.05 v _247_/Y (OA21x2_ASAP7_75t_R)
  44.66  750.70 ^ _248_/Y (OAI21x1_ASAP7_75t_R)
  59.57  810.27 ^ _280_/Y (OA21x2_ASAP7_75t_R)
  47.28  857.56 ^ _281_/Y (BUFx2_ASAP7_75t_R)
  44.40  901.96 ^ _289_/Y (AO222x2_ASAP7_75t_R)
   0.00  901.96 ^ dpath/a_lt_b$in1[1]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         901.96   data arrival time

 500.00  500.00   clock core_clock (rise edge)
   0.00  500.00   clock network delay (ideal)
   0.00  500.00   clock reconvergence pessimism
         500.00 ^ dpath/a_lt_b$in1[1]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -28.92  471.08   library setup time
         471.08   data required time
---------------------------------------------------------
         471.08   data required time
        -901.96   data arrival time
---------------------------------------------------------
        -430.88   slack (VIOLATED)


wns max -430.88
tns max -15641.01
-- After --

Derived GENLIB library "asap7sc7p5t_AO_RVT_SS_nldm_211120" with 169 gates.
[INFO RMP-0052] Resynthesis: starting simulated annealing
[INFO RMP-0053] Initial temperature: 1e-10
[INFO RMP-0054] Iteration: 10, temperature: 9.1000006e-11
[INFO RMP-0054] Iteration: 20, temperature: 8.1e-11
[INFO RMP-0054] Iteration: 30, temperature: 7.1e-11
[INFO RMP-0054] Iteration: 40, temperature: 6.1000004e-11
[INFO RMP-0054] Iteration: 50, temperature: 5.1e-11
[INFO RMP-0054] Iteration: 60, temperature: 4.1e-11
[INFO RMP-0054] Iteration: 70, temperature: 3.1e-11
[INFO RMP-0054] Iteration: 80, temperature: 2.1e-11
[INFO RMP-0054] Iteration: 90, temperature: 1.1e-11
[INFO RMP-0054] Iteration: 100, temperature: 1e-12
[INFO RMP-0055] Resynthesis: End of simulated annealing, applying operations
[INFO RMP-0056] Resynthesis: Applying ABC operations
[-54.543, -23.036): ************************************************** (38)
[-23.036,   8.471): ***** (4)
[  8.471,  39.978): * (1)
[ 39.978,  71.485): ***** (4)
[ 71.485, 102.992): * (1)
[102.992, 134.499): * (1)
[134.499, 166.006): *** (2)
[166.006, 197.513): * (1)
[197.513, 229.020):  (0)
[229.020, 260.527]: * (1)
Cell type report:                       Count       Area
  Inverter                                 64       2.87
  Sequential cell                          35      10.21
  Multi-Input combinational cell          409      29.79
  Total                                   508      42.87
Startpoint: dpath/a_lt_b$in0[13]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[14] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max
Corner: slow

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath/a_lt_b$in0[13]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  65.49   65.49 v dpath/a_lt_b$in0[13]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  23.67   89.16 ^ cut_72030/Y (INVx1_ASAP7_75t_R)
 122.29  211.45 ^ _424_/SN (HAxp5_ASAP7_75t_R)
  32.30  243.74 v cut_71848/Y (NOR2x2_ASAP7_75t_R)
  26.06  269.80 ^ cut_71856/Y (NAND2xp33_ASAP7_75t_R)
  21.40  291.20 v cut_71857/Y (NOR2xp33_ASAP7_75t_R)
  60.07  351.27 ^ cut_71858/Y (NOR2xp33_ASAP7_75t_R)
  38.44  389.71 v cut_72234/Y (NOR2xp33_ASAP7_75t_R)
  27.94  417.65 ^ cut_72235/Y (NAND2xp33_ASAP7_75t_R)
  18.21  435.86 v cut_72236/Y (NAND2xp33_ASAP7_75t_R)
  18.68  454.54 ^ cut_72237/Y (NOR2xp33_ASAP7_75t_R)
   0.00  454.54 ^ resp_msg[14] (out)
         454.54   data arrival time

 500.00  500.00   clock core_clock (rise edge)
   0.00  500.00   clock network delay (ideal)
   0.00  500.00   clock reconvergence pessimism
-100.00  400.00   output external delay
         400.00   data required time
---------------------------------------------------------
         400.00   data required time
        -454.54   data arrival time
---------------------------------------------------------
         -54.54   slack (VIOLATED)


wns max -54.54
tns max -1717.14
