

================================================================
== Synthesis Summary Report of 'FFT'
================================================================
+ General Information: 
    * Date:           Sat Mar 30 04:33:51 2024
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        optimized_hls
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+---------+------------+-------------+-----+
    |                Modules                | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |          |         |            |             |     |
    |                & Loops                | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM   |   DSP   |     FF     |     LUT     | URAM|
    +---------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+---------+------------+-------------+-----+
    |+ FFT                                  |     -|  0.00|    69311|  6.931e+05|         -|    69312|     -|        no|  92 (31%)|  28 (2%)|  18168 (7%)|  17201 (14%)|    -|
    | + FFT_Pipeline_1                      |     -|  4.83|      514|  5.140e+03|         -|      514|     -|        no|         -|        -|    23 (~0%)|     66 (~0%)|    -|
    |  o Loop 1                             |     -|  7.30|      512|  5.120e+03|         2|        1|   512|       yes|         -|        -|           -|            -|    -|
    | + FFT_Pipeline_2                      |     -|  4.83|      514|  5.140e+03|         -|      514|     -|        no|         -|        -|    23 (~0%)|     66 (~0%)|    -|
    |  o Loop 1                             |     -|  7.30|      512|  5.120e+03|         2|        1|   512|       yes|         -|        -|           -|            -|    -|
    | + fft_10_stages                       |     -|  0.00|    67246|  6.725e+05|         -|    67246|     -|        no|  80 (27%)|  28 (2%)|  17946 (7%)|  16540 (14%)|    -|
    |  + fft_stage                          |     -|  0.00|     2244|  2.244e+04|         -|     2244|     -|        no|         -|        -|   2630 (1%)|    1777 (1%)|    -|
    |   o SECTION                           |     -|  7.30|     2242|  2.242e+04|        38|       35|    64|       yes|         -|        -|           -|            -|    -|
    |  + fft_stage_clone                    |     -|  0.00|     8963|  8.963e+04|         -|     8963|     -|        no|    8 (2%)|  14 (1%)|  12147 (5%)|   11233 (9%)|    -|
    |   + fft_stage_clone_Pipeline_SECTION  |     -|  0.00|     8962|  8.962e+04|         -|     8962|     -|        no|    8 (2%)|  14 (1%)|  12126 (5%)|   11204 (9%)|    -|
    |    o SECTION                          |    II|  7.30|     8960|  8.960e+04|       141|      140|    64|       yes|         -|        -|           -|            -|    -|
    |  + fft_stage_clone_clone              |     -|  0.00|     2244|  2.244e+04|         -|     2244|     -|        no|         -|        -|   2404 (1%)|    774 (~0%)|    -|
    |   o SECTION                           |     -|  7.30|     2242|  2.242e+04|        38|       35|    64|       yes|         -|        -|           -|            -|    -|
    | + FFT_Pipeline_3                      |     -|  4.83|      514|  5.140e+03|         -|      514|     -|        no|         -|        -|    23 (~0%)|     66 (~0%)|    -|
    |  o Loop 1                             |     -|  7.30|      512|  5.120e+03|         2|        1|   512|       yes|         -|        -|           -|            -|    -|
    | + FFT_Pipeline_4                      |     -|  4.83|      514|  5.140e+03|         -|      514|     -|        no|         -|        -|    22 (~0%)|     66 (~0%)|    -|
    |  o Loop 1                             |     -|  7.30|      512|  5.120e+03|         2|        1|   512|       yes|         -|        -|           -|            -|    -|
    +---------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+---------+------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+-------------------+
| Interface     | Data Width | Address Width | Offset | Register | Resource Estimate |
+---------------+------------+---------------+--------+----------+-------------------+
| s_axi_control | 32         | 14            | 8192   | 0        | BRAM=4            |
+---------------+------------+---------------+--------+----------+-------------------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| f        | inout     | double*  |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+---------+-------------------------------+
| Argument | HW Interface  | HW Type | HW Info                       |
+----------+---------------+---------+-------------------------------+
| f        | s_axi_control | memory  | name=f offset=8192 range=8192 |
+----------+---------------+---------+-------------------------------+


================================================================
== Bind Op Report
================================================================
+---------------------------------------------+-----+--------+-------------+------+---------+---------+
| Name                                        | DSP | Pragma | Variable    | Op   | Impl    | Latency |
+---------------------------------------------+-----+--------+-------------+------+---------+---------+
| + FFT                                       | 28  |        |             |      |         |         |
|  + FFT_Pipeline_1                           | 0   |        |             |      |         |         |
|    empty_47_fu_84_p2                        | -   |        | empty_47    | add  | fabric  | 0       |
|  + FFT_Pipeline_2                           | 0   |        |             |      |         |         |
|    empty_44_fu_88_p2                        | -   |        | empty_44    | add  | fabric  | 0       |
|  + fft_10_stages                            | 28  |        |             |      |         |         |
|   + fft_stage                               | 0   |        |             |      |         |         |
|     add_ln111_fu_962_p2                     | -   |        | add_ln111   | add  | fabric  | 0       |
|     add_ln112_fu_1020_p2                    | -   |        | add_ln112   | add  | fabric  | 0       |
|     i_gm_fu_1094_p2                         | -   |        | i_gm        | add  | fabric  | 0       |
|     i_fu_1048_p2                            | -   |        | i           | add  | fabric  | 0       |
|     add_ln111_4_fu_1119_p2                  | -   |        | add_ln111_4 | add  | fabric  | 0       |
|     add_ln112_1_fu_1192_p2                  | -   |        | add_ln112_1 | add  | fabric  | 0       |
|     i_gm_11_fu_1202_p2                      | -   |        | i_gm_11     | add  | fabric  | 0       |
|     i_13_fu_1147_p2                         | -   |        | i_13        | add  | fabric  | 0       |
|     add_ln111_5_fu_1357_p2                  | -   |        | add_ln111_5 | add  | fabric  | 0       |
|     add_ln112_2_fu_1373_p2                  | -   |        | add_ln112_2 | add  | fabric  | 0       |
|     i_gm_13_fu_1226_p2                      | -   |        | i_gm_13     | add  | fabric  | 0       |
|     i_14_fu_1240_p2                         | -   |        | i_14        | add  | fabric  | 0       |
|     add_ln111_6_fu_1395_p2                  | -   |        | add_ln111_6 | add  | fabric  | 0       |
|     add_ln112_3_fu_1406_p2                  | -   |        | add_ln112_3 | add  | fabric  | 0       |
|     i_gm_15_fu_1307_p2                      | -   |        | i_gm_15     | add  | fabric  | 0       |
|     i_15_fu_1321_p2                         | -   |        | i_15        | add  | fabric  | 0       |
|     n_6_fu_1009_p2                          | -   |        | n_6         | add  | fabric  | 0       |
|   + fft_stage_clone                         | 14  |        |             |      |         |         |
|     add49_fu_122_p2                         | -   |        | add49       | add  | fabric  | 0       |
|    + fft_stage_clone_Pipeline_SECTION       | 14  |        |             |      |         |         |
|      add_ln111_fu_1485_p2                   | -   |        | add_ln111   | add  | fabric  | 0       |
|      add_ln115_fu_1525_p2                   | -   |        | add_ln115   | add  | fabric  | 0       |
|      add_ln115_4_fu_1588_p2                 | -   |        | add_ln115_4 | add  | fabric  | 0       |
|      dmul_64ns_64ns_64_5_max_dsp_1_U19      | 11  |        | mul         | dmul | maxdsp  | 4       |
|      dmul_64ns_64ns_64_5_max_dsp_1_U19      | 11  |        | mul4        | dmul | maxdsp  | 4       |
|      dadddsub_64ns_64ns_64_5_full_dsp_1_U18 | 3   |        | y_re        | dsub | fulldsp | 4       |
|      dmul_64ns_64ns_64_5_max_dsp_1_U19      | 11  |        | mul5        | dmul | maxdsp  | 4       |
|      dmul_64ns_64ns_64_5_max_dsp_1_U19      | 11  |        | mul6        | dmul | maxdsp  | 4       |
|      dadddsub_64ns_64ns_64_5_full_dsp_1_U18 | 3   |        | y_im        | dsub | fulldsp | 4       |
|      dadddsub_64ns_64ns_64_5_full_dsp_1_U18 | 3   |        | add         | dsub | fulldsp | 4       |
|      dadddsub_64ns_64ns_64_5_full_dsp_1_U18 | 3   |        | add2        | dsub | fulldsp | 4       |
|      dadddsub_64ns_64ns_64_5_full_dsp_1_U18 | 3   |        | sub         | dsub | fulldsp | 4       |
|      dadddsub_64ns_64ns_64_5_full_dsp_1_U18 | 3   |        | sub2        | dsub | fulldsp | 4       |
|      i_2_fu_1451_p2                         | -   |        | i_2         | add  | fabric  | 0       |
|      i_1_fu_1630_p2                         | -   |        | i_1         | add  | fabric  | 0       |
|      i_gm_fu_1634_p2                        | -   |        | i_gm        | add  | fabric  | 0       |
|      add_ln111_1_fu_1667_p2                 | -   |        | add_ln111_1 | add  | fabric  | 0       |
|      add_ln115_1_fu_1707_p2                 | -   |        | add_ln115_1 | add  | fabric  | 0       |
|      add_ln115_5_fu_1781_p2                 | -   |        | add_ln115_5 | add  | fabric  | 0       |
|      dmul_64ns_64ns_64_5_max_dsp_1_U19      | 11  |        | mul_1       | dmul | maxdsp  | 4       |
|      dmul_64ns_64ns_64_5_max_dsp_1_U19      | 11  |        | mul25_1     | dmul | maxdsp  | 4       |
|      dadddsub_64ns_64ns_64_5_full_dsp_1_U18 | 3   |        | y_re_1      | dsub | fulldsp | 4       |
|      dmul_64ns_64ns_64_5_max_dsp_1_U19      | 11  |        | mul26_1     | dmul | maxdsp  | 4       |
|      dmul_64ns_64ns_64_5_max_dsp_1_U19      | 11  |        | mul27_1     | dmul | maxdsp  | 4       |
|      dadddsub_64ns_64ns_64_5_full_dsp_1_U18 | 3   |        | y_im_1      | dsub | fulldsp | 4       |
|      dadddsub_64ns_64ns_64_5_full_dsp_1_U18 | 3   |        | add29_1     | dsub | fulldsp | 4       |
|      dadddsub_64ns_64ns_64_5_full_dsp_1_U18 | 3   |        | add32_s     | dsub | fulldsp | 4       |
|      dadddsub_64ns_64ns_64_5_full_dsp_1_U18 | 3   |        | sub35_1     | dsub | fulldsp | 4       |
|      dadddsub_64ns_64ns_64_5_full_dsp_1_U18 | 3   |        | sub40_s     | dsub | fulldsp | 4       |
|      i_5_fu_1734_p2                         | -   |        | i_5         | add  | fabric  | 0       |
|      i_4_fu_1823_p2                         | -   |        | i_4         | add  | fabric  | 0       |
|      i_gm_3_fu_1827_p2                      | -   |        | i_gm_3      | add  | fabric  | 0       |
|      add_ln111_2_fu_1858_p2                 | -   |        | add_ln111_2 | add  | fabric  | 0       |
|      add_ln115_2_fu_1898_p2                 | -   |        | add_ln115_2 | add  | fabric  | 0       |
|      add_ln115_6_fu_1972_p2                 | -   |        | add_ln115_6 | add  | fabric  | 0       |
|      dmul_64ns_64ns_64_5_max_dsp_1_U19      | 11  |        | mul_2       | dmul | maxdsp  | 4       |
|      dmul_64ns_64ns_64_5_max_dsp_1_U19      | 11  |        | mul25_2     | dmul | maxdsp  | 4       |
|      dadddsub_64ns_64ns_64_5_full_dsp_1_U18 | 3   |        | y_re_2      | dsub | fulldsp | 4       |
|      dmul_64ns_64ns_64_5_max_dsp_1_U19      | 11  |        | mul26_2     | dmul | maxdsp  | 4       |
|      dmul_64ns_64ns_64_5_max_dsp_1_U19      | 11  |        | mul27_2     | dmul | maxdsp  | 4       |
|      dadddsub_64ns_64ns_64_5_full_dsp_1_U18 | 3   |        | y_im_2      | dsub | fulldsp | 4       |
|      dadddsub_64ns_64ns_64_5_full_dsp_1_U18 | 3   |        | add29_2     | dsub | fulldsp | 4       |
|      dadddsub_64ns_64ns_64_5_full_dsp_1_U18 | 3   |        | add32_1     | dsub | fulldsp | 4       |
|      dadddsub_64ns_64ns_64_5_full_dsp_1_U18 | 3   |        | sub35_2     | dsub | fulldsp | 4       |
|      dadddsub_64ns_64ns_64_5_full_dsp_1_U18 | 3   |        | sub40_1     | dsub | fulldsp | 4       |
|      i_8_fu_1925_p2                         | -   |        | i_8         | add  | fabric  | 0       |
|      i_7_fu_2014_p2                         | -   |        | i_7         | add  | fabric  | 0       |
|      i_gm_5_fu_2018_p2                      | -   |        | i_gm_5      | add  | fabric  | 0       |
|      add_ln111_3_fu_2049_p2                 | -   |        | add_ln111_3 | add  | fabric  | 0       |
|      add_ln115_3_fu_2089_p2                 | -   |        | add_ln115_3 | add  | fabric  | 0       |
|      add_ln115_7_fu_2168_p2                 | -   |        | add_ln115_7 | add  | fabric  | 0       |
|      dmul_64ns_64ns_64_5_max_dsp_1_U19      | 11  |        | mul_3       | dmul | maxdsp  | 4       |
|      dmul_64ns_64ns_64_5_max_dsp_1_U19      | 11  |        | mul25_3     | dmul | maxdsp  | 4       |
|      dadddsub_64ns_64ns_64_5_full_dsp_1_U18 | 3   |        | y_re_3      | dsub | fulldsp | 4       |
|      dmul_64ns_64ns_64_5_max_dsp_1_U19      | 11  |        | mul26_3     | dmul | maxdsp  | 4       |
|      dmul_64ns_64ns_64_5_max_dsp_1_U19      | 11  |        | mul27_3     | dmul | maxdsp  | 4       |
|      dadddsub_64ns_64ns_64_5_full_dsp_1_U18 | 3   |        | y_im_3      | dsub | fulldsp | 4       |
|      dadddsub_64ns_64ns_64_5_full_dsp_1_U18 | 3   |        | add29_3     | dsub | fulldsp | 4       |
|      dadddsub_64ns_64ns_64_5_full_dsp_1_U18 | 3   |        | add32_2     | dsub | fulldsp | 4       |
|      dadddsub_64ns_64ns_64_5_full_dsp_1_U18 | 3   |        | sub35_3     | dsub | fulldsp | 4       |
|      dadddsub_64ns_64ns_64_5_full_dsp_1_U18 | 3   |        | sub40_2     | dsub | fulldsp | 4       |
|      i_11_fu_2116_p2                        | -   |        | i_11        | add  | fabric  | 0       |
|      i_10_fu_2127_p2                        | -   |        | i_10        | add  | fabric  | 0       |
|      i_gm_7_fu_2210_p2                      | -   |        | i_gm_7      | add  | fabric  | 0       |
|      n_2_fu_1462_p2                         | -   |        | n_2         | add  | fabric  | 0       |
|   + fft_stage_clone_clone                   | 0   |        |             |      |         |         |
|     add_ln128_fu_637_p2                     | -   |        | add_ln128   | add  | fabric  | 0       |
|     i_gm_9_fu_643_p2                        | -   |        | i_gm_9      | add  | fabric  | 0       |
|  + FFT_Pipeline_3                           | 0   |        |             |      |         |         |
|    empty_42_fu_84_p2                        | -   |        | empty_42    | add  | fabric  | 0       |
|  + FFT_Pipeline_4                           | 0   |        |             |      |         |         |
|    empty_39_fu_88_p2                        | -   |        | empty_39    | add  | fabric  | 0       |
+---------------------------------------------+-----+--------+-------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------------------------+------+------+--------+------------+---------+------+---------+
| Name                                  | BRAM | URAM | Pragma | Variable   | Storage | Impl | Latency |
+---------------------------------------+------+------+--------+------------+---------+------+---------+
| + FFT                                 | 92   | 0    |        |            |         |      |         |
|   in_buf_r_U                          | 4    | -    |        | in_buf_r   | rom_np  | auto | 1       |
|   in_buf_i_U                          | 4    | -    |        | in_buf_i   | rom_np  | auto | 1       |
|   out_buf_r_U                         | 4    | -    |        | out_buf_r  | ram_1p  | auto | 1       |
|   out_buf_i_U                         | 4    | -    |        | out_buf_i  | ram_1p  | auto | 1       |
|  + fft_10_stages                      | 80   | 0    |        |            |         |      |         |
|    stage0_r_U                         | 4    | -    |        | stage0_r   | ram_s2p | auto | 1       |
|    stage0_r_1_U                       | 4    | -    |        | stage0_r_1 | ram_s2p | auto | 1       |
|    stage0_r_2_U                       | 4    | -    |        | stage0_r_2 | ram_s2p | auto | 1       |
|    stage0_r_3_U                       | 4    | -    |        | stage0_r_3 | ram_s2p | auto | 1       |
|    stage0_i_U                         | 4    | -    |        | stage0_i   | ram_s2p | auto | 1       |
|    stage0_i_1_U                       | 4    | -    |        | stage0_i_1 | ram_s2p | auto | 1       |
|    stage0_i_2_U                       | 4    | -    |        | stage0_i_2 | ram_s2p | auto | 1       |
|    stage0_i_3_U                       | 4    | -    |        | stage0_i_3 | ram_s2p | auto | 1       |
|    stage1_r_U                         | 4    | -    |        | stage1_r   | ram_s2p | auto | 1       |
|    stage1_r_1_U                       | 4    | -    |        | stage1_r_1 | ram_s2p | auto | 1       |
|    stage1_r_2_U                       | 4    | -    |        | stage1_r_2 | ram_s2p | auto | 1       |
|    stage1_r_3_U                       | 4    | -    |        | stage1_r_3 | ram_s2p | auto | 1       |
|    stage1_i_U                         | 4    | -    |        | stage1_i   | ram_s2p | auto | 1       |
|    stage1_i_1_U                       | 4    | -    |        | stage1_i_1 | ram_s2p | auto | 1       |
|    stage1_i_2_U                       | 4    | -    |        | stage1_i_2 | ram_s2p | auto | 1       |
|    stage1_i_3_U                       | 4    | -    |        | stage1_i_3 | ram_s2p | auto | 1       |
|    fpr_gm_tab_U                       | 8    | -    |        | fpr_gm_tab | rom_1p  | auto | 1       |
|   + fft_stage_clone                   | 8    | 0    |        |            |         |      |         |
|    + fft_stage_clone_Pipeline_SECTION | 8    | 0    |        |            |         |      |         |
|      fpr_gm_tab_U                     | 8    | -    |        | fpr_gm_tab | rom_1p  | auto | 1       |
+---------------------------------------+------+------+--------+------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+---------------------------------------------+-------------------------------------------------------------+
| Type            | Options                                     | Location                                                    |
+-----------------+---------------------------------------------+-------------------------------------------------------------+
| interface       | s_axilite port=f                            | optimized_hls/FFT_optimized.c:33 in fft, f                  |
| interface       | s_axilite port=return                       | optimized_hls/FFT_optimized.c:34 in fft, return             |
| array_partition | variable=stage0_r type=cyclic factor=factor | optimized_hls/FFT_optimized.c:65 in fft_10_stages, stage0_r |
| array_partition | variable=stage0_i type=cyclic factor=factor | optimized_hls/FFT_optimized.c:66 in fft_10_stages, stage0_i |
| array_partition | variable=stage1_r type=cyclic factor=factor | optimized_hls/FFT_optimized.c:67 in fft_10_stages, stage1_r |
| array_partition | variable=stage1_i type=cyclic factor=factor | optimized_hls/FFT_optimized.c:68 in fft_10_stages, stage1_i |
| inline          | off                                         | optimized_hls/FFT_optimized.c:85 in fft_10_stages           |
| dependence      | dependent=false type=inter variable=out_r   | optimized_hls/FFT_optimized.c:99 in fft_stage, out_r        |
| dependence      | dependent=false type=inter variable=out_i   | optimized_hls/FFT_optimized.c:100 in fft_stage, out_i       |
| unroll          | factor=4                                    | optimized_hls/FFT_optimized.c:109 in fft_stage              |
| pipeline        | II=35                                       | optimized_hls/FFT_optimized.c:110 in fft_stage              |
+-----------------+---------------------------------------------+-------------------------------------------------------------+


