

================================================================
== Synthesis Summary Report of 'lab5_z1'
================================================================
+ General Information: 
    * Date:           Tue Nov  7 12:51:13 2023
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        lab5_z1
    * Solution:       sol3_1 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xa7a12t-csg325-1Q
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------+------+-------+---------+-----------+----------+---------+------+----------+------+----+----------+----------+-----+
    |    Modules    | Issue|       | Latency |  Latency  | Iteration|         | Trip |          |      |    |          |          |     |
    |    & Loops    | Type | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT   | URAM|
    +---------------+------+-------+---------+-----------+----------+---------+------+----------+------+----+----------+----------+-----+
    |+ lab5_z1      |     -|   1.90|      130|  2.600e+03|         -|      131|     -|        no|     -|   -|  19 (~0%)|  121 (1%)|    -|
    | o foo_label0  |     -|  14.60|      128|  2.560e+03|         2|        1|   128|       yes|     -|   -|         -|         -|    -|
    +---------------+------+-------+---------+-----------+----------+---------+------+----------+------+----+----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-----------------+----------+
| Interface       | Bitwidth |
+-----------------+----------+
| d_in_0_address0 | 7        |
| d_in_0_q0       | 16       |
| d_in_1_address0 | 7        |
| d_in_1_q0       | 16       |
| d_in_2_address0 | 7        |
| d_in_2_q0       | 16       |
| d_in_3_address0 | 7        |
| d_in_3_q0       | 16       |
| d_out_address0  | 7        |
| d_out_d0        | 16       |
+-----------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| d_in     | in        | short*   |
| d_out    | out       | short*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+-----------------+---------+----------+
| Argument | HW Interface    | HW Type | HW Usage |
+----------+-----------------+---------+----------+
| d_in     | d_in_0_address0 | port    | offset   |
| d_in     | d_in_0_ce0      | port    |          |
| d_in     | d_in_0_q0       | port    |          |
| d_in     | d_in_1_address0 | port    | offset   |
| d_in     | d_in_1_ce0      | port    |          |
| d_in     | d_in_1_q0       | port    |          |
| d_in     | d_in_2_address0 | port    | offset   |
| d_in     | d_in_2_ce0      | port    |          |
| d_in     | d_in_2_q0       | port    |          |
| d_in     | d_in_3_address0 | port    | offset   |
| d_in     | d_in_3_ce0      | port    |          |
| d_in     | d_in_3_q0       | port    |          |
| d_out    | d_out_address0  | port    | offset   |
| d_out    | d_out_ce0       | port    |          |
| d_out    | d_out_we0       | port    |          |
| d_out    | d_out_d0        | port    |          |
+----------+-----------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+------------------------+-----+--------+------------+-----+--------+---------+
| Name                   | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+------------------------+-----+--------+------------+-----+--------+---------+
| + lab5_z1              | 0   |        |            |     |        |         |
|   add_ln6_fu_137_p2    | -   |        | add_ln6    | add | fabric | 0       |
|   add_ln11_fu_164_p2   | -   |        | add_ln11   | add | tadder | 0       |
|   add_ln11_1_fu_170_p2 | -   |        | add_ln11_1 | add | fabric | 0       |
|   d_out_d0             | -   |        | add_ln11_2 | add | tadder | 0       |
+------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-----------------------------------------+----------------------------+
| Type            | Options                                 | Location                   |
+-----------------+-----------------------------------------+----------------------------+
| array_partition | variable=d_in block factor=4 dim=1      | DIRECTIVE in lab5_z1, d_in |
| interface       | ap_memory storage_type=ram_1p port=d_in | DIRECTIVE in lab5_z1, d_in |
| pipeline        |                                         | DIRECTIVE in lab5_z1       |
+-----------------+-----------------------------------------+----------------------------+


