Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Dec  7 00:49:05 2022
| Host         : DESKTOP-31QEL6U running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    35 |
|    Minimum number of control sets                        |    35 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   202 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    35 |
| >= 0 to < 4        |    29 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              47 |           32 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              40 |           10 |
| Yes          | No                    | No                     |              39 |           22 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+------------------------------------+--------------------------------+------------------+----------------+--------------+
|                  Clock Signal                 |            Enable Signal           |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------+------------------------------------+--------------------------------+------------------+----------------+--------------+
|  nolabel_line47/genblk1[4].fDiv/clkDiv_reg_0  |                                    |                                |                1 |              1 |         1.00 |
|  uart/baudrate_gen/baud                       | uart/receiver/data_out_0[0]        |                                |                1 |              1 |         1.00 |
|  uart/baudrate_gen/baud                       | uart/receiver/data_out_0[3]        |                                |                1 |              1 |         1.00 |
|  uart/baudrate_gen/baud                       | uart/receiver/data_out_0[5]        |                                |                1 |              1 |         1.00 |
|  uart/baudrate_gen/baud                       | uart/receiver/data_out_0[4]        |                                |                1 |              1 |         1.00 |
|  uart/baudrate_gen/baud                       | uart/receiver/data_out_0[6]        |                                |                1 |              1 |         1.00 |
|  uart/baudrate_gen/baud                       | uart/receiver/data_out_0[2]        |                                |                1 |              1 |         1.00 |
|  uart/baudrate_gen/baud                       | uart/receiver/data_out_0[7]        |                                |                1 |              1 |         1.00 |
|  uart/baudrate_gen/baud                       | uart/receiver/data_out_0[1]        |                                |                1 |              1 |         1.00 |
|  nolabel_line47/genblk1[6].fDiv/clkDiv_reg_0  |                                    |                                |                1 |              1 |         1.00 |
|  nolabel_line47/genblk1[0].fDiv/clkDiv_reg_0  |                                    |                                |                1 |              1 |         1.00 |
|  nolabel_line47/genblk1[10].fDiv/clkDiv_reg_0 |                                    |                                |                1 |              1 |         1.00 |
|  nolabel_line47/genblk1[2].fDiv/clkDiv_reg_0  |                                    |                                |                1 |              1 |         1.00 |
|  nolabel_line47/genblk1[3].fDiv/clkDiv_reg_0  |                                    |                                |                1 |              1 |         1.00 |
|  nolabel_line47/genblk1[5].fDiv/clkDiv_reg_0  |                                    |                                |                1 |              1 |         1.00 |
|  nolabel_line47/genblk1[8].fDiv/clkDiv_reg_0  |                                    |                                |                1 |              1 |         1.00 |
|  nolabel_line47/genblk1[13].fDiv/clkDiv_reg_0 |                                    |                                |                1 |              1 |         1.00 |
|  nolabel_line47/genblk1[12].fDiv/clkDiv_reg_0 |                                    |                                |                1 |              1 |         1.00 |
|  nolabel_line47/genblk1[7].fDiv/clkDiv_reg_0  |                                    |                                |                1 |              1 |         1.00 |
|  nolabel_line47/genblk1[14].fDiv/clkDiv_reg_0 |                                    |                                |                1 |              1 |         1.00 |
|  nolabel_line47/genblk1[9].fDiv/clkDiv_reg_0  |                                    |                                |                1 |              1 |         1.00 |
|  nolabel_line47/genblk1[11].fDiv/clkDiv_reg_0 |                                    |                                |                1 |              1 |         1.00 |
|  nolabel_line47/genblk1[15].fDiv/clkDiv_reg_0 |                                    |                                |                1 |              1 |         1.00 |
|  nolabel_line47/genblk1[17].fDiv/clkDiv_reg_0 |                                    |                                |                1 |              1 |         1.00 |
|  nolabel_line47/genblk1[16].fDiv/clkDiv_reg_0 |                                    |                                |                1 |              1 |         1.00 |
|  nolabel_line47/genblk1[1].fDiv/clkDiv_reg_0  |                                    |                                |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                |                                    |                                |                2 |              2 |         1.00 |
|  nolabel_line47/fdivTarget/targetClk          |                                    |                                |                2 |              2 |         1.00 |
|  uart/baudrate_gen/baud                       |                                    |                                |                1 |              3 |         3.00 |
|  received_BUFG                                |                                    |                                |                3 |              6 |         2.00 |
|  uart/baudrate_gen/baud                       |                                    | uart/receiver/count[7]_i_1_n_0 |                2 |              8 |         4.00 |
|  received_BUFG                                | uart/receiver/data_out_reg[4]_0[0] |                                |                5 |             15 |         3.00 |
|  received_BUFG                                | uart/receiver/E[0]                 |                                |                9 |             16 |         1.78 |
|  inputControl/CLK                             |                                    |                                |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG                                |                                    | uart/baudrate_gen/clear        |                8 |             32 |         4.00 |
+-----------------------------------------------+------------------------------------+--------------------------------+------------------+----------------+--------------+


