-- Project:   Manchester encoder-decoder
-- Generated: 09/14/2020 15:19:01
-- PSoC Creator  4.2

ENTITY \Manchester encoder-decoder\ IS
    PORT(
        DOut1P(0)_PAD : OUT std_ulogic;
        EN1(0)_PAD : OUT std_ulogic;
        DOut1N(0)_PAD : OUT std_ulogic;
        S1ms(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END \Manchester encoder-decoder\;

ARCHITECTURE __DEFAULT__ OF \Manchester encoder-decoder\ IS
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE udbclken_assigned OF ClockBlock_BUS_CLK : SIGNAL IS "True";
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL DInN(0)__PA : bit;
    SIGNAL DInP(0)__PA : bit;
    SIGNAL DOut1N(0)__PA : bit;
    SIGNAL DOut1P(0)__PA : bit;
    SIGNAL Data_sync_0 : bit;
    ATTRIBUTE placement_force OF Data_sync_0 : SIGNAL IS "U(3,4,A)1";
    SIGNAL EN1(0)__PA : bit;
    SIGNAL FrameRX_1 : bit;
    ATTRIBUTE placement_force OF FrameRX_1 : SIGNAL IS "U(2,3,A)1";
    SIGNAL Frame_clear_1 : bit;
    ATTRIBUTE placement_force OF Frame_clear_1 : SIGNAL IS "U(2,4,A)3";
    SIGNAL My_wire_0 : bit;
    ATTRIBUTE placement_force OF My_wire_0 : SIGNAL IS "U(3,1,A)2";
    SIGNAL My_wire_1 : bit;
    ATTRIBUTE placement_force OF My_wire_1 : SIGNAL IS "U(3,0,B)3";
    SIGNAL My_wire_2 : bit;
    ATTRIBUTE placement_force OF My_wire_2 : SIGNAL IS "U(3,2,A)1";
    SIGNAL Net_10110 : bit;
    SIGNAL Net_1037 : bit;
    ATTRIBUTE placement_force OF Net_1037 : SIGNAL IS "U(1,3,B)1";
    SIGNAL Net_10449 : bit;
    ATTRIBUTE placement_force OF Net_10449 : SIGNAL IS "U(2,5,A)3";
    SIGNAL Net_10457 : bit;
    ATTRIBUTE placement_force OF Net_10457 : SIGNAL IS "U(0,3,A)0";
    SIGNAL Net_10480 : bit;
    SIGNAL Net_10511 : bit;
    ATTRIBUTE placement_force OF Net_10511 : SIGNAL IS "U(2,1,B)0";
    SIGNAL Net_10649 : bit;
    SIGNAL Net_10749 : bit;
    ATTRIBUTE placement_force OF Net_10749 : SIGNAL IS "U(2,2,B)1";
    SIGNAL Net_10771 : bit;
    ATTRIBUTE placement_force OF Net_10771 : SIGNAL IS "U(2,5,A)1";
    SIGNAL Net_10779 : bit;
    ATTRIBUTE placement_force OF Net_10779 : SIGNAL IS "U(2,4,A)1";
    SIGNAL Net_10896 : bit;
    ATTRIBUTE udbclken_assigned OF Net_10896 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_10896 : SIGNAL IS true;
    SIGNAL Net_10896_local : bit;
    SIGNAL Net_110 : bit;
    ATTRIBUTE placement_force OF Net_110 : SIGNAL IS "U(2,5,B)1";
    SIGNAL Net_11447 : bit;
    SIGNAL Net_11478 : bit;
    SIGNAL Net_11488 : bit;
    SIGNAL Net_11505 : bit;
    ATTRIBUTE global_signal OF Net_11505 : SIGNAL IS true;
    SIGNAL Net_11505_local : bit;
    SIGNAL Net_4484 : bit;
    ATTRIBUTE global_signal OF Net_4484 : SIGNAL IS true;
    SIGNAL Net_4484_local : bit;
    SIGNAL Net_7168 : bit;
    SIGNAL Net_7248 : bit;
    SIGNAL S1ms(0)__PA : bit;
    SIGNAL Start_1_MS : bit;
    SIGNAL Vout_1(0)__PA : bit;
    SIGNAL \BitCounterDec:CounterUDB:cmp_less\ : bit;
    SIGNAL \BitCounterDec:CounterUDB:control_0\ : bit;
    SIGNAL \BitCounterDec:CounterUDB:control_1\ : bit;
    SIGNAL \BitCounterDec:CounterUDB:control_2\ : bit;
    SIGNAL \BitCounterDec:CounterUDB:control_3\ : bit;
    SIGNAL \BitCounterDec:CounterUDB:control_4\ : bit;
    SIGNAL \BitCounterDec:CounterUDB:control_5\ : bit;
    SIGNAL \BitCounterDec:CounterUDB:control_6\ : bit;
    SIGNAL \BitCounterDec:CounterUDB:control_7\ : bit;
    SIGNAL \BitCounterDec:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \BitCounterDec:CounterUDB:count_enable\ : SIGNAL IS "U(2,4,B)2";
    SIGNAL \BitCounterDec:CounterUDB:count_stored_i\ : bit;
    ATTRIBUTE placement_force OF \BitCounterDec:CounterUDB:count_stored_i\ : SIGNAL IS "U(2,3,A)0";
    SIGNAL \BitCounterDec:CounterUDB:overflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \BitCounterDec:CounterUDB:overflow_reg_i\ : SIGNAL IS "U(3,5,A)0";
    SIGNAL \BitCounterDec:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \BitCounterDec:CounterUDB:prevCompare\ : SIGNAL IS "U(3,5,B)3";
    SIGNAL \BitCounterDec:CounterUDB:reload\ : bit;
    SIGNAL \BitCounterDec:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \BitCounterDec:CounterUDB:status_0\ : SIGNAL IS "U(3,5,A)1";
    SIGNAL \BitCounterDec:CounterUDB:status_1\ : bit;
    SIGNAL \BitCounterDec:CounterUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \BitCounterDec:CounterUDB:status_2\ : SIGNAL IS "U(3,5,A)2";
    SIGNAL \BitCounterDec:CounterUDB:status_5\ : bit;
    SIGNAL \BitCounterDec:CounterUDB:status_6\ : bit;
    SIGNAL \BitCounterEnc:CounterUDB:cmp_less\ : bit;
    SIGNAL \BitCounterEnc:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \BitCounterEnc:CounterUDB:count_enable\ : SIGNAL IS "U(2,2,B)0";
    SIGNAL \BitCounterEnc:CounterUDB:count_stored_i\ : bit;
    ATTRIBUTE placement_force OF \BitCounterEnc:CounterUDB:count_stored_i\ : SIGNAL IS "U(2,1,A)3";
    SIGNAL \BitCounterEnc:CounterUDB:overflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \BitCounterEnc:CounterUDB:overflow_reg_i\ : SIGNAL IS "U(2,0,B)3";
    SIGNAL \BitCounterEnc:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \BitCounterEnc:CounterUDB:prevCompare\ : SIGNAL IS "U(2,1,A)1";
    SIGNAL \BitCounterEnc:CounterUDB:reload\ : bit;
    SIGNAL \BitCounterEnc:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \BitCounterEnc:CounterUDB:status_0\ : SIGNAL IS "U(2,2,A)3";
    SIGNAL \BitCounterEnc:CounterUDB:status_1\ : bit;
    SIGNAL \BitCounterEnc:CounterUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \BitCounterEnc:CounterUDB:status_2\ : SIGNAL IS "U(2,1,A)2";
    SIGNAL \BitCounterEnc:CounterUDB:status_5\ : bit;
    SIGNAL \BitCounterEnc:CounterUDB:status_6\ : bit;
    SIGNAL \Counter_1:Net_47\ : bit;
    SIGNAL \FrameAllow:control_1\ : bit;
    SIGNAL \FrameAllow:control_2\ : bit;
    SIGNAL \FrameAllow:control_3\ : bit;
    SIGNAL \FrameAllow:control_4\ : bit;
    SIGNAL \FrameAllow:control_5\ : bit;
    SIGNAL \FrameAllow:control_6\ : bit;
    SIGNAL \FrameAllow:control_7\ : bit;
    SIGNAL \GlitchFilter_1:genblk1[0]:sample\ : bit;
    ATTRIBUTE placement_force OF \GlitchFilter_1:genblk1[0]:sample\ : SIGNAL IS "U(3,5,B)2";
    SIGNAL \GlitchFilter_3:genblk1[0]:samples_0\ : bit;
    ATTRIBUTE placement_force OF \GlitchFilter_3:genblk1[0]:samples_0\ : SIGNAL IS "U(3,1,A)0";
    SIGNAL \GlitchFilter_3:genblk1[0]:samples_1\ : bit;
    ATTRIBUTE placement_force OF \GlitchFilter_3:genblk1[0]:samples_1\ : SIGNAL IS "U(3,1,B)3";
    SIGNAL \GlitchFilter_3:genblk1[1]:samples_0\ : bit;
    ATTRIBUTE placement_force OF \GlitchFilter_3:genblk1[1]:samples_0\ : SIGNAL IS "U(3,0,A)0";
    SIGNAL \GlitchFilter_3:genblk1[1]:samples_1\ : bit;
    ATTRIBUTE placement_force OF \GlitchFilter_3:genblk1[1]:samples_1\ : SIGNAL IS "U(3,0,A)2";
    SIGNAL \GlitchFilter_3:genblk1[2]:samples_0\ : bit;
    ATTRIBUTE placement_force OF \GlitchFilter_3:genblk1[2]:samples_0\ : SIGNAL IS "U(3,2,B)1";
    SIGNAL \GlitchFilter_3:genblk1[2]:samples_1\ : bit;
    ATTRIBUTE placement_force OF \GlitchFilter_3:genblk1[2]:samples_1\ : SIGNAL IS "U(3,2,B)3";
    SIGNAL \GlitchFilter_6:counter_done_0\ : bit;
    SIGNAL \RecieveShiftReg:bSR:control_1\ : bit;
    SIGNAL \RecieveShiftReg:bSR:control_2\ : bit;
    SIGNAL \RecieveShiftReg:bSR:control_3\ : bit;
    SIGNAL \RecieveShiftReg:bSR:control_4\ : bit;
    SIGNAL \RecieveShiftReg:bSR:control_5\ : bit;
    SIGNAL \RecieveShiftReg:bSR:control_6\ : bit;
    SIGNAL \RecieveShiftReg:bSR:control_7\ : bit;
    SIGNAL \RecieveShiftReg:bSR:ctrl_clk_enable\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.ce0__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.ce0__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.ce0__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:status_3\ : bit;
    SIGNAL \RecieveShiftReg:bSR:status_4\ : bit;
    SIGNAL \RecieveShiftReg:bSR:status_5\ : bit;
    SIGNAL \RecieveShiftReg:bSR:status_6\ : bit;
    SIGNAL \StartTransmit:control_1\ : bit;
    SIGNAL \StartTransmit:control_2\ : bit;
    SIGNAL \StartTransmit:control_3\ : bit;
    SIGNAL \StartTransmit:control_4\ : bit;
    SIGNAL \StartTransmit:control_5\ : bit;
    SIGNAL \StartTransmit:control_6\ : bit;
    SIGNAL \StartTransmit:control_7\ : bit;
    SIGNAL \TransmitShiftReg:bSR:control_1\ : bit;
    SIGNAL \TransmitShiftReg:bSR:control_2\ : bit;
    SIGNAL \TransmitShiftReg:bSR:control_3\ : bit;
    SIGNAL \TransmitShiftReg:bSR:control_4\ : bit;
    SIGNAL \TransmitShiftReg:bSR:control_5\ : bit;
    SIGNAL \TransmitShiftReg:bSR:control_6\ : bit;
    SIGNAL \TransmitShiftReg:bSR:control_7\ : bit;
    SIGNAL \TransmitShiftReg:bSR:ctrl_clk_enable\ : bit;
    SIGNAL \TransmitShiftReg:bSR:load_reg\ : bit;
    ATTRIBUTE placement_force OF \TransmitShiftReg:bSR:load_reg\ : SIGNAL IS "U(2,0,A)0";
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.ce0__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.ce0__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:status_0\ : bit;
    ATTRIBUTE placement_force OF \TransmitShiftReg:bSR:status_0\ : SIGNAL IS "U(2,0,A)3";
    SIGNAL \TransmitShiftReg:bSR:status_3\ : bit;
    SIGNAL \TransmitShiftReg:bSR:status_4\ : bit;
    SIGNAL \TransmitShiftReg:bSR:status_5\ : bit;
    SIGNAL \TransmitShiftReg:bSR:status_6\ : bit;
    SIGNAL \\\USBUART:Dm(0)\\__PA\ : bit;
    SIGNAL \\\USBUART:Dp(0)\\__PA\ : bit;
    SIGNAL \USBUART:Net_1010\ : bit;
    SIGNAL \USBUART:Net_1876\ : bit;
    SIGNAL \USBUART:Net_1889\ : bit;
    SIGNAL \USBUART:Net_95\ : bit;
    SIGNAL \USBUART:dma_request_0\ : bit;
    SIGNAL \USBUART:dma_request_1\ : bit;
    SIGNAL \USBUART:dma_request_2\ : bit;
    SIGNAL \USBUART:dma_request_3\ : bit;
    SIGNAL \USBUART:dma_request_4\ : bit;
    SIGNAL \USBUART:dma_request_5\ : bit;
    SIGNAL \USBUART:dma_request_6\ : bit;
    SIGNAL \USBUART:dma_request_7\ : bit;
    SIGNAL \USBUART:dma_terminate\ : bit;
    SIGNAL \USBUART:ep_int_0\ : bit;
    SIGNAL \USBUART:ep_int_1\ : bit;
    SIGNAL \USBUART:ep_int_2\ : bit;
    SIGNAL \USBUART:ep_int_3\ : bit;
    SIGNAL \USBUART:ep_int_4\ : bit;
    SIGNAL \USBUART:ep_int_5\ : bit;
    SIGNAL \USBUART:ep_int_6\ : bit;
    SIGNAL \USBUART:ep_int_7\ : bit;
    SIGNAL \USBUART:ep_int_8\ : bit;
    SIGNAL \Waiter:CounterUDB:cmp_less\ : bit;
    SIGNAL \Waiter:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \Waiter:CounterUDB:count_enable\ : SIGNAL IS "U(2,4,B)0";
    SIGNAL \Waiter:CounterUDB:count_stored_i\ : bit;
    ATTRIBUTE placement_force OF \Waiter:CounterUDB:count_stored_i\ : SIGNAL IS "U(2,4,A)2";
    SIGNAL \Waiter:CounterUDB:hwCapture\ : bit;
    ATTRIBUTE placement_force OF \Waiter:CounterUDB:hwCapture\ : SIGNAL IS "U(2,4,B)3";
    SIGNAL \Waiter:CounterUDB:overflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \Waiter:CounterUDB:overflow_reg_i\ : SIGNAL IS "U(2,3,B)3";
    SIGNAL \Waiter:CounterUDB:per_equal\ : bit;
    SIGNAL \Waiter:CounterUDB:prevCapture\ : bit;
    ATTRIBUTE placement_force OF \Waiter:CounterUDB:prevCapture\ : SIGNAL IS "U(2,3,B)2";
    SIGNAL \Waiter:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \Waiter:CounterUDB:prevCompare\ : SIGNAL IS "U(2,3,A)3";
    SIGNAL \Waiter:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Waiter:CounterUDB:status_0\ : SIGNAL IS "U(2,3,B)0";
    SIGNAL \Waiter:CounterUDB:status_1\ : bit;
    SIGNAL \Waiter:CounterUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \Waiter:CounterUDB:status_2\ : SIGNAL IS "U(2,3,A)2";
    SIGNAL \Waiter:CounterUDB:status_5\ : bit;
    SIGNAL \Waiter:CounterUDB:status_6\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE placement_force OF __ONE__ : SIGNAL IS "U(1,4,A)1";
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE placement_force OF __ZERO__ : SIGNAL IS "U(3,2,A)2";
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL cydff_2 : bit;
    ATTRIBUTE placement_force OF cydff_2 : SIGNAL IS "U(2,4,B)1";
    SIGNAL cydff_5 : bit;
    ATTRIBUTE placement_force OF cydff_5 : SIGNAL IS "U(1,3,B)2";
    SIGNAL cydff_8 : bit;
    ATTRIBUTE placement_force OF cydff_8 : SIGNAL IS "U(1,3,A)0";
    SIGNAL n123 : bit;
    SIGNAL n124 : bit;
    SIGNAL preouts_2 : bit;
    ATTRIBUTE placement_force OF preouts_2 : SIGNAL IS "U(2,0,A)1";
    SIGNAL tmpOE__DInN_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__DInN_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.dclk_glb_ff_2__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.ce0__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.cl0__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.z0__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.ff0__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.ce1__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.cl1__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.z1__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.ff1__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.co_msb__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.sol_msb__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.cfbo__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.sor__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.cmsbo__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.cl0__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.z0__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.ff0__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.ce1__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.cl1__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.z1__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.ff1__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.co_msb__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.sol_msb__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.cfbo__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.sor__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.cmsbo__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.cl0__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.z0__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.ff0__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.ce1__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.cl1__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.z1__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.ff1__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.co_msb__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.sol_msb__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.cfbo__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3.sor__sig\ : bit;
    SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3.cmsbo__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.cl0__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.z0__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.ff0__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.ce1__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.cl1__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.z1__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.ff1__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.co_msb__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.sol_msb__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.cfbo__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.sor__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.cmsbo__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.cl0__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.z0__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.ff0__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.ce1__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.cl1__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.z1__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.ff1__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.co_msb__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.sol_msb__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.cfbo__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.sor__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.cmsbo__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.cl0__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.z0__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.ff0__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.ce1__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.cl1__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.z1__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.ff1__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.co_msb__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.sol_msb__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.cfbo__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3.sor__sig\ : bit;
    SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3.cmsbo__sig\ : bit;
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF DInN(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF DInN(0) : LABEL IS "P15[4]";
    ATTRIBUTE lib_model OF Vout_1(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF Vout_1(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF DInP(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF DInP(0) : LABEL IS "P15[5]";
    ATTRIBUTE lib_model OF DOut1P(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF DOut1P(0) : LABEL IS "P12[1]";
    ATTRIBUTE lib_model OF EN1(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF EN1(0) : LABEL IS "P3[5]";
    ATTRIBUTE lib_model OF DOut1N(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF DOut1N(0) : LABEL IS "P12[0]";
    ATTRIBUTE lib_model OF \USBUART:Dm(0)\ : LABEL IS "iocell7";
    ATTRIBUTE Location OF \USBUART:Dm(0)\ : LABEL IS "P15[7]";
    ATTRIBUTE Location OF \USBUART:Dp\ : LABEL IS "F(PICU,8)";
    ATTRIBUTE lib_model OF \USBUART:Dp(0)\ : LABEL IS "iocell8";
    ATTRIBUTE Location OF \USBUART:Dp(0)\ : LABEL IS "P15[6]";
    ATTRIBUTE lib_model OF S1ms(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF S1ms(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF FrameRX_1 : LABEL IS "macrocell1";
    ATTRIBUTE Location OF FrameRX_1 : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Waiter:CounterUDB:hwCapture\ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF \Waiter:CounterUDB:hwCapture\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Waiter:CounterUDB:status_0\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \Waiter:CounterUDB:status_0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Waiter:CounterUDB:status_2\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \Waiter:CounterUDB:status_2\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Waiter:CounterUDB:count_enable\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \Waiter:CounterUDB:count_enable\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF Net_10771 : LABEL IS "macrocell6";
    ATTRIBUTE Location OF Net_10771 : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \BitCounterDec:CounterUDB:status_0\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \BitCounterDec:CounterUDB:status_0\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \BitCounterDec:CounterUDB:status_2\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \BitCounterDec:CounterUDB:status_2\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \BitCounterDec:CounterUDB:count_enable\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \BitCounterDec:CounterUDB:count_enable\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \TransmitShiftReg:bSR:status_0\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \TransmitShiftReg:bSR:status_0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF Net_10779 : LABEL IS "macrocell11";
    ATTRIBUTE Location OF Net_10779 : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF Net_10449 : LABEL IS "macrocell12";
    ATTRIBUTE Location OF Net_10449 : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \BitCounterEnc:CounterUDB:status_0\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \BitCounterEnc:CounterUDB:status_0\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \BitCounterEnc:CounterUDB:status_2\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \BitCounterEnc:CounterUDB:status_2\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \BitCounterEnc:CounterUDB:count_enable\ : LABEL IS "macrocell15";
    ATTRIBUTE Location OF \BitCounterEnc:CounterUDB:count_enable\ : LABEL IS "U(2,2)";
    ATTRIBUTE Location OF \Comp_2:ctComp\ : LABEL IS "F(Comparator,2)";
    ATTRIBUTE lib_model OF __ZERO__ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF __ZERO__ : LABEL IS "U(3,2)";
    ATTRIBUTE Location OF \Comp_1:ctComp\ : LABEL IS "F(Comparator,0)";
    ATTRIBUTE Location OF \VDAC8_1:viDAC8\ : LABEL IS "F(VIDAC,2)";
    ATTRIBUTE Location OF \Opamp_1:ABuf\ : LABEL IS "F(OpAmp,0)";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF __ONE__ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \FrameAllow:Sync:ctrl_reg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \FrameAllow:Sync:ctrl_reg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Waiter:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \Waiter:CounterUDB:sSTSReg:stsreg\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Waiter:CounterUDB:sC8:counterdp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \Waiter:CounterUDB:sC8:counterdp:u0\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \BitCounterDec:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \BitCounterDec:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \BitCounterDec:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \BitCounterDec:CounterUDB:sSTSReg:stsreg\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \BitCounterDec:CounterUDB:sC8:counterdp:u0\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \BitCounterDec:CounterUDB:sC8:counterdp:u0\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \RecieveShiftReg:bSR:SyncCtl:CtrlReg\ : LABEL IS "controlcell3";
    ATTRIBUTE Location OF \RecieveShiftReg:bSR:SyncCtl:CtrlReg\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \RecieveShiftReg:bSR:StsReg\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \RecieveShiftReg:bSR:StsReg\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\ : LABEL IS "U(3,3)";
    ATTRIBUTE Location OF WordShifted : LABEL IS "[IntrContainer=(0)][IntrId=(2)]";
    ATTRIBUTE lib_model OF \GlitchFilter_6:genblk2:Counter0:DP:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \GlitchFilter_6:genblk2:Counter0:DP:u0\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \TransmitShiftReg:bSR:SyncCtl:CtrlReg\ : LABEL IS "controlcell4";
    ATTRIBUTE Location OF \TransmitShiftReg:bSR:SyncCtl:CtrlReg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \TransmitShiftReg:bSR:StsReg\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \TransmitShiftReg:bSR:StsReg\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\ : LABEL IS "datapathcell8";
    ATTRIBUTE Location OF \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\ : LABEL IS "datapathcell9";
    ATTRIBUTE Location OF \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\ : LABEL IS "datapathcell10";
    ATTRIBUTE Location OF \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\ : LABEL IS "datapathcell11";
    ATTRIBUTE Location OF \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\ : LABEL IS "U(2,1)";
    ATTRIBUTE Location OF TransmitWordShift : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE Location OF isr_Load_TrShReg : LABEL IS "[IntrContainer=(0)][IntrId=(6)]";
    ATTRIBUTE lib_model OF \StartTransmit:Sync:ctrl_reg\ : LABEL IS "controlcell5";
    ATTRIBUTE Location OF \StartTransmit:Sync:ctrl_reg\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \BitCounterEnc:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell5";
    ATTRIBUTE Location OF \BitCounterEnc:CounterUDB:sSTSReg:stsreg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \BitCounterEnc:CounterUDB:sC8:counterdp:u0\ : LABEL IS "datapathcell12";
    ATTRIBUTE Location OF \BitCounterEnc:CounterUDB:sC8:counterdp:u0\ : LABEL IS "U(2,2)";
    ATTRIBUTE Location OF EndFrame : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE lib_model OF \StartButton_1:sts:sts_reg\ : LABEL IS "statuscell1";
    ATTRIBUTE Location OF \StartButton_1:sts:sts_reg\ : LABEL IS "U(2,4)";
    ATTRIBUTE Location OF \USBUART:dp_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(12)]";
    ATTRIBUTE Location OF \USBUART:USB\ : LABEL IS "F(USB,0)";
    ATTRIBUTE Location OF \USBUART:ep_3\ : LABEL IS "[IntrContainer=(0)][IntrId=(5)]";
    ATTRIBUTE Location OF \USBUART:ep_2\ : LABEL IS "[IntrContainer=(0)][IntrId=(4)]";
    ATTRIBUTE Location OF \USBUART:ep_1\ : LABEL IS "[IntrContainer=(0)][IntrId=(3)]";
    ATTRIBUTE Location OF \USBUART:ep_0\ : LABEL IS "[IntrContainer=(0)][IntrId=(24)]";
    ATTRIBUTE Location OF \USBUART:bus_reset\ : LABEL IS "[IntrContainer=(0)][IntrId=(23)]";
    ATTRIBUTE Location OF \USBUART:arb_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(22)]";
    ATTRIBUTE Location OF \USBUART:sof_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(21)]";
    ATTRIBUTE Location OF \Counter_1:CounterHW\ : LABEL IS "F(Timer,0)";
    ATTRIBUTE Location OF isr_update_time : LABEL IS "[IntrContainer=(0)][IntrId=(17)]";
    ATTRIBUTE lib_model OF Net_110 : LABEL IS "macrocell18";
    ATTRIBUTE Location OF Net_110 : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \GlitchFilter_1:genblk1[0]:sample\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \GlitchFilter_1:genblk1[0]:sample\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF Data_sync_0 : LABEL IS "macrocell20";
    ATTRIBUTE Location OF Data_sync_0 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \Waiter:CounterUDB:prevCapture\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \Waiter:CounterUDB:prevCapture\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Waiter:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \Waiter:CounterUDB:overflow_reg_i\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Waiter:CounterUDB:prevCompare\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \Waiter:CounterUDB:prevCompare\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Waiter:CounterUDB:count_stored_i\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \Waiter:CounterUDB:count_stored_i\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF cydff_2 : LABEL IS "macrocell25";
    ATTRIBUTE Location OF cydff_2 : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \BitCounterDec:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \BitCounterDec:CounterUDB:overflow_reg_i\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \BitCounterDec:CounterUDB:prevCompare\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \BitCounterDec:CounterUDB:prevCompare\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \BitCounterDec:CounterUDB:count_stored_i\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \BitCounterDec:CounterUDB:count_stored_i\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF Frame_clear_1 : LABEL IS "macrocell29";
    ATTRIBUTE Location OF Frame_clear_1 : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \GlitchFilter_3:genblk1[0]:samples_1\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \GlitchFilter_3:genblk1[0]:samples_1\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \GlitchFilter_3:genblk1[0]:samples_0\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \GlitchFilter_3:genblk1[0]:samples_0\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF My_wire_0 : LABEL IS "macrocell32";
    ATTRIBUTE Location OF My_wire_0 : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \GlitchFilter_3:genblk1[1]:samples_1\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \GlitchFilter_3:genblk1[1]:samples_1\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \GlitchFilter_3:genblk1[1]:samples_0\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \GlitchFilter_3:genblk1[1]:samples_0\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF My_wire_1 : LABEL IS "macrocell35";
    ATTRIBUTE Location OF My_wire_1 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \GlitchFilter_3:genblk1[2]:samples_1\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \GlitchFilter_3:genblk1[2]:samples_1\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \GlitchFilter_3:genblk1[2]:samples_0\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \GlitchFilter_3:genblk1[2]:samples_0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF My_wire_2 : LABEL IS "macrocell38";
    ATTRIBUTE Location OF My_wire_2 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \TransmitShiftReg:bSR:load_reg\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \TransmitShiftReg:bSR:load_reg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF preouts_2 : LABEL IS "macrocell40";
    ATTRIBUTE Location OF preouts_2 : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \BitCounterEnc:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \BitCounterEnc:CounterUDB:overflow_reg_i\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \BitCounterEnc:CounterUDB:prevCompare\ : LABEL IS "macrocell42";
    ATTRIBUTE Location OF \BitCounterEnc:CounterUDB:prevCompare\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \BitCounterEnc:CounterUDB:count_stored_i\ : LABEL IS "macrocell43";
    ATTRIBUTE Location OF \BitCounterEnc:CounterUDB:count_stored_i\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF Net_10511 : LABEL IS "macrocell44";
    ATTRIBUTE Location OF Net_10511 : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF cydff_5 : LABEL IS "macrocell45";
    ATTRIBUTE Location OF cydff_5 : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF Net_1037 : LABEL IS "macrocell46";
    ATTRIBUTE Location OF Net_1037 : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF cydff_8 : LABEL IS "macrocell47";
    ATTRIBUTE Location OF cydff_8 : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF Net_10749 : LABEL IS "macrocell48";
    ATTRIBUTE Location OF Net_10749 : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF Net_10457 : LABEL IS "macrocell49";
    ATTRIBUTE Location OF Net_10457 : LABEL IS "U(0,3)";
    COMPONENT abufcell
    END COMPONENT;
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT comparatorcell
        PORT (
            out : OUT std_ulogic;
            clk_udb : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            ce0 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statuscell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            status_7 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
    COMPONENT usbcell
        PORT (
            sof_int : OUT std_ulogic;
            arb_int : OUT std_ulogic;
            usb_int : OUT std_ulogic;
            ord_int : OUT std_ulogic;
            ept_int_0 : OUT std_ulogic;
            ept_int_1 : OUT std_ulogic;
            ept_int_2 : OUT std_ulogic;
            ept_int_3 : OUT std_ulogic;
            ept_int_4 : OUT std_ulogic;
            ept_int_5 : OUT std_ulogic;
            ept_int_6 : OUT std_ulogic;
            ept_int_7 : OUT std_ulogic;
            ept_int_8 : OUT std_ulogic;
            dma_req_0 : OUT std_ulogic;
            dma_req_1 : OUT std_ulogic;
            dma_req_2 : OUT std_ulogic;
            dma_req_3 : OUT std_ulogic;
            dma_req_4 : OUT std_ulogic;
            dma_req_5 : OUT std_ulogic;
            dma_req_6 : OUT std_ulogic;
            dma_req_7 : OUT std_ulogic;
            dma_termin : OUT std_ulogic);
    END COMPONENT;
    COMPONENT vidaccell
        PORT (
            data_0 : IN std_ulogic;
            data_1 : IN std_ulogic;
            data_2 : IN std_ulogic;
            data_3 : IN std_ulogic;
            data_4 : IN std_ulogic;
            data_5 : IN std_ulogic;
            data_6 : IN std_ulogic;
            data_7 : IN std_ulogic;
            strobe : IN std_ulogic;
            strobe_udb : IN std_ulogic;
            reset : IN std_ulogic;
            idir : IN std_ulogic;
            ioff : IN std_ulogic);
    END COMPONENT;
BEGIN

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => Net_4484,
            dclk_0 => Net_4484_local,
            dclk_glb_1 => Net_10896,
            dclk_1 => Net_10896_local,
            dclk_glb_2 => Net_11505,
            dclk_2 => Net_11505_local,
            dclk_glb_ff_2 => \ClockBlock.dclk_glb_ff_2__sig\);

    DInN:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "ad216d65-d721-47ad-b390-994c64fc41b7",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DInN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DInN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => DInN(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Vout_1:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "cc3bcd7e-5dc0-48ea-9bf6-6aa082be1ada",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Vout_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Vout_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Vout_1(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DInP:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "dc289d35-d461-4f36-aec1-f6608f41166c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DInP(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DInP",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => DInP(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DOut1P:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "2d1a92a4-f694-40aa-9a5a-76a2fc7a20a0",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DOut1P(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DOut1P",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => DOut1P(0)__PA,
            oe => open,
            pin_input => My_wire_1,
            pad_out => DOut1P(0)_PAD,
            pad_in => DOut1P(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    EN1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "6847f2fc-d5fa-4910-8f3d-8d45b5ceb563",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    EN1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "EN1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => EN1(0)__PA,
            oe => open,
            pin_input => My_wire_2,
            pad_out => EN1(0)_PAD,
            pad_in => EN1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DOut1N:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ebc02dd0-519d-4a8e-a3ed-8da7309e851f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DOut1N(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DOut1N",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => DOut1N(0)__PA,
            oe => open,
            pin_input => My_wire_0,
            pad_out => DOut1N(0)_PAD,
            pad_in => DOut1N(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBUART:Dm\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "beca5e2d-f70f-4900-a4db-7eca1ed3126e/8b77a6c4-10a0-4390-971c-672353e2a49c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \USBUART:Dm(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBUART:Dm\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000100000000000000000000000")
        PORT MAP(
            pa_out => \\\USBUART:Dm(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBUART:Dp\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "10",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            interrupt => \USBUART:Net_1010\,
            in_clock => open);

    \USBUART:Dp(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBUART:Dp\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000010000000000000000000000")
        PORT MAP(
            pa_out => \\\USBUART:Dp(0)\\__PA\,
            oe => open,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    S1ms:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    S1ms(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "S1ms",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => S1ms(0)__PA,
            oe => open,
            pin_input => Start_1_MS,
            pad_out => S1ms(0)_PAD,
            pad_in => S1ms(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    FrameRX_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => FrameRX_1,
            main_0 => n124,
            main_1 => n123);

    \Waiter:CounterUDB:hwCapture\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1 * main_2) + (main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Waiter:CounterUDB:hwCapture\,
            main_0 => Data_sync_0,
            main_1 => \Waiter:CounterUDB:prevCapture\,
            main_2 => Frame_clear_1);

    \Waiter:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Waiter:CounterUDB:status_0\,
            main_0 => \Waiter:CounterUDB:cmp_less\,
            main_1 => \Waiter:CounterUDB:prevCompare\);

    \Waiter:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Waiter:CounterUDB:status_2\,
            main_0 => \Waiter:CounterUDB:per_equal\,
            main_1 => \Waiter:CounterUDB:overflow_reg_i\);

    \Waiter:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Waiter:CounterUDB:count_enable\,
            main_0 => \Waiter:CounterUDB:count_stored_i\,
            main_1 => Frame_clear_1,
            main_2 => Net_4484_local);

    Net_10771:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1 * main_2) + (main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_10771,
            main_0 => Data_sync_0,
            main_1 => cydff_2,
            main_2 => Frame_clear_1);

    \BitCounterDec:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \BitCounterDec:CounterUDB:status_0\,
            main_0 => \BitCounterDec:CounterUDB:cmp_less\,
            main_1 => \BitCounterDec:CounterUDB:prevCompare\);

    \BitCounterDec:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \BitCounterDec:CounterUDB:status_2\,
            main_0 => \BitCounterDec:CounterUDB:reload\,
            main_1 => \BitCounterDec:CounterUDB:overflow_reg_i\);

    \BitCounterDec:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_4) + (main_0 * !main_1 * main_2 * !main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \BitCounterDec:CounterUDB:count_enable\,
            main_0 => Data_sync_0,
            main_1 => cydff_2,
            main_2 => \BitCounterDec:CounterUDB:control_7\,
            main_3 => \BitCounterDec:CounterUDB:count_stored_i\,
            main_4 => Frame_clear_1);

    \TransmitShiftReg:bSR:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \TransmitShiftReg:bSR:status_0\,
            main_0 => \TransmitShiftReg:bSR:load_reg\,
            main_1 => Net_10457,
            main_2 => \BitCounterEnc:CounterUDB:prevCompare\);

    Net_10779:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_10779,
            main_0 => Frame_clear_1);

    Net_10449:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2) + (main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_10449,
            main_0 => n124,
            main_1 => n123,
            main_2 => Frame_clear_1);

    \BitCounterEnc:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \BitCounterEnc:CounterUDB:status_0\,
            main_0 => \BitCounterEnc:CounterUDB:cmp_less\,
            main_1 => \BitCounterEnc:CounterUDB:prevCompare\);

    \BitCounterEnc:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \BitCounterEnc:CounterUDB:status_2\,
            main_0 => \BitCounterEnc:CounterUDB:reload\,
            main_1 => \BitCounterEnc:CounterUDB:overflow_reg_i\);

    \BitCounterEnc:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \BitCounterEnc:CounterUDB:count_enable\,
            main_0 => Net_10749,
            main_1 => Net_10511,
            main_2 => \BitCounterEnc:CounterUDB:count_stored_i\);

    \Comp_2:ctComp\:comparatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            out => n124);

    __ZERO__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ZERO__);

    \Comp_1:ctComp\:comparatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            out => n123);

    \VDAC8_1:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open);

    \Opamp_1:ABuf\:abufcell
        GENERIC MAP(
            cy_registers => "");

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    \FrameAllow:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \FrameAllow:control_7\,
            control_6 => \FrameAllow:control_6\,
            control_5 => \FrameAllow:control_5\,
            control_4 => \FrameAllow:control_4\,
            control_3 => \FrameAllow:control_3\,
            control_2 => \FrameAllow:control_2\,
            control_1 => \FrameAllow:control_1\,
            control_0 => Net_7248,
            busclk => ClockBlock_BUS_CLK);

    \Waiter:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '1')
        PORT MAP(
            reset => Frame_clear_1,
            clock => ClockBlock_BUS_CLK,
            status_6 => \Waiter:CounterUDB:status_6\,
            status_5 => \Waiter:CounterUDB:status_5\,
            status_4 => \Waiter:CounterUDB:hwCapture\,
            status_3 => open,
            status_2 => \Waiter:CounterUDB:status_2\,
            status_1 => \Waiter:CounterUDB:status_1\,
            status_0 => \Waiter:CounterUDB:status_0\);

    \Waiter:CounterUDB:sC8:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Waiter:CounterUDB:count_enable\,
            cs_addr_0 => \Waiter:CounterUDB:hwCapture\,
            f0_load => \Waiter:CounterUDB:hwCapture\,
            ce0_comb => \Waiter:CounterUDB:per_equal\,
            z0_comb => \Waiter:CounterUDB:status_1\,
            cl1_comb => \Waiter:CounterUDB:cmp_less\,
            f0_bus_stat_comb => \Waiter:CounterUDB:status_6\,
            f0_blk_stat_comb => \Waiter:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK);

    \BitCounterDec:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \BitCounterDec:CounterUDB:control_7\,
            control_6 => \BitCounterDec:CounterUDB:control_6\,
            control_5 => \BitCounterDec:CounterUDB:control_5\,
            control_4 => \BitCounterDec:CounterUDB:control_4\,
            control_3 => \BitCounterDec:CounterUDB:control_3\,
            control_2 => \BitCounterDec:CounterUDB:control_2\,
            control_1 => \BitCounterDec:CounterUDB:control_1\,
            control_0 => \BitCounterDec:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \BitCounterDec:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '1')
        PORT MAP(
            reset => Frame_clear_1,
            clock => ClockBlock_BUS_CLK,
            status_6 => \BitCounterDec:CounterUDB:status_6\,
            status_5 => \BitCounterDec:CounterUDB:status_5\,
            status_4 => open,
            status_3 => open,
            status_2 => \BitCounterDec:CounterUDB:status_2\,
            status_1 => \BitCounterDec:CounterUDB:status_1\,
            status_0 => \BitCounterDec:CounterUDB:status_0\);

    \BitCounterDec:CounterUDB:sC8:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \BitCounterDec:CounterUDB:count_enable\,
            cs_addr_0 => \BitCounterDec:CounterUDB:reload\,
            ce0_comb => \BitCounterDec:CounterUDB:reload\,
            z0_comb => \BitCounterDec:CounterUDB:status_1\,
            cl1_comb => \BitCounterDec:CounterUDB:cmp_less\,
            f0_bus_stat_comb => \BitCounterDec:CounterUDB:status_6\,
            f0_blk_stat_comb => \BitCounterDec:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK);

    \RecieveShiftReg:bSR:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \RecieveShiftReg:bSR:control_7\,
            control_6 => \RecieveShiftReg:bSR:control_6\,
            control_5 => \RecieveShiftReg:bSR:control_5\,
            control_4 => \RecieveShiftReg:bSR:control_4\,
            control_3 => \RecieveShiftReg:bSR:control_3\,
            control_2 => \RecieveShiftReg:bSR:control_2\,
            control_1 => \RecieveShiftReg:bSR:control_1\,
            control_0 => \RecieveShiftReg:bSR:ctrl_clk_enable\,
            clk_en => Net_10771,
            busclk => ClockBlock_BUS_CLK);

    \RecieveShiftReg:bSR:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000111",
            cy_md_select => "0000111",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_6 => \RecieveShiftReg:bSR:status_6\,
            status_5 => \RecieveShiftReg:bSR:status_5\,
            status_4 => \RecieveShiftReg:bSR:status_4\,
            status_3 => \RecieveShiftReg:bSR:status_3\,
            status_2 => open,
            status_1 => \BitCounterDec:CounterUDB:prevCompare\,
            status_0 => open,
            interrupt => Net_7168,
            clk_en => Net_10771);

    \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => \RecieveShiftReg:bSR:ctrl_clk_enable\,
            route_si => cydff_2,
            f1_load => \BitCounterDec:CounterUDB:prevCompare\,
            clk_en => Net_10771,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.ce0__sig\,
            cl0 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.cl0__sig\,
            z0 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.z0__sig\,
            ff0 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.ff0__sig\,
            ce1 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.ce1__sig\,
            cl1 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.cl1__sig\,
            z1 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.z1__sig\,
            ff1 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.ff1__sig\,
            co_msb => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.co_msb__sig\,
            sol_msb => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.sol_msb__sig\,
            cfbo => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.cfbo__sig\,
            sil => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.sor__sig\,
            cmsbi => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.cmsbo__sig\);

    \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => \RecieveShiftReg:bSR:ctrl_clk_enable\,
            route_si => cydff_2,
            f1_load => \BitCounterDec:CounterUDB:prevCompare\,
            busclk => ClockBlock_BUS_CLK,
            clk_en => Net_10771,
            ce0i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.ce0__sig\,
            cl0i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.cl0__sig\,
            z0i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.z0__sig\,
            ff0i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.ff0__sig\,
            ce1i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.ce1__sig\,
            cl1i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.cl1__sig\,
            z1i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.z1__sig\,
            ff1i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.ff1__sig\,
            ci => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.co_msb__sig\,
            sir => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.sol_msb__sig\,
            cfbi => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0.cfbo__sig\,
            sor => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.sor__sig\,
            cmsbo => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.cmsbo__sig\,
            ce0 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.ce0__sig\,
            cl0 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.cl0__sig\,
            z0 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.z0__sig\,
            ff0 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.ff0__sig\,
            ce1 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.ce1__sig\,
            cl1 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.cl1__sig\,
            z1 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.z1__sig\,
            ff1 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.ff1__sig\,
            co_msb => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.co_msb__sig\,
            sol_msb => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.sol_msb__sig\,
            cfbo => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.cfbo__sig\,
            sil => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.sor__sig\,
            cmsbi => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.cmsbo__sig\);

    \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => \RecieveShiftReg:bSR:ctrl_clk_enable\,
            route_si => cydff_2,
            f1_load => \BitCounterDec:CounterUDB:prevCompare\,
            busclk => ClockBlock_BUS_CLK,
            clk_en => Net_10771,
            ce0i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.ce0__sig\,
            cl0i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.cl0__sig\,
            z0i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.z0__sig\,
            ff0i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.ff0__sig\,
            ce1i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.ce1__sig\,
            cl1i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.cl1__sig\,
            z1i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.z1__sig\,
            ff1i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.ff1__sig\,
            ci => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.co_msb__sig\,
            sir => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.sol_msb__sig\,
            cfbi => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1.cfbo__sig\,
            sor => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.sor__sig\,
            cmsbo => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.cmsbo__sig\,
            ce0 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.ce0__sig\,
            cl0 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.cl0__sig\,
            z0 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.z0__sig\,
            ff0 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.ff0__sig\,
            ce1 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.ce1__sig\,
            cl1 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.cl1__sig\,
            z1 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.z1__sig\,
            ff1 => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.ff1__sig\,
            co_msb => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.co_msb__sig\,
            sol_msb => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.sol_msb__sig\,
            cfbo => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.cfbo__sig\,
            sil => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3.sor__sig\,
            cmsbi => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3.cmsbo__sig\);

    \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => \RecieveShiftReg:bSR:ctrl_clk_enable\,
            route_si => cydff_2,
            f1_load => \BitCounterDec:CounterUDB:prevCompare\,
            f0_bus_stat_comb => \RecieveShiftReg:bSR:status_4\,
            f0_blk_stat_comb => \RecieveShiftReg:bSR:status_3\,
            f1_bus_stat_comb => \RecieveShiftReg:bSR:status_6\,
            f1_blk_stat_comb => \RecieveShiftReg:bSR:status_5\,
            busclk => ClockBlock_BUS_CLK,
            clk_en => Net_10771,
            ce0i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.ce0__sig\,
            cl0i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.cl0__sig\,
            z0i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.z0__sig\,
            ff0i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.ff0__sig\,
            ce1i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.ce1__sig\,
            cl1i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.cl1__sig\,
            z1i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.z1__sig\,
            ff1i => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.ff1__sig\,
            ci => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.co_msb__sig\,
            sir => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.sol_msb__sig\,
            cfbi => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2.cfbo__sig\,
            sor => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3.sor__sig\,
            cmsbo => \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3.cmsbo__sig\);

    WordShifted:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_7168,
            clock => ClockBlock_BUS_CLK);

    \GlitchFilter_6:genblk2:Counter0:DP:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000010000000010000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000",
            d0_init => "00001001",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => FrameRX_1,
            cs_addr_0 => Frame_clear_1,
            z0_comb => \GlitchFilter_6:counter_done_0\,
            busclk => ClockBlock_BUS_CLK);

    \TransmitShiftReg:bSR:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_10896,
            control_7 => \TransmitShiftReg:bSR:control_7\,
            control_6 => \TransmitShiftReg:bSR:control_6\,
            control_5 => \TransmitShiftReg:bSR:control_5\,
            control_4 => \TransmitShiftReg:bSR:control_4\,
            control_3 => \TransmitShiftReg:bSR:control_3\,
            control_2 => \TransmitShiftReg:bSR:control_2\,
            control_1 => \TransmitShiftReg:bSR:control_1\,
            control_0 => \TransmitShiftReg:bSR:ctrl_clk_enable\,
            clk_en => Net_10749,
            busclk => ClockBlock_BUS_CLK);

    \TransmitShiftReg:bSR:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000111",
            cy_md_select => "0000111",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_10896,
            status_6 => \TransmitShiftReg:bSR:status_6\,
            status_5 => \TransmitShiftReg:bSR:status_5\,
            status_4 => \TransmitShiftReg:bSR:status_4\,
            status_3 => \TransmitShiftReg:bSR:status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => \TransmitShiftReg:bSR:status_0\,
            interrupt => Net_10480,
            clk_en => Net_10749);

    \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_10896,
            cs_addr_2 => \TransmitShiftReg:bSR:ctrl_clk_enable\,
            cs_addr_1 => \TransmitShiftReg:bSR:status_0\,
            route_si => __ONE__,
            clk_en => Net_10749,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.ce0__sig\,
            cl0 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.cl0__sig\,
            z0 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.z0__sig\,
            ff0 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.ff0__sig\,
            ce1 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.ce1__sig\,
            cl1 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.cl1__sig\,
            z1 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.z1__sig\,
            ff1 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.ff1__sig\,
            co_msb => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.co_msb__sig\,
            sol_msb => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.sol_msb__sig\,
            cfbo => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.cfbo__sig\,
            sil => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.sor__sig\,
            cmsbi => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.cmsbo__sig\);

    \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_10896,
            cs_addr_2 => \TransmitShiftReg:bSR:ctrl_clk_enable\,
            cs_addr_1 => \TransmitShiftReg:bSR:status_0\,
            route_si => __ONE__,
            busclk => ClockBlock_BUS_CLK,
            clk_en => Net_10749,
            ce0i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.ce0__sig\,
            cl0i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.cl0__sig\,
            z0i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.z0__sig\,
            ff0i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.ff0__sig\,
            ce1i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.ce1__sig\,
            cl1i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.cl1__sig\,
            z1i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.z1__sig\,
            ff1i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.ff1__sig\,
            ci => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.co_msb__sig\,
            sir => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.sol_msb__sig\,
            cfbi => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0.cfbo__sig\,
            sor => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.sor__sig\,
            cmsbo => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.cmsbo__sig\,
            ce0 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.ce0__sig\,
            cl0 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.cl0__sig\,
            z0 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.z0__sig\,
            ff0 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.ff0__sig\,
            ce1 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.ce1__sig\,
            cl1 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.cl1__sig\,
            z1 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.z1__sig\,
            ff1 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.ff1__sig\,
            co_msb => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.co_msb__sig\,
            sol_msb => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.sol_msb__sig\,
            cfbo => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.cfbo__sig\,
            sil => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.sor__sig\,
            cmsbi => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.cmsbo__sig\);

    \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_10896,
            cs_addr_2 => \TransmitShiftReg:bSR:ctrl_clk_enable\,
            cs_addr_1 => \TransmitShiftReg:bSR:status_0\,
            route_si => __ONE__,
            busclk => ClockBlock_BUS_CLK,
            clk_en => Net_10749,
            ce0i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.ce0__sig\,
            cl0i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.cl0__sig\,
            z0i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.z0__sig\,
            ff0i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.ff0__sig\,
            ce1i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.ce1__sig\,
            cl1i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.cl1__sig\,
            z1i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.z1__sig\,
            ff1i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.ff1__sig\,
            ci => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.co_msb__sig\,
            sir => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.sol_msb__sig\,
            cfbi => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1.cfbo__sig\,
            sor => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.sor__sig\,
            cmsbo => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.cmsbo__sig\,
            ce0 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.ce0__sig\,
            cl0 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.cl0__sig\,
            z0 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.z0__sig\,
            ff0 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.ff0__sig\,
            ce1 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.ce1__sig\,
            cl1 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.cl1__sig\,
            z1 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.z1__sig\,
            ff1 => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.ff1__sig\,
            co_msb => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.co_msb__sig\,
            sol_msb => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.sol_msb__sig\,
            cfbo => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.cfbo__sig\,
            sil => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3.sor__sig\,
            cmsbi => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3.cmsbo__sig\);

    \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_10896,
            cs_addr_2 => \TransmitShiftReg:bSR:ctrl_clk_enable\,
            cs_addr_1 => \TransmitShiftReg:bSR:status_0\,
            route_si => __ONE__,
            so_comb => Net_10649,
            f0_bus_stat_comb => \TransmitShiftReg:bSR:status_4\,
            f0_blk_stat_comb => \TransmitShiftReg:bSR:status_3\,
            f1_bus_stat_comb => \TransmitShiftReg:bSR:status_6\,
            f1_blk_stat_comb => \TransmitShiftReg:bSR:status_5\,
            busclk => ClockBlock_BUS_CLK,
            clk_en => Net_10749,
            ce0i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.ce0__sig\,
            cl0i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.cl0__sig\,
            z0i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.z0__sig\,
            ff0i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.ff0__sig\,
            ce1i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.ce1__sig\,
            cl1i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.cl1__sig\,
            z1i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.z1__sig\,
            ff1i => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.ff1__sig\,
            ci => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.co_msb__sig\,
            sir => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.sol_msb__sig\,
            cfbi => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2.cfbo__sig\,
            sor => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3.sor__sig\,
            cmsbo => \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3.cmsbo__sig\);

    TransmitWordShift:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_10110,
            clock => ClockBlock_BUS_CLK);

    isr_Load_TrShReg:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_10480,
            clock => ClockBlock_BUS_CLK);

    \StartTransmit:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \StartTransmit:control_7\,
            control_6 => \StartTransmit:control_6\,
            control_5 => \StartTransmit:control_5\,
            control_4 => \StartTransmit:control_4\,
            control_3 => \StartTransmit:control_3\,
            control_2 => \StartTransmit:control_2\,
            control_1 => \StartTransmit:control_1\,
            control_0 => Net_11447,
            busclk => ClockBlock_BUS_CLK);

    \BitCounterEnc:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_6 => \BitCounterEnc:CounterUDB:status_6\,
            status_5 => \BitCounterEnc:CounterUDB:status_5\,
            status_4 => open,
            status_3 => open,
            status_2 => \BitCounterEnc:CounterUDB:status_2\,
            status_1 => \BitCounterEnc:CounterUDB:status_1\,
            status_0 => \BitCounterEnc:CounterUDB:status_0\,
            interrupt => Net_10110);

    \BitCounterEnc:CounterUDB:sC8:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \BitCounterEnc:CounterUDB:count_enable\,
            cs_addr_0 => \BitCounterEnc:CounterUDB:reload\,
            ce0_comb => \BitCounterEnc:CounterUDB:reload\,
            z0_comb => \BitCounterEnc:CounterUDB:status_1\,
            cl1_comb => \BitCounterEnc:CounterUDB:cmp_less\,
            f0_bus_stat_comb => \BitCounterEnc:CounterUDB:status_6\,
            f0_blk_stat_comb => \BitCounterEnc:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK);

    EndFrame:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_10779,
            clock => ClockBlock_BUS_CLK);

    \StartButton_1:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000000",
            clken_mode => 1)
        PORT MAP(
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => Net_10779,
            clock => open);

    \USBUART:dp_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:Net_1010\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:USB\:usbcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            sof_int => Net_11478,
            arb_int => \USBUART:Net_1889\,
            usb_int => \USBUART:Net_1876\,
            ept_int_8 => \USBUART:ep_int_8\,
            ept_int_7 => \USBUART:ep_int_7\,
            ept_int_6 => \USBUART:ep_int_6\,
            ept_int_5 => \USBUART:ep_int_5\,
            ept_int_4 => \USBUART:ep_int_4\,
            ept_int_3 => \USBUART:ep_int_3\,
            ept_int_2 => \USBUART:ep_int_2\,
            ept_int_1 => \USBUART:ep_int_1\,
            ept_int_0 => \USBUART:ep_int_0\,
            ord_int => \USBUART:Net_95\,
            dma_req_7 => \USBUART:dma_request_7\,
            dma_req_6 => \USBUART:dma_request_6\,
            dma_req_5 => \USBUART:dma_request_5\,
            dma_req_4 => \USBUART:dma_request_4\,
            dma_req_3 => \USBUART:dma_request_3\,
            dma_req_2 => \USBUART:dma_request_2\,
            dma_req_1 => \USBUART:dma_request_1\,
            dma_req_0 => \USBUART:dma_request_0\,
            dma_termin => \USBUART:dma_terminate\);

    \USBUART:ep_3\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:ep_int_3\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_2\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:ep_int_2\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_1\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:ep_int_1\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_0\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:ep_int_0\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:bus_reset\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:Net_1876\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:arb_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:Net_1889\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:sof_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_11478,
            clock => ClockBlock_BUS_CLK);

    \Counter_1:CounterHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_2__sig\,
            kill => open,
            enable => __ZERO__,
            capture => open,
            timer_reset => open,
            tc => Start_1_MS,
            cmp => \Counter_1:Net_47\,
            irq => Net_11488);

    isr_update_time:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_11488,
            clock => ClockBlock_BUS_CLK);

    Net_110:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_110,
            clk_en => Net_10449,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => n124);

    \GlitchFilter_1:genblk1[0]:sample\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GlitchFilter_1:genblk1[0]:sample\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => n123,
            main_1 => Net_110);

    Data_sync_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * main_1 * main_2 * !main_3) + (main_0 * !main_1 * main_2 * !main_3) + (main_0 * main_1 * !main_2 * main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Data_sync_0,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => n123,
            main_1 => Net_110,
            main_2 => \GlitchFilter_1:genblk1[0]:sample\,
            main_3 => Data_sync_0);

    \Waiter:CounterUDB:prevCapture\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Waiter:CounterUDB:prevCapture\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Data_sync_0,
            main_1 => Frame_clear_1);

    \Waiter:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Waiter:CounterUDB:overflow_reg_i\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \Waiter:CounterUDB:per_equal\);

    \Waiter:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Waiter:CounterUDB:prevCompare\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \Waiter:CounterUDB:cmp_less\);

    \Waiter:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Waiter:CounterUDB:count_stored_i\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_4484_local);

    cydff_2:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => cydff_2,
            clk_en => \Waiter:CounterUDB:prevCompare\,
            clock_0 => ClockBlock_BUS_CLK,
            ap_0 => Frame_clear_1);

    \BitCounterDec:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \BitCounterDec:CounterUDB:overflow_reg_i\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \BitCounterDec:CounterUDB:reload\);

    \BitCounterDec:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \BitCounterDec:CounterUDB:prevCompare\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \BitCounterDec:CounterUDB:cmp_less\);

    \BitCounterDec:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1 * main_2) + (main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \BitCounterDec:CounterUDB:count_stored_i\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Data_sync_0,
            main_1 => cydff_2,
            main_2 => Frame_clear_1);

    Frame_clear_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1) + (!main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Frame_clear_1,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => n124,
            main_1 => n123,
            main_2 => \GlitchFilter_6:counter_done_0\,
            main_3 => Frame_clear_1);

    \GlitchFilter_3:genblk1[0]:samples_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GlitchFilter_3:genblk1[0]:samples_1\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \GlitchFilter_3:genblk1[0]:samples_0\);

    \GlitchFilter_3:genblk1[0]:samples_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (main_0 * main_1 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GlitchFilter_3:genblk1[0]:samples_0\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_10649,
            main_1 => Net_10749,
            main_2 => preouts_2);

    My_wire_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5) + (!main_0 * main_1 * !main_3 * !main_4 * main_5) + (main_0 * !main_1 * !main_3 * !main_4 * main_5) + (main_0 * main_1 * main_2 * main_3 * main_4 * !main_5) + (!main_2 * !main_3 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => My_wire_0,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_10649,
            main_1 => Net_10749,
            main_2 => preouts_2,
            main_3 => \GlitchFilter_3:genblk1[0]:samples_1\,
            main_4 => \GlitchFilter_3:genblk1[0]:samples_0\,
            main_5 => My_wire_0);

    \GlitchFilter_3:genblk1[1]:samples_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GlitchFilter_3:genblk1[1]:samples_1\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \GlitchFilter_3:genblk1[1]:samples_0\);

    \GlitchFilter_3:genblk1[1]:samples_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2) + (main_0 * !main_1 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GlitchFilter_3:genblk1[1]:samples_0\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_10649,
            main_1 => Net_10749,
            main_2 => preouts_2);

    My_wire_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_4 * !main_5) + (!main_0 * main_1 * !main_2 * main_3 * main_4 * main_5) + (main_0 * !main_1 * !main_2 * main_3 * main_4 * main_5) + (main_0 * main_1 * main_2 * !main_4 * !main_5) + (main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => My_wire_1,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_10649,
            main_1 => Net_10749,
            main_2 => My_wire_1,
            main_3 => preouts_2,
            main_4 => \GlitchFilter_3:genblk1[1]:samples_1\,
            main_5 => \GlitchFilter_3:genblk1[1]:samples_0\);

    \GlitchFilter_3:genblk1[2]:samples_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GlitchFilter_3:genblk1[2]:samples_1\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \GlitchFilter_3:genblk1[2]:samples_0\);

    \GlitchFilter_3:genblk1[2]:samples_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GlitchFilter_3:genblk1[2]:samples_0\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => preouts_2);

    My_wire_2:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => My_wire_2,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => preouts_2,
            main_1 => \GlitchFilter_3:genblk1[2]:samples_1\,
            main_2 => \GlitchFilter_3:genblk1[2]:samples_0\,
            main_3 => My_wire_2);

    \TransmitShiftReg:bSR:load_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \TransmitShiftReg:bSR:load_reg\,
            clk_en => Net_10749,
            clock_0 => Net_10896,
            main_0 => Net_10457,
            main_1 => \BitCounterEnc:CounterUDB:prevCompare\);

    preouts_2:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2,
            reset_inv => '1')
        PORT MAP(
            q => preouts_2,
            clk_en => Net_10749,
            clock_0 => Net_10896,
            ar_0 => Net_10511,
            main_0 => Net_7248);

    \BitCounterEnc:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \BitCounterEnc:CounterUDB:overflow_reg_i\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \BitCounterEnc:CounterUDB:reload\);

    \BitCounterEnc:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \BitCounterEnc:CounterUDB:prevCompare\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \BitCounterEnc:CounterUDB:cmp_less\);

    \BitCounterEnc:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \BitCounterEnc:CounterUDB:count_stored_i\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_10749);

    Net_10511:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_10511,
            clk_en => \BitCounterEnc:CounterUDB:overflow_reg_i\,
            clock_0 => ClockBlock_BUS_CLK,
            ap_0 => Net_10457);

    cydff_5:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => cydff_5,
            clock_0 => Net_10896,
            ap_0 => Net_10511,
            main_0 => Net_1037);

    Net_1037:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1037,
            clock_0 => Net_10896,
            ap_0 => Net_10511,
            main_0 => cydff_5,
            main_1 => Net_1037);

    cydff_8:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => cydff_8,
            clk_en => Net_1037,
            clock_0 => Net_10896,
            ap_0 => Net_10511);

    Net_10749:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_10749,
            clk_en => cydff_8,
            clock_0 => Net_10896,
            ap_0 => Net_10511);

    Net_10457:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '1')
        PORT MAP(
            q => Net_10457,
            clk_en => open,
            clock_0 => Start_1_MS,
            ar_0 => Net_11447);

END __DEFAULT__;
