# FASEC board

More info on this Zynq-7000 board at https://ohwr.org/project/fasec/wikis/home

## wrc_board_fasec IP

To use this IP in Vivado, at this path to your project IP > Repositories.
The IP has been built with Vivado 2021.1.

## Reference design

The reference design from `top/fasec_ref_desgin` instatiates this IP,
with some additional ones, with an I/O Mapping to have a full working design.
