<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p41" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_41{left:551px;bottom:1140px;letter-spacing:-0.14px;}
#t2_41{left:577px;bottom:1140px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t3_41{left:82px;bottom:81px;letter-spacing:-0.13px;}
#t4_41{left:397px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t5_41{left:837px;bottom:81px;letter-spacing:-0.16px;}
#t6_41{left:165px;bottom:1068px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t7_41{left:124px;bottom:1034px;letter-spacing:0.14px;word-spacing:3.71px;}
#t8_41{left:138px;bottom:997px;letter-spacing:0.11px;word-spacing:0.01px;}
#t9_41{left:258px;bottom:961px;letter-spacing:0.13px;word-spacing:0.05px;}
#ta_41{left:347px;bottom:961px;letter-spacing:0.15px;}
#tb_41{left:165px;bottom:929px;letter-spacing:-0.16px;word-spacing:0.01px;}
#tc_41{left:193px;bottom:895px;letter-spacing:-0.1px;}
#td_41{left:217px;bottom:895px;}
#te_41{left:225px;bottom:895px;}
#tf_41{left:303px;bottom:895px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#tg_41{left:193px;bottom:878px;letter-spacing:-0.1px;}
#th_41{left:217px;bottom:878px;letter-spacing:-0.15px;}
#ti_41{left:275px;bottom:878px;}
#tj_41{left:303px;bottom:878px;letter-spacing:-0.15px;word-spacing:-0.04px;}
#tk_41{left:517px;bottom:878px;letter-spacing:-0.16px;}
#tl_41{left:591px;bottom:878px;letter-spacing:-0.16px;word-spacing:0.02px;}
#tm_41{left:193px;bottom:845px;letter-spacing:-0.15px;word-spacing:-0.04px;}
#tn_41{left:324px;bottom:845px;letter-spacing:-0.17px;}
#to_41{left:390px;bottom:845px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tp_41{left:563px;bottom:845px;}
#tq_41{left:580px;bottom:845px;letter-spacing:-0.15px;}
#tr_41{left:165px;bottom:811px;letter-spacing:-0.16px;word-spacing:0.01px;}
#ts_41{left:124px;bottom:777px;letter-spacing:0.13px;}
#tt_41{left:178px;bottom:777px;letter-spacing:0.14px;word-spacing:0.01px;}
#tu_41{left:138px;bottom:741px;letter-spacing:0.11px;word-spacing:-0.51px;}
#tv_41{left:138px;bottom:722px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tw_41{left:138px;bottom:704px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tx_41{left:138px;bottom:667px;letter-spacing:0.11px;word-spacing:-0.46px;}
#ty_41{left:176px;bottom:667px;letter-spacing:0.12px;}
#tz_41{left:242px;bottom:667px;letter-spacing:0.11px;word-spacing:-0.37px;}
#t10_41{left:137px;bottom:649px;letter-spacing:0.09px;word-spacing:-0.04px;}
#t11_41{left:806px;bottom:649px;letter-spacing:0.13px;}
#t12_41{left:137px;bottom:631px;letter-spacing:0.11px;}
#t13_41{left:184px;bottom:631px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t14_41{left:137px;bottom:612px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t15_41{left:137px;bottom:594px;letter-spacing:0.12px;word-spacing:-0.08px;}
#t16_41{left:194px;bottom:594px;letter-spacing:0.12px;}
#t17_41{left:281px;bottom:594px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t18_41{left:124px;bottom:560px;letter-spacing:0.13px;}
#t19_41{left:191px;bottom:560px;letter-spacing:0.14px;word-spacing:0.06px;}
#t1a_41{left:138px;bottom:524px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t1b_41{left:138px;bottom:505px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1c_41{left:138px;bottom:487px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1d_41{left:138px;bottom:469px;letter-spacing:0.12px;word-spacing:-0.38px;}
#t1e_41{left:138px;bottom:450px;letter-spacing:0.1px;}
#t1f_41{left:138px;bottom:414px;letter-spacing:0.11px;word-spacing:-0.05px;}
#t1g_41{left:138px;bottom:395px;letter-spacing:0.12px;word-spacing:-0.05px;}
#t1h_41{left:273px;bottom:359px;letter-spacing:0.14px;word-spacing:-0.04px;}
#t1i_41{left:361px;bottom:359px;letter-spacing:0.15px;word-spacing:-0.04px;}
#t1j_41{left:165px;bottom:327px;letter-spacing:-0.15px;}
#t1k_41{left:247px;bottom:327px;}
#t1l_41{left:269px;bottom:327px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1m_41{left:193px;bottom:310px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1n_41{left:333px;bottom:310px;}
#t1o_41{left:348px;bottom:310px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1p_41{left:165px;bottom:293px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t1q_41{left:138px;bottom:256px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1r_41{left:138px;bottom:238px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1s_41{left:124px;bottom:204px;letter-spacing:0.1px;word-spacing:3.78px;}
#t1t_41{left:138px;bottom:168px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1u_41{left:138px;bottom:149px;letter-spacing:0.11px;}

.s1_41{font-size:14px;font-family:Arial-Bold_sgd;color:#000;}
.s2_41{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_41{font-size:14px;font-family:Courier_rz;color:#000;}
.s4_41{font-size:15px;font-family:Arial-Bold_sgd;color:#000;}
.s5_41{font-size:15px;font-family:TimesNewRomanPSMT_rx;color:#000;}
.s6_41{font-size:14px;font-family:Courier-Oblique_s6;color:#000;}
.s7_41{font-size:15px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.s8_41{font-size:14px;font-family:SymbolMT_s0;color:#000;}
.s9_41{font-size:14px;font-family:TimesNewRomanPSMT_s3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts41" type="text/css" >

@font-face {
	font-family: Arial-Bold_sgd;
	src: url("fonts/Arial-Bold_sgd.woff") format("woff");
}

@font-face {
	font-family: Courier-Oblique_s6;
	src: url("fonts/Courier-Oblique_s6.woff") format("woff");
}

@font-face {
	font-family: Courier_rz;
	src: url("fonts/Courier_rz.woff") format("woff");
}

@font-face {
	font-family: SymbolMT_s0;
	src: url("fonts/SymbolMT_s0.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_rx;
	src: url("fonts/TimesNewRomanPSMT_rx.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_s3;
	src: url("fonts/TimesNewRomanPSMT_s3.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg41Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg41" style="-webkit-user-select: none;"><object width="935" height="1210" data="41/41.svg" type="image/svg+xml" id="pdf41" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_41" class="t s1_41">3.2 </span><span id="t2_41" class="t s1_41">Operation Section Notation and Functions </span>
<span id="t3_41" class="t s2_41">MIPS® Architecture for Programmers Volume II-B: </span><span id="t4_41" class="t s2_41">microMIPS64™ Instruction Set, Revision 6.05 </span><span id="t5_41" class="t s2_41">41 </span>
<span id="t6_41" class="t s3_41">endfunction COP_SD </span>
<span id="t7_41" class="t s4_41">3.2.2.1.5 CoprocessorOperation </span>
<span id="t8_41" class="t s5_41">The CoprocessorOperation function performs the specified Coprocessor operation. </span>
<span id="t9_41" class="t s4_41">Figure 3.15 </span><span id="ta_41" class="t s4_41">CoprocessorOperation Pseudocode Function </span>
<span id="tb_41" class="t s3_41">CoprocessorOperation (z, cop_fun) </span>
<span id="tc_41" class="t s3_41">/* </span><span id="td_41" class="t s6_41">z</span><span id="te_41" class="t s3_41">: </span><span id="tf_41" class="t s3_41">Coprocessor unit number */ </span>
<span id="tg_41" class="t s3_41">/* </span><span id="th_41" class="t s6_41">cop_fun</span><span id="ti_41" class="t s3_41">: </span><span id="tj_41" class="t s3_41">Coprocessor function from </span><span id="tk_41" class="t s6_41">function </span><span id="tl_41" class="t s3_41">field of instruction */ </span>
<span id="tm_41" class="t s3_41">/* Transmit the </span><span id="tn_41" class="t s6_41">cop_fun </span><span id="to_41" class="t s3_41">value to coprocessor </span><span id="tp_41" class="t s6_41">z </span><span id="tq_41" class="t s3_41">*/ </span>
<span id="tr_41" class="t s3_41">endfunction CoprocessorOperation </span>
<span id="ts_41" class="t s4_41">3.2.2.2 </span><span id="tt_41" class="t s4_41">Memory Operation Functions </span>
<span id="tu_41" class="t s5_41">Regardless of byte ordering (big- or little-endian), the address of a halfword, word, or doubleword is the smallest byte </span>
<span id="tv_41" class="t s5_41">address of the bytes that form the object. For big-endian ordering this is the most-significant byte; for a little-endian </span>
<span id="tw_41" class="t s5_41">ordering this is the least-significant byte. </span>
<span id="tx_41" class="t s5_41">In the </span><span id="ty_41" class="t s7_41">Operation </span><span id="tz_41" class="t s5_41">pseudocode for load and store operations, the following functions summarize the handling of virtual </span>
<span id="t10_41" class="t s5_41">addresses and the access of physical memory. The size of the data item to be loaded or stored is passed in the </span><span id="t11_41" class="t s7_41">Access- </span>
<span id="t12_41" class="t s7_41">Length </span><span id="t13_41" class="t s5_41">field. The valid constant names and values are shown in Table 3.1. The bytes within the addressed unit of </span>
<span id="t14_41" class="t s5_41">memory (word for 32-bit processors or doubleword for 64-bit processors) that are used can be determined directly </span>
<span id="t15_41" class="t s5_41">from the </span><span id="t16_41" class="t s7_41">AccessLength </span><span id="t17_41" class="t s5_41">and the two or three low-order bits of the address. </span>
<span id="t18_41" class="t s4_41">3.2.2.2.1 </span><span id="t19_41" class="t s4_41">Misaligned Support </span>
<span id="t1a_41" class="t s5_41">MIPS processors originally required all memory accesses to be naturally aligned. MSA (the MIPS SIMD Architec- </span>
<span id="t1b_41" class="t s5_41">ture) supported misaligned memory accesses for its 128 bit packed SIMD vector loads and stores, from its introduc- </span>
<span id="t1c_41" class="t s5_41">tion in MIPS Release 5. Release 6 requires systems to provide support for misaligned memory accesses for all </span>
<span id="t1d_41" class="t s5_41">ordinary memory reference instructions: the system must provide a mechanism to complete a misaligned memory ref- </span>
<span id="t1e_41" class="t s5_41">erence for this instruction, ranging from full execution in hardware to trap-and-emulate. </span>
<span id="t1f_41" class="t s5_41">The pseudocode function MisalignedSupport encapsulates the version number check to determine if misalignment is </span>
<span id="t1g_41" class="t s5_41">supported for an ordinary memory access. </span>
<span id="t1h_41" class="t s4_41">Figure 3.16 </span><span id="t1i_41" class="t s4_41">MisalignedSupport Pseudocode Function </span>
<span id="t1j_41" class="t s3_41">predicate </span><span id="t1k_41" class="t s8_41"> </span><span id="t1l_41" class="t s3_41">MisalignedSupport () </span>
<span id="t1m_41" class="t s3_41">return Config.AR </span><span id="t1n_41" class="t s9_41">≥ </span><span id="t1o_41" class="t s3_41">2 // Architecture Revision 2 corresponds to MIPS Release 6. </span>
<span id="t1p_41" class="t s3_41">end function </span>
<span id="t1q_41" class="t s5_41">See Appendix B, “Misaligned Memory Accesses” on page 511 for a more detailed discussion of misalignment, </span>
<span id="t1r_41" class="t s5_41">including pseudocode functions for the actual misaligned memory access. </span>
<span id="t1s_41" class="t s4_41">3.2.2.2.2 AddressTranslation </span>
<span id="t1t_41" class="t s5_41">The AddressTranslation function translates a virtual address to a physical address and its cacheability and coherency </span>
<span id="t1u_41" class="t s5_41">attribute, describing the mechanism used to resolve the memory reference. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
