{
    "name": "I2SRV32-V-v1",
    "folder": "I2SRV32-V-v1",
    "sim_files": [
        "Source code/rtl/BPU/BTB_PLRU.v",
        "Source code/testbench/FPGA_WRAPPER.v"
    ],
    "files": [
        "Source code/rtl/PWM.v",
        "Source code/rtl/Sys_counter.v",
        "Source code/rtl/XADC_rtl.v",
        "Source code/rtl/cachefsm.v",
        "Source code/rtl/cpu.v",
        "Source code/rtl/csr.v",
        "Source code/rtl/dcache_biu.v",
        "Source code/rtl/dcache_dpram.v",
        "Source code/rtl/dcache_ram_fsm.v",
        "Source code/rtl/dcache_top.v",
        "Source code/rtl/debouce.v",
        "Source code/rtl/defines.v",
        "Source code/rtl/ext_emulator.v",
        "Source code/rtl/ext_emulator_secded.v",
        "Source code/rtl/fet_dec_ex_mem.v",
        "Source code/rtl/icache.v",
        "Source code/rtl/intercon.v",
        "Source code/rtl/interrupt_main.v",
        "Source code/rtl/irq_interface.v",
        "Source code/rtl/lcd.v",
        "Source code/rtl/mem_hier.v",
        "Source code/rtl/or1200_amultp2_32x32.v",
        "Source code/rtl/or1200_fpu_div.v",
        "Source code/rtl/or1200_wb_biu.v",
        "Source code/rtl/raminfr.v",
        "Source code/rtl/secded.v",
        "Source code/rtl/timescale.v",
        "Source code/rtl/uart_debug_if.v",
        "Source code/rtl/uart_defines.v",
        "Source code/rtl/uart_receiver.v",
        "Source code/rtl/uart_regs.v",
        "Source code/rtl/uart_rfifo.v",
        "Source code/rtl/uart_sync_flops.v",
        "Source code/rtl/uart_tfifo.v",
        "Source code/rtl/uart_top.v",
        "Source code/rtl/uart_transmitter.v",
        "Source code/rtl/uart_wb.v",
        "Source code/rtl/wb_arbiter.v",
        "Source code/rtl/wb_bus_ctrl.v",
        "Source code/rtl/wb_mux.v",
        "Source code/rtl/wishbone.v",
        "Source code/rtl/BPU/Branch_Prediction_Unit.v",
        "Source code/rtl/BPU/Branch_Target_Buff.v",
        "Source code/rtl/BPU/Direction_Predictor.v",
        "Source code/rtl/BPU/Return_Addr_Stack.v",
        "Source code/rtl/CPU/DECODE.v",
        "Source code/rtl/CPU/EXECUTE.v",
        "Source code/rtl/CPU/IF_ID_EX.v",
        "Source code/rtl/CPU/INST_FETCH.v",
        "Source code/rtl/CPU/REG_FILE.v",
        "Source code/rtl/EVA/EVA_ArgSort.v",
        "Source code/rtl/EVA/EVA_update.v",
        "Source code/rtl/EVA/access_ctr.v",
        "Source code/rtl/EVA/addr_cal.v",
        "Source code/rtl/EVA/age_set_ctr.v",
        "Source code/rtl/EVA/block.v",
        "Source code/rtl/EVA/class_bit.v",
        "Source code/rtl/EVA/ctr_update.v",
        "Source code/rtl/EVA/div_18.v",
        "Source code/rtl/EVA/div_4_14.v",
        "Source code/rtl/EVA/div_5_15.v",
        "Source code/rtl/EVA/eviction_ctr.v",
        "Source code/rtl/EVA/hit_ctr.v",
        "Source code/rtl/EVA/replacement_algo.v",
        "Source code/rtl/EVA/seq.v",
        "Source code/rtl/FPU/FP_DECODE.v",
        "Source code/rtl/FPU/FP_EXECUTE.v",
        "Source code/rtl/FPU/FP_REG_FILE.v",
        "Source code/rtl/FPU/fpu/ADD.v",
        "Source code/rtl/FPU/fpu/COMPARE_1.v",
        "Source code/rtl/FPU/fpu/CONVERT.v",
        "Source code/rtl/FPU/fpu/Compare.v",
        "Source code/rtl/FPU/fpu/DIV.v",
        "Source code/rtl/FPU/fpu/FPU.v",
        "Source code/rtl/FPU/fpu/FP_to_FP.v",
        "Source code/rtl/FPU/fpu/FP_to_int.v",
        "Source code/rtl/FPU/fpu/LZC.v",
        "Source code/rtl/FPU/fpu/MULT.v",
        "Source code/rtl/FPU/fpu/Rounding_Mode.v",
        "Source code/rtl/FPU/fpu/SIGN_INJECTION.v",
        "Source code/rtl/FPU/fpu/SQRT.v",
        "Source code/rtl/FPU/fpu/TRANSFER.v",
        "Source code/rtl/FPU/fpu/int_to_FP.v",
        "Source code/rtl/ITLB/icam.v",
        "Source code/rtl/ITLB/ilru.v",
        "Source code/rtl/ITLB/itlb.v",
        "Source code/rtl/tlb/cam.v",
        "Source code/rtl/tlb/lru.v",
        "Source code/rtl/tlb/tlb.v",
        "Source code/rtl/vector_unit/v_wrapper.v",
        "Source code/rtl/vector_unit/vec_decoder.v",
        "Source code/rtl/vector_unit/vector_top.v",
        "Source code/rtl/FPU/fpu/IEEE_to_flopoco_DP.vhdl",
        "Source code/rtl/FPU/fpu/IEEE_to_flopoco_SP.vhdl",
        "Source code/rtl/FPU/fpu/add_DP.vhdl",
        "Source code/rtl/FPU/fpu/div_DP.vhdl",
        "Source code/rtl/FPU/fpu/div_SP.vhdl",
        "Source code/rtl/FPU/fpu/flopoco_to_IEEE_DP.vhdl",
        "Source code/rtl/FPU/fpu/flopoco_to_IEEE_SP.vhdl",
        "Source code/rtl/FPU/fpu/mul_DP.vhdl",
        "Source code/rtl/FPU/fpu/mul_SP.vhdl",
        "Source code/rtl/FPU/fpu/sqrt_DP.vhdl",
        "Source code/rtl/FPU/fpu/sqrt_SP.vhdl",
        "Source code/rtl/FPU/fpu/add_SP.vhd",
        "Source code/rtl/vector_unit/alu.vhd",
        "Source code/rtl/vector_unit/count_gen.vhd",
        "Source code/rtl/vector_unit/cpu_inf.vhd",
        "Source code/rtl/vector_unit/dmem_addr_xbar.vhd",
        "Source code/rtl/vector_unit/exe_unit.vhd",
        "Source code/rtl/vector_unit/lsu.vhd",
        "Source code/rtl/vector_unit/multicycle_ops.vhd",
        "Source code/rtl/vector_unit/mypack.vhd",
        "Source code/rtl/vector_unit/stall_gen.vhd",
        "Source code/rtl/vector_unit/vminmax.vhd",
        "Source code/rtl/vector_unit/vrf_bank.vhd",
        "Source code/rtl/vector_unit/wrapper.vhd",
        "Source code/rtl/vector_unit/xoutreg.vhd"
    ],
    "include_dirs": [],
    "repository": "https://github.com/RClabiisc/I2SRV32-V-v1",
    "top_module": "",
    "extra_flags": [],
    "language_version": "2005",
    "march": "rv32i",
    "two_memory": false
}