#Build: Fabric Compiler 2021.1-SP7.1-NL, Build 128400, Jul 03 17:24 2023
#Install: D:\pango\PDS_2021.1-SP7.1-NL\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: Yan
Generated by Fabric Compiler (version 2021.1-SP7.1-NL build 128400) at Thu Aug 15 14:40:44 2024
License checkout: fabric_ads from D:\pango\new_pds_00D8610A2AFB.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 41.667 -waveform {0.000 20.833}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 41.667 -waveform {0.000 20.833} successfully.
C: ConstraintEditor-2002: [C:/Users/yanqs/Desktop/csi_ad/ad7606_csi/project/ad7606_csi_pgl25g/constraints/ad7606_csi.fdc(line number: 68)] | Port adc_data[15] has been placed at location A16, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/yanqs/Desktop/csi_ad/ad7606_csi/project/ad7606_csi_pgl25g/constraints/ad7606_csi.fdc(line number: 72)] | Port adc_data[14] has been placed at location B16, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/yanqs/Desktop/csi_ad/ad7606_csi/project/ad7606_csi_pgl25g/constraints/ad7606_csi.fdc(line number: 76)] | Port adc_data[13] has been placed at location C14, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/yanqs/Desktop/csi_ad/ad7606_csi/project/ad7606_csi_pgl25g/constraints/ad7606_csi.fdc(line number: 80)] | Port adc_data[12] has been placed at location D14, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/yanqs/Desktop/csi_ad/ad7606_csi/project/ad7606_csi_pgl25g/constraints/ad7606_csi.fdc(line number: 84)] | Port adc_data[11] has been placed at location A15, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/yanqs/Desktop/csi_ad/ad7606_csi/project/ad7606_csi_pgl25g/constraints/ad7606_csi.fdc(line number: 88)] | Port adc_data[10] has been placed at location C15, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/yanqs/Desktop/csi_ad/ad7606_csi/project/ad7606_csi_pgl25g/constraints/ad7606_csi.fdc(line number: 92)] | Port adc_data[9] has been placed at location E13, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/yanqs/Desktop/csi_ad/ad7606_csi/project/ad7606_csi_pgl25g/constraints/ad7606_csi.fdc(line number: 96)] | Port adc_data[8] has been placed at location F13, whose type is share pin.
Constraint check end.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_ip_clk/u_pll_e3:CLKOUT0
Executing : get_pins u_ip_clk/u_pll_e3:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|u_ip_clk/u_pll_e3/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_ip_clk/u_pll_e3:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -8.332900 -16.666800} -add
Executing : create_generated_clock -name sys_clk|u_ip_clk/u_pll_e3/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_ip_clk/u_pll_e3:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -8.332900 -16.666800} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_ip_clk/u_pll_e3:CLKOUT1
Executing : get_pins u_ip_clk/u_pll_e3:CLKOUT1 successfully.
Executing : create_generated_clock -name sys_clk|u_ip_clk/u_pll_e3/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_ip_clk/u_pll_e3:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -4.166200 -8.333400} -add
Executing : create_generated_clock -name sys_clk|u_ip_clk/u_pll_e3/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_ip_clk/u_pll_e3:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -4.166200 -8.333400} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_ip_clk/u_pll_e3:CLKOUT2
Executing : get_pins u_ip_clk/u_pll_e3:CLKOUT2 successfully.
Executing : create_generated_clock -name sys_clk|u_ip_clk/u_pll_e3/CLKOUT2_Inferred -source [get_ports sys_clk] [get_pins u_ip_clk/u_pll_e3:CLKOUT2] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -12.499600 -25.000200} -add
Executing : create_generated_clock -name sys_clk|u_ip_clk/u_pll_e3/CLKOUT2_Inferred -source [get_ports sys_clk] [get_pins u_ip_clk/u_pll_e3:CLKOUT2] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -12.499600 -25.000200} -add successfully.
Start pre-mapping.
I: Removed bmsSUB inst N300 that is redundant to N299
I: Removed bmsSUB inst N291 that is redundant to N290
I: Constant propagation done on u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N175_1 (bmsWIDEMUX).
I: Constant propagation done on u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N53_1 (bmsWIDEMUX).
Executing : pre-mapping successfully. Time elapsed: 0.078s wall, 0.047s user + 0.000s system = 0.047s CPU (60.2%)

Start mod-gen.
W: Public-4008: Instance 'u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_almost_empty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/rd_water_level[9:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/wr_water_level[9:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on u_ad7606/u_parallel_adc_capture/N7 (bmsREDAND).
I: Constant propagation done on u_ad7606/u_parallel_adc_capture/N0 (bmsWIDEMUX).
I: Constant propagation done on u_ad7606/u_parallel_adc_capture/N162 (bmsREDAND).
I: Constant propagation done on u_ad7606/u_parallel_adc_capture/N164 (bmsREDAND).
I: Constant propagation done on u_ad7606/u_parallel_adc_capture/N18_sub19_sum1 (bmsREDXOR).
I: Constant propagation done on u_ad7606/u_parallel_adc_capture/N18_sub1_sum1 (bmsREDXOR).
I: Constant propagation done on u_ad7606/u_parallel_adc_capture/N18_sub10_sum1 (bmsREDXOR).
I: Constant propagation done on u_ad7606/u_parallel_adc_capture/N18_sub15_sum1 (bmsREDXOR).
Executing : mod-gen successfully. Time elapsed: 0.238s wall, 0.188s user + 0.016s system = 0.203s CPU (85.2%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.370s wall, 0.281s user + 0.016s system = 0.297s CPU (80.3%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.026s wall, 0.031s user + 0.000s system = 0.031s CPU (119.8%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.309s wall, 0.234s user + 0.031s system = 0.266s CPU (86.0%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.096s wall, 0.078s user + 0.000s system = 0.078s CPU (81.7%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.096s wall, 0.109s user + 0.000s system = 0.109s CPU (113.7%)


Cell Usage:
GTP_DFF_C                   104 uses
GTP_DFF_CE                  191 uses
GTP_DFF_P                     7 uses
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      2 uses
GTP_LUT2                     41 uses
GTP_LUT3                     15 uses
GTP_LUT4                     21 uses
GTP_LUT5                     58 uses
GTP_LUT5CARRY               125 uses
GTP_LUT5M                    65 uses
GTP_MUX2LUT6                 32 uses
GTP_MUX2LUT7                 16 uses
GTP_PLL_E3                    1 use
GTP_RAM32X1DP               128 uses

I/O ports: 38
GTP_INBUF                  18 uses
GTP_OUTBUF                 20 uses

Mapping Summary:
Total LUTs: 455 of 22560 (2.02%)
	LUTs as dram: 128 of 7568 (1.69%)
	LUTs as logic: 327
Total Registers: 302 of 33840 (0.89%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 60 (0.00%)

APMs:
Total APMs = 0.00 of 40 (0.00%)

Total I/O ports = 38 of 226 (16.81%)


Number of unique control sets : 20
  CLK(u_ad7606.u_parallel_adc_capture.clk_adc_par), C(~rst_n)  : 2
  CLK(~nt_csi_pclk), C(~rst_n)                     : 2
  CLK(fifo_wr_clk), C(~rst_n)                      : 33
  CLK(adc_refclk), CP(~rst_n)                      : 34
      CLK(adc_refclk), C(~rst_n)                   : 28
      CLK(adc_refclk), P(~rst_n)                   : 6
  CLK(nt_csi_pclk), CP(~rst_n)                     : 40
      CLK(nt_csi_pclk), C(~rst_n)                  : 39
      CLK(nt_csi_pclk), P(~rst_n)                  : 1
  CLK(u_ad7606.u_parallel_adc_capture.clk_adc_par), C(~rst_n), CE(u_ad7606.u_parallel_adc_capture.N168)  : 4
  CLK(~nt_csi_pclk), C(~rst_n), CE(u_parallel_csi_tx.N99)      : 4
  CLK(fifo_wr_clk), C(~rst_n), CE(N105)            : 5
  CLK(fifo_wr_clk), C(~rst_n), CE(N23)             : 9
  CLK(~nt_csi_pclk), C(~rst_n), CE(u_parallel_csi_tx.N88)      : 9
  CLK(u_ad7606.u_parallel_adc_capture.clk_adc_par), C(~rst_n), CE(u_ad7606.u_parallel_adc_capture.N177)  : 16
  CLK(u_ad7606.u_parallel_adc_capture.clk_adc_par), C(~rst_n), CE(u_ad7606.u_parallel_adc_capture.N181)  : 16
  CLK(u_ad7606.u_parallel_adc_capture.clk_adc_par), C(~rst_n), CE(u_ad7606.u_parallel_adc_capture.N185)  : 16
  CLK(u_ad7606.u_parallel_adc_capture.clk_adc_par), C(~rst_n), CE(u_ad7606.u_parallel_adc_capture.N189)  : 16
  CLK(u_ad7606.u_parallel_adc_capture.clk_adc_par), C(~rst_n), CE(u_ad7606.u_parallel_adc_capture.N193)  : 16
  CLK(u_ad7606.u_parallel_adc_capture.clk_adc_par), C(~rst_n), CE(u_ad7606.u_parallel_adc_capture.N197)  : 16
  CLK(u_ad7606.u_parallel_adc_capture.clk_adc_par), C(~rst_n), CE(u_ad7606.u_parallel_adc_capture.N201)  : 16
  CLK(u_ad7606.u_parallel_adc_capture.clk_adc_par), C(~rst_n), CE(u_ad7606.u_parallel_adc_capture.N205)  : 16
  CLK(~nt_csi_pclk), C(~rst_n), CE(u_parallel_csi_tx.N93)      : 16
  CLK(~nt_csi_pclk), C(~rst_n), CE(u_parallel_csi_tx.N97)      : 16


Number of DFF:CE Signals : 15
  u_ad7606.u_parallel_adc_capture.N168(from GTP_LUT2:Z)  : 4
  u_parallel_csi_tx.N99(from GTP_LUT4:Z)           : 4
  N105(from GTP_LUT3:Z)                            : 5
  N23(from GTP_LUT2:Z)                             : 9
  u_parallel_csi_tx.N88(from GTP_LUT3:Z)           : 9
  u_ad7606.u_parallel_adc_capture.N177(from GTP_LUT5:Z)  : 16
  u_ad7606.u_parallel_adc_capture.N181(from GTP_LUT5:Z)  : 16
  u_ad7606.u_parallel_adc_capture.N185(from GTP_LUT5:Z)  : 16
  u_ad7606.u_parallel_adc_capture.N189(from GTP_LUT5:Z)  : 16
  u_ad7606.u_parallel_adc_capture.N193(from GTP_LUT5:Z)  : 16
  u_ad7606.u_parallel_adc_capture.N197(from GTP_LUT5:Z)  : 16
  u_ad7606.u_parallel_adc_capture.N201(from GTP_LUT5:Z)  : 16
  u_ad7606.u_parallel_adc_capture.N205(from GTP_LUT5:Z)  : 16
  u_parallel_csi_tx.N93(from GTP_LUT5:Z)           : 16
  u_parallel_csi_tx.N97(from GTP_LUT5:Z)           : 16

Number of DFF:CLK Signals : 5
  adc_refclk(from GTP_PLL_E3:CLKOUT0)              : 34
  nt_csi_pclk(from GTP_PLL_E3:CLKOUT2)             : 40
  fifo_wr_clk(from GTP_PLL_E3:CLKOUT1)             : 47
  ~nt_csi_pclk(from GTP_INV:Z)                     : 47
  u_ad7606.u_parallel_adc_capture.clk_adc_par(from GTP_DFF_C:Q)      : 134

Number of DFF:CP Signals : 1
  ~rst_n(from GTP_INV:Z)                           : 302

Design 'ad7606_csi' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to ad7606_csi_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch1_data_out[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch1_data_out[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch1_data_out[2]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch1_data_out[3]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch1_data_out[4]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch1_data_out[5]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch1_data_out[6]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch1_data_out[7]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch1_data_out[8]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch1_data_out[9]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch1_data_out[10]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch1_data_out[11]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch1_data_out[12]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch1_data_out[13]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch1_data_out[14]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch1_data_out[15]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch2_data_out[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch2_data_out[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch2_data_out[2]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch2_data_out[3]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch2_data_out[4]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch2_data_out[5]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch2_data_out[6]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch2_data_out[7]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch2_data_out[8]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch2_data_out[9]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch2_data_out[10]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch2_data_out[11]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch2_data_out[12]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch2_data_out[13]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch2_data_out[14]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch2_data_out[15]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch3_data_out[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch3_data_out[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch3_data_out[2]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch3_data_out[3]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch3_data_out[4]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch3_data_out[5]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch3_data_out[6]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch3_data_out[7]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch3_data_out[8]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch3_data_out[9]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch3_data_out[10]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch3_data_out[11]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch3_data_out[12]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch3_data_out[13]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch3_data_out[14]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch3_data_out[15]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch4_data_out[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch4_data_out[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch4_data_out[2]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch4_data_out[3]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch4_data_out[4]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch4_data_out[5]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch4_data_out[6]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch4_data_out[7]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch4_data_out[8]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch4_data_out[9]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch4_data_out[10]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch4_data_out[11]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch4_data_out[12]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch4_data_out[13]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch4_data_out[14]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch4_data_out[15]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch5_data_out[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch5_data_out[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch5_data_out[2]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch5_data_out[3]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch5_data_out[4]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch5_data_out[5]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch5_data_out[6]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch5_data_out[7]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch5_data_out[8]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch5_data_out[9]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch5_data_out[10]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch5_data_out[11]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch5_data_out[12]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch5_data_out[13]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch5_data_out[14]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch5_data_out[15]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch6_data_out[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch6_data_out[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch6_data_out[2]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch6_data_out[3]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch6_data_out[4]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch6_data_out[5]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch6_data_out[6]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch6_data_out[7]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch6_data_out[8]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch6_data_out[9]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch6_data_out[10]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch6_data_out[11]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch6_data_out[12]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch6_data_out[13]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch6_data_out[14]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch6_data_out[15]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch7_data_out[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch7_data_out[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch7_data_out[2]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch7_data_out[3]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch7_data_out[4]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch7_data_out[5]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch7_data_out[6]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch7_data_out[7]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch7_data_out[8]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch7_data_out[9]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch7_data_out[10]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch7_data_out[11]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch7_data_out[12]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch7_data_out[13]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch7_data_out[14]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch7_data_out[15]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch8_data_out[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch8_data_out[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch8_data_out[2]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch8_data_out[3]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch8_data_out[4]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch8_data_out[5]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch8_data_out[6]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch8_data_out[7]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch8_data_out[8]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch8_data_out[9]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch8_data_out[10]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch8_data_out[11]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch8_data_out[12]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch8_data_out[13]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch8_data_out[14]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_ch8_data_out[15]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_channel_read[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_channel_read[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_channel_read[2]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_channel_read[3]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/adc_read_done/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ad7606/u_parallel_adc_capture/start_read_data/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'adc_convst_a' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_convst_b' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_cs_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_os[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_os[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_os[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_range' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_rd_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_reset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'csi_data[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'csi_data[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'csi_data[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'csi_data[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'csi_data[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'csi_data[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'csi_data[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'csi_data[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'csi_hsync' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'csi_pclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'csi_vsync' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'adc_busy' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data[15]' is not constrained, it is treated as combinational input.
Begin dump timing report
End dump timing report
Action synthesize: Real time elapsed is 7.000 sec
Action synthesize: CPU time elapsed is 3.953 sec
Current time: Thu Aug 15 14:40:49 2024
Action synthesize: Peak memory pool usage is 212,676,608 bytes
