{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764567348077 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764567348078 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 30 21:35:47 2025 " "Processing started: Sun Nov 30 21:35:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764567348078 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764567348078 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcdIP -c lcdIP " "Command: quartus_map --read_settings_files=on --write_settings_files=off lcdIP -c lcdIP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764567348078 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764567348486 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764567348486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lcdip_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/lcdip_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcdIp_Top " "Found entity 1: lcdIp_Top" {  } { { "src/lcdIp_Top.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp_Top.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764567355580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764567355580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lcdip.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/lcdip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcdIp " "Found entity 1: lcdIp" {  } { { "src/lcdIp.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764567355580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764567355580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync.v 1 1 " "Found 1 design units, including 1 entities, in source file sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "sync.v" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764567355580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764567355580 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "coffeeSystem.sv(198) " "Verilog HDL information at coffeeSystem.sv(198): always construct contains both blocking and non-blocking assignments" {  } { { "src/coffeeSystem.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/coffeeSystem.sv" 198 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1764567355596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/coffeesystem.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/coffeesystem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coffeeSystem " "Found entity 1: coffeeSystem" {  } { { "src/coffeeSystem.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/coffeeSystem.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764567355596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764567355596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cmach_recp.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/cmach_recp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cmach_recp " "Found entity 1: cmach_recp" {  } { { "src/cmach_recp.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/cmach_recp.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764567355596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764567355596 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lcdIp_Top " "Elaborating entity \"lcdIp_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764567355628 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m1_l1 lcdIp_Top.sv(194) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(194): object \"m1_l1\" assigned a value but never read" {  } { { "src/lcdIp_Top.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp_Top.sv" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764567355628 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m1_l2 lcdIp_Top.sv(195) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(195): object \"m1_l2\" assigned a value but never read" {  } { { "src/lcdIp_Top.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp_Top.sv" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764567355628 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m2_l1 lcdIp_Top.sv(196) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(196): object \"m2_l1\" assigned a value but never read" {  } { { "src/lcdIp_Top.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp_Top.sv" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764567355628 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m2_l2 lcdIp_Top.sv(197) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(197): object \"m2_l2\" assigned a value but never read" {  } { { "src/lcdIp_Top.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp_Top.sv" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764567355628 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m3_l1 lcdIp_Top.sv(198) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(198): object \"m3_l1\" assigned a value but never read" {  } { { "src/lcdIp_Top.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp_Top.sv" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764567355628 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m3_l2 lcdIp_Top.sv(199) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(199): object \"m3_l2\" assigned a value but never read" {  } { { "src/lcdIp_Top.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp_Top.sv" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764567355628 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m4_l1 lcdIp_Top.sv(200) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(200): object \"m4_l1\" assigned a value but never read" {  } { { "src/lcdIp_Top.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp_Top.sv" 200 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764567355628 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m4_l2 lcdIp_Top.sv(201) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(201): object \"m4_l2\" assigned a value but never read" {  } { { "src/lcdIp_Top.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp_Top.sv" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764567355628 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m5_l1 lcdIp_Top.sv(202) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(202): object \"m5_l1\" assigned a value but never read" {  } { { "src/lcdIp_Top.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp_Top.sv" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764567355628 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m5_l2 lcdIp_Top.sv(203) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(203): object \"m5_l2\" assigned a value but never read" {  } { { "src/lcdIp_Top.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp_Top.sv" 203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764567355628 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m6_l1 lcdIp_Top.sv(204) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(204): object \"m6_l1\" assigned a value but never read" {  } { { "src/lcdIp_Top.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp_Top.sv" 204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764567355628 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m6_l2 lcdIp_Top.sv(205) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(205): object \"m6_l2\" assigned a value but never read" {  } { { "src/lcdIp_Top.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp_Top.sv" 205 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764567355628 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m7_l1 lcdIp_Top.sv(206) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(206): object \"m7_l1\" assigned a value but never read" {  } { { "src/lcdIp_Top.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp_Top.sv" 206 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764567355628 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m7_l2 lcdIp_Top.sv(207) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(207): object \"m7_l2\" assigned a value but never read" {  } { { "src/lcdIp_Top.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp_Top.sv" 207 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764567355628 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m8_l1 lcdIp_Top.sv(208) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(208): object \"m8_l1\" assigned a value but never read" {  } { { "src/lcdIp_Top.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp_Top.sv" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764567355628 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m8_l2 lcdIp_Top.sv(209) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(209): object \"m8_l2\" assigned a value but never read" {  } { { "src/lcdIp_Top.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp_Top.sv" 209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764567355628 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m9_l1 lcdIp_Top.sv(210) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(210): object \"m9_l1\" assigned a value but never read" {  } { { "src/lcdIp_Top.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp_Top.sv" 210 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764567355628 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m9_l2 lcdIp_Top.sv(211) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(211): object \"m9_l2\" assigned a value but never read" {  } { { "src/lcdIp_Top.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp_Top.sv" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764567355628 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m10_l1 lcdIp_Top.sv(212) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(212): object \"m10_l1\" assigned a value but never read" {  } { { "src/lcdIp_Top.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp_Top.sv" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764567355628 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m10_l2 lcdIp_Top.sv(213) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(213): object \"m10_l2\" assigned a value but never read" {  } { { "src/lcdIp_Top.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp_Top.sv" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764567355628 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m11_l1 lcdIp_Top.sv(216) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(216): object \"m11_l1\" assigned a value but never read" {  } { { "src/lcdIp_Top.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp_Top.sv" 216 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764567355628 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m11_l2 lcdIp_Top.sv(217) " "Verilog HDL or VHDL warning at lcdIp_Top.sv(217): object \"m11_l2\" assigned a value but never read" {  } { { "src/lcdIp_Top.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp_Top.sv" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764567355628 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcdIp_Top.sv(472) " "Verilog HDL assignment warning at lcdIp_Top.sv(472): truncated value with size 32 to match size of target (5)" {  } { { "src/lcdIp_Top.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp_Top.sv" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764567355644 "|lcdIp_Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcdIp_Top.sv(502) " "Verilog HDL assignment warning at lcdIp_Top.sv(502): truncated value with size 32 to match size of target (5)" {  } { { "src/lcdIp_Top.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp_Top.sv" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764567355644 "|lcdIp_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmach_recp cmach_recp:u_recipes " "Elaborating entity \"cmach_recp\" for hierarchy \"cmach_recp:u_recipes\"" {  } { { "src/lcdIp_Top.sv" "u_recipes" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp_Top.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764567355707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coffeeSystem coffeeSystem:u_coffee " "Elaborating entity \"coffeeSystem\" for hierarchy \"coffeeSystem:u_coffee\"" {  } { { "src/lcdIp_Top.sv" "u_coffee" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp_Top.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764567355730 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_load_filter coffeeSystem.sv(127) " "Verilog HDL or VHDL warning at coffeeSystem.sv(127): object \"r_load_filter\" assigned a value but never read" {  } { { "src/coffeeSystem.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/coffeeSystem.sv" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764567355730 "|lcdIp_Top|coffeeSystem:u_coffee"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_pour_time coffeeSystem.sv(128) " "Verilog HDL or VHDL warning at coffeeSystem.sv(128): object \"r_pour_time\" assigned a value but never read" {  } { { "src/coffeeSystem.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/coffeeSystem.sv" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764567355730 "|lcdIp_Top|coffeeSystem:u_coffee"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_hot_water_time coffeeSystem.sv(128) " "Verilog HDL or VHDL warning at coffeeSystem.sv(128): object \"r_hot_water_time\" assigned a value but never read" {  } { { "src/coffeeSystem.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/coffeeSystem.sv" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764567355730 "|lcdIp_Top|coffeeSystem:u_coffee"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_grinder_time coffeeSystem.sv(128) " "Verilog HDL or VHDL warning at coffeeSystem.sv(128): object \"r_grinder_time\" assigned a value but never read" {  } { { "src/coffeeSystem.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/coffeeSystem.sv" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764567355730 "|lcdIp_Top|coffeeSystem:u_coffee"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_cocoa_time coffeeSystem.sv(128) " "Verilog HDL or VHDL warning at coffeeSystem.sv(128): object \"r_cocoa_time\" assigned a value but never read" {  } { { "src/coffeeSystem.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/coffeeSystem.sv" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764567355730 "|lcdIp_Top|coffeeSystem:u_coffee"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused_HP coffeeSystem.sv(136) " "Verilog HDL or VHDL warning at coffeeSystem.sv(136): object \"_unused_HP\" assigned a value but never read" {  } { { "src/coffeeSystem.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/coffeeSystem.sv" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764567355730 "|lcdIp_Top|coffeeSystem:u_coffee"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcdIp lcdIp:u_lcd " "Elaborating entity \"lcdIp\" for hierarchy \"lcdIp:u_lcd\"" {  } { { "src/lcdIp_Top.sv" "u_lcd" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp_Top.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764567355739 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 lcdIp.sv(41) " "Verilog HDL assignment warning at lcdIp.sv(41): truncated value with size 32 to match size of target (20)" {  } { { "src/lcdIp.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764567355739 "|lcdIp_Top|lcdIp:u_lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 lcdIp.sv(58) " "Verilog HDL assignment warning at lcdIp.sv(58): truncated value with size 32 to match size of target (20)" {  } { { "src/lcdIp.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764567355739 "|lcdIp_Top|lcdIp:u_lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 lcdIp.sv(76) " "Verilog HDL assignment warning at lcdIp.sv(76): truncated value with size 32 to match size of target (20)" {  } { { "src/lcdIp.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764567355739 "|lcdIp_Top|lcdIp:u_lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 lcdIp.sv(82) " "Verilog HDL assignment warning at lcdIp.sv(82): truncated value with size 32 to match size of target (20)" {  } { { "src/lcdIp.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764567355739 "|lcdIp_Top|lcdIp:u_lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 lcdIp.sv(84) " "Verilog HDL assignment warning at lcdIp.sv(84): truncated value with size 32 to match size of target (20)" {  } { { "src/lcdIp.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764567355739 "|lcdIp_Top|lcdIp:u_lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 lcdIp.sv(91) " "Verilog HDL assignment warning at lcdIp.sv(91): truncated value with size 32 to match size of target (20)" {  } { { "src/lcdIp.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764567355739 "|lcdIp_Top|lcdIp:u_lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 lcdIp.sv(93) " "Verilog HDL assignment warning at lcdIp.sv(93): truncated value with size 32 to match size of target (20)" {  } { { "src/lcdIp.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764567355739 "|lcdIp_Top|lcdIp:u_lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 lcdIp.sv(100) " "Verilog HDL assignment warning at lcdIp.sv(100): truncated value with size 32 to match size of target (20)" {  } { { "src/lcdIp.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764567355754 "|lcdIp_Top|lcdIp:u_lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 lcdIp.sv(102) " "Verilog HDL assignment warning at lcdIp.sv(102): truncated value with size 32 to match size of target (20)" {  } { { "src/lcdIp.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764567355754 "|lcdIp_Top|lcdIp:u_lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 lcdIp.sv(108) " "Verilog HDL assignment warning at lcdIp.sv(108): truncated value with size 32 to match size of target (20)" {  } { { "src/lcdIp.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764567355754 "|lcdIp_Top|lcdIp:u_lcd"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/lcdIp.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp.sv" 52 -1 0 } } { "src/lcdIp.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp.sv" 15 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1764567356553 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1764567356553 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "src/lcdIp_Top.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp_Top.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764567357251 "|lcdIp_Top|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "src/lcdIp_Top.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp_Top.sv" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764567357251 "|lcdIp_Top|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "src/lcdIp_Top.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp_Top.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764567357251 "|lcdIp_Top|LCD_BLON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1764567357251 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1764567357315 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1764567358833 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/output_files/lcdIP.map.smsg " "Generated suppressed messages file C:/Users/anicolazzo/Documents/GitHub/coffee-maker/output_files/lcdIP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764567358865 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764567358960 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764567358960 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "849 " "Implemented 849 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764567359008 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764567359008 ""} { "Info" "ICUT_CUT_TM_LCELLS" "812 " "Implemented 812 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764567359008 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764567359008 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764567359045 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 30 21:35:59 2025 " "Processing ended: Sun Nov 30 21:35:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764567359045 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764567359045 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764567359045 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764567359045 ""}
