# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
# File: C:\Users\luand\OneDrive\f\ufsc\20231\ldh\lab2\src\fulladder.csv
# Generated on: Tue Mar 28 19:35:31 2023

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair
a_i,Input,PIN_G11,8,B8_N0,,,,,
b_i,Input,PIN_H11,8,B8_N0,,,,,
car_o,Output,PIN_K15,6,B6_N1,,,,,
cin_i,Input,PIN_G13,7,B7_N1,,,,,
sum_o,Output,PIN_J15,6,B6_N1,,,,,
