fifodepth	,	V_64
chip_select	,	V_197
"polling transfer ongoing ...\n"	,	L_29
SSP_DISABLED	,	V_292
SSP_CR1_MASK_TXIFLSEL_ST	,	V_275
pl022_unprepare_transfer_hardware	,	F_81
exp_fifo_level	,	V_31
dev	,	V_28
CPSDVR_MIN	,	V_229
tx_end	,	V_55
"chip bus has a data width of %u bytes!\n"	,	L_26
"SPI TX: "	,	L_7
"num-cs"	,	L_72
gpio_is_valid	,	F_4
spi_message	,	V_15
dma_tx_param	,	V_162
DMA_FROM_DEVICE	,	V_83
unlikely	,	F_69
periphid	,	V_307
last_transfer	,	V_7
for_each_sg	,	F_36
scr	,	V_225
err_no_irq	,	V_327
bytesleft	,	V_97
POLLING_TRANSFER	,	V_199
hierarchy	,	V_207
pm_runtime_put	,	F_118
INTERRUPT_TRANSFER	,	V_211
EIO	,	V_179
chip_info	,	V_201
next_transfer	,	F_28
DEFAULT_SSP_REG_CR1_ST	,	V_46
SPI_CS_HIGH	,	V_319
READING_U32	,	V_62
"message of %u bytes to transmit but the current "	,	L_25
" ST version of PL022\n"	,	L_43
SSP_CLK_POL_IDLE_LOW	,	V_280
loops_per_jiffy	,	V_26
adev	,	V_27
"configuration of DMA failed, fall back to interrupt mode\n"	,	L_28
of_node	,	V_247
dst_maxburst	,	V_132
"This controller can only handle 4 &lt;= n &lt;= %d bit words\n"	,	L_64
trans	,	V_71
dma_sync_sg_for_cpu	,	F_35
"pl022,duplex"	,	L_57
actual_length	,	V_90
src_addr_width	,	V_137
IRQ_NONE	,	V_171
DEFAULT_SSP_REG_CR0_ST_PL023	,	V_43
"no RX DMA channel!\n"	,	L_11
"will use autosuspend for runtime pm, delay %dms\n"	,	L_92
GFP_ATOMIC	,	V_143
devm_gpio_request	,	F_102
tx_lev_trig	,	V_130
"bad message state in interrupt handler"	,	L_18
SSP_SR_MASK_TNF	,	V_174
of_property_read_u32	,	F_89
SSP_CR0_MASK_FRF_ST	,	V_263
sgt_rx	,	V_82
ENOTSUPP	,	V_253
SSP_SLAVE	,	V_209
null_cs_control	,	F_1
"hierarchy is configured incorrectly\n"	,	L_34
chip	,	V_33
"Wait State is configured incorrectly\n"	,	L_39
i	,	V_87
irq	,	V_166
nents	,	V_79
spi_device	,	V_241
spi_master_suspend	,	F_133
DMA_TRANSFER	,	V_212
SSP_BITS_32	,	V_216
bufp	,	V_98
dst_addr_width	,	V_142
autosuspend_delay	,	V_300
jiffies	,	V_191
of_property_read_bool	,	F_95
"set RX/TX to dummy page %d bytes, %d left\n"	,	L_9
unidir	,	V_206
spi_get_next_queued_message	,	F_9
rxdesc	,	V_120
SSP_CR0_MASK_HALFDUP_ST	,	V_261
pl022_runtime_suspend	,	F_137
dev_dbg	,	F_15
pl022_runtime_resume	,	F_138
DEFAULT_SSP_REG_CR0_ST	,	V_45
SSP_CR1_MASK_TENDN_ST	,	V_273
cs_gpio	,	V_315
STATE_START	,	V_195
SSP_CR0_MASK_FRF	,	V_277
err_spi_register	,	V_328
irq_status	,	V_168
dst_addr	,	V_110
err_no_clk	,	V_324
sgl	,	V_78
rx_lev_trig	,	V_123
sgt_tx	,	V_77
ret	,	V_113
res	,	V_321
dmaengine_prep_slave_sg	,	F_50
pm_runtime_set_autosuspend_delay	,	F_116
pinctrl_pm_select_idle_state	,	F_128
spi_get_ctldata	,	F_80
pl022	,	V_2
pl023	,	V_42
SSP_MICROWIRE_CHANNEL_HALF_DUPLEX	,	V_222
master_info	,	V_158
dma_async_tx_descriptor	,	V_119
SSP_CR1_MASK_MS	,	V_293
dummypage	,	V_101
"could not enable SSP/SPI bus clock\n"	,	L_87
SSP_RX_8_OR_MORE_ELEM	,	V_127
SSP_RX_4_OR_MORE_ELEM	,	V_126
spi_finalize_current_message	,	F_10
tasklet_init	,	F_112
SSP_CR0_MASK_CSS_ST	,	V_262
err_txdesc	,	V_151
"Failed to work in dma mode, work without dma!\n"	,	L_15
DEFAULT_SSP_REG_CR1	,	V_48
timeout	,	V_190
DEFAULT_SSP_REG_CR0	,	V_47
"cs-gpios"	,	L_79
SSP_CLK_FIRST_EDGE	,	V_284
rate	,	V_223
SSP_TX_8_OR_MORE_EMPTY_LOC	,	V_134
kmalloc	,	F_58
spi_master_resume	,	F_136
SSP_SR_MASK_RNE	,	V_29
clkdelay	,	V_259
next_msg	,	V_16
SSP_DMA_DISABLED	,	V_257
enable_dma	,	V_186
"no DMA dummypage!\n"	,	L_13
cs_control	,	V_5
length	,	V_94
"no dt node defined\n"	,	L_70
message	,	V_182
err_no_ioregion	,	V_320
residue	,	V_178
spi_rate	,	F_83
SSP_TX_16_OR_MORE_EMPTY_LOC	,	V_135
set_up_next_transfer	,	F_72
clk_unprepare	,	F_120
err_alloc_tx_sg	,	V_145
list_entry	,	F_7
platform_info	,	V_305
"suspended\n"	,	L_94
setup	,	V_311
pl022_suspend	,	F_131
STATE_RUNNING	,	V_73
"bytes (did you request an odd "	,	L_23
clk_disable	,	F_119
SSP_CR1_MASK_RXIFLSEL_ST	,	V_274
pr_debug	,	F_2
"could not prepare SSP/SPI bus clock\n"	,	L_86
ENOMEM	,	V_155
SSP_IMSC_MASK_RXIM	,	V_176
"CTRL LEN is configured incorrectly\n"	,	L_38
dev_get_drvdata	,	F_132
"interface is configured incorrectly\n"	,	L_31
STATE_ERROR	,	V_20
"probe - cannot alloc SPI master\n"	,	L_78
err_no_gpio	,	V_317
CPSDVR_MAX	,	V_239
pinctrl_pm_select_sleep_state	,	F_129
tmp	,	V_236
"%s, rx: %p, rxend: %p, tx: %p, txend: %p\n"	,	L_3
id	,	V_304
write	,	V_65
"problem starting queue (%d)\n"	,	L_95
dma_request_slave_channel	,	F_64
wait_state	,	V_217
clk	,	V_238
pl022_remove	,	F_123
"RXFIFO is full\n"	,	L_20
bits	,	V_243
"SPI RX SG ENTRY: %d"	,	L_4
"SSP Target Frequency is: %u, Effective Frequency is %u\n"	,	L_47
IRQ_HANDLED	,	V_170
"pl022,interface"	,	L_51
err_config_params	,	V_251
"probe: no chip select defined\n"	,	L_77
"SSP cpsdvsr = %d, scr = %d\n"	,	L_48
"probe: no platform data defined\n"	,	L_76
err_tx_sgmap	,	V_147
SSP_CHIP_DESELECT	,	V_21
status	,	V_184
restore_state	,	F_18
print_hex_dump	,	F_37
"17 &lt;= n &lt;= 32 bits per word\n"	,	L_67
"BUSNO: %d\n"	,	L_83
dma_rx_channel	,	V_81
"setup for DMA on RX %s, TX %s\n"	,	L_14
terminate_dma	,	F_65
mode_bits	,	V_318
sg_table	,	V_95
SSP_SR	,	F_16
bits_per_word	,	V_244
cur_cs	,	V_3
u16	,	V_61
gpio_set_value	,	F_5
gpio_direction_output	,	F_103
pl022_exit	,	F_141
"Microwire duplex mode is configured incorrectly\n"	,	L_40
DMA_DEV_TO_MEM	,	V_107
"using default controller_data settings\n"	,	L_58
SSP_TX_4_OR_MORE_EMPTY_LOC	,	V_133
auto_runtime_pm	,	V_312
READING_U8	,	V_58
tx_conf	,	V_109
amba_request_regions	,	F_104
"4 &lt;= n &lt;=8 bits per word\n"	,	L_65
pl022_config_chip	,	V_200
SSP_CR1_MASK_RENDN_ST	,	V_272
err_rxdesc	,	V_150
DMA_SLAVE_BUSWIDTH_1_BYTE	,	V_139
mode	,	V_266
num_cs	,	V_306
pages	,	V_112
"ssp-pl022"	,	L_80
u32	,	T_1
pl022_init	,	F_139
slave_tx_disable	,	V_294
limit	,	V_25
SSP_CR0_MASK_SCR	,	V_286
buffer	,	V_93
cr0	,	V_36
tasklet_schedule	,	F_40
cr1	,	V_37
read	,	V_56
amba_driver_unregister	,	F_142
spi_transfer	,	V_6
etx	,	V_258
rx_buf	,	V_181
SSP_CLK_SECOND_EDGE	,	V_283
DEFAULT_SSP_REG_DMACR	,	V_49
spi	,	V_18
SSP_RX_MSB	,	V_270
cleanup	,	V_310
of_get_named_gpio	,	F_101
DMA_PREP_INTERRUPT	,	V_148
dma_cap_zero	,	F_55
DMA_SLAVE	,	V_157
devm_kzalloc	,	F_94
np	,	V_246
SPI_LSB_FIRST	,	V_267
rx_conf	,	V_103
SSP_SR_MASK_RFF	,	V_173
SSP_RX_16_OR_MORE_ELEM	,	V_128
"allocated memory for controller's runtime state\n"	,	L_50
dma_cap_set	,	F_56
CONFIG_OF	,	V_308
virtbase	,	V_23
SSP_INTERFACE_MOTOROLA_SPI	,	V_203
" but this is only available in the"	,	L_42
SCR_MIN	,	V_230
direction	,	V_106
"cannot suspend master\n"	,	L_93
DEFAULT_SSP_REG_CR1_ST_PL023	,	V_44
"pl022,com-mode"	,	L_52
SSP_IMSC	,	F_23
"9 &lt;= n &lt;= 16 bits per word\n"	,	L_66
writel	,	F_19
amba_device	,	V_302
pl022_platform_data_dt_get	,	F_93
SSP_CR1_MASK_FBCLKDEL_ST	,	V_260
pl022_probe	,	F_96
dev_warn	,	F_71
SSP_MWIRE_WAIT_ONE	,	V_219
DEFAULT_SSP_REG_CPSR	,	V_50
sg_dma_len	,	F_39
DMA_SLAVE_BUSWIDTH_UNDEFINED	,	V_138
err_alloc_rx_sg	,	V_144
"pl022"	,	L_88
SSP_RX_LSB	,	V_268
master	,	V_17
CLEAR_ALL_INTERRUPTS	,	V_41
dev_id	,	V_167
"skipping this message\n"	,	L_27
writew	,	F_11
pl022_interrupt_handler	,	F_68
pd	,	V_297
READING_U16	,	V_60
callback	,	V_152
spi_alloc_master	,	F_99
IS_ERR	,	F_108
devm_request_irq	,	F_113
pl022_setup	,	F_87
DIV_ROUND_UP	,	F_47
prev	,	V_11
SSP_CR0	,	F_20
unprepare_transfer_hardware	,	V_314
SSP_CR1	,	F_13
"resumed\n"	,	L_96
WRITING_U32	,	V_69
pl022_dma_probe	,	F_54
pl022_driver	,	V_330
len	,	V_91
dma_callback	,	F_32
DMA_MEM_TO_DEV	,	V_111
"Microwire half duplex mode requested,"	,	L_41
SSP_DMACR	,	F_21
state	,	V_19
dma_map_sg	,	F_49
dma_rx_param	,	V_160
SSP_CR1_MASK_LBM	,	V_291
devm_spi_register_master	,	F_115
cur_msg	,	V_9
pl022_cleanup	,	F_92
"unidirectional mode not supported in this "	,	L_32
SCR_MAX	,	V_240
SSP_CR1_MASK_SOD	,	V_295
"could not retrieve SSP/SPI bus clock\n"	,	L_85
do_interrupt_dma_transfer	,	F_73
rx_end	,	V_53
DMA_SLAVE_BUSWIDTH_4_BYTES	,	V_141
"pl022,tx-level-trig"	,	L_54
READING_NULL	,	V_57
GFP_KERNEL	,	V_164
device	,	V_76
SPI_CPOL	,	V_278
spi_master_get_devdata	,	F_79
rt	,	V_301
clk_freq	,	V_228
sgtab	,	V_96
xfer_type	,	V_198
rx	,	V_52
WRITING_U8	,	V_67
load_ssp_default_config	,	F_25
"Max speed that can be programmed is %d Hz, you requested %d\n"	,	L_44
freq	,	V_226
controller_data	,	V_249
WRITING_U16	,	V_68
device_node	,	V_245
sg_free_table	,	F_31
"pl022: Matching cpsdvsr and scr not found for %d Hz rate \n"	,	L_46
SSP_CR1_MASK_SSE	,	V_24
setup_dma_scatter	,	F_41
found	,	V_237
sg	,	V_86
vendor	,	V_34
mapbytes	,	V_99
giveback	,	F_6
num_chipselect	,	V_299
SSP_DMA_ENABLED	,	V_254
scatterlist	,	V_85
u8	,	V_59
SSP_MIS_MASK_RORMIS	,	V_172
src_addr	,	V_104
pm_runtime_get_sync	,	F_134
"using %d pages for transfer\n"	,	L_10
pl022_default_chip_info	,	V_250
"cannot allocate platform data memory\n"	,	L_71
amba_driver_register	,	F_140
dma_release_channel	,	F_61
SSP_TX_MSB	,	V_271
max_tclk	,	V_231
"hardware version\n"	,	L_33
dma_tx_channel	,	V_75
tx_buf	,	V_180
tx	,	V_54
err_clk_prep	,	V_325
"TX FIFO Trigger Level is configured incorrectly\n"	,	L_37
duplex	,	V_220
pl022_dma_autoprobe	,	F_63
"SPI TX SG ENTRY: %d"	,	L_6
dev_get_platdata	,	F_97
best_scr	,	V_235
max_speed_hz	,	V_248
SPI_LOOP	,	V_288
pinctrl_pm_select_default_state	,	F_100
SSP_CR1_MASK_MWAIT_ST	,	V_264
"probe succeeded\n"	,	L_91
dmaengine_submit	,	F_51
LOOPBACK_ENABLED	,	V_289
amba_id	,	V_303
pm_runtime_get_noresume	,	F_125
"set RX/TX target page @ %p, %d bytes, %d left\n"	,	L_8
SSP_TX_LSB	,	V_269
"invalid chip select\n"	,	L_62
dma_slave_config	,	V_102
"tx"	,	L_17
"pl022,rx-level-trig"	,	L_53
WARN	,	F_86
clk_get_rate	,	F_85
callback_param	,	V_153
"ARM PL022 driver, device ID: 0x%08x\n"	,	L_75
SSP_TX_1_OR_MORE_EMPTY_LOC	,	V_131
err_no_clk_en	,	V_326
cs_change	,	V_14
offset_in_page	,	F_42
SSP_IMSC_MASK_TXIM	,	V_175
transfer_one_message	,	V_313
next	,	V_72
WRITING_NULL	,	V_66
BUG_ON	,	F_33
device_fc	,	V_108
best_cpsdvsr	,	V_234
err_no_rxchan	,	V_161
"could set gpio %d as output\n"	,	L_82
dev_err	,	F_62
"pl022,ctrl-len"	,	L_55
SSP_CHIP_SELECT	,	V_185
dmacr	,	V_38
flush	,	F_14
dma_chan	,	V_116
kzalloc	,	F_88
pl022_dma_remove	,	F_66
pl022_resume	,	F_135
src_maxburst	,	V_125
dma_chan_name	,	F_60
phybase	,	V_105
rx_sglen	,	V_114
max_bpw	,	V_252
bus_id	,	V_298
"illegal data size for this controller!\n"	,	L_63
SSP_DMACR_MASK_RXDMAE	,	V_255
SSP_CR0_MASK_DSS_ST	,	V_265
mask	,	V_156
unmap_free_dma_scatter	,	F_29
devm_clk_get	,	F_107
previous	,	V_183
virt_to_page	,	F_44
start	,	V_322
SSP_INTERFACE_NATIONAL_MICROWIRE	,	V_213
SSP_BITS_4	,	V_215
spi_set_ctldata	,	F_91
readwriter	,	F_26
com_mode	,	V_210
SSP_CPSR	,	F_22
dma_running	,	V_154
"mapped registers from %pa to %p\n"	,	L_84
dma_filter	,	V_159
SSP_RX_1_OR_MORE_ELEM	,	V_124
"cannot allocate controller state\n"	,	L_49
dev_info	,	F_59
do_polling_transfer	,	F_74
bus_num	,	V_309
spi_master_put	,	F_122
spi_master	,	V_194
SPI_CPHA	,	V_282
DMA_TO_DEVICE	,	V_80
loopback	,	V_287
"controller data is incorrect"	,	L_61
best_freq	,	V_233
"pl022: dummy chip select control, CS=0x%x\n"	,	L_1
VERBOSE_DEBUG	,	F_34
clk_enable	,	F_111
tasklet_disable	,	F_126
"read %u surplus "	,	L_22
"rx"	,	L_16
SSP_MWIRE_WAIT_ZERO	,	V_218
dma_request_channel	,	F_57
pl022_cs_control	,	F_3
SSP_TX_32_OR_MORE_EMPTY_LOC	,	V_136
err_rx_sgmap	,	V_146
"number of bytes on a 16bit bus?)\n"	,	L_24
__func__	,	V_51
amba_set_drvdata	,	F_114
dma_unmap_sg	,	F_30
PAGE_SIZE	,	V_100
"%s: timeout!\n"	,	L_30
err_no_dummypage	,	V_165
"pl022,wait-state"	,	L_56
ENODEV	,	V_122
DMA_SLAVE_BUSWIDTH_2_BYTES	,	V_140
flag	,	V_169
kfree	,	F_67
DUMP_PREFIX_OFFSET	,	V_89
"using user supplied controller_data settings\n"	,	L_59
pump_transfers	,	V_92
SSP_WRITE_BITS	,	F_90
amba_release_regions	,	F_121
amba_get_drvdata	,	F_124
out	,	V_193
ctrl_len	,	V_214
tx_sglen	,	V_115
transfers	,	V_10
LOOPBACK_DISABLED	,	V_290
chip_data	,	V_32
SPI_POLLING_TIMEOUT	,	V_192
"probe - cannot get IRQ (%d)\n"	,	L_89
pl022_resume_resources	,	F_130
time_after	,	F_76
SSP_DR	,	F_17
EPROBE_DEFER	,	V_316
txchan	,	V_118
"FIFO overrun\n"	,	L_19
delay_usecs	,	V_13
calculate_effective_freq	,	F_84
verify_controller_parameters	,	F_82
"pl022,autosuspend-delay"	,	L_73
EINVAL	,	V_205
SSP_DMACR_MASK_TXDMAE	,	V_256
SSP_ICR	,	F_24
"probe - problem registering spi master\n"	,	L_90
SSP_MICROWIRE_CHANNEL_FULL_DUPLEX	,	V_221
"DMA mode NOT set in controller state\n"	,	L_69
"flush\n"	,	L_2
clk_prepare	,	F_110
__init	,	T_4
__exit	,	T_5
udelay	,	F_8
"Communication mode is configured incorrectly\n"	,	L_35
SSP_SR_MASK_BSY	,	V_30
SSP_MASTER	,	V_208
"SPI RX: "	,	L_5
configure_dma	,	F_45
"DMA mode set in controller state\n"	,	L_68
msg	,	V_70
"pl022,rt"	,	L_74
transfer_list	,	V_12
data	,	V_84
STATE_DONE	,	V_74
IS_ENABLED	,	F_98
DISABLE_ALL_INTERRUPTS	,	V_40
"could not request %d gpio\n"	,	L_81
min_tclk	,	V_232
ENABLE_ALL_INTERRUPTS	,	V_188
err_no_ioremap	,	V_323
SSP_RX_32_OR_MORE_ELEM	,	V_129
irqflags	,	V_189
pl022_suspend_resources	,	F_127
"TXFIFO is full\n"	,	L_21
cur_transfer	,	V_22
err_no_txchan	,	V_163
cpsr	,	V_39
"no TX DMA channel!\n"	,	L_12
"cpsdvsr is configured incorrectly\n"	,	L_60
dma_async_issue_pending	,	F_52
"RX FIFO Trigger Level is configured incorrectly\n"	,	L_36
txdesc	,	V_121
runtime	,	V_329
PTR_ERR	,	F_109
iface	,	V_202
SSP_MIS	,	F_70
transfer	,	V_177
cpsdvsr	,	V_224
sg_alloc_table	,	F_48
rxchan	,	V_117
"Requested frequency: %d Hz is less than minimum possible %d Hz\n"	,	L_45
next_msg_cs_active	,	V_8
SSP_INTERFACE_UNIDIRECTIONAL	,	V_204
msecs_to_jiffies	,	F_75
ssp_clock_params	,	V_227
cur_chip	,	V_4
readw	,	F_12
dmaengine_slave_config	,	F_46
DMA_CTRL_ACK	,	V_149
sg_set_page	,	F_43
SSP_CR0_MASK_SPH	,	V_285
sg_virt	,	F_38
chip_info_dt	,	V_242
readl	,	F_27
extended_cr	,	V_35
pl022_ssp_controller	,	V_296
devm_ioremap	,	F_105
irqreturn_t	,	T_3
chipselects	,	V_196
SSP_CR0_MASK_SPO	,	V_281
command	,	V_1
pm_runtime_use_autosuspend	,	F_117
dmaengine_terminate_all	,	F_53
pl022_transfer_one_message	,	F_78
resource_size	,	F_106
SSP_CLK_POL_IDLE_HIGH	,	V_279
KERN_ERR	,	V_88
dma_cap_mask_t	,	T_2
SSP_CR0_MASK_DSS	,	V_276
n_bytes	,	V_63
err_config_dma	,	V_187
cpu_relax	,	F_77
