xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../../Xilinx_2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="$ref_dir/../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl"
xpm_fifo.sv,systemverilog,xpm,../../../../../../../../../../Xilinx_2022.1/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv,incdir="$ref_dir/../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl"
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../../Xilinx_2022.1/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="$ref_dir/../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../Xilinx_2022.1/Vivado/2022.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="$ref_dir/../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl"
axis_infrastructure_v1_1_vl_rfs.v,verilog,axis_infrastructure_v1_1_0,../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v,incdir="$ref_dir/../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl"
axis_data_fifo_v2_0_vl_rfs.v,verilog,axis_data_fifo_v2_0_8,../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/0bd2/hdl/axis_data_fifo_v2_0_vl_rfs.v,incdir="$ref_dir/../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_axis_data_fifo_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v,incdir="$ref_dir/../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_axis_splitter_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axis_splitter_0_0/sim/design_1_axis_splitter_0_0.v,incdir="$ref_dir/../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_cp_rm2_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_cp_rm2_0_0/sim/design_1_cp_rm2_0_0.v,incdir="$ref_dir/../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_delay_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_delay_0_0/sim/design_1_delay_0_0.v,incdir="$ref_dir/../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_cp_rm_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_cp_rm_0_0/sim/design_1_cp_rm_0_0.v,incdir="$ref_dir/../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_conj_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_conj_0_0/sim/design_1_conj_0_0.v,incdir="$ref_dir/../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_sum_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_sum_0_0/sim/design_1_sum_0_0.v,incdir="$ref_dir/../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_angle_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_angle_0_0/sim/design_1_angle_0_0.v,incdir="$ref_dir/../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_complex_mult_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_complex_mult_0_0/sim/design_1_complex_mult_0_0.v,incdir="$ref_dir/../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
