#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x7fffbf9065c0 .scope module, "VGAtimingSim" "VGAtimingSim" 2 96;
 .timescale 0 0;
v0x7fffbf920670_0 .net "blank", 0 0, L_0x7fffbf920df0;  1 drivers
v0x7fffbf920710_0 .net "clk_25MHz", 0 0, v0x7fffbf920590_0;  1 drivers
v0x7fffbf920800_0 .net "hcnt", 10 0, L_0x7fffbf8ecdd0;  1 drivers
v0x7fffbf9208a0_0 .net "hsync", 0 0, L_0x7fffbf920c40;  1 drivers
v0x7fffbf920940_0 .var "reset", 0 0;
v0x7fffbf920a30_0 .net "vcnt", 10 0, L_0x7fffbf8eedb0;  1 drivers
v0x7fffbf920ad0_0 .net "vsync", 0 0, L_0x7fffbf920d00;  1 drivers
S_0x7fffbf906750 .scope module, "VGAtiming" "VGAtiming" 2 101, 2 14 0, S_0x7fffbf9065c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PCLK_I";
    .port_info 1 /INPUT 1 "RST_I";
    .port_info 2 /OUTPUT 1 "BLANK_O";
    .port_info 3 /OUTPUT 1 "HSYNC_O";
    .port_info 4 /OUTPUT 1 "VSYNC_O";
    .port_info 5 /OUTPUT 11 "HCNT_O";
    .port_info 6 /OUTPUT 11 "VCNT_O";
L_0x7fffbf8ecdd0 .functor BUFZ 11, v0x7fffbf91fad0_0, C4<00000000000>, C4<00000000000>, C4<00000000000>;
L_0x7fffbf8eedb0 .functor BUFZ 11, v0x7fffbf91ff00_0, C4<00000000000>, C4<00000000000>, C4<00000000000>;
L_0x7fffbf920c40 .functor BUFZ 1, v0x7fffbf920160_0, C4<0>, C4<0>, C4<0>;
L_0x7fffbf920d00 .functor BUFZ 1, v0x7fffbf920220_0, C4<0>, C4<0>, C4<0>;
L_0x7fffbf920df0 .functor BUFZ 1, v0x7fffbf9200a0_0, C4<0>, C4<0>, C4<0>;
v0x7fffbf8eec30_0 .net "BLANK_O", 0 0, L_0x7fffbf920df0;  alias, 1 drivers
v0x7fffbf8eeed0_0 .net "HCNT_O", 10 0, L_0x7fffbf8ecdd0;  alias, 1 drivers
v0x7fffbf91fad0_0 .var "HCnt", 10 0;
v0x7fffbf91fb90_0 .net "HSYNC_O", 0 0, L_0x7fffbf920c40;  alias, 1 drivers
v0x7fffbf91fc50_0 .net "PCLK_I", 0 0, v0x7fffbf920590_0;  alias, 1 drivers
v0x7fffbf91fd60_0 .net "RST_I", 0 0, v0x7fffbf920940_0;  1 drivers
v0x7fffbf91fe20_0 .net "VCNT_O", 10 0, L_0x7fffbf8eedb0;  alias, 1 drivers
v0x7fffbf91ff00_0 .var "VCnt", 10 0;
v0x7fffbf91ffe0_0 .net "VSYNC_O", 0 0, L_0x7fffbf920d00;  alias, 1 drivers
v0x7fffbf9200a0_0 .var "blank", 0 0;
v0x7fffbf920160_0 .var "hsync", 0 0;
v0x7fffbf920220_0 .var "vsync", 0 0;
E_0x7fffbf8fa750 .event posedge, v0x7fffbf91fc50_0;
S_0x7fffbf9203c0 .scope module, "clock2_25MHz" "clock2_25MHz" 2 100, 2 91 0, S_0x7fffbf9065c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk_25MHz";
v0x7fffbf920590_0 .var "clk_25MHz", 0 0;
    .scope S_0x7fffbf9203c0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbf920590_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7fffbf9203c0;
T_1 ;
    %delay 20, 0;
    %load/vec4 v0x7fffbf920590_0;
    %inv;
    %store/vec4 v0x7fffbf920590_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffbf906750;
T_2 ;
    %wait E_0x7fffbf8fa750;
    %load/vec4 v0x7fffbf91fd60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 19, 0, 11;
    %assign/vec4 v0x7fffbf91fad0_0, 0;
    %pushi/vec4 14, 0, 11;
    %assign/vec4 v0x7fffbf91ff00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbf9200a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbf920160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbf920220_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fffbf91fad0_0;
    %pad/u 32;
    %cmpi/e 19, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x7fffbf91fad0_0, 0;
    %load/vec4 v0x7fffbf91ff00_0;
    %pad/u 32;
    %cmpi/e 14, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x7fffbf91ff00_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x7fffbf91ff00_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x7fffbf91ff00_0, 0;
T_2.5 ;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7fffbf91fad0_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x7fffbf91fad0_0, 0;
T_2.3 ;
    %load/vec4 v0x7fffbf91ff00_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %jmp/0xz  T_2.6, 5;
    %load/vec4 v0x7fffbf91fad0_0;
    %pad/u 32;
    %cmpi/e 19, 0, 32;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbf9200a0_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x7fffbf91fad0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbf9200a0_0, 0;
T_2.10 ;
T_2.9 ;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x7fffbf91ff00_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0x7fffbf91fad0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbf9200a0_0, 0;
T_2.14 ;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0x7fffbf91ff00_0;
    %pad/u 32;
    %cmpi/e 14, 0, 32;
    %jmp/0xz  T_2.16, 4;
    %load/vec4 v0x7fffbf91fad0_0;
    %pad/u 32;
    %cmpi/e 19, 0, 32;
    %jmp/0xz  T_2.18, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbf9200a0_0, 0;
T_2.18 ;
T_2.16 ;
T_2.13 ;
T_2.7 ;
    %load/vec4 v0x7fffbf91fad0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbf920160_0, 0;
    %jmp T_2.21;
T_2.20 ;
    %load/vec4 v0x7fffbf91fad0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_2.22, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbf920160_0, 0;
    %load/vec4 v0x7fffbf91ff00_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_2.24, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbf920220_0, 0;
    %jmp T_2.25;
T_2.24 ;
    %load/vec4 v0x7fffbf91ff00_0;
    %pad/u 32;
    %cmpi/e 12, 0, 32;
    %jmp/0xz  T_2.26, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbf920220_0, 0;
T_2.26 ;
T_2.25 ;
    %jmp T_2.23;
T_2.22 ;
    %load/vec4 v0x7fffbf91fad0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_2.28, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbf920160_0, 0;
T_2.28 ;
T_2.23 ;
T_2.21 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffbf9065c0;
T_3 ;
    %vpi_call 2 103 "$display", "clk reset hsync vsync blank hcnt vcnt   time(ns)" {0 0 0};
    %vpi_call 2 105 "$display", " null line\012 null line" {0 0 0};
    %vpi_call 2 107 "$monitor", " %b    %b     %b     %b     %b   %3d  %3d", v0x7fffbf920710_0, v0x7fffbf920940_0, v0x7fffbf9208a0_0, v0x7fffbf920ad0_0, v0x7fffbf920670_0, v0x7fffbf920800_0, v0x7fffbf920a30_0, $stime {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbf920940_0, 0, 1;
    %delay 40, 0;
    %wait E_0x7fffbf8fa750;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbf920940_0, 0, 1;
    %wait E_0x7fffbf8fa750;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbf920940_0, 0, 1;
    %delay 30000, 0;
    %vpi_call 2 113 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "VGAtiming2edit.v";
