// Seed: 3274642149
module module_0 (
    input wire id_0,
    input wor id_1,
    input wor id_2,
    output wand id_3,
    input wor id_4,
    output tri0 id_5,
    input tri0 id_6,
    input tri0 id_7,
    output tri0 id_8,
    input supply0 id_9,
    output wor id_10,
    output wor id_11,
    input supply0 id_12,
    input tri1 id_13,
    input supply1 id_14,
    input tri0 id_15,
    input supply0 id_16,
    input tri id_17
);
  wire  id_19;
  logic id_20;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output wire id_1,
    input wire id_2,
    input supply1 id_3,
    output tri1 id_4,
    input tri id_5
    , id_11,
    input wand id_6,
    output supply0 id_7,
    output supply1 id_8,
    output tri id_9
);
  wire id_12;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_2,
      id_8,
      id_6,
      id_7,
      id_5,
      id_3,
      id_1,
      id_0,
      id_9,
      id_1,
      id_5,
      id_0,
      id_3,
      id_0,
      id_5,
      id_5
  );
  wire id_13;
endmodule
