;buildInfoPackage: chisel3, version: 3.1.8, scalaVersion: 2.11.12, sbtVersion: 1.1.1, builtAtString: 2019-07-08 17:44:42.884, builtAtMillis: 1562607882884
circuit top : 
  module extend : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip instr12 : UInt<12>, flip instr20 : UInt<20>, flip immSrc : UInt<2>, extImm : UInt<32>}
    
    wire extendMessage : {instr12 : UInt<12>, instr20 : UInt<20>, immsrc : UInt<2>, extImm : UInt<32>} @[riscvSingle.scala 166:29]
    node _T_15 = eq(io.immSrc, UInt<1>("h00")) @[riscvSingle.scala 168:20]
    when _T_15 : @[riscvSingle.scala 168:28]
      node _T_16 = bits(io.instr12, 11, 11) @[riscvSingle.scala 169:24]
      node _T_18 = eq(_T_16, UInt<1>("h01")) @[riscvSingle.scala 169:29]
      when _T_18 : @[riscvSingle.scala 169:37]
        node _T_20 = cat(UInt<20>("h0fffff"), io.instr12) @[Cat.scala 30:58]
        io.extImm <= _T_20 @[riscvSingle.scala 170:23]
        skip @[riscvSingle.scala 169:37]
      else : @[riscvSingle.scala 171:21]
        node _T_22 = cat(UInt<1>("h00"), io.instr12) @[Cat.scala 30:58]
        io.extImm <= _T_22 @[riscvSingle.scala 172:23]
        skip @[riscvSingle.scala 171:21]
      skip @[riscvSingle.scala 168:28]
    else : @[riscvSingle.scala 174:34]
      node _T_24 = eq(io.immSrc, UInt<1>("h01")) @[riscvSingle.scala 174:26]
      when _T_24 : @[riscvSingle.scala 174:34]
        node _T_25 = bits(io.instr12, 11, 11) @[riscvSingle.scala 175:24]
        node _T_27 = eq(_T_25, UInt<1>("h01")) @[riscvSingle.scala 175:29]
        when _T_27 : @[riscvSingle.scala 175:37]
          node _T_30 = cat(UInt<19>("h07ffff"), io.instr12) @[Cat.scala 30:58]
          node _T_31 = cat(_T_30, UInt<1>("h00")) @[Cat.scala 30:58]
          io.extImm <= _T_31 @[riscvSingle.scala 176:23]
          skip @[riscvSingle.scala 175:37]
        else : @[riscvSingle.scala 177:20]
          node _T_34 = cat(UInt<1>("h00"), io.instr12) @[Cat.scala 30:58]
          node _T_35 = cat(_T_34, UInt<1>("h00")) @[Cat.scala 30:58]
          io.extImm <= _T_35 @[riscvSingle.scala 178:23]
          skip @[riscvSingle.scala 177:20]
        skip @[riscvSingle.scala 174:34]
      else : @[riscvSingle.scala 180:34]
        node _T_37 = eq(io.immSrc, UInt<2>("h02")) @[riscvSingle.scala 180:26]
        when _T_37 : @[riscvSingle.scala 180:34]
          node _T_38 = bits(io.instr20, 19, 19) @[riscvSingle.scala 181:24]
          node _T_40 = eq(_T_38, UInt<1>("h01")) @[riscvSingle.scala 181:29]
          when _T_40 : @[riscvSingle.scala 181:37]
            node _T_43 = cat(UInt<11>("h07ff"), io.instr20) @[Cat.scala 30:58]
            node _T_44 = cat(_T_43, UInt<1>("h00")) @[Cat.scala 30:58]
            io.extImm <= _T_44 @[riscvSingle.scala 182:23]
            skip @[riscvSingle.scala 181:37]
          else : @[riscvSingle.scala 183:20]
            node _T_47 = cat(UInt<1>("h00"), io.instr20) @[Cat.scala 30:58]
            node _T_48 = cat(_T_47, UInt<1>("h00")) @[Cat.scala 30:58]
            io.extImm <= _T_48 @[riscvSingle.scala 184:23]
            skip @[riscvSingle.scala 183:20]
          skip @[riscvSingle.scala 180:34]
        else : @[riscvSingle.scala 186:17]
          io.extImm <= UInt<1>("h00") @[riscvSingle.scala 187:19]
          skip @[riscvSingle.scala 186:17]
    extendMessage.instr12 <= io.instr12 @[riscvSingle.scala 189:27]
    extendMessage.instr20 <= io.instr20 @[riscvSingle.scala 190:27]
    extendMessage.immsrc <= io.immSrc @[riscvSingle.scala 191:26]
    extendMessage.extImm <= io.extImm @[riscvSingle.scala 192:26]
    node _T_50 = bits(reset, 0, 0) @[riscvSingle.scala 193:11]
    node _T_52 = eq(_T_50, UInt<1>("h00")) @[riscvSingle.scala 193:11]
    when _T_52 : @[riscvSingle.scala 193:11]
      printf(clock, UInt<1>(1), "\n\n\n___________________________\n|extend Module:\n|  instr12     : b%b\n|  instr20     : b%b\n|  immsrc      : b%b\n|  extImm      : 0x%x\n|___________________________\n", extendMessage.instr12, extendMessage.instr20, extendMessage.immsrc, extendMessage.extImm) @[riscvSingle.scala 193:11]
      skip @[riscvSingle.scala 193:11]
    
  module regfile : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip we3 : UInt<1>, flip ra1 : UInt<5>, flip ra2 : UInt<5>, flip wa3 : UInt<5>, flip wd3 : UInt<32>, flip r31 : UInt<32>, rd1 : UInt<32>, rd2 : UInt<32>}
    
    cmem rf : UInt<32>[32] @[riscvSingle.scala 663:17]
    wire regfileMessage : {we3 : UInt<1>, ra1 : UInt<5>, ra2 : UInt<5>, wa3 : UInt<5>, wd3 : UInt<32>, r31 : UInt<32>, rd1 : UInt<32>, rd2 : UInt<32>} @[riscvSingle.scala 664:30]
    node _T_24 = not(io.we3) @[riscvSingle.scala 666:17]
    node _T_26 = eq(_T_24, UInt<1>("h00")) @[riscvSingle.scala 666:17]
    node _T_28 = eq(io.wa3, UInt<1>("h00")) @[riscvSingle.scala 666:34]
    node _T_30 = eq(_T_28, UInt<1>("h00")) @[riscvSingle.scala 666:25]
    node _T_31 = and(_T_26, _T_30) @[riscvSingle.scala 666:22]
    when _T_31 : @[riscvSingle.scala 666:43]
      infer mport _T_32 = rf[io.wa3], clock @[riscvSingle.scala 667:11]
      _T_32 <= io.wd3 @[riscvSingle.scala 667:20]
      skip @[riscvSingle.scala 666:43]
    else : @[riscvSingle.scala 668:17]
      infer mport _T_34 = rf[UInt<1>("h00")], clock @[riscvSingle.scala 669:11]
      _T_34 <= UInt<1>("h00") @[riscvSingle.scala 669:17]
      skip @[riscvSingle.scala 668:17]
    node _T_37 = eq(io.ra1, UInt<5>("h01f")) @[riscvSingle.scala 672:27]
    node _T_38 = bits(io.r31, 4, 0) @[riscvSingle.scala 672:40]
    infer mport _T_39 = rf[_T_38], clock @[riscvSingle.scala 672:40]
    infer mport _T_40 = rf[io.ra1], clock @[riscvSingle.scala 672:52]
    node _T_41 = mux(_T_37, _T_39, _T_40) @[riscvSingle.scala 672:18]
    io.rd1 <= _T_41 @[riscvSingle.scala 672:12]
    node _T_43 = eq(io.ra2, UInt<5>("h01f")) @[riscvSingle.scala 673:27]
    node _T_44 = bits(io.r31, 4, 0) @[riscvSingle.scala 673:40]
    infer mport _T_45 = rf[_T_44], clock @[riscvSingle.scala 673:40]
    infer mport _T_46 = rf[io.ra2], clock @[riscvSingle.scala 673:52]
    node _T_47 = mux(_T_43, _T_45, _T_46) @[riscvSingle.scala 673:18]
    io.rd2 <= _T_47 @[riscvSingle.scala 673:12]
    regfileMessage.wd3 <= io.wd3 @[riscvSingle.scala 675:24]
    regfileMessage.we3 <= io.we3 @[riscvSingle.scala 676:24]
    regfileMessage.wa3 <= io.wa3 @[riscvSingle.scala 677:24]
    regfileMessage.rd1 <= io.rd1 @[riscvSingle.scala 678:24]
    regfileMessage.rd2 <= io.rd2 @[riscvSingle.scala 679:24]
    regfileMessage.ra1 <= io.ra1 @[riscvSingle.scala 680:24]
    regfileMessage.ra2 <= io.ra2 @[riscvSingle.scala 681:24]
    regfileMessage.r31 <= io.r31 @[riscvSingle.scala 682:24]
    node _T_48 = bits(reset, 0, 0) @[riscvSingle.scala 683:11]
    node _T_50 = eq(_T_48, UInt<1>("h00")) @[riscvSingle.scala 683:11]
    when _T_50 : @[riscvSingle.scala 683:11]
      printf(clock, UInt<1>(1), "\n\n\n___________________________\n|regfile Module:\n|  we3 : b%b\n|  ra1 : b%b\n|  ra2 : b%b\n|  wa3 : b%b\n|  wd3 : 0x%x\n|  r31 : 0x%x\n|  rd1 : 0x%x\n|  rd2 : 0x%x\n|___________________________\n", regfileMessage.we3, regfileMessage.ra1, regfileMessage.ra2, regfileMessage.wa3, regfileMessage.wd3, regfileMessage.r31, regfileMessage.rd1, regfileMessage.rd2) @[riscvSingle.scala 683:11]
      skip @[riscvSingle.scala 683:11]
    node _T_51 = bits(reset, 0, 0) @[riscvSingle.scala 686:11]
    node _T_53 = eq(_T_51, UInt<1>("h00")) @[riscvSingle.scala 686:11]
    when _T_53 : @[riscvSingle.scala 686:11]
      printf(clock, UInt<1>(1), "\n\n\n___________________________\n") @[riscvSingle.scala 686:11]
      skip @[riscvSingle.scala 686:11]
    wire _T_55 : UInt<32> @[riscvSingle.scala 688:26]
    infer mport _T_57 = rf[UInt<1>("h00")], clock @[riscvSingle.scala 689:21]
    _T_55 <= _T_57 @[riscvSingle.scala 689:16]
    node _T_58 = bits(reset, 0, 0) @[riscvSingle.scala 690:15]
    node _T_60 = eq(_T_58, UInt<1>("h00")) @[riscvSingle.scala 690:15]
    when _T_60 : @[riscvSingle.scala 690:15]
      printf(clock, UInt<1>(1), "| rf(0) = ") @[riscvSingle.scala 690:15]
      skip @[riscvSingle.scala 690:15]
    node _T_61 = bits(reset, 0, 0) @[riscvSingle.scala 691:15]
    node _T_63 = eq(_T_61, UInt<1>("h00")) @[riscvSingle.scala 691:15]
    when _T_63 : @[riscvSingle.scala 691:15]
      printf(clock, UInt<1>(1), "%d\n", _T_55) @[riscvSingle.scala 691:15]
      skip @[riscvSingle.scala 691:15]
    wire _T_65 : UInt<32> @[riscvSingle.scala 688:26]
    infer mport _T_67 = rf[UInt<1>("h01")], clock @[riscvSingle.scala 689:21]
    _T_65 <= _T_67 @[riscvSingle.scala 689:16]
    node _T_68 = bits(reset, 0, 0) @[riscvSingle.scala 690:15]
    node _T_70 = eq(_T_68, UInt<1>("h00")) @[riscvSingle.scala 690:15]
    when _T_70 : @[riscvSingle.scala 690:15]
      printf(clock, UInt<1>(1), "| rf(1) = ") @[riscvSingle.scala 690:15]
      skip @[riscvSingle.scala 690:15]
    node _T_71 = bits(reset, 0, 0) @[riscvSingle.scala 691:15]
    node _T_73 = eq(_T_71, UInt<1>("h00")) @[riscvSingle.scala 691:15]
    when _T_73 : @[riscvSingle.scala 691:15]
      printf(clock, UInt<1>(1), "%d\n", _T_65) @[riscvSingle.scala 691:15]
      skip @[riscvSingle.scala 691:15]
    wire _T_75 : UInt<32> @[riscvSingle.scala 688:26]
    infer mport _T_77 = rf[UInt<2>("h02")], clock @[riscvSingle.scala 689:21]
    _T_75 <= _T_77 @[riscvSingle.scala 689:16]
    node _T_78 = bits(reset, 0, 0) @[riscvSingle.scala 690:15]
    node _T_80 = eq(_T_78, UInt<1>("h00")) @[riscvSingle.scala 690:15]
    when _T_80 : @[riscvSingle.scala 690:15]
      printf(clock, UInt<1>(1), "| rf(2) = ") @[riscvSingle.scala 690:15]
      skip @[riscvSingle.scala 690:15]
    node _T_81 = bits(reset, 0, 0) @[riscvSingle.scala 691:15]
    node _T_83 = eq(_T_81, UInt<1>("h00")) @[riscvSingle.scala 691:15]
    when _T_83 : @[riscvSingle.scala 691:15]
      printf(clock, UInt<1>(1), "%d\n", _T_75) @[riscvSingle.scala 691:15]
      skip @[riscvSingle.scala 691:15]
    wire _T_85 : UInt<32> @[riscvSingle.scala 688:26]
    infer mport _T_87 = rf[UInt<2>("h03")], clock @[riscvSingle.scala 689:21]
    _T_85 <= _T_87 @[riscvSingle.scala 689:16]
    node _T_88 = bits(reset, 0, 0) @[riscvSingle.scala 690:15]
    node _T_90 = eq(_T_88, UInt<1>("h00")) @[riscvSingle.scala 690:15]
    when _T_90 : @[riscvSingle.scala 690:15]
      printf(clock, UInt<1>(1), "| rf(3) = ") @[riscvSingle.scala 690:15]
      skip @[riscvSingle.scala 690:15]
    node _T_91 = bits(reset, 0, 0) @[riscvSingle.scala 691:15]
    node _T_93 = eq(_T_91, UInt<1>("h00")) @[riscvSingle.scala 691:15]
    when _T_93 : @[riscvSingle.scala 691:15]
      printf(clock, UInt<1>(1), "%d\n", _T_85) @[riscvSingle.scala 691:15]
      skip @[riscvSingle.scala 691:15]
    wire _T_95 : UInt<32> @[riscvSingle.scala 688:26]
    infer mport _T_97 = rf[UInt<3>("h04")], clock @[riscvSingle.scala 689:21]
    _T_95 <= _T_97 @[riscvSingle.scala 689:16]
    node _T_98 = bits(reset, 0, 0) @[riscvSingle.scala 690:15]
    node _T_100 = eq(_T_98, UInt<1>("h00")) @[riscvSingle.scala 690:15]
    when _T_100 : @[riscvSingle.scala 690:15]
      printf(clock, UInt<1>(1), "| rf(4) = ") @[riscvSingle.scala 690:15]
      skip @[riscvSingle.scala 690:15]
    node _T_101 = bits(reset, 0, 0) @[riscvSingle.scala 691:15]
    node _T_103 = eq(_T_101, UInt<1>("h00")) @[riscvSingle.scala 691:15]
    when _T_103 : @[riscvSingle.scala 691:15]
      printf(clock, UInt<1>(1), "%d\n", _T_95) @[riscvSingle.scala 691:15]
      skip @[riscvSingle.scala 691:15]
    wire _T_105 : UInt<32> @[riscvSingle.scala 688:26]
    infer mport _T_107 = rf[UInt<3>("h05")], clock @[riscvSingle.scala 689:21]
    _T_105 <= _T_107 @[riscvSingle.scala 689:16]
    node _T_108 = bits(reset, 0, 0) @[riscvSingle.scala 690:15]
    node _T_110 = eq(_T_108, UInt<1>("h00")) @[riscvSingle.scala 690:15]
    when _T_110 : @[riscvSingle.scala 690:15]
      printf(clock, UInt<1>(1), "| rf(5) = ") @[riscvSingle.scala 690:15]
      skip @[riscvSingle.scala 690:15]
    node _T_111 = bits(reset, 0, 0) @[riscvSingle.scala 691:15]
    node _T_113 = eq(_T_111, UInt<1>("h00")) @[riscvSingle.scala 691:15]
    when _T_113 : @[riscvSingle.scala 691:15]
      printf(clock, UInt<1>(1), "%d\n", _T_105) @[riscvSingle.scala 691:15]
      skip @[riscvSingle.scala 691:15]
    wire _T_115 : UInt<32> @[riscvSingle.scala 688:26]
    infer mport _T_117 = rf[UInt<3>("h06")], clock @[riscvSingle.scala 689:21]
    _T_115 <= _T_117 @[riscvSingle.scala 689:16]
    node _T_118 = bits(reset, 0, 0) @[riscvSingle.scala 690:15]
    node _T_120 = eq(_T_118, UInt<1>("h00")) @[riscvSingle.scala 690:15]
    when _T_120 : @[riscvSingle.scala 690:15]
      printf(clock, UInt<1>(1), "| rf(6) = ") @[riscvSingle.scala 690:15]
      skip @[riscvSingle.scala 690:15]
    node _T_121 = bits(reset, 0, 0) @[riscvSingle.scala 691:15]
    node _T_123 = eq(_T_121, UInt<1>("h00")) @[riscvSingle.scala 691:15]
    when _T_123 : @[riscvSingle.scala 691:15]
      printf(clock, UInt<1>(1), "%d\n", _T_115) @[riscvSingle.scala 691:15]
      skip @[riscvSingle.scala 691:15]
    wire _T_125 : UInt<32> @[riscvSingle.scala 688:26]
    infer mport _T_127 = rf[UInt<3>("h07")], clock @[riscvSingle.scala 689:21]
    _T_125 <= _T_127 @[riscvSingle.scala 689:16]
    node _T_128 = bits(reset, 0, 0) @[riscvSingle.scala 690:15]
    node _T_130 = eq(_T_128, UInt<1>("h00")) @[riscvSingle.scala 690:15]
    when _T_130 : @[riscvSingle.scala 690:15]
      printf(clock, UInt<1>(1), "| rf(7) = ") @[riscvSingle.scala 690:15]
      skip @[riscvSingle.scala 690:15]
    node _T_131 = bits(reset, 0, 0) @[riscvSingle.scala 691:15]
    node _T_133 = eq(_T_131, UInt<1>("h00")) @[riscvSingle.scala 691:15]
    when _T_133 : @[riscvSingle.scala 691:15]
      printf(clock, UInt<1>(1), "%d\n", _T_125) @[riscvSingle.scala 691:15]
      skip @[riscvSingle.scala 691:15]
    wire _T_135 : UInt<32> @[riscvSingle.scala 688:26]
    infer mport _T_137 = rf[UInt<4>("h08")], clock @[riscvSingle.scala 689:21]
    _T_135 <= _T_137 @[riscvSingle.scala 689:16]
    node _T_138 = bits(reset, 0, 0) @[riscvSingle.scala 690:15]
    node _T_140 = eq(_T_138, UInt<1>("h00")) @[riscvSingle.scala 690:15]
    when _T_140 : @[riscvSingle.scala 690:15]
      printf(clock, UInt<1>(1), "| rf(8) = ") @[riscvSingle.scala 690:15]
      skip @[riscvSingle.scala 690:15]
    node _T_141 = bits(reset, 0, 0) @[riscvSingle.scala 691:15]
    node _T_143 = eq(_T_141, UInt<1>("h00")) @[riscvSingle.scala 691:15]
    when _T_143 : @[riscvSingle.scala 691:15]
      printf(clock, UInt<1>(1), "%d\n", _T_135) @[riscvSingle.scala 691:15]
      skip @[riscvSingle.scala 691:15]
    wire _T_145 : UInt<32> @[riscvSingle.scala 688:26]
    infer mport _T_147 = rf[UInt<4>("h09")], clock @[riscvSingle.scala 689:21]
    _T_145 <= _T_147 @[riscvSingle.scala 689:16]
    node _T_148 = bits(reset, 0, 0) @[riscvSingle.scala 690:15]
    node _T_150 = eq(_T_148, UInt<1>("h00")) @[riscvSingle.scala 690:15]
    when _T_150 : @[riscvSingle.scala 690:15]
      printf(clock, UInt<1>(1), "| rf(9) = ") @[riscvSingle.scala 690:15]
      skip @[riscvSingle.scala 690:15]
    node _T_151 = bits(reset, 0, 0) @[riscvSingle.scala 691:15]
    node _T_153 = eq(_T_151, UInt<1>("h00")) @[riscvSingle.scala 691:15]
    when _T_153 : @[riscvSingle.scala 691:15]
      printf(clock, UInt<1>(1), "%d\n", _T_145) @[riscvSingle.scala 691:15]
      skip @[riscvSingle.scala 691:15]
    wire _T_155 : UInt<32> @[riscvSingle.scala 688:26]
    infer mport _T_157 = rf[UInt<4>("h0a")], clock @[riscvSingle.scala 689:21]
    _T_155 <= _T_157 @[riscvSingle.scala 689:16]
    node _T_158 = bits(reset, 0, 0) @[riscvSingle.scala 690:15]
    node _T_160 = eq(_T_158, UInt<1>("h00")) @[riscvSingle.scala 690:15]
    when _T_160 : @[riscvSingle.scala 690:15]
      printf(clock, UInt<1>(1), "| rf(10) = ") @[riscvSingle.scala 690:15]
      skip @[riscvSingle.scala 690:15]
    node _T_161 = bits(reset, 0, 0) @[riscvSingle.scala 691:15]
    node _T_163 = eq(_T_161, UInt<1>("h00")) @[riscvSingle.scala 691:15]
    when _T_163 : @[riscvSingle.scala 691:15]
      printf(clock, UInt<1>(1), "%d\n", _T_155) @[riscvSingle.scala 691:15]
      skip @[riscvSingle.scala 691:15]
    wire _T_165 : UInt<32> @[riscvSingle.scala 688:26]
    infer mport _T_167 = rf[UInt<4>("h0b")], clock @[riscvSingle.scala 689:21]
    _T_165 <= _T_167 @[riscvSingle.scala 689:16]
    node _T_168 = bits(reset, 0, 0) @[riscvSingle.scala 690:15]
    node _T_170 = eq(_T_168, UInt<1>("h00")) @[riscvSingle.scala 690:15]
    when _T_170 : @[riscvSingle.scala 690:15]
      printf(clock, UInt<1>(1), "| rf(11) = ") @[riscvSingle.scala 690:15]
      skip @[riscvSingle.scala 690:15]
    node _T_171 = bits(reset, 0, 0) @[riscvSingle.scala 691:15]
    node _T_173 = eq(_T_171, UInt<1>("h00")) @[riscvSingle.scala 691:15]
    when _T_173 : @[riscvSingle.scala 691:15]
      printf(clock, UInt<1>(1), "%d\n", _T_165) @[riscvSingle.scala 691:15]
      skip @[riscvSingle.scala 691:15]
    wire _T_175 : UInt<32> @[riscvSingle.scala 688:26]
    infer mport _T_177 = rf[UInt<4>("h0c")], clock @[riscvSingle.scala 689:21]
    _T_175 <= _T_177 @[riscvSingle.scala 689:16]
    node _T_178 = bits(reset, 0, 0) @[riscvSingle.scala 690:15]
    node _T_180 = eq(_T_178, UInt<1>("h00")) @[riscvSingle.scala 690:15]
    when _T_180 : @[riscvSingle.scala 690:15]
      printf(clock, UInt<1>(1), "| rf(12) = ") @[riscvSingle.scala 690:15]
      skip @[riscvSingle.scala 690:15]
    node _T_181 = bits(reset, 0, 0) @[riscvSingle.scala 691:15]
    node _T_183 = eq(_T_181, UInt<1>("h00")) @[riscvSingle.scala 691:15]
    when _T_183 : @[riscvSingle.scala 691:15]
      printf(clock, UInt<1>(1), "%d\n", _T_175) @[riscvSingle.scala 691:15]
      skip @[riscvSingle.scala 691:15]
    wire _T_185 : UInt<32> @[riscvSingle.scala 688:26]
    infer mport _T_187 = rf[UInt<4>("h0d")], clock @[riscvSingle.scala 689:21]
    _T_185 <= _T_187 @[riscvSingle.scala 689:16]
    node _T_188 = bits(reset, 0, 0) @[riscvSingle.scala 690:15]
    node _T_190 = eq(_T_188, UInt<1>("h00")) @[riscvSingle.scala 690:15]
    when _T_190 : @[riscvSingle.scala 690:15]
      printf(clock, UInt<1>(1), "| rf(13) = ") @[riscvSingle.scala 690:15]
      skip @[riscvSingle.scala 690:15]
    node _T_191 = bits(reset, 0, 0) @[riscvSingle.scala 691:15]
    node _T_193 = eq(_T_191, UInt<1>("h00")) @[riscvSingle.scala 691:15]
    when _T_193 : @[riscvSingle.scala 691:15]
      printf(clock, UInt<1>(1), "%d\n", _T_185) @[riscvSingle.scala 691:15]
      skip @[riscvSingle.scala 691:15]
    wire _T_195 : UInt<32> @[riscvSingle.scala 688:26]
    infer mport _T_197 = rf[UInt<4>("h0e")], clock @[riscvSingle.scala 689:21]
    _T_195 <= _T_197 @[riscvSingle.scala 689:16]
    node _T_198 = bits(reset, 0, 0) @[riscvSingle.scala 690:15]
    node _T_200 = eq(_T_198, UInt<1>("h00")) @[riscvSingle.scala 690:15]
    when _T_200 : @[riscvSingle.scala 690:15]
      printf(clock, UInt<1>(1), "| rf(14) = ") @[riscvSingle.scala 690:15]
      skip @[riscvSingle.scala 690:15]
    node _T_201 = bits(reset, 0, 0) @[riscvSingle.scala 691:15]
    node _T_203 = eq(_T_201, UInt<1>("h00")) @[riscvSingle.scala 691:15]
    when _T_203 : @[riscvSingle.scala 691:15]
      printf(clock, UInt<1>(1), "%d\n", _T_195) @[riscvSingle.scala 691:15]
      skip @[riscvSingle.scala 691:15]
    wire _T_205 : UInt<32> @[riscvSingle.scala 688:26]
    infer mport _T_207 = rf[UInt<4>("h0f")], clock @[riscvSingle.scala 689:21]
    _T_205 <= _T_207 @[riscvSingle.scala 689:16]
    node _T_208 = bits(reset, 0, 0) @[riscvSingle.scala 690:15]
    node _T_210 = eq(_T_208, UInt<1>("h00")) @[riscvSingle.scala 690:15]
    when _T_210 : @[riscvSingle.scala 690:15]
      printf(clock, UInt<1>(1), "| rf(15) = ") @[riscvSingle.scala 690:15]
      skip @[riscvSingle.scala 690:15]
    node _T_211 = bits(reset, 0, 0) @[riscvSingle.scala 691:15]
    node _T_213 = eq(_T_211, UInt<1>("h00")) @[riscvSingle.scala 691:15]
    when _T_213 : @[riscvSingle.scala 691:15]
      printf(clock, UInt<1>(1), "%d\n", _T_205) @[riscvSingle.scala 691:15]
      skip @[riscvSingle.scala 691:15]
    wire _T_215 : UInt<32> @[riscvSingle.scala 688:26]
    infer mport _T_217 = rf[UInt<5>("h010")], clock @[riscvSingle.scala 689:21]
    _T_215 <= _T_217 @[riscvSingle.scala 689:16]
    node _T_218 = bits(reset, 0, 0) @[riscvSingle.scala 690:15]
    node _T_220 = eq(_T_218, UInt<1>("h00")) @[riscvSingle.scala 690:15]
    when _T_220 : @[riscvSingle.scala 690:15]
      printf(clock, UInt<1>(1), "| rf(16) = ") @[riscvSingle.scala 690:15]
      skip @[riscvSingle.scala 690:15]
    node _T_221 = bits(reset, 0, 0) @[riscvSingle.scala 691:15]
    node _T_223 = eq(_T_221, UInt<1>("h00")) @[riscvSingle.scala 691:15]
    when _T_223 : @[riscvSingle.scala 691:15]
      printf(clock, UInt<1>(1), "%d\n", _T_215) @[riscvSingle.scala 691:15]
      skip @[riscvSingle.scala 691:15]
    wire _T_225 : UInt<32> @[riscvSingle.scala 688:26]
    infer mport _T_227 = rf[UInt<5>("h011")], clock @[riscvSingle.scala 689:21]
    _T_225 <= _T_227 @[riscvSingle.scala 689:16]
    node _T_228 = bits(reset, 0, 0) @[riscvSingle.scala 690:15]
    node _T_230 = eq(_T_228, UInt<1>("h00")) @[riscvSingle.scala 690:15]
    when _T_230 : @[riscvSingle.scala 690:15]
      printf(clock, UInt<1>(1), "| rf(17) = ") @[riscvSingle.scala 690:15]
      skip @[riscvSingle.scala 690:15]
    node _T_231 = bits(reset, 0, 0) @[riscvSingle.scala 691:15]
    node _T_233 = eq(_T_231, UInt<1>("h00")) @[riscvSingle.scala 691:15]
    when _T_233 : @[riscvSingle.scala 691:15]
      printf(clock, UInt<1>(1), "%d\n", _T_225) @[riscvSingle.scala 691:15]
      skip @[riscvSingle.scala 691:15]
    wire _T_235 : UInt<32> @[riscvSingle.scala 688:26]
    infer mport _T_237 = rf[UInt<5>("h012")], clock @[riscvSingle.scala 689:21]
    _T_235 <= _T_237 @[riscvSingle.scala 689:16]
    node _T_238 = bits(reset, 0, 0) @[riscvSingle.scala 690:15]
    node _T_240 = eq(_T_238, UInt<1>("h00")) @[riscvSingle.scala 690:15]
    when _T_240 : @[riscvSingle.scala 690:15]
      printf(clock, UInt<1>(1), "| rf(18) = ") @[riscvSingle.scala 690:15]
      skip @[riscvSingle.scala 690:15]
    node _T_241 = bits(reset, 0, 0) @[riscvSingle.scala 691:15]
    node _T_243 = eq(_T_241, UInt<1>("h00")) @[riscvSingle.scala 691:15]
    when _T_243 : @[riscvSingle.scala 691:15]
      printf(clock, UInt<1>(1), "%d\n", _T_235) @[riscvSingle.scala 691:15]
      skip @[riscvSingle.scala 691:15]
    wire _T_245 : UInt<32> @[riscvSingle.scala 688:26]
    infer mport _T_247 = rf[UInt<5>("h013")], clock @[riscvSingle.scala 689:21]
    _T_245 <= _T_247 @[riscvSingle.scala 689:16]
    node _T_248 = bits(reset, 0, 0) @[riscvSingle.scala 690:15]
    node _T_250 = eq(_T_248, UInt<1>("h00")) @[riscvSingle.scala 690:15]
    when _T_250 : @[riscvSingle.scala 690:15]
      printf(clock, UInt<1>(1), "| rf(19) = ") @[riscvSingle.scala 690:15]
      skip @[riscvSingle.scala 690:15]
    node _T_251 = bits(reset, 0, 0) @[riscvSingle.scala 691:15]
    node _T_253 = eq(_T_251, UInt<1>("h00")) @[riscvSingle.scala 691:15]
    when _T_253 : @[riscvSingle.scala 691:15]
      printf(clock, UInt<1>(1), "%d\n", _T_245) @[riscvSingle.scala 691:15]
      skip @[riscvSingle.scala 691:15]
    wire _T_255 : UInt<32> @[riscvSingle.scala 688:26]
    infer mport _T_257 = rf[UInt<5>("h014")], clock @[riscvSingle.scala 689:21]
    _T_255 <= _T_257 @[riscvSingle.scala 689:16]
    node _T_258 = bits(reset, 0, 0) @[riscvSingle.scala 690:15]
    node _T_260 = eq(_T_258, UInt<1>("h00")) @[riscvSingle.scala 690:15]
    when _T_260 : @[riscvSingle.scala 690:15]
      printf(clock, UInt<1>(1), "| rf(20) = ") @[riscvSingle.scala 690:15]
      skip @[riscvSingle.scala 690:15]
    node _T_261 = bits(reset, 0, 0) @[riscvSingle.scala 691:15]
    node _T_263 = eq(_T_261, UInt<1>("h00")) @[riscvSingle.scala 691:15]
    when _T_263 : @[riscvSingle.scala 691:15]
      printf(clock, UInt<1>(1), "%d\n", _T_255) @[riscvSingle.scala 691:15]
      skip @[riscvSingle.scala 691:15]
    wire _T_265 : UInt<32> @[riscvSingle.scala 688:26]
    infer mport _T_267 = rf[UInt<5>("h015")], clock @[riscvSingle.scala 689:21]
    _T_265 <= _T_267 @[riscvSingle.scala 689:16]
    node _T_268 = bits(reset, 0, 0) @[riscvSingle.scala 690:15]
    node _T_270 = eq(_T_268, UInt<1>("h00")) @[riscvSingle.scala 690:15]
    when _T_270 : @[riscvSingle.scala 690:15]
      printf(clock, UInt<1>(1), "| rf(21) = ") @[riscvSingle.scala 690:15]
      skip @[riscvSingle.scala 690:15]
    node _T_271 = bits(reset, 0, 0) @[riscvSingle.scala 691:15]
    node _T_273 = eq(_T_271, UInt<1>("h00")) @[riscvSingle.scala 691:15]
    when _T_273 : @[riscvSingle.scala 691:15]
      printf(clock, UInt<1>(1), "%d\n", _T_265) @[riscvSingle.scala 691:15]
      skip @[riscvSingle.scala 691:15]
    wire _T_275 : UInt<32> @[riscvSingle.scala 688:26]
    infer mport _T_277 = rf[UInt<5>("h016")], clock @[riscvSingle.scala 689:21]
    _T_275 <= _T_277 @[riscvSingle.scala 689:16]
    node _T_278 = bits(reset, 0, 0) @[riscvSingle.scala 690:15]
    node _T_280 = eq(_T_278, UInt<1>("h00")) @[riscvSingle.scala 690:15]
    when _T_280 : @[riscvSingle.scala 690:15]
      printf(clock, UInt<1>(1), "| rf(22) = ") @[riscvSingle.scala 690:15]
      skip @[riscvSingle.scala 690:15]
    node _T_281 = bits(reset, 0, 0) @[riscvSingle.scala 691:15]
    node _T_283 = eq(_T_281, UInt<1>("h00")) @[riscvSingle.scala 691:15]
    when _T_283 : @[riscvSingle.scala 691:15]
      printf(clock, UInt<1>(1), "%d\n", _T_275) @[riscvSingle.scala 691:15]
      skip @[riscvSingle.scala 691:15]
    wire _T_285 : UInt<32> @[riscvSingle.scala 688:26]
    infer mport _T_287 = rf[UInt<5>("h017")], clock @[riscvSingle.scala 689:21]
    _T_285 <= _T_287 @[riscvSingle.scala 689:16]
    node _T_288 = bits(reset, 0, 0) @[riscvSingle.scala 690:15]
    node _T_290 = eq(_T_288, UInt<1>("h00")) @[riscvSingle.scala 690:15]
    when _T_290 : @[riscvSingle.scala 690:15]
      printf(clock, UInt<1>(1), "| rf(23) = ") @[riscvSingle.scala 690:15]
      skip @[riscvSingle.scala 690:15]
    node _T_291 = bits(reset, 0, 0) @[riscvSingle.scala 691:15]
    node _T_293 = eq(_T_291, UInt<1>("h00")) @[riscvSingle.scala 691:15]
    when _T_293 : @[riscvSingle.scala 691:15]
      printf(clock, UInt<1>(1), "%d\n", _T_285) @[riscvSingle.scala 691:15]
      skip @[riscvSingle.scala 691:15]
    wire _T_295 : UInt<32> @[riscvSingle.scala 688:26]
    infer mport _T_297 = rf[UInt<5>("h018")], clock @[riscvSingle.scala 689:21]
    _T_295 <= _T_297 @[riscvSingle.scala 689:16]
    node _T_298 = bits(reset, 0, 0) @[riscvSingle.scala 690:15]
    node _T_300 = eq(_T_298, UInt<1>("h00")) @[riscvSingle.scala 690:15]
    when _T_300 : @[riscvSingle.scala 690:15]
      printf(clock, UInt<1>(1), "| rf(24) = ") @[riscvSingle.scala 690:15]
      skip @[riscvSingle.scala 690:15]
    node _T_301 = bits(reset, 0, 0) @[riscvSingle.scala 691:15]
    node _T_303 = eq(_T_301, UInt<1>("h00")) @[riscvSingle.scala 691:15]
    when _T_303 : @[riscvSingle.scala 691:15]
      printf(clock, UInt<1>(1), "%d\n", _T_295) @[riscvSingle.scala 691:15]
      skip @[riscvSingle.scala 691:15]
    wire _T_305 : UInt<32> @[riscvSingle.scala 688:26]
    infer mport _T_307 = rf[UInt<5>("h019")], clock @[riscvSingle.scala 689:21]
    _T_305 <= _T_307 @[riscvSingle.scala 689:16]
    node _T_308 = bits(reset, 0, 0) @[riscvSingle.scala 690:15]
    node _T_310 = eq(_T_308, UInt<1>("h00")) @[riscvSingle.scala 690:15]
    when _T_310 : @[riscvSingle.scala 690:15]
      printf(clock, UInt<1>(1), "| rf(25) = ") @[riscvSingle.scala 690:15]
      skip @[riscvSingle.scala 690:15]
    node _T_311 = bits(reset, 0, 0) @[riscvSingle.scala 691:15]
    node _T_313 = eq(_T_311, UInt<1>("h00")) @[riscvSingle.scala 691:15]
    when _T_313 : @[riscvSingle.scala 691:15]
      printf(clock, UInt<1>(1), "%d\n", _T_305) @[riscvSingle.scala 691:15]
      skip @[riscvSingle.scala 691:15]
    wire _T_315 : UInt<32> @[riscvSingle.scala 688:26]
    infer mport _T_317 = rf[UInt<5>("h01a")], clock @[riscvSingle.scala 689:21]
    _T_315 <= _T_317 @[riscvSingle.scala 689:16]
    node _T_318 = bits(reset, 0, 0) @[riscvSingle.scala 690:15]
    node _T_320 = eq(_T_318, UInt<1>("h00")) @[riscvSingle.scala 690:15]
    when _T_320 : @[riscvSingle.scala 690:15]
      printf(clock, UInt<1>(1), "| rf(26) = ") @[riscvSingle.scala 690:15]
      skip @[riscvSingle.scala 690:15]
    node _T_321 = bits(reset, 0, 0) @[riscvSingle.scala 691:15]
    node _T_323 = eq(_T_321, UInt<1>("h00")) @[riscvSingle.scala 691:15]
    when _T_323 : @[riscvSingle.scala 691:15]
      printf(clock, UInt<1>(1), "%d\n", _T_315) @[riscvSingle.scala 691:15]
      skip @[riscvSingle.scala 691:15]
    wire _T_325 : UInt<32> @[riscvSingle.scala 688:26]
    infer mport _T_327 = rf[UInt<5>("h01b")], clock @[riscvSingle.scala 689:21]
    _T_325 <= _T_327 @[riscvSingle.scala 689:16]
    node _T_328 = bits(reset, 0, 0) @[riscvSingle.scala 690:15]
    node _T_330 = eq(_T_328, UInt<1>("h00")) @[riscvSingle.scala 690:15]
    when _T_330 : @[riscvSingle.scala 690:15]
      printf(clock, UInt<1>(1), "| rf(27) = ") @[riscvSingle.scala 690:15]
      skip @[riscvSingle.scala 690:15]
    node _T_331 = bits(reset, 0, 0) @[riscvSingle.scala 691:15]
    node _T_333 = eq(_T_331, UInt<1>("h00")) @[riscvSingle.scala 691:15]
    when _T_333 : @[riscvSingle.scala 691:15]
      printf(clock, UInt<1>(1), "%d\n", _T_325) @[riscvSingle.scala 691:15]
      skip @[riscvSingle.scala 691:15]
    wire _T_335 : UInt<32> @[riscvSingle.scala 688:26]
    infer mport _T_337 = rf[UInt<5>("h01c")], clock @[riscvSingle.scala 689:21]
    _T_335 <= _T_337 @[riscvSingle.scala 689:16]
    node _T_338 = bits(reset, 0, 0) @[riscvSingle.scala 690:15]
    node _T_340 = eq(_T_338, UInt<1>("h00")) @[riscvSingle.scala 690:15]
    when _T_340 : @[riscvSingle.scala 690:15]
      printf(clock, UInt<1>(1), "| rf(28) = ") @[riscvSingle.scala 690:15]
      skip @[riscvSingle.scala 690:15]
    node _T_341 = bits(reset, 0, 0) @[riscvSingle.scala 691:15]
    node _T_343 = eq(_T_341, UInt<1>("h00")) @[riscvSingle.scala 691:15]
    when _T_343 : @[riscvSingle.scala 691:15]
      printf(clock, UInt<1>(1), "%d\n", _T_335) @[riscvSingle.scala 691:15]
      skip @[riscvSingle.scala 691:15]
    wire _T_345 : UInt<32> @[riscvSingle.scala 688:26]
    infer mport _T_347 = rf[UInt<5>("h01d")], clock @[riscvSingle.scala 689:21]
    _T_345 <= _T_347 @[riscvSingle.scala 689:16]
    node _T_348 = bits(reset, 0, 0) @[riscvSingle.scala 690:15]
    node _T_350 = eq(_T_348, UInt<1>("h00")) @[riscvSingle.scala 690:15]
    when _T_350 : @[riscvSingle.scala 690:15]
      printf(clock, UInt<1>(1), "| rf(29) = ") @[riscvSingle.scala 690:15]
      skip @[riscvSingle.scala 690:15]
    node _T_351 = bits(reset, 0, 0) @[riscvSingle.scala 691:15]
    node _T_353 = eq(_T_351, UInt<1>("h00")) @[riscvSingle.scala 691:15]
    when _T_353 : @[riscvSingle.scala 691:15]
      printf(clock, UInt<1>(1), "%d\n", _T_345) @[riscvSingle.scala 691:15]
      skip @[riscvSingle.scala 691:15]
    wire _T_355 : UInt<32> @[riscvSingle.scala 688:26]
    infer mport _T_357 = rf[UInt<5>("h01e")], clock @[riscvSingle.scala 689:21]
    _T_355 <= _T_357 @[riscvSingle.scala 689:16]
    node _T_358 = bits(reset, 0, 0) @[riscvSingle.scala 690:15]
    node _T_360 = eq(_T_358, UInt<1>("h00")) @[riscvSingle.scala 690:15]
    when _T_360 : @[riscvSingle.scala 690:15]
      printf(clock, UInt<1>(1), "| rf(30) = ") @[riscvSingle.scala 690:15]
      skip @[riscvSingle.scala 690:15]
    node _T_361 = bits(reset, 0, 0) @[riscvSingle.scala 691:15]
    node _T_363 = eq(_T_361, UInt<1>("h00")) @[riscvSingle.scala 691:15]
    when _T_363 : @[riscvSingle.scala 691:15]
      printf(clock, UInt<1>(1), "%d\n", _T_355) @[riscvSingle.scala 691:15]
      skip @[riscvSingle.scala 691:15]
    wire _T_365 : UInt<32> @[riscvSingle.scala 688:26]
    infer mport _T_367 = rf[UInt<5>("h01f")], clock @[riscvSingle.scala 689:21]
    _T_365 <= _T_367 @[riscvSingle.scala 689:16]
    node _T_368 = bits(reset, 0, 0) @[riscvSingle.scala 690:15]
    node _T_370 = eq(_T_368, UInt<1>("h00")) @[riscvSingle.scala 690:15]
    when _T_370 : @[riscvSingle.scala 690:15]
      printf(clock, UInt<1>(1), "| rf(31) = ") @[riscvSingle.scala 690:15]
      skip @[riscvSingle.scala 690:15]
    node _T_371 = bits(reset, 0, 0) @[riscvSingle.scala 691:15]
    node _T_373 = eq(_T_371, UInt<1>("h00")) @[riscvSingle.scala 691:15]
    when _T_373 : @[riscvSingle.scala 691:15]
      printf(clock, UInt<1>(1), "%d\n", _T_365) @[riscvSingle.scala 691:15]
      skip @[riscvSingle.scala 691:15]
    node _T_374 = bits(reset, 0, 0) @[riscvSingle.scala 693:11]
    node _T_376 = eq(_T_374, UInt<1>("h00")) @[riscvSingle.scala 693:11]
    when _T_376 : @[riscvSingle.scala 693:11]
      printf(clock, UInt<1>(1), "|___________________________\n") @[riscvSingle.scala 693:11]
      skip @[riscvSingle.scala 693:11]
    
  module extend_1 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip instr12 : UInt<12>, flip instr20 : UInt<20>, flip immSrc : UInt<2>, extImm : UInt<32>}
    
    wire extendMessage : {instr12 : UInt<12>, instr20 : UInt<20>, immsrc : UInt<2>, extImm : UInt<32>} @[riscvSingle.scala 166:29]
    node _T_15 = eq(io.immSrc, UInt<1>("h00")) @[riscvSingle.scala 168:20]
    when _T_15 : @[riscvSingle.scala 168:28]
      node _T_16 = bits(io.instr12, 11, 11) @[riscvSingle.scala 169:24]
      node _T_18 = eq(_T_16, UInt<1>("h01")) @[riscvSingle.scala 169:29]
      when _T_18 : @[riscvSingle.scala 169:37]
        node _T_20 = cat(UInt<20>("h0fffff"), io.instr12) @[Cat.scala 30:58]
        io.extImm <= _T_20 @[riscvSingle.scala 170:23]
        skip @[riscvSingle.scala 169:37]
      else : @[riscvSingle.scala 171:21]
        node _T_22 = cat(UInt<1>("h00"), io.instr12) @[Cat.scala 30:58]
        io.extImm <= _T_22 @[riscvSingle.scala 172:23]
        skip @[riscvSingle.scala 171:21]
      skip @[riscvSingle.scala 168:28]
    else : @[riscvSingle.scala 174:34]
      node _T_24 = eq(io.immSrc, UInt<1>("h01")) @[riscvSingle.scala 174:26]
      when _T_24 : @[riscvSingle.scala 174:34]
        node _T_25 = bits(io.instr12, 11, 11) @[riscvSingle.scala 175:24]
        node _T_27 = eq(_T_25, UInt<1>("h01")) @[riscvSingle.scala 175:29]
        when _T_27 : @[riscvSingle.scala 175:37]
          node _T_30 = cat(UInt<19>("h07ffff"), io.instr12) @[Cat.scala 30:58]
          node _T_31 = cat(_T_30, UInt<1>("h00")) @[Cat.scala 30:58]
          io.extImm <= _T_31 @[riscvSingle.scala 176:23]
          skip @[riscvSingle.scala 175:37]
        else : @[riscvSingle.scala 177:20]
          node _T_34 = cat(UInt<1>("h00"), io.instr12) @[Cat.scala 30:58]
          node _T_35 = cat(_T_34, UInt<1>("h00")) @[Cat.scala 30:58]
          io.extImm <= _T_35 @[riscvSingle.scala 178:23]
          skip @[riscvSingle.scala 177:20]
        skip @[riscvSingle.scala 174:34]
      else : @[riscvSingle.scala 180:34]
        node _T_37 = eq(io.immSrc, UInt<2>("h02")) @[riscvSingle.scala 180:26]
        when _T_37 : @[riscvSingle.scala 180:34]
          node _T_38 = bits(io.instr20, 19, 19) @[riscvSingle.scala 181:24]
          node _T_40 = eq(_T_38, UInt<1>("h01")) @[riscvSingle.scala 181:29]
          when _T_40 : @[riscvSingle.scala 181:37]
            node _T_43 = cat(UInt<11>("h07ff"), io.instr20) @[Cat.scala 30:58]
            node _T_44 = cat(_T_43, UInt<1>("h00")) @[Cat.scala 30:58]
            io.extImm <= _T_44 @[riscvSingle.scala 182:23]
            skip @[riscvSingle.scala 181:37]
          else : @[riscvSingle.scala 183:20]
            node _T_47 = cat(UInt<1>("h00"), io.instr20) @[Cat.scala 30:58]
            node _T_48 = cat(_T_47, UInt<1>("h00")) @[Cat.scala 30:58]
            io.extImm <= _T_48 @[riscvSingle.scala 184:23]
            skip @[riscvSingle.scala 183:20]
          skip @[riscvSingle.scala 180:34]
        else : @[riscvSingle.scala 186:17]
          io.extImm <= UInt<1>("h00") @[riscvSingle.scala 187:19]
          skip @[riscvSingle.scala 186:17]
    extendMessage.instr12 <= io.instr12 @[riscvSingle.scala 189:27]
    extendMessage.instr20 <= io.instr20 @[riscvSingle.scala 190:27]
    extendMessage.immsrc <= io.immSrc @[riscvSingle.scala 191:26]
    extendMessage.extImm <= io.extImm @[riscvSingle.scala 192:26]
    node _T_50 = bits(reset, 0, 0) @[riscvSingle.scala 193:11]
    node _T_52 = eq(_T_50, UInt<1>("h00")) @[riscvSingle.scala 193:11]
    when _T_52 : @[riscvSingle.scala 193:11]
      printf(clock, UInt<1>(1), "\n\n\n___________________________\n|extend Module:\n|  instr12     : b%b\n|  instr20     : b%b\n|  immsrc      : b%b\n|  extImm      : 0x%x\n|___________________________\n", extendMessage.instr12, extendMessage.instr20, extendMessage.immsrc, extendMessage.extImm) @[riscvSingle.scala 193:11]
      skip @[riscvSingle.scala 193:11]
    
  module alu : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : UInt<32>, flip b : UInt<32>, flip aluControl : UInt<4>, flip imm : UInt<1>, out : UInt<32>, zero : UInt<1>, lt : UInt<1>, gt : UInt<1>}
    
    wire aluMessage : {a : UInt<32>, b : UInt<32>, sum : UInt<32>, out : UInt<32>, aluControl : UInt<4>, zero : UInt<1>, lt : UInt<1>, gt : UInt<1>} @[riscvSingle.scala 734:26]
    wire sum : UInt<32> @[riscvSingle.scala 735:19]
    node _T_23 = bits(io.aluControl, 3, 3) @[riscvSingle.scala 737:23]
    node _T_25 = eq(_T_23, UInt<1>("h01")) @[riscvSingle.scala 737:27]
    when _T_25 : @[riscvSingle.scala 737:35]
      node _T_26 = not(io.b) @[riscvSingle.scala 738:23]
      node _T_27 = add(io.a, _T_26) @[riscvSingle.scala 738:21]
      node _T_28 = tail(_T_27, 1) @[riscvSingle.scala 738:21]
      node _T_29 = bits(io.aluControl, 3, 3) @[riscvSingle.scala 738:44]
      node _T_30 = add(_T_28, _T_29) @[riscvSingle.scala 738:29]
      node _T_31 = tail(_T_30, 1) @[riscvSingle.scala 738:29]
      sum <= _T_31 @[riscvSingle.scala 738:13]
      skip @[riscvSingle.scala 737:35]
    else : @[riscvSingle.scala 739:17]
      node _T_32 = add(io.a, io.b) @[riscvSingle.scala 740:21]
      node _T_33 = tail(_T_32, 1) @[riscvSingle.scala 740:21]
      sum <= _T_33 @[riscvSingle.scala 740:13]
      skip @[riscvSingle.scala 739:17]
    node _T_35 = eq(io.aluControl, UInt<1>("h00")) @[riscvSingle.scala 743:25]
    when _T_35 : @[riscvSingle.scala 743:34]
      node _T_36 = and(io.a, io.b) @[riscvSingle.scala 744:24]
      io.out <= _T_36 @[riscvSingle.scala 744:16]
      skip @[riscvSingle.scala 743:34]
    else : @[riscvSingle.scala 745:40]
      node _T_38 = eq(io.aluControl, UInt<1>("h01")) @[riscvSingle.scala 745:31]
      when _T_38 : @[riscvSingle.scala 745:40]
        node _T_39 = or(io.a, io.b) @[riscvSingle.scala 746:24]
        io.out <= _T_39 @[riscvSingle.scala 746:16]
        skip @[riscvSingle.scala 745:40]
      else : @[riscvSingle.scala 747:40]
        node _T_41 = eq(io.aluControl, UInt<2>("h02")) @[riscvSingle.scala 747:31]
        when _T_41 : @[riscvSingle.scala 747:40]
          node _T_42 = add(io.a, io.b) @[riscvSingle.scala 748:24]
          node _T_43 = tail(_T_42, 1) @[riscvSingle.scala 748:24]
          io.out <= _T_43 @[riscvSingle.scala 748:16]
          skip @[riscvSingle.scala 747:40]
        else : @[riscvSingle.scala 749:40]
          node _T_45 = eq(io.aluControl, UInt<2>("h03")) @[riscvSingle.scala 749:31]
          when _T_45 : @[riscvSingle.scala 749:40]
            node _T_46 = not(io.imm) @[riscvSingle.scala 750:22]
            node _T_48 = eq(_T_46, UInt<1>("h00")) @[riscvSingle.scala 750:22]
            when _T_48 : @[riscvSingle.scala 750:28]
              node _T_49 = bits(io.b, 4, 0) @[riscvSingle.scala 751:35]
              node _T_50 = dshl(io.a, _T_49) @[riscvSingle.scala 751:28]
              io.out <= _T_50 @[riscvSingle.scala 751:20]
              skip @[riscvSingle.scala 750:28]
            else : @[riscvSingle.scala 752:21]
              node _T_51 = bits(io.b, 18, 0) @[riscvSingle.scala 753:35]
              node _T_52 = dshl(io.a, _T_51) @[riscvSingle.scala 753:28]
              io.out <= _T_52 @[riscvSingle.scala 753:20]
              skip @[riscvSingle.scala 752:21]
            skip @[riscvSingle.scala 749:40]
          else : @[riscvSingle.scala 755:40]
            node _T_54 = eq(io.aluControl, UInt<3>("h04")) @[riscvSingle.scala 755:31]
            when _T_54 : @[riscvSingle.scala 755:40]
              node _T_55 = not(io.imm) @[riscvSingle.scala 756:22]
              node _T_57 = eq(_T_55, UInt<1>("h00")) @[riscvSingle.scala 756:22]
              when _T_57 : @[riscvSingle.scala 756:28]
                node _T_58 = bits(io.b, 4, 0) @[riscvSingle.scala 757:35]
                node _T_59 = dshr(io.a, _T_58) @[riscvSingle.scala 757:28]
                io.out <= _T_59 @[riscvSingle.scala 757:20]
                skip @[riscvSingle.scala 756:28]
              else : @[riscvSingle.scala 758:21]
                node _T_60 = bits(io.b, 18, 0) @[riscvSingle.scala 759:35]
                node _T_61 = dshr(io.a, _T_60) @[riscvSingle.scala 759:28]
                io.out <= _T_61 @[riscvSingle.scala 759:20]
                skip @[riscvSingle.scala 758:21]
              skip @[riscvSingle.scala 755:40]
            else : @[riscvSingle.scala 761:40]
              node _T_63 = eq(io.aluControl, UInt<3>("h06")) @[riscvSingle.scala 761:31]
              when _T_63 : @[riscvSingle.scala 761:40]
                node _T_64 = xor(io.a, io.b) @[riscvSingle.scala 762:24]
                io.out <= _T_64 @[riscvSingle.scala 762:16]
                skip @[riscvSingle.scala 761:40]
              else : @[riscvSingle.scala 763:40]
                node _T_66 = eq(io.aluControl, UInt<3>("h07")) @[riscvSingle.scala 763:31]
                when _T_66 : @[riscvSingle.scala 763:40]
                  node _T_67 = not(io.imm) @[riscvSingle.scala 764:22]
                  node _T_69 = eq(_T_67, UInt<1>("h00")) @[riscvSingle.scala 764:22]
                  when _T_69 : @[riscvSingle.scala 764:28]
                    node _T_70 = bits(io.b, 4, 0) @[riscvSingle.scala 765:35]
                    node _T_71 = dshr(io.a, _T_70) @[riscvSingle.scala 765:28]
                    io.out <= _T_71 @[riscvSingle.scala 765:20]
                    skip @[riscvSingle.scala 764:28]
                  else : @[riscvSingle.scala 766:21]
                    node _T_72 = bits(io.b, 18, 0) @[riscvSingle.scala 767:35]
                    node _T_73 = dshr(io.a, _T_72) @[riscvSingle.scala 767:28]
                    io.out <= _T_73 @[riscvSingle.scala 767:20]
                    skip @[riscvSingle.scala 766:21]
                  skip @[riscvSingle.scala 763:40]
                else : @[riscvSingle.scala 769:39]
                  node _T_75 = eq(io.aluControl, UInt<4>("h08")) @[riscvSingle.scala 769:30]
                  when _T_75 : @[riscvSingle.scala 769:39]
                    node _T_76 = mul(io.a, io.b) @[riscvSingle.scala 770:24]
                    io.out <= _T_76 @[riscvSingle.scala 770:16]
                    skip @[riscvSingle.scala 769:39]
                  else : @[riscvSingle.scala 771:39]
                    node _T_78 = eq(io.aluControl, UInt<4>("h0a")) @[riscvSingle.scala 771:30]
                    when _T_78 : @[riscvSingle.scala 771:39]
                      node _T_79 = div(io.a, io.b) @[riscvSingle.scala 772:24]
                      io.out <= _T_79 @[riscvSingle.scala 772:16]
                      skip @[riscvSingle.scala 771:39]
                    else : @[riscvSingle.scala 773:39]
                      node _T_81 = eq(io.aluControl, UInt<4>("h09")) @[riscvSingle.scala 773:30]
                      when _T_81 : @[riscvSingle.scala 773:39]
                        node _T_82 = lt(io.a, io.b) @[riscvSingle.scala 774:24]
                        io.out <= _T_82 @[riscvSingle.scala 774:16]
                        skip @[riscvSingle.scala 773:39]
                      else : @[riscvSingle.scala 775:39]
                        node _T_84 = eq(io.aluControl, UInt<4>("h0c")) @[riscvSingle.scala 775:30]
                        when _T_84 : @[riscvSingle.scala 775:39]
                          node _T_85 = sub(io.a, io.b) @[riscvSingle.scala 776:24]
                          node _T_86 = asUInt(_T_85) @[riscvSingle.scala 776:24]
                          node _T_87 = tail(_T_86, 1) @[riscvSingle.scala 776:24]
                          io.out <= _T_87 @[riscvSingle.scala 776:16]
                          skip @[riscvSingle.scala 775:39]
                        else : @[riscvSingle.scala 777:17]
                          io.out <= UInt<1>("h00") @[riscvSingle.scala 778:16]
                          skip @[riscvSingle.scala 777:17]
    node _T_89 = sub(io.a, io.b) @[riscvSingle.scala 781:15]
    node _T_90 = asUInt(_T_89) @[riscvSingle.scala 781:15]
    node _T_91 = tail(_T_90, 1) @[riscvSingle.scala 781:15]
    node _T_93 = eq(_T_91, UInt<1>("h00")) @[riscvSingle.scala 781:22]
    when _T_93 : @[riscvSingle.scala 782:5]
      io.zero <= UInt<1>("h01") @[riscvSingle.scala 783:17]
      skip @[riscvSingle.scala 782:5]
    else : @[riscvSingle.scala 784:16]
      io.zero <= UInt<1>("h00") @[riscvSingle.scala 785:17]
      skip @[riscvSingle.scala 784:16]
    node _T_96 = lt(io.a, io.b) @[riscvSingle.scala 788:20]
    io.lt <= _T_96 @[riscvSingle.scala 788:11]
    node _T_97 = gt(io.a, io.b) @[riscvSingle.scala 789:20]
    io.gt <= _T_97 @[riscvSingle.scala 789:11]
    aluMessage.a <= io.a @[riscvSingle.scala 791:18]
    aluMessage.b <= io.b @[riscvSingle.scala 792:18]
    aluMessage.sum <= sum @[riscvSingle.scala 793:20]
    aluMessage.out <= io.out @[riscvSingle.scala 794:20]
    aluMessage.aluControl <= io.aluControl @[riscvSingle.scala 795:27]
    aluMessage.zero <= io.zero @[riscvSingle.scala 796:21]
    aluMessage.lt <= io.lt @[riscvSingle.scala 797:19]
    aluMessage.gt <= io.gt @[riscvSingle.scala 798:19]
    node _T_98 = bits(reset, 0, 0) @[riscvSingle.scala 799:11]
    node _T_100 = eq(_T_98, UInt<1>("h00")) @[riscvSingle.scala 799:11]
    when _T_100 : @[riscvSingle.scala 799:11]
      printf(clock, UInt<1>(1), "\n\n\n___________________________\n|alu Module:\n|  a           : 0x%x\n|  b           : 0x%x\n|  sum         : 0x%x\n|  out         : 0x%x\n|  aluControl  : b%b\n|  zero        : b%b\n|  lt          : b%b\n|  gt          : b%b\n|___________________________\n", aluMessage.a, aluMessage.b, aluMessage.sum, aluMessage.out, aluMessage.aluControl, aluMessage.zero, aluMessage.lt, aluMessage.gt) @[riscvSingle.scala 799:11]
      skip @[riscvSingle.scala 799:11]
    
  module datapath : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip regSrc : UInt<3>, flip regWrite : UInt<1>, flip immSrc : UInt<2>, flip aluSrc : UInt<1>, flip pcSrc : UInt<1>, flip aluControl : UInt<4>, flip memToReg : UInt<1>, flip instr : UInt<32>, flip readData : UInt<32>, flip branchSrc : UInt<2>, pc : UInt<32>, memAdd : UInt<32>, writeData : UInt<32>, zero : UInt<1>, lt : UInt<1>, gt : UInt<1>}
    
    wire datapathMessage : {instr : UInt<32>, memToReg : UInt<1>, readData : UInt<32>, aluOut : UInt<32>, result : UInt<32>, pcNext : UInt<32>, branchExtImm : UInt<32>, extImm : UInt<32>, rd2 : UInt<32>, writeData : UInt<32>, memAdd : UInt<32>, auiImm : UInt<32>, pcBranch : UInt<32>, pcRegBranch : UInt<32>, pcPlus4 : UInt<32>, branchSrc : UInt<2>, ra4 : UInt<32>} @[riscvSingle.scala 530:31]
    inst ext1 of extend @[riscvSingle.scala 531:22]
    ext1.clock <= clock
    ext1.reset <= reset
    inst rf of regfile @[riscvSingle.scala 532:20]
    rf.clock <= clock
    rf.reset <= reset
    inst ext2 of extend_1 @[riscvSingle.scala 533:22]
    ext2.clock <= clock
    ext2.reset <= reset
    inst alu of alu @[riscvSingle.scala 534:21]
    alu.clock <= clock
    alu.reset <= reset
    wire branchImm : UInt<12> @[riscvSingle.scala 535:25]
    wire jumpImm : UInt<12> @[riscvSingle.scala 536:23]
    wire auiImm : UInt<32> @[riscvSingle.scala 537:22]
    wire memImm : UInt<12> @[riscvSingle.scala 538:22]
    wire branchExtImm : UInt<32> @[riscvSingle.scala 539:28]
    wire pcRegBranch : UInt<32> @[riscvSingle.scala 540:27]
    wire extImm : UInt<32> @[riscvSingle.scala 541:22]
    wire ra1 : UInt<5> @[riscvSingle.scala 542:19]
    wire ra2 : UInt<5> @[riscvSingle.scala 543:19]
    wire ra4 : UInt<32> @[riscvSingle.scala 544:19]
    wire result : UInt<32> @[riscvSingle.scala 545:22]
    node _T_49 = bits(io.instr, 31, 31) @[riscvSingle.scala 548:30]
    node _T_50 = bits(io.instr, 7, 7) @[riscvSingle.scala 548:44]
    node _T_51 = bits(io.instr, 30, 25) @[riscvSingle.scala 548:57]
    node _T_52 = bits(io.instr, 11, 8) @[riscvSingle.scala 548:74]
    node _T_53 = cat(_T_51, _T_52) @[Cat.scala 30:58]
    node _T_54 = cat(_T_49, _T_50) @[Cat.scala 30:58]
    node _T_55 = cat(_T_54, _T_53) @[Cat.scala 30:58]
    branchImm <= _T_55 @[riscvSingle.scala 548:15]
    node _T_56 = bits(io.instr, 31, 31) @[riscvSingle.scala 549:28]
    node _T_57 = bits(io.instr, 19, 12) @[riscvSingle.scala 549:42]
    node _T_58 = bits(io.instr, 20, 20) @[riscvSingle.scala 549:59]
    node _T_59 = bits(io.instr, 30, 21) @[riscvSingle.scala 549:73]
    node _T_60 = cat(_T_58, _T_59) @[Cat.scala 30:58]
    node _T_61 = cat(_T_56, _T_57) @[Cat.scala 30:58]
    node _T_62 = cat(_T_61, _T_60) @[Cat.scala 30:58]
    jumpImm <= _T_62 @[riscvSingle.scala 549:13]
    node _T_63 = bits(io.instr, 31, 12) @[riscvSingle.scala 551:27]
    node _T_65 = cat(_T_63, UInt<12>("h00")) @[Cat.scala 30:58]
    auiImm <= _T_65 @[riscvSingle.scala 551:12]
    ext1.io.instr12 <= branchImm @[riscvSingle.scala 552:21]
    ext1.io.instr20 <= jumpImm @[riscvSingle.scala 553:21]
    ext1.io.immSrc <= io.immSrc @[riscvSingle.scala 554:20]
    node _T_66 = bits(io.instr, 31, 20) @[riscvSingle.scala 555:32]
    ext2.io.instr12 <= _T_66 @[riscvSingle.scala 555:21]
    ext2.io.instr20 <= jumpImm @[riscvSingle.scala 556:21]
    ext2.io.immSrc <= io.immSrc @[riscvSingle.scala 557:20]
    branchExtImm <= ext1.io.extImm @[riscvSingle.scala 558:18]
    node _T_67 = not(io.pcSrc) @[riscvSingle.scala 559:28]
    node _T_69 = eq(_T_67, UInt<1>("h00")) @[riscvSingle.scala 559:28]
    node _T_70 = mux(_T_69, auiImm, ext2.io.extImm) @[riscvSingle.scala 559:18]
    extImm <= _T_70 @[riscvSingle.scala 559:12]
    reg pcReg : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[riscvSingle.scala 563:26]
    wire pcNext : UInt<32> @[riscvSingle.scala 564:22]
    wire pcBranch : UInt<32> @[riscvSingle.scala 565:24]
    wire pcPlus8 : UInt<32> @[riscvSingle.scala 566:23]
    wire pcPlus4 : UInt<32> @[riscvSingle.scala 567:23]
    node _T_78 = add(pcReg, UInt<3>("h04")) @[riscvSingle.scala 568:22]
    node _T_79 = tail(_T_78, 1) @[riscvSingle.scala 568:22]
    pcPlus4 <= _T_79 @[riscvSingle.scala 568:13]
    node _T_81 = add(pcPlus4, UInt<3>("h04")) @[riscvSingle.scala 569:24]
    node _T_82 = tail(_T_81, 1) @[riscvSingle.scala 569:24]
    pcPlus8 <= _T_82 @[riscvSingle.scala 569:13]
    node _T_83 = add(branchExtImm, pcReg) @[riscvSingle.scala 570:30]
    node _T_84 = tail(_T_83, 1) @[riscvSingle.scala 570:30]
    pcBranch <= _T_84 @[riscvSingle.scala 570:14]
    node _T_86 = and(alu.io.out, UInt<32>("h0fffffffe")) @[riscvSingle.scala 571:31]
    pcRegBranch <= _T_86 @[riscvSingle.scala 571:17]
    node _T_87 = bits(io.branchSrc, 1, 1) @[riscvSingle.scala 572:31]
    node _T_88 = not(_T_87) @[riscvSingle.scala 572:35]
    node _T_90 = eq(_T_88, UInt<1>("h00")) @[riscvSingle.scala 572:35]
    node _T_91 = bits(io.branchSrc, 0, 0) @[riscvSingle.scala 572:70]
    node _T_92 = not(_T_91) @[riscvSingle.scala 572:74]
    node _T_94 = eq(_T_92, UInt<1>("h00")) @[riscvSingle.scala 572:74]
    node _T_95 = mux(_T_94, pcBranch, pcPlus4) @[riscvSingle.scala 572:57]
    node _T_96 = mux(_T_90, pcRegBranch, _T_95) @[riscvSingle.scala 572:18]
    pcNext <= _T_96 @[riscvSingle.scala 572:12]
    pcReg <= pcNext @[riscvSingle.scala 573:11]
    io.pc <= pcReg @[riscvSingle.scala 574:11]
    node _T_97 = bits(io.instr, 31, 25) @[riscvSingle.scala 578:27]
    node _T_98 = bits(io.instr, 11, 7) @[riscvSingle.scala 578:44]
    node _T_99 = cat(_T_97, _T_98) @[Cat.scala 30:58]
    memImm <= _T_99 @[riscvSingle.scala 578:12]
    node _T_100 = add(memImm, rf.io.rd1) @[riscvSingle.scala 579:25]
    node _T_101 = tail(_T_100, 1) @[riscvSingle.scala 579:25]
    io.memAdd <= _T_101 @[riscvSingle.scala 579:15]
    node _T_102 = not(io.memToReg) @[riscvSingle.scala 582:31]
    node _T_104 = eq(_T_102, UInt<1>("h00")) @[riscvSingle.scala 582:31]
    node _T_105 = mux(_T_104, io.readData, alu.io.out) @[riscvSingle.scala 582:18]
    result <= _T_105 @[riscvSingle.scala 582:12]
    node _T_106 = bits(io.regSrc, 0, 0) @[riscvSingle.scala 585:25]
    node _T_107 = not(_T_106) @[riscvSingle.scala 585:29]
    node _T_109 = eq(_T_107, UInt<1>("h00")) @[riscvSingle.scala 585:29]
    node _T_111 = bits(io.instr, 19, 15) @[riscvSingle.scala 585:55]
    node _T_112 = mux(_T_109, UInt<5>("h01f"), _T_111) @[riscvSingle.scala 585:15]
    ra1 <= _T_112 @[riscvSingle.scala 585:9]
    node _T_113 = bits(io.regSrc, 1, 1) @[riscvSingle.scala 586:25]
    node _T_114 = not(_T_113) @[riscvSingle.scala 586:29]
    node _T_116 = eq(_T_114, UInt<1>("h00")) @[riscvSingle.scala 586:29]
    node _T_117 = bits(io.instr, 11, 7) @[riscvSingle.scala 586:43]
    node _T_118 = bits(io.instr, 24, 20) @[riscvSingle.scala 586:59]
    node _T_119 = mux(_T_116, _T_117, _T_118) @[riscvSingle.scala 586:15]
    ra2 <= _T_119 @[riscvSingle.scala 586:9]
    node _T_120 = bits(io.regSrc, 2, 2) @[riscvSingle.scala 587:25]
    node _T_121 = not(_T_120) @[riscvSingle.scala 587:29]
    node _T_123 = eq(_T_121, UInt<1>("h00")) @[riscvSingle.scala 587:29]
    node _T_124 = mux(_T_123, pcPlus4, result) @[riscvSingle.scala 587:15]
    ra4 <= _T_124 @[riscvSingle.scala 587:9]
    rf.io.we3 <= io.regWrite @[riscvSingle.scala 589:15]
    rf.io.ra1 <= ra1 @[riscvSingle.scala 590:15]
    rf.io.ra2 <= ra2 @[riscvSingle.scala 591:15]
    node _T_125 = bits(io.instr, 11, 7) @[riscvSingle.scala 592:26]
    rf.io.wa3 <= _T_125 @[riscvSingle.scala 592:15]
    rf.io.wd3 <= ra4 @[riscvSingle.scala 593:15]
    rf.io.r31 <= pcPlus8 @[riscvSingle.scala 594:15]
    io.writeData <= rf.io.rd2 @[riscvSingle.scala 595:18]
    node _T_126 = not(io.pcSrc) @[riscvSingle.scala 597:30]
    node _T_128 = eq(_T_126, UInt<1>("h00")) @[riscvSingle.scala 597:30]
    node _T_129 = mux(_T_128, pcPlus4, rf.io.rd1) @[riscvSingle.scala 597:20]
    alu.io.a <= _T_129 @[riscvSingle.scala 597:14]
    node _T_130 = not(io.aluSrc) @[riscvSingle.scala 598:31]
    node _T_132 = eq(_T_130, UInt<1>("h00")) @[riscvSingle.scala 598:31]
    node _T_133 = mux(_T_132, extImm, rf.io.rd2) @[riscvSingle.scala 598:20]
    alu.io.b <= _T_133 @[riscvSingle.scala 598:14]
    alu.io.aluControl <= io.aluControl @[riscvSingle.scala 599:23]
    alu.io.imm <= io.aluSrc @[riscvSingle.scala 600:16]
    io.zero <= alu.io.zero @[riscvSingle.scala 601:13]
    io.lt <= alu.io.lt @[riscvSingle.scala 602:11]
    io.gt <= alu.io.gt @[riscvSingle.scala 603:11]
    datapathMessage.instr <= io.instr @[riscvSingle.scala 605:27]
    datapathMessage.memToReg <= io.memToReg @[riscvSingle.scala 606:30]
    datapathMessage.readData <= io.readData @[riscvSingle.scala 607:30]
    datapathMessage.aluOut <= alu.io.out @[riscvSingle.scala 608:28]
    datapathMessage.result <= result @[riscvSingle.scala 609:28]
    datapathMessage.pcNext <= pcNext @[riscvSingle.scala 610:28]
    datapathMessage.branchExtImm <= branchExtImm @[riscvSingle.scala 611:34]
    datapathMessage.extImm <= extImm @[riscvSingle.scala 612:28]
    datapathMessage.rd2 <= rf.io.rd2 @[riscvSingle.scala 613:25]
    datapathMessage.writeData <= io.writeData @[riscvSingle.scala 614:31]
    datapathMessage.memAdd <= io.memAdd @[riscvSingle.scala 615:28]
    datapathMessage.auiImm <= auiImm @[riscvSingle.scala 616:28]
    datapathMessage.pcBranch <= pcBranch @[riscvSingle.scala 617:30]
    datapathMessage.pcRegBranch <= pcRegBranch @[riscvSingle.scala 618:33]
    datapathMessage.pcPlus4 <= pcPlus4 @[riscvSingle.scala 619:29]
    datapathMessage.branchSrc <= io.branchSrc @[riscvSingle.scala 620:31]
    datapathMessage.ra4 <= ra4 @[riscvSingle.scala 621:25]
    node _T_134 = bits(reset, 0, 0) @[riscvSingle.scala 622:11]
    node _T_136 = eq(_T_134, UInt<1>("h00")) @[riscvSingle.scala 622:11]
    when _T_136 : @[riscvSingle.scala 622:11]
      printf(clock, UInt<1>(1), "\n\n\n___________________________\n|datapath Module:\n|  inst            : 0x%x\n|  memToReg        : b%b\n|  readData        : 0x%x\n|  aluOut          : 0x%x\n|  result          : 0x%x\n|  pcNext          : 0x%x\n|  branchExtImm    : 0x%x\n|  extImm          : b%x\n|  rd2             : b%x\n|  writeData       : b%x\n|  memAdd          : b%x\n|  pcBranch        : 0x%x\n|  pcRegBranch     : 0x%x\n|  pcPlus4         : 0x%x\n|  branchSrc       : b%b\n|  ra4             : 0x%x\n|___________________________\n", datapathMessage.instr, datapathMessage.memToReg, datapathMessage.readData, datapathMessage.aluOut, datapathMessage.result, datapathMessage.pcNext, datapathMessage.branchExtImm, datapathMessage.extImm, datapathMessage.rd2, datapathMessage.writeData, datapathMessage.memAdd, datapathMessage.pcBranch, datapathMessage.pcRegBranch, datapathMessage.pcPlus4, datapathMessage.branchSrc, datapathMessage.ra4) @[riscvSingle.scala 622:11]
      skip @[riscvSingle.scala 622:11]
    
  module decoder : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip opcode : UInt<7>, flip funct7 : UInt<7>, flip funct3 : UInt<3>, flip rd : UInt<5>, regSrc : UInt<3>, regW : UInt<1>, immSrc : UInt<2>, aluSrc : UInt<1>, pcSrc : UInt<1>, aluControl : UInt<4>, writeEn : UInt<1>, readEn : UInt<1>, memToReg : UInt<1>, branchSrc : UInt<2>, flip zero : UInt<1>, flip lt : UInt<1>, flip gt : UInt<1>}
    
    wire decoderMessage : {branchSrc : UInt<2>, opcode : UInt<7>, funct3 : UInt<3>, regSrc : UInt<1>, immSrc : UInt<2>, aluSrc : UInt<1>, pcSrc : UInt<1>, aluControl : UInt<4>, memToReg : UInt<1>, writeEn : UInt<1>, readEn : UInt<1>, zero : UInt<1>, lt : UInt<1>, gt : UInt<1>} @[riscvSingle.scala 255:30]
    node _T_41 = eq(io.opcode, UInt<6>("h033")) @[riscvSingle.scala 257:20]
    when _T_41 : @[riscvSingle.scala 257:38]
      io.regSrc <= UInt<1>("h00") @[riscvSingle.scala 258:19]
      io.immSrc <= UInt<1>("h00") @[riscvSingle.scala 259:19]
      io.aluSrc <= UInt<1>("h00") @[riscvSingle.scala 260:19]
      io.pcSrc <= UInt<1>("h00") @[riscvSingle.scala 261:18]
      io.memToReg <= UInt<1>("h00") @[riscvSingle.scala 262:21]
      io.regW <= UInt<1>("h01") @[riscvSingle.scala 263:17]
      io.writeEn <= UInt<1>("h00") @[riscvSingle.scala 264:20]
      io.readEn <= UInt<1>("h00") @[riscvSingle.scala 265:19]
      io.branchSrc <= UInt<1>("h00") @[riscvSingle.scala 266:22]
      node _T_52 = eq(io.funct7, UInt<1>("h00")) @[riscvSingle.scala 268:24]
      when _T_52 : @[riscvSingle.scala 268:42]
        node _T_54 = eq(io.funct3, UInt<1>("h00")) @[riscvSingle.scala 269:28]
        when _T_54 : @[riscvSingle.scala 269:42]
          io.aluControl <= UInt<2>("h02") @[riscvSingle.scala 270:31]
          skip @[riscvSingle.scala 269:42]
        else : @[riscvSingle.scala 271:48]
          node _T_57 = eq(io.funct3, UInt<1>("h01")) @[riscvSingle.scala 271:34]
          when _T_57 : @[riscvSingle.scala 271:48]
            io.aluControl <= UInt<2>("h03") @[riscvSingle.scala 272:31]
            skip @[riscvSingle.scala 271:48]
          else : @[riscvSingle.scala 273:48]
            node _T_60 = eq(io.funct3, UInt<2>("h02")) @[riscvSingle.scala 273:34]
            when _T_60 : @[riscvSingle.scala 273:48]
              io.aluControl <= UInt<4>("h09") @[riscvSingle.scala 274:31]
              skip @[riscvSingle.scala 273:48]
            else : @[riscvSingle.scala 275:48]
              node _T_63 = eq(io.funct3, UInt<2>("h03")) @[riscvSingle.scala 275:34]
              when _T_63 : @[riscvSingle.scala 275:48]
                io.aluControl <= UInt<3>("h05") @[riscvSingle.scala 276:31]
                skip @[riscvSingle.scala 275:48]
              else : @[riscvSingle.scala 277:48]
                node _T_66 = eq(io.funct3, UInt<3>("h04")) @[riscvSingle.scala 277:34]
                when _T_66 : @[riscvSingle.scala 277:48]
                  io.aluControl <= UInt<3>("h06") @[riscvSingle.scala 278:31]
                  skip @[riscvSingle.scala 277:48]
                else : @[riscvSingle.scala 279:48]
                  node _T_69 = eq(io.funct3, UInt<3>("h05")) @[riscvSingle.scala 279:34]
                  when _T_69 : @[riscvSingle.scala 279:48]
                    io.aluControl <= UInt<3>("h07") @[riscvSingle.scala 280:31]
                    skip @[riscvSingle.scala 279:48]
                  else : @[riscvSingle.scala 281:48]
                    node _T_72 = eq(io.funct3, UInt<3>("h06")) @[riscvSingle.scala 281:34]
                    when _T_72 : @[riscvSingle.scala 281:48]
                      io.aluControl <= UInt<1>("h01") @[riscvSingle.scala 282:31]
                      skip @[riscvSingle.scala 281:48]
                    else : @[riscvSingle.scala 283:48]
                      node _T_75 = eq(io.funct3, UInt<3>("h07")) @[riscvSingle.scala 283:34]
                      when _T_75 : @[riscvSingle.scala 283:48]
                        io.aluControl <= UInt<1>("h00") @[riscvSingle.scala 284:31]
                        skip @[riscvSingle.scala 283:48]
                      else : @[riscvSingle.scala 285:25]
                        io.aluControl <= UInt<4>("h0f") @[riscvSingle.scala 286:31]
                        skip @[riscvSingle.scala 285:25]
        skip @[riscvSingle.scala 268:42]
      else : @[riscvSingle.scala 288:47]
        node _T_79 = eq(io.funct7, UInt<1>("h01")) @[riscvSingle.scala 288:30]
        when _T_79 : @[riscvSingle.scala 288:47]
          node _T_81 = eq(io.funct3, UInt<1>("h00")) @[riscvSingle.scala 289:28]
          when _T_81 : @[riscvSingle.scala 289:41]
            io.aluControl <= UInt<4>("h08") @[riscvSingle.scala 290:31]
            skip @[riscvSingle.scala 289:41]
          else : @[riscvSingle.scala 291:47]
            node _T_84 = eq(io.funct3, UInt<3>("h04")) @[riscvSingle.scala 291:34]
            when _T_84 : @[riscvSingle.scala 291:47]
              io.aluControl <= UInt<4>("h0a") @[riscvSingle.scala 292:31]
              skip @[riscvSingle.scala 291:47]
            else : @[riscvSingle.scala 293:25]
              io.aluControl <= UInt<4>("h0f") @[riscvSingle.scala 294:31]
              skip @[riscvSingle.scala 293:25]
          skip @[riscvSingle.scala 288:47]
        else : @[riscvSingle.scala 296:47]
          node _T_88 = eq(io.funct7, UInt<6>("h020")) @[riscvSingle.scala 296:30]
          when _T_88 : @[riscvSingle.scala 296:47]
            node _T_90 = eq(io.funct3, UInt<3>("h05")) @[riscvSingle.scala 297:29]
            when _T_90 : @[riscvSingle.scala 297:43]
              io.aluControl <= UInt<3>("h04") @[riscvSingle.scala 298:31]
              skip @[riscvSingle.scala 297:43]
            else : @[riscvSingle.scala 299:47]
              node _T_93 = eq(io.funct3, UInt<1>("h00")) @[riscvSingle.scala 299:34]
              when _T_93 : @[riscvSingle.scala 299:47]
                io.aluControl <= UInt<4>("h0c") @[riscvSingle.scala 300:31]
                skip @[riscvSingle.scala 299:47]
              else : @[riscvSingle.scala 301:25]
                io.aluControl <= UInt<4>("h0f") @[riscvSingle.scala 302:31]
                skip @[riscvSingle.scala 301:25]
            skip @[riscvSingle.scala 296:47]
          else : @[riscvSingle.scala 304:21]
            io.aluControl <= UInt<4>("h0f") @[riscvSingle.scala 305:27]
            skip @[riscvSingle.scala 304:21]
      skip @[riscvSingle.scala 257:38]
    else : @[riscvSingle.scala 307:43]
      node _T_98 = eq(io.opcode, UInt<5>("h017")) @[riscvSingle.scala 307:26]
      when _T_98 : @[riscvSingle.scala 307:43]
        io.regSrc <= UInt<1>("h00") @[riscvSingle.scala 308:19]
        io.immSrc <= UInt<2>("h03") @[riscvSingle.scala 309:19]
        io.aluSrc <= UInt<1>("h01") @[riscvSingle.scala 310:19]
        io.pcSrc <= UInt<1>("h01") @[riscvSingle.scala 311:18]
        io.memToReg <= UInt<1>("h00") @[riscvSingle.scala 312:21]
        io.regW <= UInt<1>("h01") @[riscvSingle.scala 313:17]
        io.writeEn <= UInt<1>("h00") @[riscvSingle.scala 314:20]
        io.readEn <= UInt<1>("h00") @[riscvSingle.scala 315:19]
        io.branchSrc <= UInt<1>("h00") @[riscvSingle.scala 316:22]
        io.aluControl <= UInt<2>("h02") @[riscvSingle.scala 317:23]
        skip @[riscvSingle.scala 307:43]
      else : @[riscvSingle.scala 318:44]
        node _T_110 = eq(io.opcode, UInt<5>("h013")) @[riscvSingle.scala 318:26]
        when _T_110 : @[riscvSingle.scala 318:44]
          io.regSrc <= UInt<1>("h00") @[riscvSingle.scala 319:19]
          io.immSrc <= UInt<1>("h00") @[riscvSingle.scala 320:19]
          io.aluSrc <= UInt<1>("h01") @[riscvSingle.scala 321:19]
          io.pcSrc <= UInt<1>("h00") @[riscvSingle.scala 322:18]
          io.memToReg <= UInt<1>("h00") @[riscvSingle.scala 323:21]
          io.regW <= UInt<1>("h01") @[riscvSingle.scala 324:17]
          io.writeEn <= UInt<1>("h00") @[riscvSingle.scala 325:20]
          io.readEn <= UInt<1>("h00") @[riscvSingle.scala 326:19]
          io.branchSrc <= UInt<1>("h00") @[riscvSingle.scala 327:22]
          node _T_120 = bits(io.funct7, 6, 1) @[riscvSingle.scala 329:24]
          node _T_122 = eq(_T_120, UInt<5>("h010")) @[riscvSingle.scala 329:30]
          when _T_122 : @[riscvSingle.scala 329:46]
            node _T_124 = eq(io.funct3, UInt<3>("h05")) @[riscvSingle.scala 330:28]
            when _T_124 : @[riscvSingle.scala 330:41]
              io.aluControl <= UInt<3>("h04") @[riscvSingle.scala 331:31]
              skip @[riscvSingle.scala 330:41]
            else : @[riscvSingle.scala 332:25]
              io.aluControl <= UInt<4>("h0f") @[riscvSingle.scala 333:31]
              skip @[riscvSingle.scala 332:25]
            skip @[riscvSingle.scala 329:46]
          else : @[riscvSingle.scala 335:20]
            node _T_128 = eq(io.funct3, UInt<1>("h00")) @[riscvSingle.scala 336:28]
            when _T_128 : @[riscvSingle.scala 336:42]
              io.aluControl <= UInt<2>("h02") @[riscvSingle.scala 337:31]
              skip @[riscvSingle.scala 336:42]
            else : @[riscvSingle.scala 338:48]
              node _T_131 = eq(io.funct3, UInt<1>("h01")) @[riscvSingle.scala 338:34]
              when _T_131 : @[riscvSingle.scala 338:48]
                io.aluControl <= UInt<2>("h03") @[riscvSingle.scala 339:31]
                skip @[riscvSingle.scala 338:48]
              else : @[riscvSingle.scala 340:48]
                node _T_134 = eq(io.funct3, UInt<2>("h02")) @[riscvSingle.scala 340:34]
                when _T_134 : @[riscvSingle.scala 340:48]
                  io.aluControl <= UInt<4>("h09") @[riscvSingle.scala 341:31]
                  skip @[riscvSingle.scala 340:48]
                else : @[riscvSingle.scala 342:48]
                  node _T_137 = eq(io.funct3, UInt<2>("h03")) @[riscvSingle.scala 342:34]
                  when _T_137 : @[riscvSingle.scala 342:48]
                    io.aluControl <= UInt<3>("h05") @[riscvSingle.scala 343:31]
                    skip @[riscvSingle.scala 342:48]
                  else : @[riscvSingle.scala 344:48]
                    node _T_140 = eq(io.funct3, UInt<3>("h04")) @[riscvSingle.scala 344:34]
                    when _T_140 : @[riscvSingle.scala 344:48]
                      io.aluControl <= UInt<3>("h06") @[riscvSingle.scala 345:31]
                      skip @[riscvSingle.scala 344:48]
                    else : @[riscvSingle.scala 346:48]
                      node _T_143 = eq(io.funct3, UInt<3>("h05")) @[riscvSingle.scala 346:34]
                      when _T_143 : @[riscvSingle.scala 346:48]
                        io.aluControl <= UInt<3>("h07") @[riscvSingle.scala 347:31]
                        skip @[riscvSingle.scala 346:48]
                      else : @[riscvSingle.scala 348:48]
                        node _T_146 = eq(io.funct3, UInt<3>("h06")) @[riscvSingle.scala 348:34]
                        when _T_146 : @[riscvSingle.scala 348:48]
                          io.aluControl <= UInt<1>("h01") @[riscvSingle.scala 349:31]
                          skip @[riscvSingle.scala 348:48]
                        else : @[riscvSingle.scala 350:25]
                          io.aluControl <= UInt<1>("h00") @[riscvSingle.scala 351:31]
                          skip @[riscvSingle.scala 350:25]
            skip @[riscvSingle.scala 335:20]
          skip @[riscvSingle.scala 318:44]
        else : @[riscvSingle.scala 354:44]
          node _T_150 = eq(io.opcode, UInt<2>("h03")) @[riscvSingle.scala 354:26]
          when _T_150 : @[riscvSingle.scala 354:44]
            io.regSrc <= UInt<1>("h00") @[riscvSingle.scala 355:19]
            io.immSrc <= UInt<1>("h00") @[riscvSingle.scala 356:19]
            io.aluSrc <= UInt<1>("h01") @[riscvSingle.scala 357:19]
            io.pcSrc <= UInt<1>("h00") @[riscvSingle.scala 358:18]
            io.memToReg <= UInt<1>("h01") @[riscvSingle.scala 359:21]
            io.regW <= UInt<1>("h01") @[riscvSingle.scala 360:17]
            io.writeEn <= UInt<1>("h00") @[riscvSingle.scala 361:20]
            io.readEn <= UInt<1>("h01") @[riscvSingle.scala 362:19]
            io.branchSrc <= UInt<1>("h00") @[riscvSingle.scala 363:22]
            io.aluControl <= UInt<1>("h00") @[riscvSingle.scala 364:23]
            skip @[riscvSingle.scala 354:44]
          else : @[riscvSingle.scala 365:44]
            node _T_162 = eq(io.opcode, UInt<6>("h023")) @[riscvSingle.scala 365:26]
            when _T_162 : @[riscvSingle.scala 365:44]
              io.regSrc <= UInt<1>("h00") @[riscvSingle.scala 366:19]
              io.immSrc <= UInt<1>("h00") @[riscvSingle.scala 367:19]
              io.aluSrc <= UInt<1>("h01") @[riscvSingle.scala 368:19]
              io.pcSrc <= UInt<1>("h00") @[riscvSingle.scala 369:18]
              io.memToReg <= UInt<1>("h00") @[riscvSingle.scala 370:21]
              io.regW <= UInt<1>("h00") @[riscvSingle.scala 371:17]
              io.writeEn <= UInt<1>("h01") @[riscvSingle.scala 372:20]
              io.readEn <= UInt<1>("h00") @[riscvSingle.scala 373:19]
              io.branchSrc <= UInt<1>("h00") @[riscvSingle.scala 374:22]
              io.aluControl <= UInt<1>("h00") @[riscvSingle.scala 375:23]
              skip @[riscvSingle.scala 365:44]
            else : @[riscvSingle.scala 376:44]
              node _T_174 = eq(io.opcode, UInt<7>("h063")) @[riscvSingle.scala 376:26]
              when _T_174 : @[riscvSingle.scala 376:44]
                io.regSrc <= UInt<1>("h00") @[riscvSingle.scala 377:19]
                io.immSrc <= UInt<1>("h01") @[riscvSingle.scala 378:19]
                io.aluSrc <= UInt<1>("h00") @[riscvSingle.scala 379:19]
                io.pcSrc <= UInt<1>("h00") @[riscvSingle.scala 380:18]
                io.memToReg <= UInt<1>("h00") @[riscvSingle.scala 381:21]
                io.regW <= UInt<1>("h00") @[riscvSingle.scala 382:17]
                io.writeEn <= UInt<1>("h00") @[riscvSingle.scala 383:20]
                io.readEn <= UInt<1>("h00") @[riscvSingle.scala 384:19]
                io.aluControl <= UInt<3>("h04") @[riscvSingle.scala 385:23]
                node _T_185 = eq(io.funct3, UInt<1>("h00")) @[riscvSingle.scala 387:24]
                node _T_187 = eq(io.zero, UInt<1>("h01")) @[riscvSingle.scala 387:47]
                node _T_188 = and(_T_185, _T_187) @[riscvSingle.scala 387:37]
                when _T_188 : @[riscvSingle.scala 387:55]
                  io.branchSrc <= UInt<1>("h01") @[riscvSingle.scala 388:26]
                  skip @[riscvSingle.scala 387:55]
                else : @[riscvSingle.scala 389:62]
                  node _T_191 = eq(io.funct3, UInt<1>("h01")) @[riscvSingle.scala 389:30]
                  node _T_193 = eq(io.zero, UInt<1>("h00")) @[riscvSingle.scala 389:53]
                  node _T_194 = and(_T_191, _T_193) @[riscvSingle.scala 389:43]
                  when _T_194 : @[riscvSingle.scala 389:62]
                    io.branchSrc <= UInt<1>("h01") @[riscvSingle.scala 390:26]
                    skip @[riscvSingle.scala 389:62]
                  else : @[riscvSingle.scala 391:60]
                    node _T_197 = eq(io.funct3, UInt<3>("h04")) @[riscvSingle.scala 391:30]
                    node _T_199 = eq(io.lt, UInt<1>("h01")) @[riscvSingle.scala 391:51]
                    node _T_200 = and(_T_197, _T_199) @[riscvSingle.scala 391:43]
                    when _T_200 : @[riscvSingle.scala 391:60]
                      io.branchSrc <= UInt<1>("h01") @[riscvSingle.scala 392:26]
                      skip @[riscvSingle.scala 391:60]
                    else : @[riscvSingle.scala 393:60]
                      node _T_203 = eq(io.funct3, UInt<3>("h05")) @[riscvSingle.scala 393:30]
                      node _T_205 = eq(io.gt, UInt<1>("h01")) @[riscvSingle.scala 393:51]
                      node _T_206 = and(_T_203, _T_205) @[riscvSingle.scala 393:43]
                      when _T_206 : @[riscvSingle.scala 393:60]
                        io.branchSrc <= UInt<1>("h01") @[riscvSingle.scala 394:26]
                        skip @[riscvSingle.scala 393:60]
                      else : @[riscvSingle.scala 395:60]
                        node _T_209 = eq(io.funct3, UInt<3>("h06")) @[riscvSingle.scala 395:30]
                        node _T_211 = eq(io.lt, UInt<1>("h01")) @[riscvSingle.scala 395:51]
                        node _T_212 = and(_T_209, _T_211) @[riscvSingle.scala 395:43]
                        when _T_212 : @[riscvSingle.scala 395:60]
                          io.branchSrc <= UInt<1>("h01") @[riscvSingle.scala 396:26]
                          skip @[riscvSingle.scala 395:60]
                        else : @[riscvSingle.scala 397:60]
                          node _T_215 = eq(io.funct3, UInt<3>("h07")) @[riscvSingle.scala 397:30]
                          node _T_217 = eq(io.gt, UInt<1>("h01")) @[riscvSingle.scala 397:51]
                          node _T_218 = and(_T_215, _T_217) @[riscvSingle.scala 397:43]
                          when _T_218 : @[riscvSingle.scala 397:60]
                            io.branchSrc <= UInt<1>("h01") @[riscvSingle.scala 398:26]
                            skip @[riscvSingle.scala 397:60]
                          else : @[riscvSingle.scala 399:21]
                            io.branchSrc <= UInt<1>("h00") @[riscvSingle.scala 400:26]
                            skip @[riscvSingle.scala 399:21]
                skip @[riscvSingle.scala 376:44]
              else : @[riscvSingle.scala 403:44]
                node _T_222 = eq(io.opcode, UInt<7>("h06f")) @[riscvSingle.scala 403:26]
                when _T_222 : @[riscvSingle.scala 403:44]
                  io.regSrc <= UInt<3>("h04") @[riscvSingle.scala 404:19]
                  io.immSrc <= UInt<2>("h02") @[riscvSingle.scala 405:19]
                  io.aluSrc <= UInt<1>("h01") @[riscvSingle.scala 406:19]
                  io.pcSrc <= UInt<1>("h00") @[riscvSingle.scala 407:18]
                  io.memToReg <= UInt<1>("h00") @[riscvSingle.scala 408:21]
                  io.regW <= UInt<1>("h01") @[riscvSingle.scala 409:17]
                  io.writeEn <= UInt<1>("h00") @[riscvSingle.scala 410:20]
                  io.readEn <= UInt<1>("h00") @[riscvSingle.scala 411:19]
                  io.branchSrc <= UInt<1>("h01") @[riscvSingle.scala 412:22]
                  io.aluControl <= UInt<1>("h00") @[riscvSingle.scala 413:23]
                  skip @[riscvSingle.scala 403:44]
                else : @[riscvSingle.scala 414:44]
                  node _T_234 = eq(io.opcode, UInt<7>("h067")) @[riscvSingle.scala 414:26]
                  when _T_234 : @[riscvSingle.scala 414:44]
                    io.regSrc <= UInt<3>("h04") @[riscvSingle.scala 415:19]
                    io.immSrc <= UInt<1>("h00") @[riscvSingle.scala 416:19]
                    io.aluSrc <= UInt<1>("h01") @[riscvSingle.scala 417:19]
                    io.pcSrc <= UInt<1>("h00") @[riscvSingle.scala 418:18]
                    io.memToReg <= UInt<1>("h00") @[riscvSingle.scala 419:21]
                    io.regW <= UInt<1>("h01") @[riscvSingle.scala 420:17]
                    io.writeEn <= UInt<1>("h00") @[riscvSingle.scala 421:20]
                    io.readEn <= UInt<1>("h00") @[riscvSingle.scala 422:19]
                    io.branchSrc <= UInt<2>("h02") @[riscvSingle.scala 423:22]
                    io.aluControl <= UInt<2>("h02") @[riscvSingle.scala 424:23]
                    skip @[riscvSingle.scala 414:44]
                  else : @[riscvSingle.scala 425:44]
                    node _T_246 = eq(io.opcode, UInt<7>("h073")) @[riscvSingle.scala 425:26]
                    when _T_246 : @[riscvSingle.scala 425:44]
                      io.regSrc <= UInt<1>("h00") @[riscvSingle.scala 426:19]
                      io.immSrc <= UInt<1>("h00") @[riscvSingle.scala 427:19]
                      io.aluSrc <= UInt<1>("h00") @[riscvSingle.scala 428:19]
                      io.pcSrc <= UInt<1>("h00") @[riscvSingle.scala 429:18]
                      io.memToReg <= UInt<1>("h00") @[riscvSingle.scala 430:21]
                      io.regW <= UInt<1>("h00") @[riscvSingle.scala 431:17]
                      io.writeEn <= UInt<1>("h00") @[riscvSingle.scala 432:20]
                      io.readEn <= UInt<1>("h00") @[riscvSingle.scala 433:19]
                      io.branchSrc <= UInt<1>("h00") @[riscvSingle.scala 434:22]
                      io.aluControl <= UInt<1>("h00") @[riscvSingle.scala 435:23]
                      skip @[riscvSingle.scala 425:44]
                    else : @[riscvSingle.scala 436:17]
                      io.regSrc <= UInt<1>("h00") @[riscvSingle.scala 437:19]
                      io.immSrc <= UInt<1>("h00") @[riscvSingle.scala 438:19]
                      io.aluSrc <= UInt<1>("h00") @[riscvSingle.scala 439:19]
                      io.pcSrc <= UInt<1>("h00") @[riscvSingle.scala 440:18]
                      io.memToReg <= UInt<1>("h00") @[riscvSingle.scala 441:21]
                      io.regW <= UInt<1>("h00") @[riscvSingle.scala 442:17]
                      io.writeEn <= UInt<1>("h00") @[riscvSingle.scala 443:20]
                      io.readEn <= UInt<1>("h00") @[riscvSingle.scala 444:19]
                      io.branchSrc <= UInt<1>("h00") @[riscvSingle.scala 445:22]
                      io.aluControl <= UInt<1>("h00") @[riscvSingle.scala 446:23]
                      skip @[riscvSingle.scala 436:17]
    decoderMessage.branchSrc <= io.branchSrc @[riscvSingle.scala 450:30]
    decoderMessage.opcode <= io.opcode @[riscvSingle.scala 451:27]
    decoderMessage.funct3 <= io.funct3 @[riscvSingle.scala 452:27]
    decoderMessage.regSrc <= io.regSrc @[riscvSingle.scala 453:27]
    decoderMessage.immSrc <= io.immSrc @[riscvSingle.scala 454:27]
    decoderMessage.aluSrc <= io.aluSrc @[riscvSingle.scala 455:27]
    decoderMessage.pcSrc <= io.pcSrc @[riscvSingle.scala 456:26]
    decoderMessage.memToReg <= io.memToReg @[riscvSingle.scala 457:29]
    decoderMessage.writeEn <= io.writeEn @[riscvSingle.scala 458:28]
    decoderMessage.readEn <= io.readEn @[riscvSingle.scala 459:27]
    decoderMessage.aluControl <= io.aluControl @[riscvSingle.scala 460:31]
    decoderMessage.zero <= io.zero @[riscvSingle.scala 461:25]
    decoderMessage.lt <= io.lt @[riscvSingle.scala 462:23]
    decoderMessage.gt <= io.gt @[riscvSingle.scala 463:23]
    node _T_267 = bits(reset, 0, 0) @[riscvSingle.scala 464:11]
    node _T_269 = eq(_T_267, UInt<1>("h00")) @[riscvSingle.scala 464:11]
    when _T_269 : @[riscvSingle.scala 464:11]
      printf(clock, UInt<1>(1), "\n\n\n___________________________\n|decoder Module:\n|  branchSrc   : b%b\n|  opcode      : b%b\n|  funct3      : b%b\n|  regSrc      : b%b\n|  immSrc      : b%b\n|  aluSrc      : b%b\n|  pcSrc       : b%b\n|  aluControl  : b%b\n|  memToReg    : b%b\n|  writeEn     : b%b\n|  readEn     : b%b\n|  zero        : b%b\n|  lt          : b%b\n|  gt          : b%b\n|___________________________\n", decoderMessage.branchSrc, decoderMessage.opcode, decoderMessage.funct3, decoderMessage.regSrc, decoderMessage.immSrc, decoderMessage.aluSrc, decoderMessage.pcSrc, decoderMessage.aluControl, decoderMessage.memToReg, decoderMessage.writeEn, decoderMessage.readEn, decoderMessage.zero, decoderMessage.lt, decoderMessage.gt) @[riscvSingle.scala 464:11]
      skip @[riscvSingle.scala 464:11]
    
  module riscv : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip instr : UInt<32>, flip readData : UInt<32>, pc : UInt<32>, writeEn : UInt<1>, readEn : UInt<1>, memAdd : UInt<32>, writeData : UInt<32>}
    
    wire riscvMessage : {instr : UInt<32>, readData : UInt<32>, writeEn : UInt<1>, readEn : UInt<1>, memAdd : UInt<32>, writeData : UInt<32>} @[riscvSingle.scala 101:28]
    inst dp of datapath @[riscvSingle.scala 103:20]
    dp.clock <= clock
    dp.reset <= reset
    inst d of decoder @[riscvSingle.scala 104:19]
    d.clock <= clock
    d.reset <= reset
    riscvMessage.instr <= io.instr @[riscvSingle.scala 108:24]
    riscvMessage.readData <= io.readData @[riscvSingle.scala 109:27]
    riscvMessage.writeEn <= io.writeEn @[riscvSingle.scala 110:26]
    riscvMessage.readEn <= io.readEn @[riscvSingle.scala 111:25]
    riscvMessage.writeData <= io.writeData @[riscvSingle.scala 112:28]
    riscvMessage.memAdd <= io.memAdd @[riscvSingle.scala 113:25]
    node _T_20 = bits(reset, 0, 0) @[riscvSingle.scala 114:11]
    node _T_22 = eq(_T_20, UInt<1>("h00")) @[riscvSingle.scala 114:11]
    when _T_22 : @[riscvSingle.scala 114:11]
      printf(clock, UInt<1>(1), "___________________________\n|riscv Module:\n|  instr       : 0x%x\n|  writeEn    : b%b\n|  readEn    : b%b\n|  writeData   : b%b\n|  memAdd      : b%b\n|  readData    : 0x%x\n|___________________________\n", riscvMessage.instr, riscvMessage.writeEn, riscvMessage.readEn, riscvMessage.writeData, riscvMessage.memAdd, riscvMessage.readData) @[riscvSingle.scala 114:11]
      skip @[riscvSingle.scala 114:11]
    node _T_23 = bits(io.instr, 6, 0) @[riscvSingle.scala 116:28]
    d.io.opcode <= _T_23 @[riscvSingle.scala 116:17]
    node _T_24 = bits(io.instr, 31, 25) @[riscvSingle.scala 117:28]
    d.io.funct7 <= _T_24 @[riscvSingle.scala 117:17]
    node _T_25 = bits(io.instr, 14, 12) @[riscvSingle.scala 118:28]
    d.io.funct3 <= _T_25 @[riscvSingle.scala 118:17]
    node _T_26 = bits(io.instr, 11, 7) @[riscvSingle.scala 119:24]
    d.io.rd <= _T_26 @[riscvSingle.scala 119:13]
    d.io.zero <= dp.io.zero @[riscvSingle.scala 120:15]
    d.io.lt <= dp.io.lt @[riscvSingle.scala 121:13]
    d.io.gt <= dp.io.gt @[riscvSingle.scala 122:13]
    dp.io.regSrc <= d.io.regSrc @[riscvSingle.scala 124:18]
    dp.io.regWrite <= d.io.regW @[riscvSingle.scala 125:20]
    dp.io.immSrc <= d.io.immSrc @[riscvSingle.scala 126:18]
    dp.io.aluSrc <= d.io.aluSrc @[riscvSingle.scala 127:18]
    dp.io.pcSrc <= d.io.pcSrc @[riscvSingle.scala 128:17]
    dp.io.aluControl <= d.io.aluControl @[riscvSingle.scala 129:22]
    dp.io.memToReg <= d.io.writeEn @[riscvSingle.scala 130:20]
    dp.io.instr <= io.instr @[riscvSingle.scala 131:17]
    dp.io.readData <= io.readData @[riscvSingle.scala 132:20]
    dp.io.branchSrc <= d.io.branchSrc @[riscvSingle.scala 133:21]
    io.pc <= dp.io.pc @[riscvSingle.scala 135:11]
    io.writeEn <= d.io.writeEn @[riscvSingle.scala 136:16]
    io.readEn <= d.io.readEn @[riscvSingle.scala 137:15]
    io.memAdd <= dp.io.memAdd @[riscvSingle.scala 138:15]
    io.writeData <= dp.io.writeData @[riscvSingle.scala 139:18]
    
  module imem : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip mem_addr : UInt<32>, mem_out : UInt<32>}
    
    cmem MEM : UInt<32>[1024] @[riscvSingle.scala 810:18]
    node _T_11 = bits(io.mem_addr, 9, 0) @[riscvSingle.scala 813:22]
    infer mport _T_12 = MEM[_T_11], clock @[riscvSingle.scala 813:22]
    io.mem_out <= _T_12 @[riscvSingle.scala 813:16]
    
  module dmem : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip mem_addr : UInt<32>, flip mem_in : UInt<32>, flip writeEn : UInt<1>, mem_out : UInt<32>, flip readEn : UInt<1>}
    
    smem mem : UInt<32>[1024] @[riscvSingle.scala 825:26]
    node _T_17 = not(io.writeEn) @[riscvSingle.scala 826:21]
    node _T_19 = eq(_T_17, UInt<1>("h00")) @[riscvSingle.scala 826:21]
    when _T_19 : @[riscvSingle.scala 826:26]
      node _T_20 = bits(io.mem_addr, 9, 0)
      write mport _T_21 = mem[_T_20], clock
      _T_21 <= io.mem_in
      skip @[riscvSingle.scala 826:26]
    node _T_22 = bits(reset, 0, 0) @[riscvSingle.scala 830:11]
    node _T_24 = eq(_T_22, UInt<1>("h00")) @[riscvSingle.scala 830:11]
    when _T_24 : @[riscvSingle.scala 830:11]
      printf(clock, UInt<1>(1), "\n\n\nMemory___________________________\n") @[riscvSingle.scala 830:11]
      skip @[riscvSingle.scala 830:11]
    wire _T_26 : UInt<32> @[riscvSingle.scala 832:26]
    infer mport _T_28 = mem[UInt<1>("h00")], clock @[riscvSingle.scala 833:22]
    _T_26 <= _T_28 @[riscvSingle.scala 833:16]
    node _T_29 = bits(reset, 0, 0) @[riscvSingle.scala 834:15]
    node _T_31 = eq(_T_29, UInt<1>("h00")) @[riscvSingle.scala 834:15]
    when _T_31 : @[riscvSingle.scala 834:15]
      printf(clock, UInt<1>(1), "| mem(0) = ") @[riscvSingle.scala 834:15]
      skip @[riscvSingle.scala 834:15]
    node _T_32 = bits(reset, 0, 0) @[riscvSingle.scala 835:15]
    node _T_34 = eq(_T_32, UInt<1>("h00")) @[riscvSingle.scala 835:15]
    when _T_34 : @[riscvSingle.scala 835:15]
      printf(clock, UInt<1>(1), "%d\n", _T_26) @[riscvSingle.scala 835:15]
      skip @[riscvSingle.scala 835:15]
    wire _T_36 : UInt<32> @[riscvSingle.scala 832:26]
    infer mport _T_38 = mem[UInt<1>("h01")], clock @[riscvSingle.scala 833:22]
    _T_36 <= _T_38 @[riscvSingle.scala 833:16]
    node _T_39 = bits(reset, 0, 0) @[riscvSingle.scala 834:15]
    node _T_41 = eq(_T_39, UInt<1>("h00")) @[riscvSingle.scala 834:15]
    when _T_41 : @[riscvSingle.scala 834:15]
      printf(clock, UInt<1>(1), "| mem(1) = ") @[riscvSingle.scala 834:15]
      skip @[riscvSingle.scala 834:15]
    node _T_42 = bits(reset, 0, 0) @[riscvSingle.scala 835:15]
    node _T_44 = eq(_T_42, UInt<1>("h00")) @[riscvSingle.scala 835:15]
    when _T_44 : @[riscvSingle.scala 835:15]
      printf(clock, UInt<1>(1), "%d\n", _T_36) @[riscvSingle.scala 835:15]
      skip @[riscvSingle.scala 835:15]
    wire _T_46 : UInt<32> @[riscvSingle.scala 832:26]
    infer mport _T_48 = mem[UInt<2>("h02")], clock @[riscvSingle.scala 833:22]
    _T_46 <= _T_48 @[riscvSingle.scala 833:16]
    node _T_49 = bits(reset, 0, 0) @[riscvSingle.scala 834:15]
    node _T_51 = eq(_T_49, UInt<1>("h00")) @[riscvSingle.scala 834:15]
    when _T_51 : @[riscvSingle.scala 834:15]
      printf(clock, UInt<1>(1), "| mem(2) = ") @[riscvSingle.scala 834:15]
      skip @[riscvSingle.scala 834:15]
    node _T_52 = bits(reset, 0, 0) @[riscvSingle.scala 835:15]
    node _T_54 = eq(_T_52, UInt<1>("h00")) @[riscvSingle.scala 835:15]
    when _T_54 : @[riscvSingle.scala 835:15]
      printf(clock, UInt<1>(1), "%d\n", _T_46) @[riscvSingle.scala 835:15]
      skip @[riscvSingle.scala 835:15]
    wire _T_56 : UInt<32> @[riscvSingle.scala 832:26]
    infer mport _T_58 = mem[UInt<2>("h03")], clock @[riscvSingle.scala 833:22]
    _T_56 <= _T_58 @[riscvSingle.scala 833:16]
    node _T_59 = bits(reset, 0, 0) @[riscvSingle.scala 834:15]
    node _T_61 = eq(_T_59, UInt<1>("h00")) @[riscvSingle.scala 834:15]
    when _T_61 : @[riscvSingle.scala 834:15]
      printf(clock, UInt<1>(1), "| mem(3) = ") @[riscvSingle.scala 834:15]
      skip @[riscvSingle.scala 834:15]
    node _T_62 = bits(reset, 0, 0) @[riscvSingle.scala 835:15]
    node _T_64 = eq(_T_62, UInt<1>("h00")) @[riscvSingle.scala 835:15]
    when _T_64 : @[riscvSingle.scala 835:15]
      printf(clock, UInt<1>(1), "%d\n", _T_56) @[riscvSingle.scala 835:15]
      skip @[riscvSingle.scala 835:15]
    wire _T_66 : UInt<32> @[riscvSingle.scala 832:26]
    infer mport _T_68 = mem[UInt<3>("h04")], clock @[riscvSingle.scala 833:22]
    _T_66 <= _T_68 @[riscvSingle.scala 833:16]
    node _T_69 = bits(reset, 0, 0) @[riscvSingle.scala 834:15]
    node _T_71 = eq(_T_69, UInt<1>("h00")) @[riscvSingle.scala 834:15]
    when _T_71 : @[riscvSingle.scala 834:15]
      printf(clock, UInt<1>(1), "| mem(4) = ") @[riscvSingle.scala 834:15]
      skip @[riscvSingle.scala 834:15]
    node _T_72 = bits(reset, 0, 0) @[riscvSingle.scala 835:15]
    node _T_74 = eq(_T_72, UInt<1>("h00")) @[riscvSingle.scala 835:15]
    when _T_74 : @[riscvSingle.scala 835:15]
      printf(clock, UInt<1>(1), "%d\n", _T_66) @[riscvSingle.scala 835:15]
      skip @[riscvSingle.scala 835:15]
    wire _T_76 : UInt<32> @[riscvSingle.scala 832:26]
    infer mport _T_78 = mem[UInt<3>("h05")], clock @[riscvSingle.scala 833:22]
    _T_76 <= _T_78 @[riscvSingle.scala 833:16]
    node _T_79 = bits(reset, 0, 0) @[riscvSingle.scala 834:15]
    node _T_81 = eq(_T_79, UInt<1>("h00")) @[riscvSingle.scala 834:15]
    when _T_81 : @[riscvSingle.scala 834:15]
      printf(clock, UInt<1>(1), "| mem(5) = ") @[riscvSingle.scala 834:15]
      skip @[riscvSingle.scala 834:15]
    node _T_82 = bits(reset, 0, 0) @[riscvSingle.scala 835:15]
    node _T_84 = eq(_T_82, UInt<1>("h00")) @[riscvSingle.scala 835:15]
    when _T_84 : @[riscvSingle.scala 835:15]
      printf(clock, UInt<1>(1), "%d\n", _T_76) @[riscvSingle.scala 835:15]
      skip @[riscvSingle.scala 835:15]
    wire _T_86 : UInt<32> @[riscvSingle.scala 832:26]
    infer mport _T_88 = mem[UInt<3>("h06")], clock @[riscvSingle.scala 833:22]
    _T_86 <= _T_88 @[riscvSingle.scala 833:16]
    node _T_89 = bits(reset, 0, 0) @[riscvSingle.scala 834:15]
    node _T_91 = eq(_T_89, UInt<1>("h00")) @[riscvSingle.scala 834:15]
    when _T_91 : @[riscvSingle.scala 834:15]
      printf(clock, UInt<1>(1), "| mem(6) = ") @[riscvSingle.scala 834:15]
      skip @[riscvSingle.scala 834:15]
    node _T_92 = bits(reset, 0, 0) @[riscvSingle.scala 835:15]
    node _T_94 = eq(_T_92, UInt<1>("h00")) @[riscvSingle.scala 835:15]
    when _T_94 : @[riscvSingle.scala 835:15]
      printf(clock, UInt<1>(1), "%d\n", _T_86) @[riscvSingle.scala 835:15]
      skip @[riscvSingle.scala 835:15]
    wire _T_96 : UInt<32> @[riscvSingle.scala 832:26]
    infer mport _T_98 = mem[UInt<3>("h07")], clock @[riscvSingle.scala 833:22]
    _T_96 <= _T_98 @[riscvSingle.scala 833:16]
    node _T_99 = bits(reset, 0, 0) @[riscvSingle.scala 834:15]
    node _T_101 = eq(_T_99, UInt<1>("h00")) @[riscvSingle.scala 834:15]
    when _T_101 : @[riscvSingle.scala 834:15]
      printf(clock, UInt<1>(1), "| mem(7) = ") @[riscvSingle.scala 834:15]
      skip @[riscvSingle.scala 834:15]
    node _T_102 = bits(reset, 0, 0) @[riscvSingle.scala 835:15]
    node _T_104 = eq(_T_102, UInt<1>("h00")) @[riscvSingle.scala 835:15]
    when _T_104 : @[riscvSingle.scala 835:15]
      printf(clock, UInt<1>(1), "%d\n", _T_96) @[riscvSingle.scala 835:15]
      skip @[riscvSingle.scala 835:15]
    wire _T_106 : UInt<32> @[riscvSingle.scala 832:26]
    infer mport _T_108 = mem[UInt<4>("h08")], clock @[riscvSingle.scala 833:22]
    _T_106 <= _T_108 @[riscvSingle.scala 833:16]
    node _T_109 = bits(reset, 0, 0) @[riscvSingle.scala 834:15]
    node _T_111 = eq(_T_109, UInt<1>("h00")) @[riscvSingle.scala 834:15]
    when _T_111 : @[riscvSingle.scala 834:15]
      printf(clock, UInt<1>(1), "| mem(8) = ") @[riscvSingle.scala 834:15]
      skip @[riscvSingle.scala 834:15]
    node _T_112 = bits(reset, 0, 0) @[riscvSingle.scala 835:15]
    node _T_114 = eq(_T_112, UInt<1>("h00")) @[riscvSingle.scala 835:15]
    when _T_114 : @[riscvSingle.scala 835:15]
      printf(clock, UInt<1>(1), "%d\n", _T_106) @[riscvSingle.scala 835:15]
      skip @[riscvSingle.scala 835:15]
    wire _T_116 : UInt<32> @[riscvSingle.scala 832:26]
    infer mport _T_118 = mem[UInt<4>("h09")], clock @[riscvSingle.scala 833:22]
    _T_116 <= _T_118 @[riscvSingle.scala 833:16]
    node _T_119 = bits(reset, 0, 0) @[riscvSingle.scala 834:15]
    node _T_121 = eq(_T_119, UInt<1>("h00")) @[riscvSingle.scala 834:15]
    when _T_121 : @[riscvSingle.scala 834:15]
      printf(clock, UInt<1>(1), "| mem(9) = ") @[riscvSingle.scala 834:15]
      skip @[riscvSingle.scala 834:15]
    node _T_122 = bits(reset, 0, 0) @[riscvSingle.scala 835:15]
    node _T_124 = eq(_T_122, UInt<1>("h00")) @[riscvSingle.scala 835:15]
    when _T_124 : @[riscvSingle.scala 835:15]
      printf(clock, UInt<1>(1), "%d\n", _T_116) @[riscvSingle.scala 835:15]
      skip @[riscvSingle.scala 835:15]
    wire _T_126 : UInt<32> @[riscvSingle.scala 832:26]
    infer mport _T_128 = mem[UInt<4>("h0a")], clock @[riscvSingle.scala 833:22]
    _T_126 <= _T_128 @[riscvSingle.scala 833:16]
    node _T_129 = bits(reset, 0, 0) @[riscvSingle.scala 834:15]
    node _T_131 = eq(_T_129, UInt<1>("h00")) @[riscvSingle.scala 834:15]
    when _T_131 : @[riscvSingle.scala 834:15]
      printf(clock, UInt<1>(1), "| mem(10) = ") @[riscvSingle.scala 834:15]
      skip @[riscvSingle.scala 834:15]
    node _T_132 = bits(reset, 0, 0) @[riscvSingle.scala 835:15]
    node _T_134 = eq(_T_132, UInt<1>("h00")) @[riscvSingle.scala 835:15]
    when _T_134 : @[riscvSingle.scala 835:15]
      printf(clock, UInt<1>(1), "%d\n", _T_126) @[riscvSingle.scala 835:15]
      skip @[riscvSingle.scala 835:15]
    wire _T_136 : UInt<32> @[riscvSingle.scala 832:26]
    infer mport _T_138 = mem[UInt<4>("h0b")], clock @[riscvSingle.scala 833:22]
    _T_136 <= _T_138 @[riscvSingle.scala 833:16]
    node _T_139 = bits(reset, 0, 0) @[riscvSingle.scala 834:15]
    node _T_141 = eq(_T_139, UInt<1>("h00")) @[riscvSingle.scala 834:15]
    when _T_141 : @[riscvSingle.scala 834:15]
      printf(clock, UInt<1>(1), "| mem(11) = ") @[riscvSingle.scala 834:15]
      skip @[riscvSingle.scala 834:15]
    node _T_142 = bits(reset, 0, 0) @[riscvSingle.scala 835:15]
    node _T_144 = eq(_T_142, UInt<1>("h00")) @[riscvSingle.scala 835:15]
    when _T_144 : @[riscvSingle.scala 835:15]
      printf(clock, UInt<1>(1), "%d\n", _T_136) @[riscvSingle.scala 835:15]
      skip @[riscvSingle.scala 835:15]
    wire _T_146 : UInt<32> @[riscvSingle.scala 832:26]
    infer mport _T_148 = mem[UInt<4>("h0c")], clock @[riscvSingle.scala 833:22]
    _T_146 <= _T_148 @[riscvSingle.scala 833:16]
    node _T_149 = bits(reset, 0, 0) @[riscvSingle.scala 834:15]
    node _T_151 = eq(_T_149, UInt<1>("h00")) @[riscvSingle.scala 834:15]
    when _T_151 : @[riscvSingle.scala 834:15]
      printf(clock, UInt<1>(1), "| mem(12) = ") @[riscvSingle.scala 834:15]
      skip @[riscvSingle.scala 834:15]
    node _T_152 = bits(reset, 0, 0) @[riscvSingle.scala 835:15]
    node _T_154 = eq(_T_152, UInt<1>("h00")) @[riscvSingle.scala 835:15]
    when _T_154 : @[riscvSingle.scala 835:15]
      printf(clock, UInt<1>(1), "%d\n", _T_146) @[riscvSingle.scala 835:15]
      skip @[riscvSingle.scala 835:15]
    wire _T_156 : UInt<32> @[riscvSingle.scala 832:26]
    infer mport _T_158 = mem[UInt<4>("h0d")], clock @[riscvSingle.scala 833:22]
    _T_156 <= _T_158 @[riscvSingle.scala 833:16]
    node _T_159 = bits(reset, 0, 0) @[riscvSingle.scala 834:15]
    node _T_161 = eq(_T_159, UInt<1>("h00")) @[riscvSingle.scala 834:15]
    when _T_161 : @[riscvSingle.scala 834:15]
      printf(clock, UInt<1>(1), "| mem(13) = ") @[riscvSingle.scala 834:15]
      skip @[riscvSingle.scala 834:15]
    node _T_162 = bits(reset, 0, 0) @[riscvSingle.scala 835:15]
    node _T_164 = eq(_T_162, UInt<1>("h00")) @[riscvSingle.scala 835:15]
    when _T_164 : @[riscvSingle.scala 835:15]
      printf(clock, UInt<1>(1), "%d\n", _T_156) @[riscvSingle.scala 835:15]
      skip @[riscvSingle.scala 835:15]
    wire _T_166 : UInt<32> @[riscvSingle.scala 832:26]
    infer mport _T_168 = mem[UInt<4>("h0e")], clock @[riscvSingle.scala 833:22]
    _T_166 <= _T_168 @[riscvSingle.scala 833:16]
    node _T_169 = bits(reset, 0, 0) @[riscvSingle.scala 834:15]
    node _T_171 = eq(_T_169, UInt<1>("h00")) @[riscvSingle.scala 834:15]
    when _T_171 : @[riscvSingle.scala 834:15]
      printf(clock, UInt<1>(1), "| mem(14) = ") @[riscvSingle.scala 834:15]
      skip @[riscvSingle.scala 834:15]
    node _T_172 = bits(reset, 0, 0) @[riscvSingle.scala 835:15]
    node _T_174 = eq(_T_172, UInt<1>("h00")) @[riscvSingle.scala 835:15]
    when _T_174 : @[riscvSingle.scala 835:15]
      printf(clock, UInt<1>(1), "%d\n", _T_166) @[riscvSingle.scala 835:15]
      skip @[riscvSingle.scala 835:15]
    wire _T_176 : UInt<32> @[riscvSingle.scala 832:26]
    infer mport _T_178 = mem[UInt<4>("h0f")], clock @[riscvSingle.scala 833:22]
    _T_176 <= _T_178 @[riscvSingle.scala 833:16]
    node _T_179 = bits(reset, 0, 0) @[riscvSingle.scala 834:15]
    node _T_181 = eq(_T_179, UInt<1>("h00")) @[riscvSingle.scala 834:15]
    when _T_181 : @[riscvSingle.scala 834:15]
      printf(clock, UInt<1>(1), "| mem(15) = ") @[riscvSingle.scala 834:15]
      skip @[riscvSingle.scala 834:15]
    node _T_182 = bits(reset, 0, 0) @[riscvSingle.scala 835:15]
    node _T_184 = eq(_T_182, UInt<1>("h00")) @[riscvSingle.scala 835:15]
    when _T_184 : @[riscvSingle.scala 835:15]
      printf(clock, UInt<1>(1), "%d\n", _T_176) @[riscvSingle.scala 835:15]
      skip @[riscvSingle.scala 835:15]
    wire _T_186 : UInt<32> @[riscvSingle.scala 832:26]
    infer mport _T_188 = mem[UInt<5>("h010")], clock @[riscvSingle.scala 833:22]
    _T_186 <= _T_188 @[riscvSingle.scala 833:16]
    node _T_189 = bits(reset, 0, 0) @[riscvSingle.scala 834:15]
    node _T_191 = eq(_T_189, UInt<1>("h00")) @[riscvSingle.scala 834:15]
    when _T_191 : @[riscvSingle.scala 834:15]
      printf(clock, UInt<1>(1), "| mem(16) = ") @[riscvSingle.scala 834:15]
      skip @[riscvSingle.scala 834:15]
    node _T_192 = bits(reset, 0, 0) @[riscvSingle.scala 835:15]
    node _T_194 = eq(_T_192, UInt<1>("h00")) @[riscvSingle.scala 835:15]
    when _T_194 : @[riscvSingle.scala 835:15]
      printf(clock, UInt<1>(1), "%d\n", _T_186) @[riscvSingle.scala 835:15]
      skip @[riscvSingle.scala 835:15]
    wire _T_196 : UInt<32> @[riscvSingle.scala 832:26]
    infer mport _T_198 = mem[UInt<5>("h011")], clock @[riscvSingle.scala 833:22]
    _T_196 <= _T_198 @[riscvSingle.scala 833:16]
    node _T_199 = bits(reset, 0, 0) @[riscvSingle.scala 834:15]
    node _T_201 = eq(_T_199, UInt<1>("h00")) @[riscvSingle.scala 834:15]
    when _T_201 : @[riscvSingle.scala 834:15]
      printf(clock, UInt<1>(1), "| mem(17) = ") @[riscvSingle.scala 834:15]
      skip @[riscvSingle.scala 834:15]
    node _T_202 = bits(reset, 0, 0) @[riscvSingle.scala 835:15]
    node _T_204 = eq(_T_202, UInt<1>("h00")) @[riscvSingle.scala 835:15]
    when _T_204 : @[riscvSingle.scala 835:15]
      printf(clock, UInt<1>(1), "%d\n", _T_196) @[riscvSingle.scala 835:15]
      skip @[riscvSingle.scala 835:15]
    wire _T_206 : UInt<32> @[riscvSingle.scala 832:26]
    infer mport _T_208 = mem[UInt<5>("h012")], clock @[riscvSingle.scala 833:22]
    _T_206 <= _T_208 @[riscvSingle.scala 833:16]
    node _T_209 = bits(reset, 0, 0) @[riscvSingle.scala 834:15]
    node _T_211 = eq(_T_209, UInt<1>("h00")) @[riscvSingle.scala 834:15]
    when _T_211 : @[riscvSingle.scala 834:15]
      printf(clock, UInt<1>(1), "| mem(18) = ") @[riscvSingle.scala 834:15]
      skip @[riscvSingle.scala 834:15]
    node _T_212 = bits(reset, 0, 0) @[riscvSingle.scala 835:15]
    node _T_214 = eq(_T_212, UInt<1>("h00")) @[riscvSingle.scala 835:15]
    when _T_214 : @[riscvSingle.scala 835:15]
      printf(clock, UInt<1>(1), "%d\n", _T_206) @[riscvSingle.scala 835:15]
      skip @[riscvSingle.scala 835:15]
    wire _T_216 : UInt<32> @[riscvSingle.scala 832:26]
    infer mport _T_218 = mem[UInt<5>("h013")], clock @[riscvSingle.scala 833:22]
    _T_216 <= _T_218 @[riscvSingle.scala 833:16]
    node _T_219 = bits(reset, 0, 0) @[riscvSingle.scala 834:15]
    node _T_221 = eq(_T_219, UInt<1>("h00")) @[riscvSingle.scala 834:15]
    when _T_221 : @[riscvSingle.scala 834:15]
      printf(clock, UInt<1>(1), "| mem(19) = ") @[riscvSingle.scala 834:15]
      skip @[riscvSingle.scala 834:15]
    node _T_222 = bits(reset, 0, 0) @[riscvSingle.scala 835:15]
    node _T_224 = eq(_T_222, UInt<1>("h00")) @[riscvSingle.scala 835:15]
    when _T_224 : @[riscvSingle.scala 835:15]
      printf(clock, UInt<1>(1), "%d\n", _T_216) @[riscvSingle.scala 835:15]
      skip @[riscvSingle.scala 835:15]
    wire _T_226 : UInt<32> @[riscvSingle.scala 832:26]
    infer mport _T_228 = mem[UInt<5>("h014")], clock @[riscvSingle.scala 833:22]
    _T_226 <= _T_228 @[riscvSingle.scala 833:16]
    node _T_229 = bits(reset, 0, 0) @[riscvSingle.scala 834:15]
    node _T_231 = eq(_T_229, UInt<1>("h00")) @[riscvSingle.scala 834:15]
    when _T_231 : @[riscvSingle.scala 834:15]
      printf(clock, UInt<1>(1), "| mem(20) = ") @[riscvSingle.scala 834:15]
      skip @[riscvSingle.scala 834:15]
    node _T_232 = bits(reset, 0, 0) @[riscvSingle.scala 835:15]
    node _T_234 = eq(_T_232, UInt<1>("h00")) @[riscvSingle.scala 835:15]
    when _T_234 : @[riscvSingle.scala 835:15]
      printf(clock, UInt<1>(1), "%d\n", _T_226) @[riscvSingle.scala 835:15]
      skip @[riscvSingle.scala 835:15]
    wire _T_236 : UInt<32> @[riscvSingle.scala 832:26]
    infer mport _T_238 = mem[UInt<5>("h015")], clock @[riscvSingle.scala 833:22]
    _T_236 <= _T_238 @[riscvSingle.scala 833:16]
    node _T_239 = bits(reset, 0, 0) @[riscvSingle.scala 834:15]
    node _T_241 = eq(_T_239, UInt<1>("h00")) @[riscvSingle.scala 834:15]
    when _T_241 : @[riscvSingle.scala 834:15]
      printf(clock, UInt<1>(1), "| mem(21) = ") @[riscvSingle.scala 834:15]
      skip @[riscvSingle.scala 834:15]
    node _T_242 = bits(reset, 0, 0) @[riscvSingle.scala 835:15]
    node _T_244 = eq(_T_242, UInt<1>("h00")) @[riscvSingle.scala 835:15]
    when _T_244 : @[riscvSingle.scala 835:15]
      printf(clock, UInt<1>(1), "%d\n", _T_236) @[riscvSingle.scala 835:15]
      skip @[riscvSingle.scala 835:15]
    wire _T_246 : UInt<32> @[riscvSingle.scala 832:26]
    infer mport _T_248 = mem[UInt<5>("h016")], clock @[riscvSingle.scala 833:22]
    _T_246 <= _T_248 @[riscvSingle.scala 833:16]
    node _T_249 = bits(reset, 0, 0) @[riscvSingle.scala 834:15]
    node _T_251 = eq(_T_249, UInt<1>("h00")) @[riscvSingle.scala 834:15]
    when _T_251 : @[riscvSingle.scala 834:15]
      printf(clock, UInt<1>(1), "| mem(22) = ") @[riscvSingle.scala 834:15]
      skip @[riscvSingle.scala 834:15]
    node _T_252 = bits(reset, 0, 0) @[riscvSingle.scala 835:15]
    node _T_254 = eq(_T_252, UInt<1>("h00")) @[riscvSingle.scala 835:15]
    when _T_254 : @[riscvSingle.scala 835:15]
      printf(clock, UInt<1>(1), "%d\n", _T_246) @[riscvSingle.scala 835:15]
      skip @[riscvSingle.scala 835:15]
    wire _T_256 : UInt<32> @[riscvSingle.scala 832:26]
    infer mport _T_258 = mem[UInt<5>("h017")], clock @[riscvSingle.scala 833:22]
    _T_256 <= _T_258 @[riscvSingle.scala 833:16]
    node _T_259 = bits(reset, 0, 0) @[riscvSingle.scala 834:15]
    node _T_261 = eq(_T_259, UInt<1>("h00")) @[riscvSingle.scala 834:15]
    when _T_261 : @[riscvSingle.scala 834:15]
      printf(clock, UInt<1>(1), "| mem(23) = ") @[riscvSingle.scala 834:15]
      skip @[riscvSingle.scala 834:15]
    node _T_262 = bits(reset, 0, 0) @[riscvSingle.scala 835:15]
    node _T_264 = eq(_T_262, UInt<1>("h00")) @[riscvSingle.scala 835:15]
    when _T_264 : @[riscvSingle.scala 835:15]
      printf(clock, UInt<1>(1), "%d\n", _T_256) @[riscvSingle.scala 835:15]
      skip @[riscvSingle.scala 835:15]
    wire _T_266 : UInt<32> @[riscvSingle.scala 832:26]
    infer mport _T_268 = mem[UInt<5>("h018")], clock @[riscvSingle.scala 833:22]
    _T_266 <= _T_268 @[riscvSingle.scala 833:16]
    node _T_269 = bits(reset, 0, 0) @[riscvSingle.scala 834:15]
    node _T_271 = eq(_T_269, UInt<1>("h00")) @[riscvSingle.scala 834:15]
    when _T_271 : @[riscvSingle.scala 834:15]
      printf(clock, UInt<1>(1), "| mem(24) = ") @[riscvSingle.scala 834:15]
      skip @[riscvSingle.scala 834:15]
    node _T_272 = bits(reset, 0, 0) @[riscvSingle.scala 835:15]
    node _T_274 = eq(_T_272, UInt<1>("h00")) @[riscvSingle.scala 835:15]
    when _T_274 : @[riscvSingle.scala 835:15]
      printf(clock, UInt<1>(1), "%d\n", _T_266) @[riscvSingle.scala 835:15]
      skip @[riscvSingle.scala 835:15]
    wire _T_276 : UInt<32> @[riscvSingle.scala 832:26]
    infer mport _T_278 = mem[UInt<5>("h019")], clock @[riscvSingle.scala 833:22]
    _T_276 <= _T_278 @[riscvSingle.scala 833:16]
    node _T_279 = bits(reset, 0, 0) @[riscvSingle.scala 834:15]
    node _T_281 = eq(_T_279, UInt<1>("h00")) @[riscvSingle.scala 834:15]
    when _T_281 : @[riscvSingle.scala 834:15]
      printf(clock, UInt<1>(1), "| mem(25) = ") @[riscvSingle.scala 834:15]
      skip @[riscvSingle.scala 834:15]
    node _T_282 = bits(reset, 0, 0) @[riscvSingle.scala 835:15]
    node _T_284 = eq(_T_282, UInt<1>("h00")) @[riscvSingle.scala 835:15]
    when _T_284 : @[riscvSingle.scala 835:15]
      printf(clock, UInt<1>(1), "%d\n", _T_276) @[riscvSingle.scala 835:15]
      skip @[riscvSingle.scala 835:15]
    wire _T_286 : UInt<32> @[riscvSingle.scala 832:26]
    infer mport _T_288 = mem[UInt<5>("h01a")], clock @[riscvSingle.scala 833:22]
    _T_286 <= _T_288 @[riscvSingle.scala 833:16]
    node _T_289 = bits(reset, 0, 0) @[riscvSingle.scala 834:15]
    node _T_291 = eq(_T_289, UInt<1>("h00")) @[riscvSingle.scala 834:15]
    when _T_291 : @[riscvSingle.scala 834:15]
      printf(clock, UInt<1>(1), "| mem(26) = ") @[riscvSingle.scala 834:15]
      skip @[riscvSingle.scala 834:15]
    node _T_292 = bits(reset, 0, 0) @[riscvSingle.scala 835:15]
    node _T_294 = eq(_T_292, UInt<1>("h00")) @[riscvSingle.scala 835:15]
    when _T_294 : @[riscvSingle.scala 835:15]
      printf(clock, UInt<1>(1), "%d\n", _T_286) @[riscvSingle.scala 835:15]
      skip @[riscvSingle.scala 835:15]
    wire _T_296 : UInt<32> @[riscvSingle.scala 832:26]
    infer mport _T_298 = mem[UInt<5>("h01b")], clock @[riscvSingle.scala 833:22]
    _T_296 <= _T_298 @[riscvSingle.scala 833:16]
    node _T_299 = bits(reset, 0, 0) @[riscvSingle.scala 834:15]
    node _T_301 = eq(_T_299, UInt<1>("h00")) @[riscvSingle.scala 834:15]
    when _T_301 : @[riscvSingle.scala 834:15]
      printf(clock, UInt<1>(1), "| mem(27) = ") @[riscvSingle.scala 834:15]
      skip @[riscvSingle.scala 834:15]
    node _T_302 = bits(reset, 0, 0) @[riscvSingle.scala 835:15]
    node _T_304 = eq(_T_302, UInt<1>("h00")) @[riscvSingle.scala 835:15]
    when _T_304 : @[riscvSingle.scala 835:15]
      printf(clock, UInt<1>(1), "%d\n", _T_296) @[riscvSingle.scala 835:15]
      skip @[riscvSingle.scala 835:15]
    wire _T_306 : UInt<32> @[riscvSingle.scala 832:26]
    infer mport _T_308 = mem[UInt<5>("h01c")], clock @[riscvSingle.scala 833:22]
    _T_306 <= _T_308 @[riscvSingle.scala 833:16]
    node _T_309 = bits(reset, 0, 0) @[riscvSingle.scala 834:15]
    node _T_311 = eq(_T_309, UInt<1>("h00")) @[riscvSingle.scala 834:15]
    when _T_311 : @[riscvSingle.scala 834:15]
      printf(clock, UInt<1>(1), "| mem(28) = ") @[riscvSingle.scala 834:15]
      skip @[riscvSingle.scala 834:15]
    node _T_312 = bits(reset, 0, 0) @[riscvSingle.scala 835:15]
    node _T_314 = eq(_T_312, UInt<1>("h00")) @[riscvSingle.scala 835:15]
    when _T_314 : @[riscvSingle.scala 835:15]
      printf(clock, UInt<1>(1), "%d\n", _T_306) @[riscvSingle.scala 835:15]
      skip @[riscvSingle.scala 835:15]
    wire _T_316 : UInt<32> @[riscvSingle.scala 832:26]
    infer mport _T_318 = mem[UInt<5>("h01d")], clock @[riscvSingle.scala 833:22]
    _T_316 <= _T_318 @[riscvSingle.scala 833:16]
    node _T_319 = bits(reset, 0, 0) @[riscvSingle.scala 834:15]
    node _T_321 = eq(_T_319, UInt<1>("h00")) @[riscvSingle.scala 834:15]
    when _T_321 : @[riscvSingle.scala 834:15]
      printf(clock, UInt<1>(1), "| mem(29) = ") @[riscvSingle.scala 834:15]
      skip @[riscvSingle.scala 834:15]
    node _T_322 = bits(reset, 0, 0) @[riscvSingle.scala 835:15]
    node _T_324 = eq(_T_322, UInt<1>("h00")) @[riscvSingle.scala 835:15]
    when _T_324 : @[riscvSingle.scala 835:15]
      printf(clock, UInt<1>(1), "%d\n", _T_316) @[riscvSingle.scala 835:15]
      skip @[riscvSingle.scala 835:15]
    wire _T_326 : UInt<32> @[riscvSingle.scala 832:26]
    infer mport _T_328 = mem[UInt<5>("h01e")], clock @[riscvSingle.scala 833:22]
    _T_326 <= _T_328 @[riscvSingle.scala 833:16]
    node _T_329 = bits(reset, 0, 0) @[riscvSingle.scala 834:15]
    node _T_331 = eq(_T_329, UInt<1>("h00")) @[riscvSingle.scala 834:15]
    when _T_331 : @[riscvSingle.scala 834:15]
      printf(clock, UInt<1>(1), "| mem(30) = ") @[riscvSingle.scala 834:15]
      skip @[riscvSingle.scala 834:15]
    node _T_332 = bits(reset, 0, 0) @[riscvSingle.scala 835:15]
    node _T_334 = eq(_T_332, UInt<1>("h00")) @[riscvSingle.scala 835:15]
    when _T_334 : @[riscvSingle.scala 835:15]
      printf(clock, UInt<1>(1), "%d\n", _T_326) @[riscvSingle.scala 835:15]
      skip @[riscvSingle.scala 835:15]
    wire _T_336 : UInt<32> @[riscvSingle.scala 832:26]
    infer mport _T_338 = mem[UInt<5>("h01f")], clock @[riscvSingle.scala 833:22]
    _T_336 <= _T_338 @[riscvSingle.scala 833:16]
    node _T_339 = bits(reset, 0, 0) @[riscvSingle.scala 834:15]
    node _T_341 = eq(_T_339, UInt<1>("h00")) @[riscvSingle.scala 834:15]
    when _T_341 : @[riscvSingle.scala 834:15]
      printf(clock, UInt<1>(1), "| mem(31) = ") @[riscvSingle.scala 834:15]
      skip @[riscvSingle.scala 834:15]
    node _T_342 = bits(reset, 0, 0) @[riscvSingle.scala 835:15]
    node _T_344 = eq(_T_342, UInt<1>("h00")) @[riscvSingle.scala 835:15]
    when _T_344 : @[riscvSingle.scala 835:15]
      printf(clock, UInt<1>(1), "%d\n", _T_336) @[riscvSingle.scala 835:15]
      skip @[riscvSingle.scala 835:15]
    node _T_345 = bits(reset, 0, 0) @[riscvSingle.scala 837:11]
    node _T_347 = eq(_T_345, UInt<1>("h00")) @[riscvSingle.scala 837:11]
    when _T_347 : @[riscvSingle.scala 837:11]
      printf(clock, UInt<1>(1), "|________________________________\n") @[riscvSingle.scala 837:11]
      skip @[riscvSingle.scala 837:11]
    node _T_348 = not(io.readEn) @[riscvSingle.scala 839:51]
    node _T_350 = eq(_T_348, UInt<1>("h00")) @[riscvSingle.scala 839:51]
    wire _T_352 : UInt @[riscvSingle.scala 839:27]
    _T_352 is invalid @[riscvSingle.scala 839:27]
    when _T_350 : @[riscvSingle.scala 839:27]
      _T_352 <= io.mem_addr @[riscvSingle.scala 839:27]
      node _T_354 = or(_T_352, UInt<10>("h00")) @[riscvSingle.scala 839:27]
      node _T_355 = bits(_T_354, 9, 0) @[riscvSingle.scala 839:27]
      read mport _T_356 = mem[_T_355], clock @[riscvSingle.scala 839:27]
      skip @[riscvSingle.scala 839:27]
    io.mem_out <= _T_356 @[riscvSingle.scala 839:16]
    
  module top : 
    input clock : Clock
    input reset : UInt<1>
    output io : {valid : UInt<1>}
    
    wire topMessage : {instr_pulled : UInt<32>, pc_pulled : UInt<32>, writeEn : UInt<1>, readEn : UInt<1>, memIn : UInt<32>, memAdd : UInt<32>, memOut : UInt<32>} @[riscvSingle.scala 35:26]
    inst r of riscv @[riscvSingle.scala 36:19]
    r.clock <= clock
    r.reset <= reset
    inst im of imem @[riscvSingle.scala 37:20]
    im.clock <= clock
    im.reset <= reset
    inst dm of dmem @[riscvSingle.scala 38:20]
    dm.clock <= clock
    dm.reset <= reset
    wire instr_out : UInt<32> @[riscvSingle.scala 39:25]
    wire pc_pulled : UInt<32> @[riscvSingle.scala 40:25]
    instr_out <= im.io.mem_out @[riscvSingle.scala 42:15]
    node _T_11 = div(r.io.pc, UInt<3>("h04")) @[riscvSingle.scala 43:26]
    pc_pulled <= _T_11 @[riscvSingle.scala 43:15]
    dm.io.mem_addr <= r.io.memAdd @[riscvSingle.scala 45:20]
    dm.io.mem_in <= r.io.writeData @[riscvSingle.scala 46:18]
    dm.io.writeEn <= r.io.writeEn @[riscvSingle.scala 47:19]
    dm.io.readEn <= r.io.readEn @[riscvSingle.scala 48:18]
    r.io.readData <= dm.io.mem_out @[riscvSingle.scala 50:19]
    topMessage.instr_pulled <= instr_out @[riscvSingle.scala 53:29]
    topMessage.pc_pulled <= pc_pulled @[riscvSingle.scala 54:26]
    topMessage.memIn <= r.io.writeData @[riscvSingle.scala 55:22]
    topMessage.writeEn <= r.io.writeEn @[riscvSingle.scala 56:24]
    topMessage.readEn <= r.io.readEn @[riscvSingle.scala 57:23]
    topMessage.memAdd <= r.io.memAdd @[riscvSingle.scala 58:23]
    topMessage.memOut <= dm.io.mem_out @[riscvSingle.scala 59:23]
    node _T_12 = bits(reset, 0, 0) @[riscvSingle.scala 60:11]
    node _T_14 = eq(_T_12, UInt<1>("h00")) @[riscvSingle.scala 60:11]
    when _T_14 : @[riscvSingle.scala 60:11]
      printf(clock, UInt<1>(1), "\n\n\n___________________________\n|top Module:\n|  instr pulled: 0x%x\n|  pc pulled   : b%b\n|  writeEn     : b%b\n|  readEn      : b%b\n|  mem in      : b%b\n|  mem add     : b%b\n|  mem out     : b%b\n|___________________________\n", topMessage.instr_pulled, topMessage.pc_pulled, topMessage.writeEn, topMessage.readEn, topMessage.memIn, topMessage.memAdd, topMessage.memOut) @[riscvSingle.scala 60:11]
      skip @[riscvSingle.scala 60:11]
    node _T_16 = div(r.io.pc, UInt<3>("h04")) @[riscvSingle.scala 62:31]
    im.io.mem_addr <= _T_16 @[riscvSingle.scala 62:20]
    r.io.instr <= im.io.mem_out @[riscvSingle.scala 64:16]
    node _T_17 = bits(instr_out, 6, 0) @[riscvSingle.scala 66:30]
    node _T_19 = eq(_T_17, UInt<7>("h073")) @[riscvSingle.scala 66:37]
    node _T_22 = mux(_T_19, UInt<1>("h00"), UInt<1>("h01")) @[riscvSingle.scala 66:20]
    io.valid <= _T_22 @[riscvSingle.scala 66:14]
    
