<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 10:13</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/MC/MCInstrDesc.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L27'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===------ llvm/MC/MCInstrDesc.cpp- Instruction Descriptors --------------===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This file defines methods on the MCOperandInfo and MCInstrDesc classes, which</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// are used to describe target instructions and their operands.</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCInstrDesc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCInst.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool MCInstrDesc::mayAffectControlFlow(const MCInst &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='covered-line'><pre>2.50k</pre></td><td class='code'><pre>                                       const MCRegisterInfo &amp;RI) const {</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='covered-line'><pre>2.50k</pre></td><td class='code'><pre>  if (isBranch() || <div class='tooltip'>isCall()<span class='tooltip-content'>2.19k</span></div> || <div class='tooltip'>isReturn()<span class='tooltip-content'>2.09k</span></div> || <div class='tooltip'>isIndirectBranch()<span class='tooltip-content'>2.04k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L22' href='#L22'><span>22:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>305</span>, <span class='None'>False</span>: <span class='covered-line'>2.19k</span>]
  Branch (<span class='line-number'><a name='L22' href='#L22'><span>22:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>108</span>, <span class='None'>False</span>: <span class='covered-line'>2.09k</span>]
  Branch (<span class='line-number'><a name='L22' href='#L22'><span>22:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>47</span>, <span class='None'>False</span>: <span class='covered-line'>2.04k</span>]
  Branch (<span class='line-number'><a name='L22' href='#L22'><span>22:47</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.04k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L22'><span>22:7</span></a></span>) to (<span class='line-number'><a href='#L22'><span>22:65</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (22:7)
     Condition C2 --> (22:21)
     Condition C3 --> (22:33)
     Condition C4 --> (22:47)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -  = T      }
  3 { F,  F,  T,  -  = T      }
  4 { F,  T,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  C4-Pair: not covered
  MC/DC Coverage for Expression: 75.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='covered-line'><pre>460</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='covered-line'><pre>2.04k</pre></td><td class='code'><pre>  unsigned PC = RI.getProgramCounter();</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='covered-line'><pre>2.04k</pre></td><td class='code'><pre>  if (PC == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L25' href='#L25'><span>25:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.17k</span>, <span class='None'>False</span>: <span class='covered-line'>867</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='covered-line'><pre>867</pre></td><td class='code'><pre>  if (hasDefOfPhysReg(MI, PC, RI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L27' href='#L27'><span>27:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>867</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return true</span>;</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='covered-line'><pre>867</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='covered-line'><pre>867</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool MCInstrDesc::hasImplicitDefOfPhysReg(unsigned Reg,</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='covered-line'><pre>1.93M</pre></td><td class='code'><pre>                                          const MCRegisterInfo *MRI) const {</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='covered-line'><pre>1.93M</pre></td><td class='code'><pre>  for (MCPhysReg ImpDef : implicit_defs())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L34' href='#L34'><span>34:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.29M</span>, <span class='None'>False</span>: <span class='covered-line'>926k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='covered-line'><pre>1.29M</pre></td><td class='code'><pre>    if (ImpDef == Reg || <div class='tooltip'>(<span class='tooltip-content'>284k</span></div><div class='tooltip'>MRI<span class='tooltip-content'>284k</span></div> &amp;&amp; <div class='tooltip'>MRI-&gt;isSubRegister(Reg, ImpDef)<span class='tooltip-content'>151</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L35' href='#L35'><span>35:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.01M</span>, <span class='None'>False</span>: <span class='covered-line'>284k</span>]
  Branch (<span class='line-number'><a name='L35' href='#L35'><span>35:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>151</span>, <span class='None'>False</span>: <span class='covered-line'>284k</span>]
  Branch (<span class='line-number'><a name='L35' href='#L35'><span>35:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>150</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L35'><span>35:9</span></a></span>) to (<span class='line-number'><a href='#L35'><span>35:66</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (35:9)
     Condition C2 --> (35:27)
     Condition C3 --> (35:34)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  -  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  T,  F  = F      }
  4 { F,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='covered-line'><pre>1.01M</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='covered-line'><pre>926k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='covered-line'><pre>1.93M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool MCInstrDesc::hasDefOfPhysReg(const MCInst &amp;MI, unsigned Reg,</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='covered-line'><pre>1.41k</pre></td><td class='code'><pre>                                  const MCRegisterInfo &amp;RI) const {</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='covered-line'><pre>2.14k</pre></td><td class='code'><pre>  for (int i = 0, e = NumDefs; i != e; <div class='tooltip'>++i<span class='tooltip-content'>729</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L42' href='#L42'><span>42:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>759</span>, <span class='None'>False</span>: <span class='covered-line'>1.38k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='covered-line'><pre>759</pre></td><td class='code'><pre>    if (MI.getOperand(i).isReg() &amp;&amp; MI.getOperand(i).getReg() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L43' href='#L43'><span>43:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>759</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L43' href='#L43'><span>43:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>664</span>, <span class='None'>False</span>: <span class='covered-line'>95</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='covered-line'><pre>759</pre></td><td class='code'><pre>        <div class='tooltip'>RI.isSubRegisterEq(Reg, MI.getOperand(i).getReg())<span class='tooltip-content'>664</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L44' href='#L44'><span>44:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>634</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L43'><span>43:9</span></a></span>) to (<span class='line-number'><a href='#L43'><span>44:59</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (43:9)
     Condition C2 --> (43:37)
     Condition C3 --> (44:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { T,  F,  -  = F      }
  2 { T,  T,  F  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,3)
  C3-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='covered-line'><pre>1.38k</pre></td><td class='code'><pre>  if (variadicOpsAreDefs())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L46' href='#L46'><span>46:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>1.36k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>    <div class='tooltip'>for (int i = NumOperands - 1, e = MI.getNumOperands(); <span class='tooltip-content'>19</span></div>i != e; <div class='tooltip'>++i<span class='tooltip-content'>15</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L47' href='#L47'><span>47:60</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>      if (MI.getOperand(i).isReg() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L48' href='#L48'><span>48:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>          RI.isSubRegisterEq(Reg, MI.getOperand(i).getReg()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L49' href='#L49'><span>49:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L48'><span>48:11</span></a></span>) to (<span class='line-number'><a href='#L48'><span>49:61</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (48:11)
     Condition C2 --> (49:11)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='covered-line'><pre>1.36k</pre></td><td class='code'><pre>  return hasImplicitDefOfPhysReg(Reg, &amp;RI);</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='covered-line'><pre>1.38k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>