# Compile of alu.v was successful.
# Compile of read_write_fsm.v was successful.
# Compile of register_bank.v failed with 1 errors.
# Compile of tb_top.v failed with 2 errors.
# Compile of top_module.v was successful.
# 5 compiles, 2 failed with 3 errors.
# Compile of alu.v was successful.
# Compile of read_write_fsm.v was successful.
# Compile of register_bank.v was successful.
# Compile of tb_top.v was successful.
# Compile of top_module.v was successful.
# 5 compiles, 0 failed with no errors.
vsim -gui work.tb_top
# vsim -gui work.tb_top 
# Start time: 23:15:56 on Nov 15,2024
# Loading work.tb_top
# Loading work.top_module
# Loading work.register_bank
# Loading work.read_write_fsm
# Loading work.alu
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'wr_en'. The port definition is at: C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/register_bank.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/u_top_module/u_register_bank File: C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/top_module.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'rd_en'. The port definition is at: C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/register_bank.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/u_top_module/u_register_bank File: C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/top_module.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cs'. The port definition is at: C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/read_write_fsm.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/u_top_module/u_read_write_fsm File: C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/top_module.v Line: 36
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'write'. The port definition is at: C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/read_write_fsm.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/u_top_module/u_read_write_fsm File: C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/top_module.v Line: 36
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'data_out'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/u_top_module/u_alu File: C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/top_module.v Line: 45
# Error loading design
# End time: 23:15:57 on Nov 15,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 8
vsim -gui work.tb_top
# vsim -gui work.tb_top 
# Start time: 23:16:44 on Nov 15,2024
# Loading work.tb_top
# Loading work.top_module
# Loading work.register_bank
# Loading work.read_write_fsm
# Loading work.alu
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'wr_en'. The port definition is at: C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/register_bank.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/u_top_module/u_register_bank File: C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/top_module.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'rd_en'. The port definition is at: C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/register_bank.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/u_top_module/u_register_bank File: C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/top_module.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cs'. The port definition is at: C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/read_write_fsm.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/u_top_module/u_read_write_fsm File: C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/top_module.v Line: 36
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'write'. The port definition is at: C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/read_write_fsm.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/u_top_module/u_read_write_fsm File: C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/top_module.v Line: 36
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'data_out'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/u_top_module/u_alu File: C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/top_module.v Line: 45
# Error loading design
# End time: 23:16:45 on Nov 15,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 5
# Compile of alu.v was successful.
# Compile of read_write_fsm.v was successful.
# Compile of register_bank.v was successful.
# Compile of tb_top.v was successful.
# Compile of top_module.v was successful.
# 5 compiles, 0 failed with no errors.
vsim -gui work.tb_top
# vsim -gui work.tb_top 
# Start time: 23:17:08 on Nov 15,2024
# Loading work.tb_top
# Loading work.top_module
# Loading work.register_bank
# Loading work.read_write_fsm
# Loading work.alu
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cs'. The port definition is at: C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/read_write_fsm.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/u_top_module/u_read_write_fsm File: C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/top_module.v Line: 36
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'write'. The port definition is at: C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/read_write_fsm.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/u_top_module/u_read_write_fsm File: C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/top_module.v Line: 36
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'data_out'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/u_top_module/u_alu File: C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/top_module.v Line: 45
# Error loading design
# End time: 23:17:09 on Nov 15,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 4
# Compile of alu.v was successful.
# Compile of read_write_fsm.v was successful.
# Compile of register_bank.v was successful.
# Compile of tb_top.v was successful.
# Compile of top_module.v was successful.
# 5 compiles, 0 failed with no errors.
vsim -gui work.tb_top
# vsim -gui work.tb_top 
# Start time: 23:18:33 on Nov 15,2024
# Loading work.tb_top
# Loading work.top_module
# Loading work.register_bank
# Loading work.read_write_fsm
# Loading work.alu
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'cs'. The port definition is at: C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/top_module.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/u_top_module File: C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/tb_top.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'write'. The port definition is at: C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/top_module.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/u_top_module File: C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/tb_top.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cs'. The port definition is at: C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/read_write_fsm.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/u_top_module/u_read_write_fsm File: C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/top_module.v Line: 36
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'write'. The port definition is at: C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/read_write_fsm.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/u_top_module/u_read_write_fsm File: C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/top_module.v Line: 36
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'data_out'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/u_top_module/u_alu File: C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/top_module.v Line: 45
# Error loading design
# End time: 23:18:34 on Nov 15,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 6
# Compile of alu.v was successful.
# Compile of read_write_fsm.v was successful.
# Compile of register_bank.v was successful.
# Compile of tb_top.v was successful.
# Compile of top_module.v was successful.
# 5 compiles, 0 failed with no errors.
vsim -gui work.tb_top
# vsim -gui work.tb_top 
# Start time: 23:19:47 on Nov 15,2024
# Loading work.tb_top
# Loading work.top_module
# Loading work.register_bank
# Loading work.read_write_fsm
# Loading work.alu
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'data_out'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/u_top_module/u_alu File: C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/top_module.v Line: 45
# Error loading design
# End time: 23:19:48 on Nov 15,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of alu.v was successful.
# Compile of read_write_fsm.v was successful.
# Compile of register_bank.v was successful.
# Compile of tb_top.v was successful.
# Compile of top_module.v was successful.
# 5 compiles, 0 failed with no errors.
vsim -gui work.tb_top
# vsim -gui work.tb_top 
# Start time: 23:21:16 on Nov 15,2024
# Loading work.tb_top
# Loading work.top_module
# Loading work.register_bank
# Loading work.read_write_fsm
# Loading work.alu
add wave -position insertpoint sim:/tb_top/*
run -all
# ** Note: $finish    : C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/tb_top.v(114)
#    Time: 210 ps  Iteration: 0  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/tb_top.v line 114
run -all
# Break key hit
# Simulation stop requested.
vsim -gui work.tb_top
# End time: 23:22:04 on Nov 15,2024, Elapsed time: 0:00:48
# Errors: 0, Warnings: 2
# vsim -gui work.tb_top 
# Start time: 23:22:04 on Nov 15,2024
# Loading work.tb_top
# Loading work.top_module
# Loading work.register_bank
# Loading work.read_write_fsm
# Loading work.alu
add wave -position insertpoint sim:/tb_top/*
run -all
# ** Note: $finish    : C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/tb_top.v(114)
#    Time: 210 ps  Iteration: 0  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/tb_top.v line 114
# Compile of alu.v was successful.
# Compile of read_write_fsm.v was successful.
# Compile of register_bank.v was successful.
# Compile of tb_top.v was successful.
# Compile of top_module.v was successful.
# 5 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.top_module
# Loading work.register_bank
# Loading work.read_write_fsm
# Loading work.alu
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/tb_top.v(114)
#    Time: 210 ps  Iteration: 0  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/tb_top.v line 114
# Compile of alu.v was successful.
# Compile of read_write_fsm.v was successful.
# Compile of register_bank.v was successful.
# Compile of tb_top.v was successful.
# Compile of top_module.v was successful.
# 5 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.top_module
# Loading work.register_bank
# Loading work.read_write_fsm
# Loading work.alu
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/tb_top.v(113)
#    Time: 200 ps  Iteration: 0  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/tb_top.v line 113
# Compile of alu.v was successful.
# Compile of read_write_fsm.v was successful.
# Compile of register_bank.v was successful.
# Compile of tb_top.v was successful.
# Compile of top_module.v was successful.
# 5 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.top_module
# Loading work.register_bank
# Loading work.read_write_fsm
# Loading work.alu
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/tb_top.v(111)
#    Time: 190 ps  Iteration: 0  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/tb_top.v line 111
# Compile of alu.v was successful.
# Compile of read_write_fsm.v was successful.
# Compile of register_bank.v was successful.
# Compile of tb_top.v was successful.
# Compile of top_module.v was successful.
# 5 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.top_module
# Loading work.register_bank
# Loading work.read_write_fsm
# Loading work.alu
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/tb_top.v(116)
#    Time: 200 ps  Iteration: 0  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/tb_top.v line 116
add wave -position end  sim:/tb_top/u_top_module/u_register_bank/data_a_out
add wave -position end  sim:/tb_top/u_top_module/u_register_bank/data_b_out
add wave -position end  sim:/tb_top/u_top_module/u_register_bank/compute_out
restart -f
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/tb_top.v(116)
#    Time: 200 ps  Iteration: 0  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/tb_top.v line 116
add wave -position end  sim:/tb_top/u_top_module/u_register_bank/wr_en
add wave -position end  sim:/tb_top/u_top_module/u_register_bank/rd_en
restart -f
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/tb_top.v(116)
#    Time: 200 ps  Iteration: 0  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/tb_top.v line 116
# Compile of alu.v was successful.
# Compile of read_write_fsm.v was successful.
# Compile of register_bank.v was successful.
# Compile of tb_top.v was successful.
# Compile of top_module.v was successful.
# 5 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.top_module
# Loading work.register_bank
# Loading work.read_write_fsm
# Loading work.alu
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/tb_top.v(116)
#    Time: 200 ps  Iteration: 0  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/tb_top.v line 116
# Compile of alu.v was successful.
# Compile of read_write_fsm.v was successful.
# Compile of register_bank.v was successful.
# Compile of tb_top.v was successful.
# Compile of top_module.v was successful.
# 5 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.top_module
# Loading work.register_bank
# Loading work.read_write_fsm
# Loading work.alu
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/tb_top.v(116)
#    Time: 200 ps  Iteration: 0  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/tb_top.v line 116
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
add wave -position end  sim:/tb_top/u_top_module/u_read_write_fsm/wr_en
restart -f
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/tb_top.v(116)
#    Time: 200 ps  Iteration: 0  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/tb_top.v line 116
add wave -position end  sim:/tb_top/u_top_module/u_read_write_fsm/pstate
# Compile of alu.v was successful.
# Compile of read_write_fsm.v was successful.
# Compile of register_bank.v was successful.
# Compile of tb_top.v was successful.
# Compile of top_module.v was successful.
# 5 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.top_module
# Loading work.register_bank
# Loading work.read_write_fsm
# Loading work.alu
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/tb_top.v(116)
#    Time: 200 ps  Iteration: 0  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/tb_top.v line 116
# Compile of alu.v was successful.
# Compile of read_write_fsm.v was successful.
# Compile of register_bank.v was successful.
# Compile of tb_top.v was successful.
# Compile of top_module.v was successful.
# 5 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_top
# Loading work.top_module
# Loading work.register_bank
# Loading work.read_write_fsm
# Loading work.alu
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/tb_top.v(116)
#    Time: 700 ps  Iteration: 0  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/fazlu/OneDrive/Desktop/RTL_Training/Day_4_ALU/tb_top.v line 116
