

================================================================
== Vitis HLS Report for 'dataflow_parent_loop_proc7'
================================================================
* Date:           Thu Jul 21 11:39:48 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        reuse_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.366 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_64_2  |        ?|        ?|         ?|          -|          -|     ?|    no    |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tilenumc_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tilenumc"   --->   Operation 4 'read' 'tilenumc_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tilen_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tilen"   --->   Operation 5 'read' 'tilen_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tilenuma_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tilenuma"   --->   Operation 6 'read' 'tilenuma_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%numc_iter_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %numc_iter"   --->   Operation 7 'read' 'numc_iter_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%n_iter_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n_iter"   --->   Operation 8 'read' 'n_iter_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.60ns)   --->   "%br_ln0 = br void"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.98>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%on = phi i31, void %newFuncRoot, i31 %on_1, void %.split1"   --->   Operation 10 'phi' 'on' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i31 %on" [reuse_test/before.cpp:64]   --->   Operation 11 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.85ns)   --->   "%icmp_ln64 = icmp_slt  i32 %zext_ln64, i32 %n_iter_read" [reuse_test/before.cpp:64]   --->   Operation 12 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln64 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32, i32, void @dataflow_parent_loop_str, i31 %on, i32 %n_iter" [reuse_test/before.cpp:64]   --->   Operation 13 'specdataflowpipeline' 'specdataflowpipeline_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.87ns)   --->   "%on_1 = add i31 %on, i31" [reuse_test/before.cpp:64]   --->   Operation 14 'add' 'on_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %._crit_edge.loopexit.exitStub, void %.split1" [reuse_test/before.cpp:64]   --->   Operation 15 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_parent_loop_proc, i32 %numc_iter_read, i32 %A, i32 %B, i32 %C, i32 %tilenuma_read, i32 %tilen_read, i32 %tilenumc_read"   --->   Operation 16 'call' 'call_ln0' <Predicate = (icmp_ln64)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 17 'ret' 'ret_ln0' <Predicate = (!icmp_ln64)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [reuse_test/before.cpp:64]   --->   Operation 18 'specloopname' 'specloopname_ln64' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_3 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_parent_loop_proc, i32 %numc_iter_read, i32 %A, i32 %B, i32 %C, i32 %tilenuma_read, i32 %tilen_read, i32 %tilenumc_read"   --->   Operation 19 'call' 'call_ln0' <Predicate = (icmp_ln64)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 20 'br' 'br_ln0' <Predicate = (icmp_ln64)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('on') with incoming values : ('on', reuse_test/before.cpp:64) [16]  (0.603 ns)

 <State 2>: 0.981ns
The critical path consists of the following:
	'phi' operation ('on') with incoming values : ('on', reuse_test/before.cpp:64) [16]  (0 ns)
	'add' operation ('on', reuse_test/before.cpp:64) [20]  (0.874 ns)
	blocking operation 0.107 ns on control path)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
