#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_00000000010c4a40 .scope module, "A6Q1" "A6Q1" 2 3;
 .timescale 0 0;
v0000000001142590_0 .net/s "calculated_value", 15 0, v0000000000906c30_0;  1 drivers
v0000000001142ef0_0 .var "clk", 0 0;
v0000000001142e50_0 .net "done", 0 0, v00000000010c3fc0_0;  1 drivers
v0000000001142f90_0 .var "opcode", 2 0;
v00000000011426d0_0 .var "read_address1", 4 0;
v0000000001142090_0 .var "read_address2", 4 0;
v0000000001142130_0 .net/s "read_data1", 15 0, v0000000000906870_0;  1 drivers
v00000000011421d0_0 .net/s "read_data2", 15 0, v0000000000906910_0;  1 drivers
v0000000001142270_0 .var "write_address", 4 0;
v0000000001142310_0 .var/s "write_data", 15 0;
S_00000000010cb680 .scope module, "PR" "instruction_processor" 2 13, 3 3 0, S_00000000010c4a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "opcode";
    .port_info 2 /INPUT 5 "read_address1";
    .port_info 3 /INPUT 5 "read_address2";
    .port_info 4 /INPUT 5 "write_address";
    .port_info 5 /INPUT 16 "write_data";
    .port_info 6 /OUTPUT 16 "read_data1";
    .port_info 7 /OUTPUT 16 "read_data2";
    .port_info 8 /OUTPUT 16 "calculated_value";
    .port_info 9 /OUTPUT 1 "done";
v0000000000906b90_0 .var *"_ivl_0", 15 0; Local signal
v0000000000906c30_0 .var "calculated_value", 15 0;
v00000000010c3f20_0 .net "clk", 0 0, v0000000001142ef0_0;  1 drivers
v00000000010c3fc0_0 .var "done", 0 0;
v00000000010c4060_0 .net "opcode", 2 0, v0000000001142f90_0;  1 drivers
v00000000010c4100_0 .net "read_address1", 4 0, v00000000011426d0_0;  1 drivers
v00000000010c41a0_0 .net "read_address2", 4 0, v0000000001142090_0;  1 drivers
v0000000001142bd0_0 .net "read_data1", 15 0, v0000000000906870_0;  alias, 1 drivers
v0000000001142c70_0 .net "read_data2", 15 0, v0000000000906910_0;  alias, 1 drivers
v0000000001142a90_0 .var "valid_address", 2 0;
v0000000001142b30_0 .net "write_address", 4 0, v0000000001142270_0;  1 drivers
v0000000001142d10_0 .net "write_data", 15 0, v0000000001142310_0;  1 drivers
v0000000001142db0_0 .var "write_data_temp", 15 0;
S_00000000010cb810 .scope module, "register_interface" "RegisterFile" 3 16, 4 1 0, S_00000000010cb680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "read_address1";
    .port_info 2 /INPUT 5 "read_address2";
    .port_info 3 /INPUT 5 "write_address";
    .port_info 4 /INPUT 16 "write_data";
    .port_info 5 /INPUT 3 "valid_address";
    .port_info 6 /OUTPUT 16 "read_data1";
    .port_info 7 /OUTPUT 16 "read_data2";
v00000000010cb9a0_0 .net "clk", 0 0, v0000000001142ef0_0;  alias, 1 drivers
v00000000010d9880 .array "file", 31 0, 15 0;
v00000000010cba40_0 .net "read_address1", 4 0, v00000000011426d0_0;  alias, 1 drivers
v00000000009067d0_0 .net "read_address2", 4 0, v0000000001142090_0;  alias, 1 drivers
v0000000000906870_0 .var "read_data1", 15 0;
v0000000000906910_0 .var "read_data2", 15 0;
v00000000009069b0_0 .net "valid_address", 2 0, v0000000001142a90_0;  1 drivers
v0000000000906a50_0 .net "write_address", 4 0, v0000000001142270_0;  alias, 1 drivers
v0000000000906af0_0 .net "write_data", 15 0, v0000000001142db0_0;  1 drivers
E_00000000010e2580 .event posedge, v00000000010cb9a0_0;
    .scope S_00000000010cb810;
T_0 ;
    %wait E_00000000010e2580;
    %load/vec4 v00000000009069b0_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v00000000009067d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000010d9880, 4;
    %assign/vec4 v0000000000906910_0, 20;
T_0.0 ;
    %load/vec4 v00000000009069b0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v00000000010cba40_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000010d9880, 4;
    %assign/vec4 v0000000000906870_0, 20;
T_0.2 ;
    %load/vec4 v00000000009069b0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0000000000906af0_0;
    %load/vec4 v0000000000906a50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 20, 0; Constant delay
    %assign/vec4/a/d v00000000010d9880, 0, 4;
T_0.4 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000010cb810;
T_1 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010d9880, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010d9880, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010d9880, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010d9880, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010d9880, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010d9880, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010d9880, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010d9880, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010d9880, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010d9880, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010d9880, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010d9880, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010d9880, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010d9880, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010d9880, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010d9880, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010d9880, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010d9880, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010d9880, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010d9880, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010d9880, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010d9880, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010d9880, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010d9880, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010d9880, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010d9880, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010d9880, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010d9880, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010d9880, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010d9880, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010d9880, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010d9880, 4, 0;
    %end;
    .thread T_1;
    .scope S_00000000010cb680;
T_2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000001142a90_0, 0, 3;
    %end;
    .thread T_2;
    .scope S_00000000010cb680;
T_3 ;
    %wait E_00000000010e2580;
    %load/vec4 v00000000010c4060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000001142a90_0, 4, 1;
    %load/vec4 v0000000001142d10_0;
    %store/vec4 v0000000001142db0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 20, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000001142a90_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010c3fc0_0, 20;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000010c4060_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000001142a90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 20, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000001142a90_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010c3fc0_0, 20;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v00000000010c4060_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000000001142a90_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000001142a90_0, 20;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010c3fc0_0, 20;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v00000000010c4060_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000000001142a90_0, 0, 3;
    %load/vec4 v0000000001142d10_0;
    %store/vec4 v0000000001142db0_0, 0, 16;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000001142a90_0, 20;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v00000000010c4060_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_3.8, 4;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000000001142a90_0, 0, 3;
    %load/vec4 v0000000001142d10_0;
    %store/vec4 v0000000001142db0_0, 0, 16;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000001142a90_0, 20;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v00000000010c4060_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_3.10, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000000001142a90_0, 0, 3;
    %load/vec4 v0000000001142bd0_0;
    %load/vec4 v0000000001142c70_0;
    %add;
    %store/vec4 v0000000000906b90_0, 0, 16;
    %pushi/vec4 160, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000906b90_0;
    %store/vec4 v0000000000906c30_0, 0, 16;
    %load/vec4 v0000000000906c30_0;
    %store/vec4 v0000000001142db0_0, 0, 16;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000001142a90_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000001142a90_0, 180;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v00000000010c4060_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000000001142a90_0, 0, 3;
    %load/vec4 v0000000001142bd0_0;
    %load/vec4 v0000000001142c70_0;
    %sub;
    %store/vec4 v0000000000906c30_0, 0, 16;
    %delay 160, 0;
    %load/vec4 v0000000000906c30_0;
    %store/vec4 v0000000001142db0_0, 0, 16;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000001142a90_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000001142a90_0, 180;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000001142a90_0, 0, 3;
    %load/vec4 v0000000001142bd0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000906c30_0, 0, 16;
    %delay 160, 0;
    %load/vec4 v0000000000906c30_0;
    %store/vec4 v0000000001142db0_0, 0, 16;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000001142a90_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000001142a90_0, 180;
T_3.13 ;
T_3.11 ;
T_3.9 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000010c4a40;
T_4 ;
    %wait E_00000000010e2580;
    %load/vec4 v0000000001142f90_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001142f90_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %vpi_call 2 22 "$display", "time=%d read_address1 = %d read_data1 = %d", $time, v00000000011426d0_0, v0000000001142130_0 {0 0 0};
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000001142f90_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001142f90_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %vpi_call 2 26 "$display", "time=%d read_address1 = %d read_data1 = %d read_address2 = %d read_data2 = %d", $time, v00000000011426d0_0, v0000000001142130_0, v0000000001142090_0, v00000000011421d0_0 {0 0 0};
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000000001142f90_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001142f90_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000000001142f90_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %vpi_call 2 30 "$display", "time=%d write_address = %d written_data = %d", $time, v0000000001142270_0, v0000000001142590_0 {0 0 0};
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000010c4a40;
T_5 ;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001142ef0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001142ef0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001142ef0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_00000000010c4a40;
T_6 ;
    %delay 3, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000001142f90_0, 0, 3;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000001142270_0, 0, 5;
    %pushi/vec4 12, 0, 16;
    %store/vec4 v0000000001142310_0, 0, 16;
    %delay 30, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000000001142f90_0, 0, 3;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000000011426d0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000000001142270_0, 0, 5;
    %pushi/vec4 65527, 0, 16;
    %store/vec4 v0000000001142310_0, 0, 16;
    %delay 50, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000000001142f90_0, 0, 3;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000000011426d0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000000001142090_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000000001142270_0, 0, 5;
    %pushi/vec4 65, 0, 16;
    %store/vec4 v0000000001142310_0, 0, 16;
    %delay 50, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000001142f90_0, 0, 3;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000000011426d0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000000001142090_0, 0, 5;
    %delay 50, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000000001142f90_0, 0, 3;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v00000000011426d0_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0000000001142270_0, 0, 5;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0000000001142310_0, 0, 16;
    %delay 300, 0;
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "A6Q1_top.v";
    "./Processor.v";
    "./RF.v";
