{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558182431932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558182431948 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 18 07:27:11 2019 " "Processing started: Sat May 18 07:27:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558182431948 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182431948 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off P2 -c P2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off P2 -c P2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182431948 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558182433776 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558182433776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_bcd_7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top_bcd_7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_bcd_7seg " "Found entity 1: TOP_bcd_7seg" {  } { { "src/TOP_bcd_7seg.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/TOP_bcd_7seg.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182452551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182452551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pkg_bin_to_thto.sv 1 0 " "Found 1 design units, including 0 entities, in source file src/pkg_bin_to_thto.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg_bin_to_thto (SystemVerilog) " "Found design unit 1: pkg_bin_to_thto (SystemVerilog)" {  } { { "src/pkg_bin_to_thto.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/pkg_bin_to_thto.sv" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182452566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182452566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/displays.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/displays.sv" { { "Info" "ISGN_ENTITY_NAME" "1 displays " "Found entity 1: displays" {  } { { "src/displays.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/displays.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182452582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182452582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/complement_a2.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/complement_a2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 complement_a2 " "Found entity 1: complement_a2" {  } { { "src/complement_a2.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/complement_a2.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182452598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182452598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bin_to_thto.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/bin_to_thto.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_thto " "Found entity 1: bin_to_thto" {  } { { "src/bin_to_thto.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/bin_to_thto.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182452598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182452598 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a bin_to_7seg.sv(14) " "Verilog HDL Declaration information at bin_to_7seg.sv(14): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "src/bin_to_7seg.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/bin_to_7seg.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558182452613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b bin_to_7seg.sv(15) " "Verilog HDL Declaration information at bin_to_7seg.sv(15): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "src/bin_to_7seg.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/bin_to_7seg.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558182452613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c bin_to_7seg.sv(16) " "Verilog HDL Declaration information at bin_to_7seg.sv(16): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "src/bin_to_7seg.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/bin_to_7seg.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558182452613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d bin_to_7seg.sv(17) " "Verilog HDL Declaration information at bin_to_7seg.sv(17): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "src/bin_to_7seg.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/bin_to_7seg.sv" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558182452613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bin_to_7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/bin_to_7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_7seg " "Found entity 1: bin_to_7seg" {  } { { "src/bin_to_7seg.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/bin_to_7seg.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182452629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182452629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/add_con.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/add_con.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_con " "Found entity 1: add_con" {  } { { "src/add_con.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/add_con.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182452645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182452645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/add.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "src/add.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/add.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182452676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182452676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/square_root.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/square_root.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_root " "Found entity 1: square_root" {  } { { "src/square_root.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/square_root.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182452691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182452691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/shift_reg_right_data.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/shift_reg_right_data.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_right_data " "Found entity 1: shift_reg_right_data" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182452723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182452723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/shift_left_quotient.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/shift_left_quotient.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_quotient " "Found entity 1: shift_left_quotient" {  } { { "src/shift_left_quotient.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_left_quotient.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182452738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182452738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/shift_left.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/shift_left.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "src/shift_left.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_left.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182452754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182452754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/root_op_calc.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/root_op_calc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 root_op_calc " "Found entity 1: root_op_calc" {  } { { "src/root_op_calc.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/root_op_calc.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182452770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182452770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "src/register.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/register.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182452785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182452785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/or_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/or_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate " "Found entity 1: or_gate" {  } { { "src/or_gate.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/or_gate.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182452801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182452801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux_2powern.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mux_2powern.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2powerN " "Found entity 1: mux_2powerN" {  } { { "src/mux_2powerN.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mux_2powerN.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182452816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182452816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/multiplier_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/multiplier_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_reg " "Found entity 1: multiplier_reg" {  } { { "src/multiplier_reg.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/multiplier_reg.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182452832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182452832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/demux_2powern.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/demux_2powern.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demux_2powerN " "Found entity 1: demux_2powerN" {  } { { "src/demux_2powerN.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/demux_2powerN.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182452848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182452848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/and_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/and_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "src/and_gate.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/and_gate.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182452879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182452879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "src/alu.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182452895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182452895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "src/counter.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/counter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182452910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182452910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pkg_system_mdr.sv 1 0 " "Found 1 design units, including 0 entities, in source file src/pkg_system_mdr.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg_system_mdr (SystemVerilog) " "Found design unit 1: pkg_system_mdr (SystemVerilog)" {  } { { "src/pkg_system_mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/pkg_system_mdr.sv" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182452926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182452926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pipo.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/pipo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipo " "Found entity 1: pipo" {  } { { "src/pipo.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/pipo.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182452957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182452957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mdr.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mdr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mdr " "Found entity 1: mdr" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182452973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182452973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/control.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "src/control.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/control.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182452988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182452988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/multiplication.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/multiplication.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplication " "Found entity 1: multiplication" {  } { { "src/multiplication.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/multiplication.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182453004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182453004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/product_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/product_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 product_reg " "Found entity 1: product_reg" {  } { { "src/product_reg.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/product_reg.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182453020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182453020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/shift_right_sign.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/shift_right_sign.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right_sign " "Found entity 1: shift_right_sign" {  } { { "src/shift_right_sign.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_right_sign.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182453035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182453035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/multiplicand_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/multiplicand_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicand_reg " "Found entity 1: multiplicand_reg" {  } { { "src/multiplicand_reg.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/multiplicand_reg.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182453051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182453051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/final_product.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/final_product.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_product " "Found entity 1: final_product" {  } { { "src/final_product.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/final_product.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182453066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182453066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/division.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/division.sv" { { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "src/division.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182453082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182453082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/remainder_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/remainder_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 remainder_reg " "Found entity 1: remainder_reg" {  } { { "src/remainder_reg.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/remainder_reg.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182453098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182453098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sub.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub " "Found entity 1: sub" {  } { { "src/sub.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/sub.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182453113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182453113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/divisor_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/divisor_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_reg " "Found entity 1: divisor_reg" {  } { { "src/divisor_reg.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/divisor_reg.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182453129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182453129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/quotation_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/quotation_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 quotation_reg " "Found entity 1: quotation_reg" {  } { { "src/quotation_reg.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/quotation_reg.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182453145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182453145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rem_full_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/rem_full_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rem_full_reg " "Found entity 1: rem_full_reg" {  } { { "src/rem_full_reg.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/rem_full_reg.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182453160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182453160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/quotation_add.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/quotation_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 quotation_add " "Found entity 1: quotation_add" {  } { { "src/quotation_add.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/quotation_add.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182453176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182453176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/core.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "src/core.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/core.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182453207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182453207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verification.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/verification.sv" { { "Info" "ISGN_ENTITY_NAME" "1 verification " "Found entity 1: verification" {  } { { "src/verification.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/verification.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182453223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182453223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/selector_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/selector_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 selector_op " "Found entity 1: selector_op" {  } { { "src/selector_op.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/selector_op.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182453238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182453238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/operation_mult.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/operation_mult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 operation_mult " "Found entity 1: operation_mult" {  } { { "src/operation_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/operation_mult.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182453254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182453254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter2.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/counter2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter2 " "Found entity 1: counter2" {  } { { "src/counter2.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/counter2.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182453270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182453270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu_mult.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/alu_mult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_mult " "Found entity 1: alu_mult" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182453285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182453285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux_2powern2.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mux_2powern2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2powerN2 " "Found entity 1: mux_2powerN2" {  } { { "src/mux_2powerN2.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mux_2powerN2.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182453301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182453301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux_data.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mux_data.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_data " "Found entity 1: mux_data" {  } { { "src/mux_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mux_data.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182453316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182453316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/final_remainder.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/final_remainder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_remainder " "Found entity 1: final_remainder" {  } { { "src/final_remainder.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/final_remainder.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182453332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182453332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/final_quotation.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/final_quotation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_quotation " "Found entity 1: final_quotation" {  } { { "src/final_quotation.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/final_quotation.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182453348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182453348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/register_en.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/register_en.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_en " "Found entity 1: register_en" {  } { { "src/register_en.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/register_en.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182453363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182453363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/final_values.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/final_values.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_values " "Found entity 1: final_values" {  } { { "src/final_values.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/final_values.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182453379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182453379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux_output.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mux_output.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_output " "Found entity 1: mux_output" {  } { { "src/mux_output.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mux_output.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182453410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182453410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clkdivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/clkdivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clkDivider " "Found entity 1: clkDivider" {  } { { "src/clkDivider.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/clkDivider.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182453426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182453426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sipo.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/sipo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sipo " "Found entity 1: sipo" {  } { { "src/sipo.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/sipo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182453441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182453441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verification2.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/verification2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 verification2 " "Found entity 1: verification2" {  } { { "src/verification2.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/verification2.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182453457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182453457 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out sipo.sv(24) " "Verilog HDL Implicit Net warning at sipo.sv(24): created implicit net for \"out\"" {  } { { "src/sipo.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/sipo.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558182453457 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mdr " "Elaborating entity \"mdr\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558182453988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:CTRL " "Elaborating entity \"control\" for hierarchy \"control:CTRL\"" {  } { { "src/mdr.sv" "CTRL" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558182454176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipo pipo:PIPO_X " "Elaborating entity \"pipo\" for hierarchy \"pipo:PIPO_X\"" {  } { { "src/mdr.sv" "PIPO_X" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558182454280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verification verification:VERIFICATION " "Elaborating entity \"verification\" for hierarchy \"verification:VERIFICATION\"" {  } { { "src/mdr.sv" "VERIFICATION" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558182454367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:CORE " "Elaborating entity \"core\" for hierarchy \"core:CORE\"" {  } { { "src/mdr.sv" "CORE" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558182454430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector_op core:CORE\|selector_op:SELECTOR " "Elaborating entity \"selector_op\" for hierarchy \"core:CORE\|selector_op:SELECTOR\"" {  } { { "src/core.sv" "SELECTOR" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/core.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558182454492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter2 core:CORE\|counter2:COUNTER_MULT " "Elaborating entity \"counter2\" for hierarchy \"core:CORE\|counter2:COUNTER_MULT\"" {  } { { "src/core.sv" "COUNTER_MULT" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/core.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558182454523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter2 core:CORE\|counter2:COUNTER_DIV " "Elaborating entity \"counter2\" for hierarchy \"core:CORE\|counter2:COUNTER_DIV\"" {  } { { "src/core.sv" "COUNTER_DIV" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/core.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558182454554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter core:CORE\|counter:COUNT_ROOT " "Elaborating entity \"counter\" for hierarchy \"core:CORE\|counter:COUNT_ROOT\"" {  } { { "src/core.sv" "COUNT_ROOT" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/core.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558182454586 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 counter.sv(21) " "Verilog HDL assignment warning at counter.sv(21): truncated value with size 32 to match size of target (3)" {  } { { "src/counter.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/counter.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558182454586 "|mdr|core:CORE|counter:COUNT_ROOT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 counter.sv(25) " "Verilog HDL assignment warning at counter.sv(25): truncated value with size 32 to match size of target (3)" {  } { { "src/counter.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/counter.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558182454586 "|mdr|core:CORE|counter:COUNT_ROOT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2powerN core:CORE\|mux_2powerN:MUX_ALU_OP " "Elaborating entity \"mux_2powerN\" for hierarchy \"core:CORE\|mux_2powerN:MUX_ALU_OP\"" {  } { { "src/core.sv" "MUX_ALU_OP" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/core.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558182454617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_data core:CORE\|mux_data:MUX_ALU_A " "Elaborating entity \"mux_data\" for hierarchy \"core:CORE\|mux_data:MUX_ALU_A\"" {  } { { "src/core.sv" "MUX_ALU_A" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/core.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558182454633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_mult core:CORE\|alu_mult:ALU " "Elaborating entity \"alu_mult\" for hierarchy \"core:CORE\|alu_mult:ALU\"" {  } { { "src/core.sv" "ALU" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/core.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558182454664 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_val_M alu_mult.sv(28) " "Verilog HDL Always Construct warning at alu_mult.sv(28): inferring latch(es) for variable \"r_val_M\", which holds its previous value in one or more paths through the always construct" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558182454664 "|mdr|core:CORE|alu_mult:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_val_DR alu_mult.sv(28) " "Verilog HDL Always Construct warning at alu_mult.sv(28): inferring latch(es) for variable \"r_val_DR\", which holds its previous value in one or more paths through the always construct" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558182454664 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[0\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[0\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454679 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[1\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[1\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454679 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[2\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[2\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454679 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[3\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[3\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454679 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[4\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[4\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454679 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[5\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[5\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454679 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[6\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[6\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454679 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[7\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[7\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454679 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[8\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[8\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454679 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[9\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[9\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454679 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[10\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[10\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454679 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[11\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[11\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454679 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[12\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[12\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454679 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[13\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[13\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454679 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[14\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[14\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454679 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[15\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[15\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454679 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[16\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[16\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454679 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[17\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[17\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454679 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[18\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[18\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454679 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[19\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[19\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454679 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[20\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[20\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454679 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[21\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[21\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454679 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[22\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[22\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454679 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[23\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[23\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454679 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[24\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[24\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454679 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[25\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[25\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454679 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[26\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[26\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454679 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[27\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[27\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454679 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[28\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[28\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454679 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[29\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[29\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454679 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[30\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[30\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454679 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[31\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[31\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454679 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_M\[0\] alu_mult.sv(71) " "Inferred latch for \"r_val_M\[0\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454679 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_M\[1\] alu_mult.sv(71) " "Inferred latch for \"r_val_M\[1\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454679 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_M\[2\] alu_mult.sv(71) " "Inferred latch for \"r_val_M\[2\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454679 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_M\[3\] alu_mult.sv(71) " "Inferred latch for \"r_val_M\[3\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454679 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_M\[4\] alu_mult.sv(71) " "Inferred latch for \"r_val_M\[4\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454679 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_M\[5\] alu_mult.sv(71) " "Inferred latch for \"r_val_M\[5\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454679 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_M\[6\] alu_mult.sv(71) " "Inferred latch for \"r_val_M\[6\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454695 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_M\[7\] alu_mult.sv(71) " "Inferred latch for \"r_val_M\[7\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454695 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_M\[8\] alu_mult.sv(71) " "Inferred latch for \"r_val_M\[8\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454695 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_M\[9\] alu_mult.sv(71) " "Inferred latch for \"r_val_M\[9\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454695 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_M\[10\] alu_mult.sv(71) " "Inferred latch for \"r_val_M\[10\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454695 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_M\[11\] alu_mult.sv(71) " "Inferred latch for \"r_val_M\[11\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454695 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_M\[12\] alu_mult.sv(71) " "Inferred latch for \"r_val_M\[12\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454695 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_M\[13\] alu_mult.sv(71) " "Inferred latch for \"r_val_M\[13\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454695 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_M\[14\] alu_mult.sv(71) " "Inferred latch for \"r_val_M\[14\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454695 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_M\[15\] alu_mult.sv(71) " "Inferred latch for \"r_val_M\[15\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182454695 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register core:CORE\|register:REG_ALU " "Elaborating entity \"register\" for hierarchy \"core:CORE\|register:REG_ALU\"" {  } { { "src/core.sv" "REG_ALU" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/core.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558182454726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplication core:CORE\|multiplication:MULTIPLICATION " "Elaborating entity \"multiplication\" for hierarchy \"core:CORE\|multiplication:MULTIPLICATION\"" {  } { { "src/core.sv" "MULTIPLICATION" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/core.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558182454758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operation_mult core:CORE\|multiplication:MULTIPLICATION\|operation_mult:OPERATION " "Elaborating entity \"operation_mult\" for hierarchy \"core:CORE\|multiplication:MULTIPLICATION\|operation_mult:OPERATION\"" {  } { { "src/multiplication.sv" "OPERATION" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/multiplication.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558182454804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "product_reg core:CORE\|multiplication:MULTIPLICATION\|product_reg:PRODUCT " "Elaborating entity \"product_reg\" for hierarchy \"core:CORE\|multiplication:MULTIPLICATION\|product_reg:PRODUCT\"" {  } { { "src/multiplication.sv" "PRODUCT" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/multiplication.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558182454820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicand_reg core:CORE\|multiplication:MULTIPLICATION\|multiplicand_reg:MULTIPLICAND " "Elaborating entity \"multiplicand_reg\" for hierarchy \"core:CORE\|multiplication:MULTIPLICATION\|multiplicand_reg:MULTIPLICAND\"" {  } { { "src/multiplication.sv" "MULTIPLICAND" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/multiplication.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558182454867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right_sign core:CORE\|multiplication:MULTIPLICATION\|shift_right_sign:SRS " "Elaborating entity \"shift_right_sign\" for hierarchy \"core:CORE\|multiplication:MULTIPLICATION\|shift_right_sign:SRS\"" {  } { { "src/multiplication.sv" "SRS" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/multiplication.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558182454886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_product core:CORE\|multiplication:MULTIPLICATION\|final_product:FINAL " "Elaborating entity \"final_product\" for hierarchy \"core:CORE\|multiplication:MULTIPLICATION\|final_product:FINAL\"" {  } { { "src/multiplication.sv" "FINAL" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/multiplication.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558182454917 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_ready final_product.sv(17) " "Verilog HDL or VHDL warning at final_product.sv(17): object \"r_ready\" assigned a value but never read" {  } { { "src/final_product.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/final_product.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558182454917 "|mdr|core:CORE|multiplication:MULTIPLICATION|final_product:FINAL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "division core:CORE\|division:DIVISION " "Elaborating entity \"division\" for hierarchy \"core:CORE\|division:DIVISION\"" {  } { { "src/core.sv" "DIVISION" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/core.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558182454932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "remainder_reg core:CORE\|division:DIVISION\|remainder_reg:REMAINDER " "Elaborating entity \"remainder_reg\" for hierarchy \"core:CORE\|division:DIVISION\|remainder_reg:REMAINDER\"" {  } { { "src/division.sv" "REMAINDER" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558182454963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rem_full_reg core:CORE\|division:DIVISION\|rem_full_reg:FULL " "Elaborating entity \"rem_full_reg\" for hierarchy \"core:CORE\|division:DIVISION\|rem_full_reg:FULL\"" {  } { { "src/division.sv" "FULL" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558182454995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_reg core:CORE\|division:DIVISION\|divisor_reg:DIVISOR " "Elaborating entity \"divisor_reg\" for hierarchy \"core:CORE\|division:DIVISION\|divisor_reg:DIVISOR\"" {  } { { "src/division.sv" "DIVISOR" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558182455010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quotation_add core:CORE\|division:DIVISION\|quotation_add:QUOTATION_ADD " "Elaborating entity \"quotation_add\" for hierarchy \"core:CORE\|division:DIVISION\|quotation_add:QUOTATION_ADD\"" {  } { { "src/division.sv" "QUOTATION_ADD" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558182455042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quotation_reg core:CORE\|division:DIVISION\|quotation_reg:QUOTATION " "Elaborating entity \"quotation_reg\" for hierarchy \"core:CORE\|division:DIVISION\|quotation_reg:QUOTATION\"" {  } { { "src/division.sv" "QUOTATION" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558182455073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_remainder core:CORE\|division:DIVISION\|final_remainder:FINAL_REM " "Elaborating entity \"final_remainder\" for hierarchy \"core:CORE\|division:DIVISION\|final_remainder:FINAL_REM\"" {  } { { "src/division.sv" "FINAL_REM" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558182455088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_quotation core:CORE\|division:DIVISION\|final_quotation:FINAL_QUO " "Elaborating entity \"final_quotation\" for hierarchy \"core:CORE\|division:DIVISION\|final_quotation:FINAL_QUO\"" {  } { { "src/division.sv" "FINAL_QUO" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558182455135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_root core:CORE\|square_root:SQUARE_ROOT " "Elaborating entity \"square_root\" for hierarchy \"core:CORE\|square_root:SQUARE_ROOT\"" {  } { { "src/core.sv" "SQUARE_ROOT" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/core.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558182455162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left core:CORE\|square_root:SQUARE_ROOT\|shift_left:REMINDER " "Elaborating entity \"shift_left\" for hierarchy \"core:CORE\|square_root:SQUARE_ROOT\|shift_left:REMINDER\"" {  } { { "src/square_root.sv" "REMINDER" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/square_root.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558182455186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg_right_data core:CORE\|square_root:SQUARE_ROOT\|shift_reg_right_data:DATA " "Elaborating entity \"shift_reg_right_data\" for hierarchy \"core:CORE\|square_root:SQUARE_ROOT\|shift_reg_right_data:DATA\"" {  } { { "src/square_root.sv" "DATA" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/square_root.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558182455217 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 shift_reg_right_data.sv(31) " "Verilog HDL assignment warning at shift_reg_right_data.sv(31): truncated value with size 32 to match size of target (16)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558182455217 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 shift_reg_right_data.sv(36) " "Verilog HDL assignment warning at shift_reg_right_data.sv(36): truncated value with size 32 to match size of target (16)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558182455217 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 shift_reg_right_data.sv(41) " "Verilog HDL assignment warning at shift_reg_right_data.sv(41): truncated value with size 32 to match size of target (16)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558182455217 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_val shift_reg_right_data.sv(29) " "Verilog HDL Always Construct warning at shift_reg_right_data.sv(29): inferring latch(es) for variable \"r_val\", which holds its previous value in one or more paths through the always construct" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558182455217 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[0\] shift_reg_right_data.sv(34) " "Inferred latch for \"r_val\[0\]\" at shift_reg_right_data.sv(34)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182455217 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[1\] shift_reg_right_data.sv(34) " "Inferred latch for \"r_val\[1\]\" at shift_reg_right_data.sv(34)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182455217 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[2\] shift_reg_right_data.sv(34) " "Inferred latch for \"r_val\[2\]\" at shift_reg_right_data.sv(34)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182455217 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[3\] shift_reg_right_data.sv(34) " "Inferred latch for \"r_val\[3\]\" at shift_reg_right_data.sv(34)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182455217 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[4\] shift_reg_right_data.sv(34) " "Inferred latch for \"r_val\[4\]\" at shift_reg_right_data.sv(34)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182455217 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[5\] shift_reg_right_data.sv(34) " "Inferred latch for \"r_val\[5\]\" at shift_reg_right_data.sv(34)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182455217 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[6\] shift_reg_right_data.sv(34) " "Inferred latch for \"r_val\[6\]\" at shift_reg_right_data.sv(34)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182455217 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[7\] shift_reg_right_data.sv(34) " "Inferred latch for \"r_val\[7\]\" at shift_reg_right_data.sv(34)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182455217 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[8\] shift_reg_right_data.sv(34) " "Inferred latch for \"r_val\[8\]\" at shift_reg_right_data.sv(34)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182455217 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[9\] shift_reg_right_data.sv(34) " "Inferred latch for \"r_val\[9\]\" at shift_reg_right_data.sv(34)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182455217 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[10\] shift_reg_right_data.sv(34) " "Inferred latch for \"r_val\[10\]\" at shift_reg_right_data.sv(34)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182455217 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[11\] shift_reg_right_data.sv(34) " "Inferred latch for \"r_val\[11\]\" at shift_reg_right_data.sv(34)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182455217 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[12\] shift_reg_right_data.sv(34) " "Inferred latch for \"r_val\[12\]\" at shift_reg_right_data.sv(34)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182455217 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[13\] shift_reg_right_data.sv(34) " "Inferred latch for \"r_val\[13\]\" at shift_reg_right_data.sv(34)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182455217 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[14\] shift_reg_right_data.sv(34) " "Inferred latch for \"r_val\[14\]\" at shift_reg_right_data.sv(34)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182455217 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[15\] shift_reg_right_data.sv(34) " "Inferred latch for \"r_val\[15\]\" at shift_reg_right_data.sv(34)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182455217 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[16\] shift_reg_right_data.sv(34) " "Inferred latch for \"r_val\[16\]\" at shift_reg_right_data.sv(34)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182455217 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[17\] shift_reg_right_data.sv(34) " "Inferred latch for \"r_val\[17\]\" at shift_reg_right_data.sv(34)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182455217 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[18\] shift_reg_right_data.sv(34) " "Inferred latch for \"r_val\[18\]\" at shift_reg_right_data.sv(34)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182455217 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[19\] shift_reg_right_data.sv(34) " "Inferred latch for \"r_val\[19\]\" at shift_reg_right_data.sv(34)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182455217 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[20\] shift_reg_right_data.sv(34) " "Inferred latch for \"r_val\[20\]\" at shift_reg_right_data.sv(34)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182455217 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[21\] shift_reg_right_data.sv(34) " "Inferred latch for \"r_val\[21\]\" at shift_reg_right_data.sv(34)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182455217 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[22\] shift_reg_right_data.sv(34) " "Inferred latch for \"r_val\[22\]\" at shift_reg_right_data.sv(34)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182455217 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[23\] shift_reg_right_data.sv(34) " "Inferred latch for \"r_val\[23\]\" at shift_reg_right_data.sv(34)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182455217 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[24\] shift_reg_right_data.sv(34) " "Inferred latch for \"r_val\[24\]\" at shift_reg_right_data.sv(34)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182455217 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[25\] shift_reg_right_data.sv(34) " "Inferred latch for \"r_val\[25\]\" at shift_reg_right_data.sv(34)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182455217 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[26\] shift_reg_right_data.sv(34) " "Inferred latch for \"r_val\[26\]\" at shift_reg_right_data.sv(34)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182455217 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[27\] shift_reg_right_data.sv(34) " "Inferred latch for \"r_val\[27\]\" at shift_reg_right_data.sv(34)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182455217 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[28\] shift_reg_right_data.sv(34) " "Inferred latch for \"r_val\[28\]\" at shift_reg_right_data.sv(34)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182455217 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[29\] shift_reg_right_data.sv(34) " "Inferred latch for \"r_val\[29\]\" at shift_reg_right_data.sv(34)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182455217 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[30\] shift_reg_right_data.sv(34) " "Inferred latch for \"r_val\[30\]\" at shift_reg_right_data.sv(34)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182455217 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[31\] shift_reg_right_data.sv(34) " "Inferred latch for \"r_val\[31\]\" at shift_reg_right_data.sv(34)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182455217 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate core:CORE\|square_root:SQUARE_ROOT\|and_gate:AND_D_3_ALU " "Elaborating entity \"and_gate\" for hierarchy \"core:CORE\|square_root:SQUARE_ROOT\|and_gate:AND_D_3_ALU\"" {  } { { "src/square_root.sv" "AND_D_3_ALU" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/square_root.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558182455251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate core:CORE\|square_root:SQUARE_ROOT\|or_gate:OR_R_D_ALU " "Elaborating entity \"or_gate\" for hierarchy \"core:CORE\|square_root:SQUARE_ROOT\|or_gate:OR_R_D_ALU\"" {  } { { "src/square_root.sv" "OR_R_D_ALU" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/square_root.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558182455268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "root_op_calc core:CORE\|square_root:SQUARE_ROOT\|root_op_calc:OPCALCROOT " "Elaborating entity \"root_op_calc\" for hierarchy \"core:CORE\|square_root:SQUARE_ROOT\|root_op_calc:OPCALCROOT\"" {  } { { "src/square_root.sv" "OPCALCROOT" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/square_root.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558182455301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register core:CORE\|square_root:SQUARE_ROOT\|register:REG_ENA " "Elaborating entity \"register\" for hierarchy \"core:CORE\|square_root:SQUARE_ROOT\|register:REG_ENA\"" {  } { { "src/square_root.sv" "REG_ENA" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/square_root.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558182455319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left core:CORE\|square_root:SQUARE_ROOT\|shift_left:QUOTIENT " "Elaborating entity \"shift_left\" for hierarchy \"core:CORE\|square_root:SQUARE_ROOT\|shift_left:QUOTIENT\"" {  } { { "src/square_root.sv" "QUOTIENT" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/square_root.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558182455350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_en core:CORE\|square_root:SQUARE_ROOT\|register_en:REG_OR_Q " "Elaborating entity \"register_en\" for hierarchy \"core:CORE\|square_root:SQUARE_ROOT\|register_en:REG_OR_Q\"" {  } { { "src/square_root.sv" "REG_OR_Q" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/square_root.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558182455397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_values core:CORE\|square_root:SQUARE_ROOT\|final_values:REM_QUO " "Elaborating entity \"final_values\" for hierarchy \"core:CORE\|square_root:SQUARE_ROOT\|final_values:REM_QUO\"" {  } { { "src/square_root.sv" "REM_QUO" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/square_root.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558182455444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_output core:CORE\|mux_output:MUX_OUT " "Elaborating entity \"mux_output\" for hierarchy \"core:CORE\|mux_output:MUX_OUT\"" {  } { { "src/core.sv" "MUX_OUT" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/core.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558182455490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verification2 verification2:VERIFICATION2 " "Elaborating entity \"verification2\" for hierarchy \"verification2:VERIFICATION2\"" {  } { { "src/mdr.sv" "VERIFICATION2" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558182455537 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core:CORE\|division:DIVISION\|wires.quotation\[31\] " "Net \"core:CORE\|division:DIVISION\|wires.quotation\[31\]\" is missing source, defaulting to GND" {  } { { "src/division.sv" "wires.quotation\[31\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558182455741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core:CORE\|division:DIVISION\|wires.quotation\[30\] " "Net \"core:CORE\|division:DIVISION\|wires.quotation\[30\]\" is missing source, defaulting to GND" {  } { { "src/division.sv" "wires.quotation\[30\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558182455741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core:CORE\|division:DIVISION\|wires.quotation\[29\] " "Net \"core:CORE\|division:DIVISION\|wires.quotation\[29\]\" is missing source, defaulting to GND" {  } { { "src/division.sv" "wires.quotation\[29\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558182455741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core:CORE\|division:DIVISION\|wires.quotation\[28\] " "Net \"core:CORE\|division:DIVISION\|wires.quotation\[28\]\" is missing source, defaulting to GND" {  } { { "src/division.sv" "wires.quotation\[28\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558182455741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core:CORE\|division:DIVISION\|wires.quotation\[27\] " "Net \"core:CORE\|division:DIVISION\|wires.quotation\[27\]\" is missing source, defaulting to GND" {  } { { "src/division.sv" "wires.quotation\[27\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558182455741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core:CORE\|division:DIVISION\|wires.quotation\[26\] " "Net \"core:CORE\|division:DIVISION\|wires.quotation\[26\]\" is missing source, defaulting to GND" {  } { { "src/division.sv" "wires.quotation\[26\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558182455741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core:CORE\|division:DIVISION\|wires.quotation\[25\] " "Net \"core:CORE\|division:DIVISION\|wires.quotation\[25\]\" is missing source, defaulting to GND" {  } { { "src/division.sv" "wires.quotation\[25\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558182455741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core:CORE\|division:DIVISION\|wires.quotation\[24\] " "Net \"core:CORE\|division:DIVISION\|wires.quotation\[24\]\" is missing source, defaulting to GND" {  } { { "src/division.sv" "wires.quotation\[24\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558182455741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core:CORE\|division:DIVISION\|wires.quotation\[23\] " "Net \"core:CORE\|division:DIVISION\|wires.quotation\[23\]\" is missing source, defaulting to GND" {  } { { "src/division.sv" "wires.quotation\[23\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558182455741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core:CORE\|division:DIVISION\|wires.quotation\[22\] " "Net \"core:CORE\|division:DIVISION\|wires.quotation\[22\]\" is missing source, defaulting to GND" {  } { { "src/division.sv" "wires.quotation\[22\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558182455741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core:CORE\|division:DIVISION\|wires.quotation\[21\] " "Net \"core:CORE\|division:DIVISION\|wires.quotation\[21\]\" is missing source, defaulting to GND" {  } { { "src/division.sv" "wires.quotation\[21\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558182455741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core:CORE\|division:DIVISION\|wires.quotation\[20\] " "Net \"core:CORE\|division:DIVISION\|wires.quotation\[20\]\" is missing source, defaulting to GND" {  } { { "src/division.sv" "wires.quotation\[20\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558182455741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core:CORE\|division:DIVISION\|wires.quotation\[19\] " "Net \"core:CORE\|division:DIVISION\|wires.quotation\[19\]\" is missing source, defaulting to GND" {  } { { "src/division.sv" "wires.quotation\[19\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558182455741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core:CORE\|division:DIVISION\|wires.quotation\[18\] " "Net \"core:CORE\|division:DIVISION\|wires.quotation\[18\]\" is missing source, defaulting to GND" {  } { { "src/division.sv" "wires.quotation\[18\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558182455741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core:CORE\|division:DIVISION\|wires.quotation\[17\] " "Net \"core:CORE\|division:DIVISION\|wires.quotation\[17\]\" is missing source, defaulting to GND" {  } { { "src/division.sv" "wires.quotation\[17\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558182455741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core:CORE\|division:DIVISION\|wires.quotation\[16\] " "Net \"core:CORE\|division:DIVISION\|wires.quotation\[16\]\" is missing source, defaulting to GND" {  } { { "src/division.sv" "wires.quotation\[16\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558182455741 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1558182455741 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core:CORE\|multiplication:MULTIPLICATION\|wires.product_in\[33\] " "Net \"core:CORE\|multiplication:MULTIPLICATION\|wires.product_in\[33\]\" is missing source, defaulting to GND" {  } { { "src/multiplication.sv" "wires.product_in\[33\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/multiplication.sv" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558182455756 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1558182455756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c224.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c224.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c224 " "Found entity 1: altsyncram_c224" {  } { { "db/altsyncram_c224.tdf" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/db/altsyncram_c224.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182460409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182460409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_usc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_usc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_usc " "Found entity 1: mux_usc" {  } { { "db/mux_usc.tdf" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/db/mux_usc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182461081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182461081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182461393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182461393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vei.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vei " "Found entity 1: cntr_vei" {  } { { "db/cntr_vei.tdf" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/db/cntr_vei.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182461815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182461815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_l6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_l6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_l6j " "Found entity 1: cntr_l6j" {  } { { "db/cntr_l6j.tdf" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/db/cntr_l6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182462065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182462065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgi " "Found entity 1: cntr_hgi" {  } { { "db/cntr_hgi.tdf" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/db/cntr_hgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182462440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182462440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182462581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182462581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182462862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182462862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182463003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182463003 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558182464331 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1558182464643 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.05.18.07:27:53 Progress: Loading sld08000000/alt_sld_fab_wrapper_hw.tcl " "2019.05.18.07:27:53 Progress: Loading sld08000000/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182473580 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182477252 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182477455 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182482171 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182482651 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182482963 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182483277 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182483293 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182483293 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1558182484109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08000000/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08000000/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld08000000/alt_sld_fab.v" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/db/ip/sld08000000/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182484578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182484578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182484781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182484781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182484797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182484797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182484985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182484985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182485188 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182485188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182485188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558182485360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182485360 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "o_result\[0\] 0 " "Ignored assignment(s) for \"o_result\[0\]\[0\]\" because \"o_result\[0\]\" is not a bus or array" {  } { { "src/mdr.sv" "o_result\[0\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1558182490448 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "o_result\[0\] 1 " "Ignored assignment(s) for \"o_result\[0\]\[1\]\" because \"o_result\[0\]\" is not a bus or array" {  } { { "src/mdr.sv" "o_result\[0\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1558182490448 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "o_result\[0\] 2 " "Ignored assignment(s) for \"o_result\[0\]\[2\]\" because \"o_result\[0\]\" is not a bus or array" {  } { { "src/mdr.sv" "o_result\[0\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1558182490448 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "o_result\[0\] 3 " "Ignored assignment(s) for \"o_result\[0\]\[3\]\" because \"o_result\[0\]\" is not a bus or array" {  } { { "src/mdr.sv" "o_result\[0\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1558182490448 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "o_result\[0\] 4 " "Ignored assignment(s) for \"o_result\[0\]\[4\]\" because \"o_result\[0\]\" is not a bus or array" {  } { { "src/mdr.sv" "o_result\[0\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1558182490448 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "o_result\[0\] 5 " "Ignored assignment(s) for \"o_result\[0\]\[5\]\" because \"o_result\[0\]\" is not a bus or array" {  } { { "src/mdr.sv" "o_result\[0\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1558182490448 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "o_result\[0\] 6 " "Ignored assignment(s) for \"o_result\[0\]\[6\]\" because \"o_result\[0\]\" is not a bus or array" {  } { { "src/mdr.sv" "o_result\[0\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1558182490448 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "o_result\[1\] 0 " "Ignored assignment(s) for \"o_result\[1\]\[0\]\" because \"o_result\[1\]\" is not a bus or array" {  } { { "src/mdr.sv" "o_result\[1\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1558182490449 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "o_result\[1\] 1 " "Ignored assignment(s) for \"o_result\[1\]\[1\]\" because \"o_result\[1\]\" is not a bus or array" {  } { { "src/mdr.sv" "o_result\[1\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1558182490449 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "o_result\[1\] 2 " "Ignored assignment(s) for \"o_result\[1\]\[2\]\" because \"o_result\[1\]\" is not a bus or array" {  } { { "src/mdr.sv" "o_result\[1\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1558182490449 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "o_result\[1\] 3 " "Ignored assignment(s) for \"o_result\[1\]\[3\]\" because \"o_result\[1\]\" is not a bus or array" {  } { { "src/mdr.sv" "o_result\[1\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1558182490449 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "o_result\[1\] 4 " "Ignored assignment(s) for \"o_result\[1\]\[4\]\" because \"o_result\[1\]\" is not a bus or array" {  } { { "src/mdr.sv" "o_result\[1\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1558182490449 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "o_result\[1\] 5 " "Ignored assignment(s) for \"o_result\[1\]\[5\]\" because \"o_result\[1\]\" is not a bus or array" {  } { { "src/mdr.sv" "o_result\[1\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1558182490450 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "o_result\[1\] 6 " "Ignored assignment(s) for \"o_result\[1\]\[6\]\" because \"o_result\[1\]\" is not a bus or array" {  } { { "src/mdr.sv" "o_result\[1\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1558182490450 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "o_result\[2\] 0 " "Ignored assignment(s) for \"o_result\[2\]\[0\]\" because \"o_result\[2\]\" is not a bus or array" {  } { { "src/mdr.sv" "o_result\[2\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1558182490450 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "o_result\[2\] 1 " "Ignored assignment(s) for \"o_result\[2\]\[1\]\" because \"o_result\[2\]\" is not a bus or array" {  } { { "src/mdr.sv" "o_result\[2\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1558182490450 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "o_result\[2\] 2 " "Ignored assignment(s) for \"o_result\[2\]\[2\]\" because \"o_result\[2\]\" is not a bus or array" {  } { { "src/mdr.sv" "o_result\[2\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1558182490450 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "o_result\[2\] 3 " "Ignored assignment(s) for \"o_result\[2\]\[3\]\" because \"o_result\[2\]\" is not a bus or array" {  } { { "src/mdr.sv" "o_result\[2\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1558182490450 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "o_result\[2\] 4 " "Ignored assignment(s) for \"o_result\[2\]\[4\]\" because \"o_result\[2\]\" is not a bus or array" {  } { { "src/mdr.sv" "o_result\[2\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1558182490451 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "o_result\[2\] 5 " "Ignored assignment(s) for \"o_result\[2\]\[5\]\" because \"o_result\[2\]\" is not a bus or array" {  } { { "src/mdr.sv" "o_result\[2\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1558182490451 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "o_result\[2\] 6 " "Ignored assignment(s) for \"o_result\[2\]\[6\]\" because \"o_result\[2\]\" is not a bus or array" {  } { { "src/mdr.sv" "o_result\[2\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1558182490451 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "o_result\[3\] 0 " "Ignored assignment(s) for \"o_result\[3\]\[0\]\" because \"o_result\[3\]\" is not a bus or array" {  } { { "src/mdr.sv" "o_result\[3\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1558182490451 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "o_result\[3\] 1 " "Ignored assignment(s) for \"o_result\[3\]\[1\]\" because \"o_result\[3\]\" is not a bus or array" {  } { { "src/mdr.sv" "o_result\[3\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1558182490452 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "o_result\[3\] 2 " "Ignored assignment(s) for \"o_result\[3\]\[2\]\" because \"o_result\[3\]\" is not a bus or array" {  } { { "src/mdr.sv" "o_result\[3\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1558182490452 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "o_result\[3\] 3 " "Ignored assignment(s) for \"o_result\[3\]\[3\]\" because \"o_result\[3\]\" is not a bus or array" {  } { { "src/mdr.sv" "o_result\[3\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1558182490452 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "o_result\[3\] 4 " "Ignored assignment(s) for \"o_result\[3\]\[4\]\" because \"o_result\[3\]\" is not a bus or array" {  } { { "src/mdr.sv" "o_result\[3\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1558182490452 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "o_result\[3\] 5 " "Ignored assignment(s) for \"o_result\[3\]\[5\]\" because \"o_result\[3\]\" is not a bus or array" {  } { { "src/mdr.sv" "o_result\[3\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1558182490452 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "o_result\[3\] 6 " "Ignored assignment(s) for \"o_result\[3\]\[6\]\" because \"o_result\[3\]\" is not a bus or array" {  } { { "src/mdr.sv" "o_result\[3\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1558182490452 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "o_result\[4\] 0 " "Ignored assignment(s) for \"o_result\[4\]\[0\]\" because \"o_result\[4\]\" is not a bus or array" {  } { { "src/mdr.sv" "o_result\[4\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1558182490452 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "o_result\[4\] 1 " "Ignored assignment(s) for \"o_result\[4\]\[1\]\" because \"o_result\[4\]\" is not a bus or array" {  } { { "src/mdr.sv" "o_result\[4\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1558182490452 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "o_result\[4\] 2 " "Ignored assignment(s) for \"o_result\[4\]\[2\]\" because \"o_result\[4\]\" is not a bus or array" {  } { { "src/mdr.sv" "o_result\[4\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1558182490452 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "o_result\[4\] 3 " "Ignored assignment(s) for \"o_result\[4\]\[3\]\" because \"o_result\[4\]\" is not a bus or array" {  } { { "src/mdr.sv" "o_result\[4\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1558182490452 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "o_result\[4\] 4 " "Ignored assignment(s) for \"o_result\[4\]\[4\]\" because \"o_result\[4\]\" is not a bus or array" {  } { { "src/mdr.sv" "o_result\[4\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1558182490452 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "o_result\[4\] 5 " "Ignored assignment(s) for \"o_result\[4\]\[5\]\" because \"o_result\[4\]\" is not a bus or array" {  } { { "src/mdr.sv" "o_result\[4\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1558182490452 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "o_result\[4\] 6 " "Ignored assignment(s) for \"o_result\[4\]\[6\]\" because \"o_result\[4\]\" is not a bus or array" {  } { { "src/mdr.sv" "o_result\[4\]" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1558182490452 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1558182490687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[31\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490859 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[0\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490859 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[29\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490859 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[1\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490859 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[2\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490859 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[3\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490859 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[4\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490859 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[5\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490859 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[6\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490859 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[7\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490859 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[8\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490859 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[9\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490859 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[10\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490859 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[11\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490859 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[12\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490859 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[13\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490859 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[14\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490859 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_M\[15\] " "Latch core:CORE\|alu_mult:ALU\|r_val_M\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490859 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_M\[14\] " "Latch core:CORE\|alu_mult:ALU\|r_val_M\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490859 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_M\[13\] " "Latch core:CORE\|alu_mult:ALU\|r_val_M\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490859 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_M\[12\] " "Latch core:CORE\|alu_mult:ALU\|r_val_M\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490859 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_M\[11\] " "Latch core:CORE\|alu_mult:ALU\|r_val_M\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490859 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_M\[10\] " "Latch core:CORE\|alu_mult:ALU\|r_val_M\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490859 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_M\[9\] " "Latch core:CORE\|alu_mult:ALU\|r_val_M\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490859 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_M\[8\] " "Latch core:CORE\|alu_mult:ALU\|r_val_M\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490859 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_M\[7\] " "Latch core:CORE\|alu_mult:ALU\|r_val_M\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490859 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_M\[6\] " "Latch core:CORE\|alu_mult:ALU\|r_val_M\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490859 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_M\[5\] " "Latch core:CORE\|alu_mult:ALU\|r_val_M\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490859 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_M\[4\] " "Latch core:CORE\|alu_mult:ALU\|r_val_M\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490859 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_M\[3\] " "Latch core:CORE\|alu_mult:ALU\|r_val_M\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490874 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_M\[2\] " "Latch core:CORE\|alu_mult:ALU\|r_val_M\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490874 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_M\[1\] " "Latch core:CORE\|alu_mult:ALU\|r_val_M\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490874 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_M\[0\] " "Latch core:CORE\|alu_mult:ALU\|r_val_M\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490874 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[30\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490874 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[28\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490874 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[27\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490874 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[26\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490874 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[25\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490874 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[24\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490874 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[23\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490874 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[22\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490874 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[21\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490874 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[20\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490874 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[19\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490874 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[18\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490874 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[17\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490874 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[16\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490874 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[15\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558182490874 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558182490874 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/counter.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/counter.sv" 22 -1 0 } } { "src/remainder_reg.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/remainder_reg.sv" 30 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1558182490874 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1558182490874 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_result\[15\] GND " "Pin \"o_result\[15\]\" is stuck at GND" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558182491327 "|mdr|o_result[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_remainder\[15\] GND " "Pin \"o_remainder\[15\]\" is stuck at GND" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558182491327 "|mdr|o_remainder[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1558182491327 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558182491546 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1558182492968 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1558182492968 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558182493453 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/output_files/P2.map.smsg " "Generated suppressed messages file C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/output_files/P2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182495390 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 50 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 50 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1558182498344 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558182498375 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558182498375 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1699 " "Implemented 1699 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558182498719 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558182498719 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1628 " "Implemented 1628 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558182498719 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1558182498719 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558182498719 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 165 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 165 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "730 " "Peak virtual memory: 730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558182498766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 18 07:28:18 2019 " "Processing ended: Sat May 18 07:28:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558182498766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558182498766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:52 " "Total CPU time (on all processors): 00:01:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558182498766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558182498766 ""}
