{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1976@200.9.176.227 " "Can't contact license server \"1976@200.9.176.227\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1706907535734 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706907535734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706907535734 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 02 15:58:52 2024 " "Processing started: Fri Feb 02 15:58:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706907535734 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907535734 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proyecto -c Proyecto " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto -c Proyecto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907535734 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706907535966 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706907535966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antirebote.vhd 2 1 " "Found 2 design units, including 1 entities, in source file antirebote.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANTIREBOTE-a " "Found design unit 1: ANTIREBOTE-a" {  } { { "ANTIREBOTE.vhd" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/ANTIREBOTE.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907540129 ""} { "Info" "ISGN_ENTITY_NAME" "1 ANTIREBOTE " "Found entity 1: ANTIREBOTE" {  } { { "ANTIREBOTE.vhd" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/ANTIREBOTE.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907540129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907540129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mss3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mss3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MSS3-Behavioral " "Found design unit 1: MSS3-Behavioral" {  } { { "MSS3.vhd" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/MSS3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907540129 ""} { "Info" "ISGN_ENTITY_NAME" "1 MSS3 " "Found entity 1: MSS3" {  } { { "MSS3.vhd" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/MSS3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907540129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907540129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mss2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mss2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MSS2-Behavioral " "Found design unit 1: MSS2-Behavioral" {  } { { "MSS2.vhd" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/MSS2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907540129 ""} { "Info" "ISGN_ENTITY_NAME" "1 MSS2 " "Found entity 1: MSS2" {  } { { "MSS2.vhd" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/MSS2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907540129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907540129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div_10_mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div_10_mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOCK_DIV_10_MHz-a " "Found design unit 1: CLOCK_DIV_10_MHz-a" {  } { { "CLOCK_DIV_10_MHz.vhd" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/CLOCK_DIV_10_MHz.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907540129 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DIV_10_MHz " "Found entity 1: CLOCK_DIV_10_MHz" {  } { { "CLOCK_DIV_10_MHz.vhd" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/CLOCK_DIV_10_MHz.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907540129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907540129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj1hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reloj1hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RELOJ1HZ-Behavioral " "Found design unit 1: RELOJ1HZ-Behavioral" {  } { { "RELOJ1HZ.vhd" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/RELOJ1HZ.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907540129 ""} { "Info" "ISGN_ENTITY_NAME" "1 RELOJ1HZ " "Found entity 1: RELOJ1HZ" {  } { { "RELOJ1HZ.vhd" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/RELOJ1HZ.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907540129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907540129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplicador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplicador-behav " "Found design unit 1: multiplicador-behav" {  } { { "multiplicador.vhd" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/multiplicador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907540129 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "multiplicador.vhd" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/multiplicador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907540129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907540129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div_50.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div_50.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOCK_DIV_50-a " "Found design unit 1: CLOCK_DIV_50-a" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/CLOCK_DIV_50.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907540129 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DIV_50 " "Found entity 1: CLOCK_DIV_50" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/CLOCK_DIV_50.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907540129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907540129 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "div.vhd " "Can't analyze file -- file div.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1706907540144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_up.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_up.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_up-behavior " "Found design unit 1: contador_up-behavior" {  } { { "contador_up.vhd" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/contador_up.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907540144 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_up " "Found entity 1: contador_up" {  } { { "contador_up.vhd" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/contador_up.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907540144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907540144 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux4a1.vhd " "Can't analyze file -- file mux4a1.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1706907540144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-beh " "Found design unit 1: ram-beh" {  } { { "RAM.vhd" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/RAM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907540144 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "RAM.vhd" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907540144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907540144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro-comportamiento " "Found design unit 1: registro-comportamiento" {  } { { "registro.vhd" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/registro.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907540144 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro " "Found entity 1: registro" {  } { { "registro.vhd" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/registro.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907540144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907540144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador8-Behavioral " "Found design unit 1: sumador8-Behavioral" {  } { { "sumador8.vhd" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/sumador8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907540144 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador8 " "Found entity 1: sumador8" {  } { { "sumador8.vhd" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/sumador8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907540144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907540144 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Contador.vhd " "Can't analyze file -- file Contador.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1706907540144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyecto.bdf 1 1 " "Found 1 design units, including 1 entities, in source file proyecto.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Proyecto " "Found entity 1: Proyecto" {  } { { "Proyecto.bdf" "" { Schematic "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/Proyecto.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907540144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907540144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparador_16Bits-Behavioral " "Found design unit 1: Comparador_16Bits-Behavioral" {  } { { "Comparador_16Bits.vhd" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/Comparador_16Bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907540144 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparador_16Bits " "Found entity 1: Comparador_16Bits" {  } { { "Comparador_16Bits.vhd" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/Comparador_16Bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907540144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907540144 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "restador_16bits.vhd " "Can't analyze file -- file restador_16bits.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1706907540144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_sost.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_sost.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_sost-desarrollo " "Found design unit 1: Reg_sost-desarrollo" {  } { { "Reg_sost.vhd" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/Reg_sost.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907540144 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_sost " "Found entity 1: Reg_sost" {  } { { "Reg_sost.vhd" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/Reg_sost.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907540144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907540144 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sumador3E.vhd " "Can't analyze file -- file sumador3E.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1706907540144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mss.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MSS-Behavioral " "Found design unit 1: MSS-Behavioral" {  } { { "MSS.vhd" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/MSS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907540144 ""} { "Info" "ISGN_ENTITY_NAME" "1 MSS " "Found entity 1: MSS" {  } { { "MSS.vhd" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/MSS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907540144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907540144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concatenacion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file concatenacion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 concatenacion-solucion " "Found design unit 1: concatenacion-solucion" {  } { { "concatenacion.vhd" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/concatenacion.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907540144 ""} { "Info" "ISGN_ENTITY_NAME" "1 concatenacion " "Found entity 1: concatenacion" {  } { { "concatenacion.vhd" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/concatenacion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907540144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907540144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_to_7Seg-Behavioral " "Found design unit 1: BCD_to_7Seg-Behavioral" {  } { { "BCD_to_7Seg.vhd" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/BCD_to_7Seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907540144 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_7Seg " "Found entity 1: BCD_to_7Seg" {  } { { "BCD_to_7Seg.vhd" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/BCD_to_7Seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907540144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907540144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907540144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907540144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block2 " "Found entity 1: Block2" {  } { { "Block2.bdf" "" { Schematic "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/Block2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907540144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907540144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block3 " "Found entity 1: Block3" {  } { { "Block3.bdf" "" { Schematic "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/Block3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907540144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907540144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block4 " "Found entity 1: Block4" {  } { { "Block4.bdf" "" { Schematic "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/Block4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907540144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907540144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block5 " "Found entity 1: Block5" {  } { { "Block5.bdf" "" { Schematic "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/Block5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907540144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907540144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mssfinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mssfinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mssfinal-Behavioral " "Found design unit 1: mssfinal-Behavioral" {  } { { "mssfinal.vhd" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/mssfinal.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907540160 ""} { "Info" "ISGN_ENTITY_NAME" "1 mssfinal " "Found entity 1: mssfinal" {  } { { "mssfinal.vhd" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/mssfinal.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907540160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907540160 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Proyecto " "Elaborating entity \"Proyecto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706907540175 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst54 " "Primitive \"GND\" of instance \"inst54\" not used" {  } { { "Proyecto.bdf" "" { Schematic "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/Proyecto.bdf" { { -320 1904 1936 -288 "inst54" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1706907540175 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst55 " "Primitive \"GND\" of instance \"inst55\" not used" {  } { { "Proyecto.bdf" "" { Schematic "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/Proyecto.bdf" { { -144 1904 1936 -112 "inst55" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1706907540175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparador_16Bits Comparador_16Bits:inst44 " "Elaborating entity \"Comparador_16Bits\" for hierarchy \"Comparador_16Bits:inst44\"" {  } { { "Proyecto.bdf" "inst44" { Schematic "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/Proyecto.bdf" { { -688 568 736 -608 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706907540192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_up contador_up:inst9 " "Elaborating entity \"contador_up\" for hierarchy \"contador_up:inst9\"" {  } { { "Proyecto.bdf" "inst9" { Schematic "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/Proyecto.bdf" { { -688 328 480 -576 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706907540192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_DIV_50 CLOCK_DIV_50:inst4 " "Elaborating entity \"CLOCK_DIV_50\" for hierarchy \"CLOCK_DIV_50:inst4\"" {  } { { "Proyecto.bdf" "inst4" { Schematic "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/Proyecto.bdf" { { -664 -272 -32 -488 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706907540192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mssfinal mssfinal:inst29 " "Elaborating entity \"mssfinal\" for hierarchy \"mssfinal:inst29\"" {  } { { "Proyecto.bdf" "inst29" { Schematic "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/Proyecto.bdf" { { -40 800 992 136 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706907540192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANTIREBOTE ANTIREBOTE:inst38 " "Elaborating entity \"ANTIREBOTE\" for hierarchy \"ANTIREBOTE:inst38\"" {  } { { "Proyecto.bdf" "inst38" { Schematic "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/Proyecto.bdf" { { -480 -8 240 -400 "inst38" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706907540192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_to_7Seg BCD_to_7Seg:inst52 " "Elaborating entity \"BCD_to_7Seg\" for hierarchy \"BCD_to_7Seg:inst52\"" {  } { { "Proyecto.bdf" "inst52" { Schematic "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/Proyecto.bdf" { { -536 3080 3248 -456 "inst52" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706907540208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_sost Reg_sost:inst18 " "Elaborating entity \"Reg_sost\" for hierarchy \"Reg_sost:inst18\"" {  } { { "Proyecto.bdf" "inst18" { Schematic "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/Proyecto.bdf" { { -560 1656 1840 -448 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706907540208 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Resetn Reg_sost.vhd(19) " "VHDL Process Statement warning at Reg_sost.vhd(19): signal \"Resetn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Reg_sost.vhd" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/Reg_sost.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706907540208 "|Proyecto|Reg_sost:inst18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador8 sumador8:inst5 " "Elaborating entity \"sumador8\" for hierarchy \"sumador8:inst5\"" {  } { { "Proyecto.bdf" "inst5" { Schematic "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/Proyecto.bdf" { { -512 1368 1544 -432 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706907540208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:inst " "Elaborating entity \"ram\" for hierarchy \"ram:inst\"" {  } { { "Proyecto.bdf" "inst" { Schematic "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/Proyecto.bdf" { { -320 856 1072 -176 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706907540208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concatenacion concatenacion:inst61 " "Elaborating entity \"concatenacion\" for hierarchy \"concatenacion:inst61\"" {  } { { "Proyecto.bdf" "inst61" { Schematic "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/Proyecto.bdf" { { -256 504 712 -112 "inst61" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706907540270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicador multiplicador:inst39 " "Elaborating entity \"multiplicador\" for hierarchy \"multiplicador:inst39\"" {  } { { "Proyecto.bdf" "inst39" { Schematic "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/Proyecto.bdf" { { -336 80 232 -256 "inst39" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706907540270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6c84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6c84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6c84 " "Found entity 1: altsyncram_6c84" {  } { { "db/altsyncram_6c84.tdf" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/altsyncram_6c84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907541161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907541161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907541254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907541254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907541301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907541301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d9i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d9i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d9i " "Found entity 1: cntr_d9i" {  } { { "db/cntr_d9i.tdf" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/cntr_d9i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907541348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907541348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/cmpr_f9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907541364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907541364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907541395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907541395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907541426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907541426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907541458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907541458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907541489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907541489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907541504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907541504 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706907541832 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1706907541911 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.02.02.15:59:03 Progress: Loading sld94cb748c/alt_sld_fab_wrapper_hw.tcl " "2024.02.02.15:59:03 Progress: Loading sld94cb748c/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907543315 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907544434 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907544481 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907545188 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907545282 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907545360 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907545443 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907545443 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907545459 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1706907546115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld94cb748c/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld94cb748c/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld94cb748c/alt_sld_fab.v" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/ip/sld94cb748c/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907546271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907546271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907546334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907546334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907546334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907546334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907546381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907546381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907546443 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907546443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907546443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706907546495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907546495 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "centenaP1\[5\] VCC " "Pin \"centenaP1\[5\]\" is stuck at VCC" {  } { { "Proyecto.bdf" "" { Schematic "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/Proyecto.bdf" { { -448 3264 3440 -432 "centenaP1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706907548228 "|Proyecto|centenaP1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PISO1\[6\] VCC " "Pin \"PISO1\[6\]\" is stuck at VCC" {  } { { "Proyecto.bdf" "" { Schematic "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/Proyecto.bdf" { { -648 3256 3432 -632 "PISO1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706907548228 "|Proyecto|PISO1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PISO1\[5\] VCC " "Pin \"PISO1\[5\]\" is stuck at VCC" {  } { { "Proyecto.bdf" "" { Schematic "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/Proyecto.bdf" { { -648 3256 3432 -632 "PISO1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706907548228 "|Proyecto|PISO1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PISO1\[4\] VCC " "Pin \"PISO1\[4\]\" is stuck at VCC" {  } { { "Proyecto.bdf" "" { Schematic "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/Proyecto.bdf" { { -648 3256 3432 -632 "PISO1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706907548228 "|Proyecto|PISO1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PISO1\[3\] VCC " "Pin \"PISO1\[3\]\" is stuck at VCC" {  } { { "Proyecto.bdf" "" { Schematic "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/Proyecto.bdf" { { -648 3256 3432 -632 "PISO1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706907548228 "|Proyecto|PISO1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PISO2\[6\] VCC " "Pin \"PISO2\[6\]\" is stuck at VCC" {  } { { "Proyecto.bdf" "" { Schematic "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/Proyecto.bdf" { { -648 2800 2976 -632 "PISO2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706907548228 "|Proyecto|PISO2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PISO2\[5\] VCC " "Pin \"PISO2\[5\]\" is stuck at VCC" {  } { { "Proyecto.bdf" "" { Schematic "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/Proyecto.bdf" { { -648 2800 2976 -632 "PISO2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706907548228 "|Proyecto|PISO2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PISO2\[3\] VCC " "Pin \"PISO2\[3\]\" is stuck at VCC" {  } { { "Proyecto.bdf" "" { Schematic "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/Proyecto.bdf" { { -648 2800 2976 -632 "PISO2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706907548228 "|Proyecto|PISO2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PISO2\[2\] VCC " "Pin \"PISO2\[2\]\" is stuck at VCC" {  } { { "Proyecto.bdf" "" { Schematic "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/Proyecto.bdf" { { -648 2800 2976 -632 "PISO2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706907548228 "|Proyecto|PISO2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PISO3\[5\] VCC " "Pin \"PISO3\[5\]\" is stuck at VCC" {  } { { "Proyecto.bdf" "" { Schematic "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/Proyecto.bdf" { { -632 2392 2568 -616 "PISO3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706907548228 "|Proyecto|PISO3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PISO3\[4\] VCC " "Pin \"PISO3\[4\]\" is stuck at VCC" {  } { { "Proyecto.bdf" "" { Schematic "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/Proyecto.bdf" { { -632 2392 2568 -616 "PISO3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706907548228 "|Proyecto|PISO3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PISO3\[0\] GND " "Pin \"PISO3\[0\]\" is stuck at GND" {  } { { "Proyecto.bdf" "" { Schematic "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/Proyecto.bdf" { { -632 2392 2568 -616 "PISO3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706907548228 "|Proyecto|PISO3[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1706907548228 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706907548307 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706907548717 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706907549002 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 209 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 209 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1706907549937 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1706907549952 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706907549952 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3273 " "Implemented 3273 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1706907550124 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1706907550124 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3088 " "Implemented 3088 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1706907550124 ""} { "Info" "ICUT_CUT_TM_RAMS" "88 " "Implemented 88 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1706907550124 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1706907550124 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1706907550124 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4983 " "Peak virtual memory: 4983 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706907550140 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 02 15:59:10 2024 " "Processing ended: Fri Feb 02 15:59:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706907550140 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706907550140 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706907550140 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706907550140 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1976@200.9.176.227 " "Can't contact license server \"1976@200.9.176.227\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1706907553955 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1706907554079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706907554079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 02 15:59:10 2024 " "Processing started: Fri Feb 02 15:59:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706907554079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1706907554079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Proyecto -c Proyecto " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Proyecto -c Proyecto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1706907554079 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1706907554126 ""}
{ "Info" "0" "" "Project  = Proyecto" {  } {  } 0 0 "Project  = Proyecto" 0 0 "Fitter" 0 0 1706907554126 ""}
{ "Info" "0" "" "Revision = Proyecto" {  } {  } 0 0 "Revision = Proyecto" 0 0 "Fitter" 0 0 1706907554126 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1706907554233 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1706907554233 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Proyecto 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"Proyecto\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1706907554249 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1706907554280 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1706907554280 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1706907554530 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1706907554546 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1706907554608 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1706907554639 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "48 89 " "No exact pin location assignment(s) for 48 pins of 89 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1706907554801 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1706907561640 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 898 global CLKCTRL_G6 " "clock~inputCLKENA0 with 898 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1706907564305 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1706907564305 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:02 " "Fitter periphery placement operations ending: elapsed time is 00:00:02" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706907564305 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1706907564321 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1706907564321 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1706907564321 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1706907564321 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1706907564321 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1706907564337 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706907564946 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706907564946 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706907564946 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1706907564946 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1706907564946 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Proyecto.sdc " "Synopsys Design Constraints File file not found: 'Proyecto.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1706907564962 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|CLOCK_10Hz " "Node: CLOCK_DIV_50:inst4\|CLOCK_10Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ram:inst\|RAM\[16\]\[10\] CLOCK_DIV_50:inst4\|CLOCK_10Hz " "Register ram:inst\|RAM\[16\]\[10\] is being clocked by CLOCK_DIV_50:inst4\|CLOCK_10Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706907564962 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1706907564962 "|Proyecto|CLOCK_DIV_50:inst4|CLOCK_10Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|CLOCK_1Hz " "Node: CLOCK_DIV_50:inst4\|CLOCK_1Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ANTIREBOTE:inst38\|PB_SIN_REBOTE CLOCK_DIV_50:inst4\|CLOCK_1Hz " "Register ANTIREBOTE:inst38\|PB_SIN_REBOTE is being clocked by CLOCK_DIV_50:inst4\|CLOCK_1Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706907564962 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1706907564962 "|Proyecto|CLOCK_DIV_50:inst4|CLOCK_1Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|CLOCK_1Hz clock " "Register CLOCK_DIV_50:inst4\|CLOCK_1Hz is being clocked by clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706907564962 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1706907564962 "|Proyecto|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_10hz_int " "Node: CLOCK_DIV_50:inst4\|clock_10hz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_1hz_int CLOCK_DIV_50:inst4\|clock_10hz_int " "Register CLOCK_DIV_50:inst4\|clock_1hz_int is being clocked by CLOCK_DIV_50:inst4\|clock_10hz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706907564962 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1706907564962 "|Proyecto|CLOCK_DIV_50:inst4|clock_10hz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_100hz_int " "Node: CLOCK_DIV_50:inst4\|clock_100hz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_10hz_int CLOCK_DIV_50:inst4\|clock_100hz_int " "Register CLOCK_DIV_50:inst4\|clock_10hz_int is being clocked by CLOCK_DIV_50:inst4\|clock_100hz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706907564962 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1706907564962 "|Proyecto|CLOCK_DIV_50:inst4|clock_100hz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_1Khz_int " "Node: CLOCK_DIV_50:inst4\|clock_1Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_100hz_int CLOCK_DIV_50:inst4\|clock_1Khz_int " "Register CLOCK_DIV_50:inst4\|clock_100hz_int is being clocked by CLOCK_DIV_50:inst4\|clock_1Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706907564962 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1706907564962 "|Proyecto|CLOCK_DIV_50:inst4|clock_1Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_10Khz_int " "Node: CLOCK_DIV_50:inst4\|clock_10Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_1Khz_int CLOCK_DIV_50:inst4\|clock_10Khz_int " "Register CLOCK_DIV_50:inst4\|clock_1Khz_int is being clocked by CLOCK_DIV_50:inst4\|clock_10Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706907564962 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1706907564962 "|Proyecto|CLOCK_DIV_50:inst4|clock_10Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_100Khz_int " "Node: CLOCK_DIV_50:inst4\|clock_100Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_10Khz_int CLOCK_DIV_50:inst4\|clock_100Khz_int " "Register CLOCK_DIV_50:inst4\|clock_10Khz_int is being clocked by CLOCK_DIV_50:inst4\|clock_100Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706907564962 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1706907564962 "|Proyecto|CLOCK_DIV_50:inst4|clock_100Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_1Mhz_int " "Node: CLOCK_DIV_50:inst4\|clock_1Mhz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_100Khz_int CLOCK_DIV_50:inst4\|clock_1Mhz_int " "Register CLOCK_DIV_50:inst4\|clock_100Khz_int is being clocked by CLOCK_DIV_50:inst4\|clock_1Mhz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706907564962 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1706907564962 "|Proyecto|CLOCK_DIV_50:inst4|clock_1Mhz_int"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1706907564977 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1706907564977 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1706907564977 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706907564977 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706907564977 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706907564977 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1706907564977 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1706907565071 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "15 DSP block " "Packed 15 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1706907565071 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "15 " "Created 15 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1706907565071 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1706907565071 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706907565133 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1706907568048 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1706907568365 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:15 " "Fitter placement preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706907583491 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1706907607110 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1706907609423 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706907609423 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1706907610460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1706907613261 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1706907613261 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1706907614984 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1706907614984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706907614984 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.64 " "Total time spent on timing analysis during the Fitter is 1.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1706907617670 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1706907617701 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1706907618232 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1706907618232 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1706907618716 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706907623395 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1706907623598 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/output_files/Proyecto.fit.smsg " "Generated suppressed messages file C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/output_files/Proyecto.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1706907623755 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7545 " "Peak virtual memory: 7545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706907624419 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 02 16:00:24 2024 " "Processing ended: Fri Feb 02 16:00:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706907624419 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:14 " "Elapsed time: 00:01:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706907624419 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:07 " "Total CPU time (on all processors): 00:06:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706907624419 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1706907624419 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1976@200.9.176.227 " "Can't contact license server \"1976@200.9.176.227\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Fitter" 0 -1 1706907628306 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1706907628306 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706907628306 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 02 16:00:25 2024 " "Processing started: Fri Feb 02 16:00:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706907628306 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1706907628306 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Proyecto -c Proyecto " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Proyecto -c Proyecto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1706907628306 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1706907628803 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1706907632125 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706907632442 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 02 16:00:32 2024 " "Processing ended: Fri Feb 02 16:00:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706907632442 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706907632442 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706907632442 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1706907632442 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1706907633020 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1976@200.9.176.227 " "Can't contact license server \"1976@200.9.176.227\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Assembler" 0 -1 1706907636224 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1706907636349 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706907636349 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 02 16:00:33 2024 " "Processing started: Fri Feb 02 16:00:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706907636349 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1706907636349 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Proyecto -c Proyecto " "Command: quartus_sta Proyecto -c Proyecto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1706907636349 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1706907636412 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1706907636828 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1706907636828 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706907636844 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706907636844 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706907637244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706907637244 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706907637244 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1706907637244 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1706907637244 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Proyecto.sdc " "Synopsys Design Constraints File file not found: 'Proyecto.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1706907637260 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|CLOCK_10Hz " "Node: CLOCK_DIV_50:inst4\|CLOCK_10Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ram:inst\|RAM\[16\]\[10\] CLOCK_DIV_50:inst4\|CLOCK_10Hz " "Register ram:inst\|RAM\[16\]\[10\] is being clocked by CLOCK_DIV_50:inst4\|CLOCK_10Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706907637260 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706907637260 "|Proyecto|CLOCK_DIV_50:inst4|CLOCK_10Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|CLOCK_10Hz clock " "Register CLOCK_DIV_50:inst4\|CLOCK_10Hz is being clocked by clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706907637260 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706907637260 "|Proyecto|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_100hz_int " "Node: CLOCK_DIV_50:inst4\|clock_100hz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_10hz_int CLOCK_DIV_50:inst4\|clock_100hz_int " "Register CLOCK_DIV_50:inst4\|clock_10hz_int is being clocked by CLOCK_DIV_50:inst4\|clock_100hz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706907637260 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706907637260 "|Proyecto|CLOCK_DIV_50:inst4|clock_100hz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_1Khz_int " "Node: CLOCK_DIV_50:inst4\|clock_1Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_100hz_int CLOCK_DIV_50:inst4\|clock_1Khz_int " "Register CLOCK_DIV_50:inst4\|clock_100hz_int is being clocked by CLOCK_DIV_50:inst4\|clock_1Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706907637260 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706907637260 "|Proyecto|CLOCK_DIV_50:inst4|clock_1Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_10Khz_int " "Node: CLOCK_DIV_50:inst4\|clock_10Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_1Khz_int CLOCK_DIV_50:inst4\|clock_10Khz_int " "Register CLOCK_DIV_50:inst4\|clock_1Khz_int is being clocked by CLOCK_DIV_50:inst4\|clock_10Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706907637260 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706907637260 "|Proyecto|CLOCK_DIV_50:inst4|clock_10Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_100Khz_int " "Node: CLOCK_DIV_50:inst4\|clock_100Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_10Khz_int CLOCK_DIV_50:inst4\|clock_100Khz_int " "Register CLOCK_DIV_50:inst4\|clock_10Khz_int is being clocked by CLOCK_DIV_50:inst4\|clock_100Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706907637260 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706907637260 "|Proyecto|CLOCK_DIV_50:inst4|clock_100Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_1Mhz_int " "Node: CLOCK_DIV_50:inst4\|clock_1Mhz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_100Khz_int CLOCK_DIV_50:inst4\|clock_1Mhz_int " "Register CLOCK_DIV_50:inst4\|clock_100Khz_int is being clocked by CLOCK_DIV_50:inst4\|clock_1Mhz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706907637260 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706907637260 "|Proyecto|CLOCK_DIV_50:inst4|clock_1Mhz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_10hz_int " "Node: CLOCK_DIV_50:inst4\|clock_10hz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_1hz_int CLOCK_DIV_50:inst4\|clock_10hz_int " "Register CLOCK_DIV_50:inst4\|clock_1hz_int is being clocked by CLOCK_DIV_50:inst4\|clock_10hz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706907637260 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706907637260 "|Proyecto|CLOCK_DIV_50:inst4|clock_10hz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|CLOCK_1Hz " "Node: CLOCK_DIV_50:inst4\|CLOCK_1Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ANTIREBOTE:inst38\|PB_SIN_REBOTE CLOCK_DIV_50:inst4\|CLOCK_1Hz " "Register ANTIREBOTE:inst38\|PB_SIN_REBOTE is being clocked by CLOCK_DIV_50:inst4\|CLOCK_1Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706907637260 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706907637260 "|Proyecto|CLOCK_DIV_50:inst4|CLOCK_1Hz"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1706907637260 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706907638124 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1706907638124 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1706907638139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.283 " "Worst-case setup slack is 10.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907638155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907638155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.283               0.000 altera_reserved_tck  " "   10.283               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907638155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706907638155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.140 " "Worst-case hold slack is 0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907638155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907638155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 altera_reserved_tck  " "    0.140               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907638155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706907638155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 29.731 " "Worst-case recovery slack is 29.731" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907638155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907638155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.731               0.000 altera_reserved_tck  " "   29.731               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907638155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706907638155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.956 " "Worst-case removal slack is 0.956" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907638171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907638171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.956               0.000 altera_reserved_tck  " "    0.956               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907638171 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706907638171 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.163 " "Worst-case minimum pulse width slack is 15.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907638171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907638171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.163               0.000 altera_reserved_tck  " "   15.163               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907638171 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706907638171 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1706907638186 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1706907638202 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1706907639183 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|CLOCK_10Hz " "Node: CLOCK_DIV_50:inst4\|CLOCK_10Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ram:inst\|RAM\[16\]\[10\] CLOCK_DIV_50:inst4\|CLOCK_10Hz " "Register ram:inst\|RAM\[16\]\[10\] is being clocked by CLOCK_DIV_50:inst4\|CLOCK_10Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706907639272 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706907639272 "|Proyecto|CLOCK_DIV_50:inst4|CLOCK_10Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|CLOCK_10Hz clock " "Register CLOCK_DIV_50:inst4\|CLOCK_10Hz is being clocked by clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706907639272 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706907639272 "|Proyecto|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_100hz_int " "Node: CLOCK_DIV_50:inst4\|clock_100hz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_10hz_int CLOCK_DIV_50:inst4\|clock_100hz_int " "Register CLOCK_DIV_50:inst4\|clock_10hz_int is being clocked by CLOCK_DIV_50:inst4\|clock_100hz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706907639272 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706907639272 "|Proyecto|CLOCK_DIV_50:inst4|clock_100hz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_1Khz_int " "Node: CLOCK_DIV_50:inst4\|clock_1Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_100hz_int CLOCK_DIV_50:inst4\|clock_1Khz_int " "Register CLOCK_DIV_50:inst4\|clock_100hz_int is being clocked by CLOCK_DIV_50:inst4\|clock_1Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706907639272 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706907639272 "|Proyecto|CLOCK_DIV_50:inst4|clock_1Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_10Khz_int " "Node: CLOCK_DIV_50:inst4\|clock_10Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_1Khz_int CLOCK_DIV_50:inst4\|clock_10Khz_int " "Register CLOCK_DIV_50:inst4\|clock_1Khz_int is being clocked by CLOCK_DIV_50:inst4\|clock_10Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706907639272 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706907639272 "|Proyecto|CLOCK_DIV_50:inst4|clock_10Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_100Khz_int " "Node: CLOCK_DIV_50:inst4\|clock_100Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_10Khz_int CLOCK_DIV_50:inst4\|clock_100Khz_int " "Register CLOCK_DIV_50:inst4\|clock_10Khz_int is being clocked by CLOCK_DIV_50:inst4\|clock_100Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706907639272 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706907639272 "|Proyecto|CLOCK_DIV_50:inst4|clock_100Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_1Mhz_int " "Node: CLOCK_DIV_50:inst4\|clock_1Mhz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_100Khz_int CLOCK_DIV_50:inst4\|clock_1Mhz_int " "Register CLOCK_DIV_50:inst4\|clock_100Khz_int is being clocked by CLOCK_DIV_50:inst4\|clock_1Mhz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706907639272 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706907639272 "|Proyecto|CLOCK_DIV_50:inst4|clock_1Mhz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_10hz_int " "Node: CLOCK_DIV_50:inst4\|clock_10hz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_1hz_int CLOCK_DIV_50:inst4\|clock_10hz_int " "Register CLOCK_DIV_50:inst4\|clock_1hz_int is being clocked by CLOCK_DIV_50:inst4\|clock_10hz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706907639272 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706907639272 "|Proyecto|CLOCK_DIV_50:inst4|clock_10hz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|CLOCK_1Hz " "Node: CLOCK_DIV_50:inst4\|CLOCK_1Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ANTIREBOTE:inst38\|PB_SIN_REBOTE CLOCK_DIV_50:inst4\|CLOCK_1Hz " "Register ANTIREBOTE:inst38\|PB_SIN_REBOTE is being clocked by CLOCK_DIV_50:inst4\|CLOCK_1Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706907639272 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706907639272 "|Proyecto|CLOCK_DIV_50:inst4|CLOCK_1Hz"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706907640131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.429 " "Worst-case setup slack is 10.429" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907640154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907640154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.429               0.000 altera_reserved_tck  " "   10.429               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907640154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706907640154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.128 " "Worst-case hold slack is 0.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907640154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907640154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 altera_reserved_tck  " "    0.128               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907640154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706907640154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 29.854 " "Worst-case recovery slack is 29.854" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907640154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907640154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.854               0.000 altera_reserved_tck  " "   29.854               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907640154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706907640154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.886 " "Worst-case removal slack is 0.886" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907640154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907640154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.886               0.000 altera_reserved_tck  " "    0.886               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907640154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706907640154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.156 " "Worst-case minimum pulse width slack is 15.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907640170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907640170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.156               0.000 altera_reserved_tck  " "   15.156               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907640170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706907640170 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1706907640186 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1706907640279 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1706907641144 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|CLOCK_10Hz " "Node: CLOCK_DIV_50:inst4\|CLOCK_10Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ram:inst\|RAM\[16\]\[10\] CLOCK_DIV_50:inst4\|CLOCK_10Hz " "Register ram:inst\|RAM\[16\]\[10\] is being clocked by CLOCK_DIV_50:inst4\|CLOCK_10Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706907641242 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706907641242 "|Proyecto|CLOCK_DIV_50:inst4|CLOCK_10Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|CLOCK_10Hz clock " "Register CLOCK_DIV_50:inst4\|CLOCK_10Hz is being clocked by clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706907641242 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706907641242 "|Proyecto|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_100hz_int " "Node: CLOCK_DIV_50:inst4\|clock_100hz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_10hz_int CLOCK_DIV_50:inst4\|clock_100hz_int " "Register CLOCK_DIV_50:inst4\|clock_10hz_int is being clocked by CLOCK_DIV_50:inst4\|clock_100hz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706907641242 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706907641242 "|Proyecto|CLOCK_DIV_50:inst4|clock_100hz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_1Khz_int " "Node: CLOCK_DIV_50:inst4\|clock_1Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_100hz_int CLOCK_DIV_50:inst4\|clock_1Khz_int " "Register CLOCK_DIV_50:inst4\|clock_100hz_int is being clocked by CLOCK_DIV_50:inst4\|clock_1Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706907641242 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706907641242 "|Proyecto|CLOCK_DIV_50:inst4|clock_1Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_10Khz_int " "Node: CLOCK_DIV_50:inst4\|clock_10Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_1Khz_int CLOCK_DIV_50:inst4\|clock_10Khz_int " "Register CLOCK_DIV_50:inst4\|clock_1Khz_int is being clocked by CLOCK_DIV_50:inst4\|clock_10Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706907641242 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706907641242 "|Proyecto|CLOCK_DIV_50:inst4|clock_10Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_100Khz_int " "Node: CLOCK_DIV_50:inst4\|clock_100Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_10Khz_int CLOCK_DIV_50:inst4\|clock_100Khz_int " "Register CLOCK_DIV_50:inst4\|clock_10Khz_int is being clocked by CLOCK_DIV_50:inst4\|clock_100Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706907641242 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706907641242 "|Proyecto|CLOCK_DIV_50:inst4|clock_100Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_1Mhz_int " "Node: CLOCK_DIV_50:inst4\|clock_1Mhz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_100Khz_int CLOCK_DIV_50:inst4\|clock_1Mhz_int " "Register CLOCK_DIV_50:inst4\|clock_100Khz_int is being clocked by CLOCK_DIV_50:inst4\|clock_1Mhz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706907641242 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706907641242 "|Proyecto|CLOCK_DIV_50:inst4|clock_1Mhz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_10hz_int " "Node: CLOCK_DIV_50:inst4\|clock_10hz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_1hz_int CLOCK_DIV_50:inst4\|clock_10hz_int " "Register CLOCK_DIV_50:inst4\|clock_1hz_int is being clocked by CLOCK_DIV_50:inst4\|clock_10hz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706907641242 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706907641242 "|Proyecto|CLOCK_DIV_50:inst4|clock_10hz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|CLOCK_1Hz " "Node: CLOCK_DIV_50:inst4\|CLOCK_1Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ANTIREBOTE:inst38\|PB_SIN_REBOTE CLOCK_DIV_50:inst4\|CLOCK_1Hz " "Register ANTIREBOTE:inst38\|PB_SIN_REBOTE is being clocked by CLOCK_DIV_50:inst4\|CLOCK_1Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706907641242 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706907641242 "|Proyecto|CLOCK_DIV_50:inst4|CLOCK_1Hz"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706907642075 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.094 " "Worst-case setup slack is 13.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907642091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907642091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.094               0.000 altera_reserved_tck  " "   13.094               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907642091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706907642091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.031 " "Worst-case hold slack is 0.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907642091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907642091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.031               0.000 altera_reserved_tck  " "    0.031               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907642091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706907642091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.781 " "Worst-case recovery slack is 30.781" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907642091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907642091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.781               0.000 altera_reserved_tck  " "   30.781               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907642091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706907642091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.464 " "Worst-case removal slack is 0.464" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907642091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907642091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.464               0.000 altera_reserved_tck  " "    0.464               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907642091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706907642091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 14.843 " "Worst-case minimum pulse width slack is 14.843" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907642107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907642107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.843               0.000 altera_reserved_tck  " "   14.843               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907642107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706907642107 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1706907642122 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|CLOCK_10Hz " "Node: CLOCK_DIV_50:inst4\|CLOCK_10Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ram:inst\|RAM\[16\]\[10\] CLOCK_DIV_50:inst4\|CLOCK_10Hz " "Register ram:inst\|RAM\[16\]\[10\] is being clocked by CLOCK_DIV_50:inst4\|CLOCK_10Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706907642247 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706907642247 "|Proyecto|CLOCK_DIV_50:inst4|CLOCK_10Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|CLOCK_10Hz clock " "Register CLOCK_DIV_50:inst4\|CLOCK_10Hz is being clocked by clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706907642247 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706907642247 "|Proyecto|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_100hz_int " "Node: CLOCK_DIV_50:inst4\|clock_100hz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_10hz_int CLOCK_DIV_50:inst4\|clock_100hz_int " "Register CLOCK_DIV_50:inst4\|clock_10hz_int is being clocked by CLOCK_DIV_50:inst4\|clock_100hz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706907642247 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706907642247 "|Proyecto|CLOCK_DIV_50:inst4|clock_100hz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_1Khz_int " "Node: CLOCK_DIV_50:inst4\|clock_1Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_100hz_int CLOCK_DIV_50:inst4\|clock_1Khz_int " "Register CLOCK_DIV_50:inst4\|clock_100hz_int is being clocked by CLOCK_DIV_50:inst4\|clock_1Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706907642247 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706907642247 "|Proyecto|CLOCK_DIV_50:inst4|clock_1Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_10Khz_int " "Node: CLOCK_DIV_50:inst4\|clock_10Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_1Khz_int CLOCK_DIV_50:inst4\|clock_10Khz_int " "Register CLOCK_DIV_50:inst4\|clock_1Khz_int is being clocked by CLOCK_DIV_50:inst4\|clock_10Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706907642247 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706907642247 "|Proyecto|CLOCK_DIV_50:inst4|clock_10Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_100Khz_int " "Node: CLOCK_DIV_50:inst4\|clock_100Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_10Khz_int CLOCK_DIV_50:inst4\|clock_100Khz_int " "Register CLOCK_DIV_50:inst4\|clock_10Khz_int is being clocked by CLOCK_DIV_50:inst4\|clock_100Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706907642247 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706907642247 "|Proyecto|CLOCK_DIV_50:inst4|clock_100Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_1Mhz_int " "Node: CLOCK_DIV_50:inst4\|clock_1Mhz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_100Khz_int CLOCK_DIV_50:inst4\|clock_1Mhz_int " "Register CLOCK_DIV_50:inst4\|clock_100Khz_int is being clocked by CLOCK_DIV_50:inst4\|clock_1Mhz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706907642247 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706907642247 "|Proyecto|CLOCK_DIV_50:inst4|clock_1Mhz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_10hz_int " "Node: CLOCK_DIV_50:inst4\|clock_10hz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_1hz_int CLOCK_DIV_50:inst4\|clock_10hz_int " "Register CLOCK_DIV_50:inst4\|clock_1hz_int is being clocked by CLOCK_DIV_50:inst4\|clock_10hz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706907642247 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706907642247 "|Proyecto|CLOCK_DIV_50:inst4|clock_10hz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|CLOCK_1Hz " "Node: CLOCK_DIV_50:inst4\|CLOCK_1Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ANTIREBOTE:inst38\|PB_SIN_REBOTE CLOCK_DIV_50:inst4\|CLOCK_1Hz " "Register ANTIREBOTE:inst38\|PB_SIN_REBOTE is being clocked by CLOCK_DIV_50:inst4\|CLOCK_1Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706907642247 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706907642247 "|Proyecto|CLOCK_DIV_50:inst4|CLOCK_1Hz"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706907643091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.558 " "Worst-case setup slack is 13.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907643117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907643117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.558               0.000 altera_reserved_tck  " "   13.558               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907643117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706907643117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.020 " "Worst-case hold slack is 0.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907643117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907643117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.020               0.000 altera_reserved_tck  " "    0.020               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907643117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706907643117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.041 " "Worst-case recovery slack is 31.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907643117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907643117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.041               0.000 altera_reserved_tck  " "   31.041               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907643117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706907643117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.397 " "Worst-case removal slack is 0.397" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907643117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907643117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 altera_reserved_tck  " "    0.397               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907643117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706907643117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 14.825 " "Worst-case minimum pulse width slack is 14.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907643117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907643117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.825               0.000 altera_reserved_tck  " "   14.825               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706907643117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706907643117 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1706907644190 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1706907644190 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 39 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5325 " "Peak virtual memory: 5325 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706907644237 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 02 16:00:44 2024 " "Processing ended: Fri Feb 02 16:00:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706907644237 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706907644237 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706907644237 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1706907644237 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1976@200.9.176.227 " "Can't contact license server \"1976@200.9.176.227\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Timing Analyzer" 0 -1 1706907648093 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1706907648093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706907648093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 02 16:00:45 2024 " "Processing started: Fri Feb 02 16:00:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706907648093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1706907648093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Proyecto -c Proyecto " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Proyecto -c Proyecto" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1706907648093 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1706907648698 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Proyecto.vho C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/simulation/modelsim/ simulation " "Generated file Proyecto.vho in folder \"C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1706907649291 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706907650113 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 02 16:00:50 2024 " "Processing ended: Fri Feb 02 16:00:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706907650113 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706907650113 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706907650113 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1706907650113 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 82 s " "Quartus Prime Full Compilation was successful. 0 errors, 82 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1706907650728 ""}
