# Single-Cycle-CPU
![diagram](diagram.png)
Single cycle CPU design implemented in Verilog
