Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed May  8 17:13:50 2024
| Host         : Vulcan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fpga_top_timing_summary_routed.rpt -pb fpga_top_timing_summary_routed.pb -rpx fpga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_top
| Device       : 7vx690t-ffg1761
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (1)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (1)
---------------------------------
 There is 1 register/latch pin which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.119        0.000                      0                46178        0.015        0.000                      0                46178        0.000        0.000                       0                 16045  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
sys_clk                  {0.000 5.000}        10.000          100.000         
txoutclk_x0y1            {0.000 5.000}        10.000          100.000         
  clk_125mhz_x0y1        {0.000 4.000}        8.000           125.000         
    clk_125mhz_mux_x0y1  {0.000 4.000}        8.000           125.000         
  clk_250mhz_x0y1        {0.000 2.000}        4.000           250.000         
    clk_250mhz_mux_x0y1  {0.000 2.000}        4.000           250.000         
  mmcm_fb                {0.000 5.000}        10.000          100.000         
  userclk1               {0.000 2.000}        4.000           250.000         
  userclk2               {0.000 8.000}        16.000          62.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                        9.049        0.000                      0                    7        0.172        0.000                      0                    7        4.450        0.000                       0                    13  
txoutclk_x0y1                                                                                                                                                              3.000        0.000                       0                     2  
  clk_125mhz_x0y1              5.996        0.000                      0                  376        0.106        0.000                      0                  376        2.286        0.000                       0                   167  
    clk_125mhz_mux_x0y1        5.113        0.000                      0                 1097        0.083        0.000                      0                 1097        0.549        0.000                       0                   395  
  clk_250mhz_x0y1                                                                                                                                                          2.650        0.000                       0                     2  
    clk_250mhz_mux_x0y1        1.119        0.000                      0                 1097        0.083        0.000                      0                 1097        0.000        0.000                       0                   395  
  mmcm_fb                                                                                                                                                                  9.063        0.000                       0                     2  
  userclk1                     1.585        0.000                      0                 1275        0.015        0.000                      0                 1275        0.083        0.000                       0                    31  
  userclk2                     5.902        0.000                      0                43349        0.020        0.000                      0                43349        6.400        0.000                       0                 15433  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_125mhz_mux_x0y1  clk_125mhz_x0y1            5.902        0.000                      0                    7        0.317        0.000                      0                    7  
clk_250mhz_mux_x0y1  clk_125mhz_x0y1            1.782        0.000                      0                    7        0.125        0.000                      0                    7  
clk_125mhz_x0y1      clk_125mhz_mux_x0y1        6.544        0.000                      0                    3        0.294        0.000                      0                    3  
userclk2             clk_125mhz_mux_x0y1        6.279        0.000                      0                    2        0.148        0.000                      0                    2  
clk_125mhz_x0y1      clk_250mhz_mux_x0y1        2.424        0.000                      0                    3        0.103        0.000                      0                    3  
userclk2             clk_250mhz_mux_x0y1        2.279        0.000                      0                    2        0.148        0.000                      0                    2  
clk_125mhz_mux_x0y1  userclk2                   6.045        0.000                      0                    1        0.176        0.000                      0                    1  
clk_250mhz_mux_x0y1  userclk2                   2.045        0.000                      0                    1        0.176        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           ----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**    userclk2             userclk1                   2.050        0.000                      0                    2        0.383        0.000                      0                    2  
**async_default**    clk_125mhz_mux_x0y1  userclk2                   6.018        0.000                      0                    2        0.310        0.000                      0                    2  
**async_default**    clk_250mhz_mux_x0y1  userclk2                   2.018        0.000                      0                    2        0.310        0.000                      0                    2  
**async_default**    userclk2             userclk2                  12.994        0.000                      0                   58        0.257        0.000                      0                   58  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.450ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.049ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.079ns = ( 14.079 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    1.089ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  i_pcie_refclkp (IN)
                         net (fo=0)                   0.000     0.000    i_pcie_refclkp
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_pcie_refclkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcie_refclkp_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  refclk_ibuf/O
                         net (fo=3, routed)           1.582     3.718    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     3.798 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.370     5.168    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y286       SRLC32E                                      r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y286       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980     6.148 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     6.148    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X216Y286       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  i_pcie_refclkp (IN)
                         net (fo=0)                   0.000    10.000    i_pcie_refclkp
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  i_pcie_refclkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcie_refclkp_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    11.285 r  refclk_ibuf/O
                         net (fo=3, routed)           1.478    12.764    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    12.836 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.243    14.079    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y286       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.089    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X216Y286       FDRE (Setup_fdre_C_D)        0.064    15.196    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                  9.049    

Slack (MET) :             9.049ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.077ns = ( 14.077 - 10.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    1.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  i_pcie_refclkp (IN)
                         net (fo=0)                   0.000     0.000    i_pcie_refclkp
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_pcie_refclkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcie_refclkp_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  refclk_ibuf/O
                         net (fo=3, routed)           1.582     3.718    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     3.798 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.367     5.165    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y284       SRLC32E                                      r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y284       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980     6.145 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     6.145    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X216Y284       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  i_pcie_refclkp (IN)
                         net (fo=0)                   0.000    10.000    i_pcie_refclkp
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  i_pcie_refclkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcie_refclkp_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    11.285 r  refclk_ibuf/O
                         net (fo=3, routed)           1.478    12.764    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    12.836 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.241    14.077    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y284       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.088    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X216Y284       FDRE (Setup_fdre_C_D)        0.064    15.193    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -6.145    
  -------------------------------------------------------------------
                         slack                                  9.049    

Slack (MET) :             9.208ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.722ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.077ns = ( 14.077 - 10.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    1.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  i_pcie_refclkp (IN)
                         net (fo=0)                   0.000     0.000    i_pcie_refclkp
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_pcie_refclkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcie_refclkp_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  refclk_ibuf/O
                         net (fo=3, routed)           1.582     3.718    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     3.798 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.367     5.165    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y284       SRLC32E                                      r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y284       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.722     5.887 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     5.887    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X216Y284       SRLC32E                                      r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  i_pcie_refclkp (IN)
                         net (fo=0)                   0.000    10.000    i_pcie_refclkp
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  i_pcie_refclkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcie_refclkp_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    11.285 r  refclk_ibuf/O
                         net (fo=3, routed)           1.478    12.764    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    12.836 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.241    14.077    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y284       SRLC32E                                      r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.088    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X216Y284       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.035    15.094    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                          -5.887    
  -------------------------------------------------------------------
                         slack                                  9.208    

Slack (MET) :             9.219ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.725ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.079ns = ( 14.079 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    1.089ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  i_pcie_refclkp (IN)
                         net (fo=0)                   0.000     0.000    i_pcie_refclkp
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_pcie_refclkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcie_refclkp_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  refclk_ibuf/O
                         net (fo=3, routed)           1.582     3.718    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     3.798 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.370     5.168    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y286       SRLC32E                                      r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y286       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.725     5.893 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     5.893    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X216Y286       SRLC32E                                      r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  i_pcie_refclkp (IN)
                         net (fo=0)                   0.000    10.000    i_pcie_refclkp
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  i_pcie_refclkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcie_refclkp_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    11.285 r  refclk_ibuf/O
                         net (fo=3, routed)           1.478    12.764    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    12.836 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.243    14.079    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y286       SRLC32E                                      r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism              1.089    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X216Y286       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.021    15.111    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -5.893    
  -------------------------------------------------------------------
                         slack                                  9.219    

Slack (MET) :             9.219ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.725ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.077ns = ( 14.077 - 10.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    1.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  i_pcie_refclkp (IN)
                         net (fo=0)                   0.000     0.000    i_pcie_refclkp
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_pcie_refclkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcie_refclkp_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  refclk_ibuf/O
                         net (fo=3, routed)           1.582     3.718    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     3.798 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.367     5.165    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y284       SRLC32E                                      r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y284       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.725     5.890 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     5.890    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X216Y284       SRLC32E                                      r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  i_pcie_refclkp (IN)
                         net (fo=0)                   0.000    10.000    i_pcie_refclkp
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  i_pcie_refclkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcie_refclkp_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    11.285 r  refclk_ibuf/O
                         net (fo=3, routed)           1.478    12.764    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    12.836 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.241    14.077    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y284       SRLC32E                                      r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism              1.088    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X216Y284       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.021    15.108    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                          -5.890    
  -------------------------------------------------------------------
                         slack                                  9.219    

Slack (MET) :             9.221ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.718ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.079ns = ( 14.079 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    1.089ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  i_pcie_refclkp (IN)
                         net (fo=0)                   0.000     0.000    i_pcie_refclkp
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_pcie_refclkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcie_refclkp_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  refclk_ibuf/O
                         net (fo=3, routed)           1.582     3.718    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     3.798 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.370     5.168    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y286       SRLC32E                                      r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y286       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.718     5.886 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     5.886    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X216Y286       SRLC32E                                      r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  i_pcie_refclkp (IN)
                         net (fo=0)                   0.000    10.000    i_pcie_refclkp
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  i_pcie_refclkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcie_refclkp_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    11.285 r  refclk_ibuf/O
                         net (fo=3, routed)           1.478    12.764    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    12.836 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.243    14.079    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y286       SRLC32E                                      r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism              1.089    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X216Y286       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026    15.106    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -5.886    
  -------------------------------------------------------------------
                         slack                                  9.221    

Slack (MET) :             9.221ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.718ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.077ns = ( 14.077 - 10.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    1.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  i_pcie_refclkp (IN)
                         net (fo=0)                   0.000     0.000    i_pcie_refclkp
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_pcie_refclkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcie_refclkp_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  refclk_ibuf/O
                         net (fo=3, routed)           1.582     3.718    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     3.798 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.367     5.165    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y284       SRLC32E                                      r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y284       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.718     5.883 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     5.883    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X216Y284       SRLC32E                                      r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  i_pcie_refclkp (IN)
                         net (fo=0)                   0.000    10.000    i_pcie_refclkp
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  i_pcie_refclkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcie_refclkp_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    11.285 r  refclk_ibuf/O
                         net (fo=3, routed)           1.478    12.764    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    12.836 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           1.241    14.077    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y284       SRLC32E                                      r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism              1.088    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X216Y284       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026    15.103    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -5.883    
  -------------------------------------------------------------------
                         slack                                  9.221    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  i_pcie_refclkp (IN)
                         net (fo=0)                   0.000     0.000    i_pcie_refclkp
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_pcie_refclkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcie_refclkp_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=3, routed)           0.714     1.156    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.182 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.687     1.869    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y284       SRLC32E                                      r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y284       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.140 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.140    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X216Y284       SRLC32E                                      r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  i_pcie_refclkp (IN)
                         net (fo=0)                   0.000     0.000    i_pcie_refclkp
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_pcie_refclkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcie_refclkp_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=3, routed)           0.799     1.532    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.562 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.895     2.457    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y284       SRLC32E                                      r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.588     1.869    
    SLICE_X216Y284       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.968    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  i_pcie_refclkp (IN)
                         net (fo=0)                   0.000     0.000    i_pcie_refclkp
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_pcie_refclkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcie_refclkp_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=3, routed)           0.714     1.156    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.182 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.687     1.869    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y286       SRLC32E                                      r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y286       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.140 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.140    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X216Y286       SRLC32E                                      r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  i_pcie_refclkp (IN)
                         net (fo=0)                   0.000     0.000    i_pcie_refclkp
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_pcie_refclkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcie_refclkp_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=3, routed)           0.799     1.532    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.562 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.896     2.458    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y286       SRLC32E                                      r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.589     1.869    
    SLICE_X216Y286       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.968    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  i_pcie_refclkp (IN)
                         net (fo=0)                   0.000     0.000    i_pcie_refclkp
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_pcie_refclkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcie_refclkp_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=3, routed)           0.714     1.156    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.182 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.687     1.869    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y284       SRLC32E                                      r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y284       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     2.145 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     2.145    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X216Y284       SRLC32E                                      r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  i_pcie_refclkp (IN)
                         net (fo=0)                   0.000     0.000    i_pcie_refclkp
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_pcie_refclkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcie_refclkp_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=3, routed)           0.799     1.532    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.562 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.895     2.457    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y284       SRLC32E                                      r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.588     1.869    
    SLICE_X216Y284       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.971    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  i_pcie_refclkp (IN)
                         net (fo=0)                   0.000     0.000    i_pcie_refclkp
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_pcie_refclkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcie_refclkp_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=3, routed)           0.714     1.156    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.182 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.687     1.869    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y286       SRLC32E                                      r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y286       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     2.145 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.145    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X216Y286       SRLC32E                                      r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  i_pcie_refclkp (IN)
                         net (fo=0)                   0.000     0.000    i_pcie_refclkp
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_pcie_refclkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcie_refclkp_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=3, routed)           0.799     1.532    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.562 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.896     2.458    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y286       SRLC32E                                      r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.589     1.869    
    SLICE_X216Y286       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.971    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  i_pcie_refclkp (IN)
                         net (fo=0)                   0.000     0.000    i_pcie_refclkp
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_pcie_refclkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcie_refclkp_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=3, routed)           0.714     1.156    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.182 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.687     1.869    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y284       SRLC32E                                      r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y284       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     2.145 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.145    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X216Y284       SRLC32E                                      r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  i_pcie_refclkp (IN)
                         net (fo=0)                   0.000     0.000    i_pcie_refclkp
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_pcie_refclkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcie_refclkp_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=3, routed)           0.799     1.532    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.562 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.895     2.457    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y284       SRLC32E                                      r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.588     1.869    
    SLICE_X216Y284       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     1.963    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  i_pcie_refclkp (IN)
                         net (fo=0)                   0.000     0.000    i_pcie_refclkp
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_pcie_refclkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcie_refclkp_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=3, routed)           0.714     1.156    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.182 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.687     1.869    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y284       SRLC32E                                      r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y284       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.398     2.267 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     2.267    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X216Y284       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  i_pcie_refclkp (IN)
                         net (fo=0)                   0.000     0.000    i_pcie_refclkp
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_pcie_refclkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcie_refclkp_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=3, routed)           0.799     1.532    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.562 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.895     2.457    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y284       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism             -0.588     1.869    
    SLICE_X216Y284       FDRE (Hold_fdre_C_D)         0.087     1.956    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  i_pcie_refclkp (IN)
                         net (fo=0)                   0.000     0.000    i_pcie_refclkp
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_pcie_refclkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcie_refclkp_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=3, routed)           0.714     1.156    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.182 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.687     1.869    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y286       SRLC32E                                      r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y286       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.398     2.267 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     2.267    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X216Y286       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  i_pcie_refclkp (IN)
                         net (fo=0)                   0.000     0.000    i_pcie_refclkp
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_pcie_refclkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcie_refclkp_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=3, routed)           0.799     1.532    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.562 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.896     2.458    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y286       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism             -0.589     1.869    
    SLICE_X216Y286       FDRE (Hold_fdre_C_D)         0.087     1.956    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_pcie_refclkp }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     BUFG/I                   n/a            1.349         10.000      8.650      BUFGCTRL_X0Y20       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/I
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.219         10.000      8.781      IBUFDS_GTE2_X1Y11    refclk_ibuf/I
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.219         10.000      8.781      GTHE2_CHANNEL_X1Y23  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
Min Period        n/a     GTHE2_COMMON/GTREFCLK0   n/a            1.219         10.000      8.781      GTHE2_COMMON_X1Y5    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/GTREFCLK0
Min Period        n/a     FDRE/C                   n/a            0.700         10.000      9.300      SLICE_X216Y286       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                   n/a            0.700         10.000      9.300      SLICE_X216Y284       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X216Y286       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X216Y286       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X216Y286       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X216Y286       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X216Y286       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X216Y286       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X216Y284       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X216Y284       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X216Y284       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X216Y284       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X216Y286       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X216Y286       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X216Y286       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X216Y286       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X216Y286       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X216Y286       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X216Y284       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X216Y284       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X216Y284       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X216Y284       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_x0y1
  To Clock:  txoutclk_x0y1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_x0y1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/TXOUTCLK  n/a            2.420         10.000      7.580      GTHE2_CHANNEL_X1Y23  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            0.937         10.000      9.063      MMCME2_ADV_X1Y5      xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y5      xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5      xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5      xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5      xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5      xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x0y1
  To Clock:  clk_125mhz_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        5.996ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.996ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.941ns  (logic 0.438ns (22.561%)  route 1.503ns (77.439%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 11.569 - 8.000 ) 
    Source Clock Delay      (SCD):    3.868ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         1.372     3.868    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X216Y289       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y289       FDRE (Prop_fdre_C_Q)         0.254     4.122 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/index_reg[2]/Q
                         net (fo=47, routed)          1.015     5.137    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/index_reg_n_0_[2]
    SLICE_X218Y288       LUT4 (Prop_lut4_I0_O)        0.053     5.190 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg[4]_i_5/O
                         net (fo=1, routed)           0.488     5.678    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg[4]_i_5_n_0
    SLICE_X218Y290       LUT6 (Prop_lut6_I3_O)        0.131     5.809 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     5.809    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg[4]
    SLICE_X218Y290       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         1.245    11.569    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X218Y290       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_reg[4]/C
                         clock pessimism              0.277    11.846    
                         clock uncertainty           -0.071    11.775    
    SLICE_X218Y290       FDRE (Setup_fdre_C_D)        0.031    11.806    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         11.806    
                         arrival time                          -5.809    
  -------------------------------------------------------------------
                         slack                                  5.996    

Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.686ns  (logic 1.190ns (70.564%)  route 0.496ns (29.436%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.567ns = ( 11.567 - 8.000 ) 
    Source Clock Delay      (SCD):    4.019ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         1.523     4.019    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/CLK
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                                r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL (Prop_gthe2_channel_DRPCLK_DRPDO[5])
                                                      1.190     5.209 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPDO[5]
                         net (fo=1, routed)           0.496     5.705    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/D[5]
    SLICE_X218Y287       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         1.243    11.567    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X218Y287       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[5]/C
                         clock pessimism              0.249    11.816    
                         clock uncertainty           -0.071    11.745    
    SLICE_X218Y287       FDRE (Setup_fdre_C_D)       -0.004    11.741    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         11.741    
                         arrival time                          -5.705    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.050ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 1.190ns (72.344%)  route 0.455ns (27.656%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.567ns = ( 11.567 - 8.000 ) 
    Source Clock Delay      (SCD):    4.019ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         1.523     4.019    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/CLK
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                                r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL (Prop_gthe2_channel_DRPCLK_DRPDO[9])
                                                      1.190     5.209 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPDO[9]
                         net (fo=1, routed)           0.455     5.664    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/D[9]
    SLICE_X219Y288       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         1.243    11.567    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X219Y288       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[9]/C
                         clock pessimism              0.249    11.816    
                         clock uncertainty           -0.071    11.745    
    SLICE_X219Y288       FDRE (Setup_fdre_C_D)       -0.031    11.714    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[9]
  -------------------------------------------------------------------
                         required time                         11.714    
                         arrival time                          -5.664    
  -------------------------------------------------------------------
                         slack                                  6.050    

Slack (MET) :             6.054ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 1.190ns (72.414%)  route 0.453ns (27.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 11.569 - 8.000 ) 
    Source Clock Delay      (SCD):    4.019ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         1.523     4.019    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/CLK
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                                r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL (Prop_gthe2_channel_DRPCLK_DRPDO[10])
                                                      1.190     5.209 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPDO[10]
                         net (fo=1, routed)           0.453     5.662    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/D[10]
    SLICE_X215Y290       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         1.245    11.569    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y290       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[10]/C
                         clock pessimism              0.249    11.818    
                         clock uncertainty           -0.071    11.747    
    SLICE_X215Y290       FDRE (Setup_fdre_C_D)       -0.031    11.716    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[10]
  -------------------------------------------------------------------
                         required time                         11.716    
                         arrival time                          -5.662    
  -------------------------------------------------------------------
                         slack                                  6.054    

Slack (MET) :             6.059ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/DRPCLK
                            (rising edge-triggered cell GTHE2_COMMON clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 1.238ns (74.445%)  route 0.425ns (25.555%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.558ns = ( 11.558 - 8.000 ) 
    Source Clock Delay      (SCD):    4.003ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         1.507     4.003    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/CLK
    GTHE2_COMMON_X1Y5    GTHE2_COMMON                                 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y5    GTHE2_COMMON (Prop_gthe2_common_DRPCLK_DRPDO[11])
                                                      1.238     5.241 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/DRPDO[11]
                         net (fo=1, routed)           0.425     5.666    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/D[11]
    SLICE_X217Y272       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         1.234    11.558    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X217Y272       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg1_reg[11]/C
                         clock pessimism              0.249    11.807    
                         clock uncertainty           -0.071    11.736    
    SLICE_X217Y272       FDRE (Setup_fdre_C_D)       -0.011    11.725    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg1_reg[11]
  -------------------------------------------------------------------
                         required time                         11.725    
                         arrival time                          -5.666    
  -------------------------------------------------------------------
                         slack                                  6.059    

Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 1.190ns (72.513%)  route 0.451ns (27.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.568ns = ( 11.568 - 8.000 ) 
    Source Clock Delay      (SCD):    4.019ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         1.523     4.019    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/CLK
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                                r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL (Prop_gthe2_channel_DRPCLK_DRPDO[6])
                                                      1.190     5.209 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPDO[6]
                         net (fo=1, routed)           0.451     5.660    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/D[6]
    SLICE_X217Y289       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         1.244    11.568    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X217Y289       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[6]/C
                         clock pessimism              0.249    11.817    
                         clock uncertainty           -0.071    11.746    
    SLICE_X217Y289       FDRE (Setup_fdre_C_D)       -0.022    11.724    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         11.724    
                         arrival time                          -5.660    
  -------------------------------------------------------------------
                         slack                                  6.064    

Slack (MET) :             6.076ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.618ns  (logic 1.190ns (73.531%)  route 0.428ns (26.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.567ns = ( 11.567 - 8.000 ) 
    Source Clock Delay      (SCD):    4.019ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         1.523     4.019    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/CLK
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                                r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL (Prop_gthe2_channel_DRPCLK_DRPDO[2])
                                                      1.190     5.209 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPDO[2]
                         net (fo=1, routed)           0.428     5.637    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/D[2]
    SLICE_X217Y288       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         1.243    11.567    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X217Y288       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[2]/C
                         clock pessimism              0.249    11.816    
                         clock uncertainty           -0.071    11.745    
    SLICE_X217Y288       FDRE (Setup_fdre_C_D)       -0.031    11.714    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.714    
                         arrival time                          -5.637    
  -------------------------------------------------------------------
                         slack                                  6.076    

Slack (MET) :             6.084ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/DRPCLK
                            (rising edge-triggered cell GTHE2_COMMON clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/rdy_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.668ns  (logic 1.238ns (74.200%)  route 0.430ns (25.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 11.557 - 8.000 ) 
    Source Clock Delay      (SCD):    4.003ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         1.507     4.003    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/CLK
    GTHE2_COMMON_X1Y5    GTHE2_COMMON                                 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y5    GTHE2_COMMON (Prop_gthe2_common_DRPCLK_DRPRDY)
                                                      1.238     5.241 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/DRPRDY
                         net (fo=1, routed)           0.430     5.671    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/qpll_drp_rdy
    SLICE_X216Y273       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/rdy_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         1.233    11.557    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X216Y273       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/rdy_reg1_reg/C
                         clock pessimism              0.249    11.806    
                         clock uncertainty           -0.071    11.735    
    SLICE_X216Y273       FDRE (Setup_fdre_C_D)        0.021    11.756    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/rdy_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.756    
                         arrival time                          -5.671    
  -------------------------------------------------------------------
                         slack                                  6.084    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/DRPCLK
                            (rising edge-triggered cell GTHE2_COMMON clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.662ns  (logic 1.238ns (74.467%)  route 0.424ns (25.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.558ns = ( 11.558 - 8.000 ) 
    Source Clock Delay      (SCD):    4.003ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         1.507     4.003    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/CLK
    GTHE2_COMMON_X1Y5    GTHE2_COMMON                                 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y5    GTHE2_COMMON (Prop_gthe2_common_DRPCLK_DRPDO[7])
                                                      1.238     5.241 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/DRPDO[7]
                         net (fo=1, routed)           0.424     5.665    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/D[7]
    SLICE_X220Y272       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         1.234    11.558    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X220Y272       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg1_reg[7]/C
                         clock pessimism              0.277    11.835    
                         clock uncertainty           -0.071    11.764    
    SLICE_X220Y272       FDRE (Setup_fdre_C_D)        0.001    11.765    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         11.765    
                         arrival time                          -5.665    
  -------------------------------------------------------------------
                         slack                                  6.099    

Slack (MET) :             6.116ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/DRPCLK
                            (rising edge-triggered cell GTHE2_COMMON clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 1.238ns (77.478%)  route 0.360ns (22.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.558ns = ( 11.558 - 8.000 ) 
    Source Clock Delay      (SCD):    4.003ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         1.507     4.003    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/CLK
    GTHE2_COMMON_X1Y5    GTHE2_COMMON                                 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y5    GTHE2_COMMON (Prop_gthe2_common_DRPCLK_DRPDO[3])
                                                      1.238     5.241 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/DRPDO[3]
                         net (fo=1, routed)           0.360     5.601    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/D[3]
    SLICE_X218Y272       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         1.234    11.558    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X218Y272       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg1_reg[3]/C
                         clock pessimism              0.249    11.807    
                         clock uncertainty           -0.071    11.736    
    SLICE_X218Y272       FDRE (Setup_fdre_C_D)       -0.019    11.717    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.717    
                         arrival time                          -5.601    
  -------------------------------------------------------------------
                         slack                                  6.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rdy_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rdy_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         0.690     1.807    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X221Y290       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rdy_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y290       FDRE (Prop_fdre_C_Q)         0.100     1.907 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rdy_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.962    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rdy_reg1
    SLICE_X221Y290       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rdy_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         0.900     2.151    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X221Y290       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rdy_reg2_reg/C
                         clock pessimism             -0.344     1.807    
    SLICE_X221Y290       FDRE (Hold_fdre_C_D)         0.049     1.856    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rdy_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         0.687     1.804    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X219Y284       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y284       FDRE (Prop_fdre_C_Q)         0.100     1.904 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.959    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1
    SLICE_X219Y284       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         0.895     2.146    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X219Y284       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg2_reg/C
                         clock pessimism             -0.342     1.804    
    SLICE_X219Y284       FDRE (Hold_fdre_C_D)         0.047     1.851    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         0.680     1.797    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X217Y272       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y272       FDRE (Prop_fdre_C_Q)         0.100     1.897 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg1_reg[11]/Q
                         net (fo=1, routed)           0.055     1.952    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg1[11]
    SLICE_X217Y272       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         0.888     2.139    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X217Y272       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg2_reg[11]/C
                         clock pessimism             -0.342     1.797    
    SLICE_X217Y272       FDRE (Hold_fdre_C_D)         0.047     1.844    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         0.682     1.799    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK
    SLICE_X217Y279       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y279       FDRE (Prop_fdre_C_Q)         0.100     1.899 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.954    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1
    SLICE_X217Y279       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         0.890     2.141    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK
    SLICE_X217Y279       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                         clock pessimism             -0.342     1.799    
    SLICE_X217Y279       FDRE (Hold_fdre_C_D)         0.047     1.846    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         0.690     1.807    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X221Y290       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y290       FDRE (Prop_fdre_C_Q)         0.100     1.907 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[14]/Q
                         net (fo=1, routed)           0.055     1.962    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1[14]
    SLICE_X221Y290       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         0.900     2.151    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X221Y290       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[14]/C
                         clock pessimism             -0.344     1.807    
    SLICE_X221Y290       FDRE (Hold_fdre_C_D)         0.047     1.854    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         0.690     1.807    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X219Y290       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y290       FDRE (Prop_fdre_C_Q)         0.100     1.907 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[4]/Q
                         net (fo=1, routed)           0.055     1.962    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1[4]
    SLICE_X219Y290       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         0.900     2.151    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X219Y290       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[4]/C
                         clock pessimism             -0.344     1.807    
    SLICE_X219Y290       FDRE (Hold_fdre_C_D)         0.047     1.854    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         0.690     1.807    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X221Y290       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y290       FDRE (Prop_fdre_C_Q)         0.100     1.907 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[8]/Q
                         net (fo=1, routed)           0.055     1.962    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1[8]
    SLICE_X221Y290       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         0.900     2.151    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X221Y290       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[8]/C
                         clock pessimism             -0.344     1.807    
    SLICE_X221Y290       FDRE (Hold_fdre_C_D)         0.047     1.854    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         0.689     1.806    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X221Y289       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y289       FDRE (Prop_fdre_C_Q)         0.100     1.906 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[7]/Q
                         net (fo=1, routed)           0.055     1.961    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1[7]
    SLICE_X221Y289       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         0.899     2.150    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X221Y289       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[7]/C
                         clock pessimism             -0.344     1.806    
    SLICE_X221Y289       FDRE (Hold_fdre_C_D)         0.047     1.853    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         0.687     1.804    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y286       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y286       FDRE (Prop_fdre_C_Q)         0.100     1.904 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]/Q
                         net (fo=1, routed)           0.055     1.959    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1[0]
    SLICE_X215Y286       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         0.896     2.147    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y286       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg2_reg[0]/C
                         clock pessimism             -0.343     1.804    
    SLICE_X215Y286       FDRE (Hold_fdre_C_D)         0.047     1.851    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         0.687     1.804    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y285       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y285       FDRE (Prop_fdre_C_Q)         0.100     1.904 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.959    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg1
    SLICE_X215Y285       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         0.896     2.147    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y285       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg2_reg/C
                         clock pessimism             -0.343     1.804    
    SLICE_X215Y285       FDRE (Hold_fdre_C_D)         0.047     1.851    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_x0y1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y23  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Min Period        n/a     GTHE2_COMMON/DRPCLK   n/a            5.714         8.000       2.286      GTHE2_COMMON_X1Y5    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/DRPCLK
Min Period        n/a     BUFG/I                n/a            1.349         8.000       6.650      BUFGCTRL_X0Y18       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/I
Min Period        n/a     BUFGCTRL/I0           n/a            1.349         8.000       6.650      BUFGCTRL_X0Y17       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0
Min Period        n/a     MMCME2_ADV/CLKOUT0    n/a            0.937         8.000       7.063      MMCME2_ADV_X1Y5      xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
Min Period        n/a     FDRE/C                n/a            0.750         8.000       7.250      SLICE_X219Y291       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[5]/C
Min Period        n/a     FDRE/C                n/a            0.750         8.000       7.250      SLICE_X219Y289       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[0]/C
Min Period        n/a     FDRE/C                n/a            0.750         8.000       7.250      SLICE_X215Y290       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[10]/C
Min Period        n/a     FDRE/C                n/a            0.750         8.000       7.250      SLICE_X220Y290       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[11]/C
Min Period        n/a     FDRE/C                n/a            0.750         8.000       7.250      SLICE_X218Y289       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y5      xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X219Y291       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X219Y291       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X219Y289       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X219Y289       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X215Y290       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[10]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X215Y290       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[10]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X220Y290       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[11]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X220Y290       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[11]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X218Y289       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[12]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X218Y289       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[12]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X220Y290       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X220Y290       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X217Y289       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X217Y289       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X219Y291       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X219Y291       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X220Y291       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X220Y291       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X220Y291       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X220Y291       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x0y1
  To Clock:  clk_125mhz_mux_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        5.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.549ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.113ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[14]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.806ns  (logic 1.044ns (37.200%)  route 1.762ns (62.800%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 11.569 - 8.000 ) 
    Source Clock Delay      (SCD):    4.021ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.525     4.021    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i_7
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                                r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[14])
                                                      1.001     5.022 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[14]
                         net (fo=1, routed)           1.212     6.234    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[14]
    SLICE_X206Y273       LUT5 (Prop_lut5_I0_O)        0.043     6.277 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_167/O
                         net (fo=1, routed)           0.551     6.827    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[14]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    10.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.245    11.569    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_PCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.249    11.818    
                         clock uncertainty           -0.071    11.747    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX0DATA[14])
                                                      0.193    11.940    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         11.940    
                         arrival time                          -6.827    
  -------------------------------------------------------------------
                         slack                                  5.113    

Slack (MET) :             5.176ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[12]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 1.044ns (39.332%)  route 1.610ns (60.668%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 11.569 - 8.000 ) 
    Source Clock Delay      (SCD):    4.021ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.525     4.021    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i_7
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                                r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[12])
                                                      1.001     5.022 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[12]
                         net (fo=1, routed)           1.043     6.065    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[12]
    SLICE_X206Y272       LUT5 (Prop_lut5_I0_O)        0.043     6.108 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_169/O
                         net (fo=1, routed)           0.568     6.675    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[12]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    10.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.245    11.569    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_PCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.249    11.818    
                         clock uncertainty           -0.071    11.747    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX0DATA[12])
                                                      0.104    11.851    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         11.851    
                         arrival time                          -6.675    
  -------------------------------------------------------------------
                         slack                                  5.176    

Slack (MET) :             5.183ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[1]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 1.044ns (38.501%)  route 1.668ns (61.499%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 11.569 - 8.000 ) 
    Source Clock Delay      (SCD):    4.021ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.525     4.021    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i_7
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                                r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[1])
                                                      1.001     5.022 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[1]
                         net (fo=1, routed)           1.188     6.210    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[1]
    SLICE_X206Y272       LUT5 (Prop_lut5_I0_O)        0.043     6.253 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_180/O
                         net (fo=1, routed)           0.480     6.733    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[1]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    10.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.245    11.569    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_PCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.249    11.818    
                         clock uncertainty           -0.071    11.747    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX0DATA[1])
                                                      0.168    11.915    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         11.915    
                         arrival time                          -6.733    
  -------------------------------------------------------------------
                         slack                                  5.183    

Slack (MET) :             5.193ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[15]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 1.049ns (41.700%)  route 1.467ns (58.300%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 11.569 - 8.000 ) 
    Source Clock Delay      (SCD):    4.021ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.525     4.021    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i_7
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                                r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[15])
                                                      1.001     5.022 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[15]
                         net (fo=1, routed)           1.164     6.186    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[15]
    SLICE_X206Y270       LUT5 (Prop_lut5_I0_O)        0.048     6.234 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_166/O
                         net (fo=1, routed)           0.303     6.537    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[15]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    10.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.245    11.569    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_PCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.249    11.818    
                         clock uncertainty           -0.071    11.747    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX0DATA[15])
                                                     -0.018    11.729    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         11.729    
                         arrival time                          -6.537    
  -------------------------------------------------------------------
                         slack                                  5.193    

Slack (MET) :             5.219ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[3]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 1.044ns (39.675%)  route 1.587ns (60.325%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 11.569 - 8.000 ) 
    Source Clock Delay      (SCD):    4.021ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.525     4.021    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i_7
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                                r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[3])
                                                      1.001     5.022 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[3]
                         net (fo=1, routed)           1.018     6.040    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[3]
    SLICE_X208Y272       LUT5 (Prop_lut5_I0_O)        0.043     6.083 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_178/O
                         net (fo=1, routed)           0.570     6.652    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[3]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    10.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.245    11.569    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_PCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.249    11.818    
                         clock uncertainty           -0.071    11.747    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX0DATA[3])
                                                      0.124    11.871    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         11.871    
                         arrival time                          -6.652    
  -------------------------------------------------------------------
                         slack                                  5.219    

Slack (MET) :             5.237ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[8]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 1.044ns (39.982%)  route 1.567ns (60.018%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 11.569 - 8.000 ) 
    Source Clock Delay      (SCD):    4.021ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.525     4.021    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i_7
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                                r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[8])
                                                      1.001     5.022 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[8]
                         net (fo=1, routed)           1.156     6.178    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[8]
    SLICE_X206Y273       LUT5 (Prop_lut5_I0_O)        0.043     6.221 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_173/O
                         net (fo=1, routed)           0.411     6.632    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[8]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    10.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.245    11.569    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_PCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.249    11.818    
                         clock uncertainty           -0.071    11.747    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX0DATA[8])
                                                      0.122    11.869    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         11.869    
                         arrival time                          -6.632    
  -------------------------------------------------------------------
                         slack                                  5.237    

Slack (MET) :             5.243ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[4]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 1.044ns (39.590%)  route 1.593ns (60.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 11.569 - 8.000 ) 
    Source Clock Delay      (SCD):    4.021ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.525     4.021    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i_7
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                                r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[4])
                                                      1.001     5.022 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[4]
                         net (fo=1, routed)           1.143     6.165    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[4]
    SLICE_X207Y272       LUT5 (Prop_lut5_I0_O)        0.043     6.208 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_177/O
                         net (fo=1, routed)           0.450     6.658    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[4]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    10.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.245    11.569    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_PCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.249    11.818    
                         clock uncertainty           -0.071    11.747    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX0DATA[4])
                                                      0.154    11.901    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         11.901    
                         arrival time                          -6.658    
  -------------------------------------------------------------------
                         slack                                  5.243    

Slack (MET) :             5.249ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX6DATA[26]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.461ns  (logic 0.297ns (12.069%)  route 2.164ns (87.931%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 11.569 - 8.000 ) 
    Source Clock Delay      (SCD):    3.852ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.356     3.852    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PIPE_PCLK
    SLICE_X208Y272       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y272       FDRE (Prop_fdre_C_Q)         0.254     4.106 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[3]/Q
                         net (fo=22, routed)          0.722     4.828    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state[3]
    SLICE_X206Y270       LUT4 (Prop_lut4_I1_O)        0.043     4.871 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_165/O
                         net (fo=240, routed)         1.442     6.313    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[16]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX6DATA[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    10.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.245    11.569    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_PCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.249    11.818    
                         clock uncertainty           -0.071    11.747    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX6DATA[26])
                                                     -0.185    11.562    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         11.562    
                         arrival time                          -6.313    
  -------------------------------------------------------------------
                         slack                                  5.249    

Slack (MET) :             5.264ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX6DATA[27]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.407ns  (logic 0.297ns (12.337%)  route 2.110ns (87.663%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 11.569 - 8.000 ) 
    Source Clock Delay      (SCD):    3.852ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.356     3.852    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PIPE_PCLK
    SLICE_X208Y272       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y272       FDRE (Prop_fdre_C_Q)         0.254     4.106 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[3]/Q
                         net (fo=22, routed)          0.722     4.828    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state[3]
    SLICE_X206Y270       LUT4 (Prop_lut4_I1_O)        0.043     4.871 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_165/O
                         net (fo=240, routed)         1.389     6.259    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[16]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX6DATA[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    10.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.245    11.569    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_PCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.249    11.818    
                         clock uncertainty           -0.071    11.747    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX6DATA[27])
                                                     -0.224    11.523    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         11.523    
                         arrival time                          -6.259    
  -------------------------------------------------------------------
                         slack                                  5.264    

Slack (MET) :             5.265ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX7DATA[21]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.297ns (12.102%)  route 2.157ns (87.898%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 11.569 - 8.000 ) 
    Source Clock Delay      (SCD):    3.852ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.356     3.852    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PIPE_PCLK
    SLICE_X208Y272       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y272       FDRE (Prop_fdre_C_Q)         0.254     4.106 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[3]/Q
                         net (fo=22, routed)          0.722     4.828    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state[3]
    SLICE_X206Y270       LUT4 (Prop_lut4_I1_O)        0.043     4.871 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_165/O
                         net (fo=240, routed)         1.435     6.306    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[16]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX7DATA[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    10.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.245    11.569    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_PCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.249    11.818    
                         clock uncertainty           -0.071    11.747    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX7DATA[21])
                                                     -0.176    11.571    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         11.571    
                         arrival time                          -6.306    
  -------------------------------------------------------------------
                         slack                                  5.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0EQDONE
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.100ns (19.897%)  route 0.403ns (80.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.688     1.805    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/new_txcoeff_reg[2]
    SLICE_X218Y262       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y262       FDRE (Prop_fdre_C_Q)         0.100     1.905 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_done_reg/Q
                         net (fo=1, routed)           0.403     2.308    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_RXEQ_DONE[0]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0EQDONE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.900     2.151    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_PCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.307     1.844    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPERX0EQDONE)
                                                      0.380     2.224    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCOEFF[13]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.100ns (20.138%)  route 0.397ns (79.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.683     1.800    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/new_txcoeff_reg[2]
    SLICE_X211Y268       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y268       FDRE (Prop_fdre_C_Q)         0.100     1.900 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/Q
                         net (fo=6, routed)           0.397     2.297    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_TXEQ_COEFF[12]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCOEFF[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.900     2.151    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_PCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.307     1.844    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPETX0EQCOEFF[13])
                                                      0.354     2.198    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCOEFF[15]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.118ns (22.853%)  route 0.398ns (77.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.682     1.799    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/new_txcoeff_reg[2]
    SLICE_X208Y267       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y267       FDRE (Prop_fdre_C_Q)         0.118     1.917 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[17]/Q
                         net (fo=6, routed)           0.398     2.315    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_TXEQ_COEFF[14]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCOEFF[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.900     2.151    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_PCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.307     1.844    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPETX0EQCOEFF[15])
                                                      0.367     2.211    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0EQLPNEWTXCOEFFORPRESET[9]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.157ns (24.539%)  route 0.483ns (75.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.694     1.811    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/new_txcoeff_reg[2]
    SLICE_X207Y226       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y226       FDRE (Prop_fdre_C_Q)         0.091     1.902 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[9]/Q
                         net (fo=1, routed)           0.231     2.133    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2[9]
    SLICE_X207Y225       LUT2 (Prop_lut2_I0_O)        0.066     2.199 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/PCIE_3_0_i_i_156/O
                         net (fo=1, routed)           0.252     2.451    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0EQLPNEWTXCOEFFORPRESET[9]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0EQLPNEWTXCOEFFORPRESET[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.900     2.151    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_PCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.134     2.017    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPERX0EQLPNEWTXCOEFFORPRESET[9])
                                                      0.329     2.346    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           2.451    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCOEFF[9]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.100ns (19.878%)  route 0.403ns (80.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.683     1.800    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/new_txcoeff_reg[2]
    SLICE_X209Y266       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y266       FDRE (Prop_fdre_C_Q)         0.100     1.900 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/Q
                         net (fo=5, routed)           0.403     2.303    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_TXEQ_COEFF[8]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCOEFF[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.900     2.151    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_PCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.307     1.844    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPETX0EQCOEFF[9])
                                                      0.354     2.198    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[6]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.146ns (28.883%)  route 0.359ns (71.117%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.676     1.793    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PIPE_PCLK
    SLICE_X208Y273       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y273       FDRE (Prop_fdre_C_Q)         0.118     1.911 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[1]/Q
                         net (fo=22, routed)          0.153     2.064    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state[1]
    SLICE_X206Y272       LUT5 (Prop_lut5_I4_O)        0.028     2.092 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_175/O
                         net (fo=1, routed)           0.206     2.298    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[6]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.900     2.151    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_PCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism             -0.307     1.844    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_RECCLK_PIPERX0DATA[6])
                                                      0.349     2.193    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.694     1.811    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/new_txcoeff_reg[2]
    SLICE_X207Y226       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y226       FDRE (Prop_fdre_C_Q)         0.100     1.911 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[9]/Q
                         net (fo=1, routed)           0.055     1.966    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1[9]
    SLICE_X207Y226       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.895     2.146    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/new_txcoeff_reg[2]
    SLICE_X207Y226       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[9]/C
                         clock pessimism             -0.335     1.811    
    SLICE_X207Y226       FDRE (Hold_fdre_C_D)         0.049     1.860    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0EQLPNEWTXCOEFFORPRESET[15]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.157ns (22.907%)  route 0.528ns (77.093%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.693     1.810    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/new_txcoeff_reg[2]
    SLICE_X207Y224       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y224       FDRE (Prop_fdre_C_Q)         0.091     1.901 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[15]/Q
                         net (fo=1, routed)           0.292     2.193    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2[15]
    SLICE_X206Y225       LUT2 (Prop_lut2_I0_O)        0.066     2.259 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/PCIE_3_0_i_i_150/O
                         net (fo=1, routed)           0.236     2.495    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0EQLPNEWTXCOEFFORPRESET[15]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0EQLPNEWTXCOEFFORPRESET[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.900     2.151    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_PCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.134     2.017    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPERX0EQLPNEWTXCOEFFORPRESET[15])
                                                      0.372     2.389    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.694     1.811    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/new_txcoeff_reg[2]
    SLICE_X207Y226       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y226       FDRE (Prop_fdre_C_Q)         0.100     1.911 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[10]/Q
                         net (fo=1, routed)           0.055     1.966    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1[10]
    SLICE_X207Y226       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.895     2.146    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/new_txcoeff_reg[2]
    SLICE_X207Y226       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[10]/C
                         clock pessimism             -0.335     1.811    
    SLICE_X207Y226       FDRE (Hold_fdre_C_D)         0.047     1.858    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.694     1.811    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/new_txcoeff_reg[2]
    SLICE_X207Y226       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y226       FDRE (Prop_fdre_C_Q)         0.100     1.911 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[3]/Q
                         net (fo=1, routed)           0.055     1.966    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1[3]
    SLICE_X207Y226       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.895     2.146    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/new_txcoeff_reg[2]
    SLICE_X207Y226       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[3]/C
                         clock pessimism             -0.335     1.811    
    SLICE_X207Y226       FDRE (Hold_fdre_C_D)         0.047     1.858    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_mux_x0y1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O }

Check Type        Corner  Lib Pin                  Reference Pin    Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PCIE_3_0/PIPECLK         n/a              4.000         8.000       4.000      PCIE3_X0Y1           xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Min Period        n/a     PCIE_3_0/RECCLK          n/a              4.000         8.000       4.000      PCIE3_X0Y1           xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y23  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y23  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y23  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y23  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK2
Min Period        n/a     FDCE/C                   n/a              0.750         8.000       7.250      SLICE_X214Y277       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/C
Min Period        n/a     FDRE/C                   n/a              0.750         8.000       7.250      SLICE_X211Y289       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg2_reg[0]/C
Min Period        n/a     FDRE/C                   n/a              0.750         8.000       7.250      SLICE_X212Y275       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/gen3_reg2_reg/C
Min Period        n/a     FDRE/C                   n/a              0.750         8.000       7.250      SLICE_X216Y264       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C                   n/a              0.400         4.000       3.600      SLICE_X214Y277       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/C
Low Pulse Width   Fast    FDCE/C                   n/a              0.400         4.000       3.600      SLICE_X214Y277       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X211Y289       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X211Y289       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X212Y275       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/gen3_reg2_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X212Y275       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/gen3_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X216Y264       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X216Y264       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X217Y264       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X217Y264       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_cnt_reg[2]/C
High Pulse Width  Slow    PCIE_3_0/PIPECLK         n/a              1.600         4.000       2.400      PCIE3_X0Y1           xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
High Pulse Width  Fast    PCIE_3_0/PIPECLK         n/a              1.600         4.000       2.400      PCIE3_X0Y1           xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
High Pulse Width  Slow    PCIE_3_0/RECCLK          n/a              1.600         4.000       2.400      PCIE3_X0Y1           xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
High Pulse Width  Fast    PCIE_3_0/RECCLK          n/a              1.600         4.000       2.400      PCIE3_X0Y1           xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
High Pulse Width  Slow    FDCE/C                   n/a              0.350         4.000       3.650      SLICE_X214Y277       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/C
High Pulse Width  Fast    FDCE/C                   n/a              0.350         4.000       3.650      SLICE_X214Y277       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/C
High Pulse Width  Slow    FDCE/C                   n/a              0.350         4.000       3.650      SLICE_X214Y277       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/C
High Pulse Width  Fast    FDCE/C                   n/a              0.350         4.000       3.650      SLICE_X214Y277       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/C
High Pulse Width  Slow    FDRE/C                   n/a              0.350         4.000       3.650      SLICE_X211Y289       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg/C
High Pulse Width  Fast    FDRE/C                   n/a              0.350         4.000       3.650      SLICE_X211Y289       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg/C
Max Skew          Fast    PCIE_3_0/PIPECLK         PCIE_3_0/RECCLK  0.560         0.011       0.549      PCIE3_X0Y1           xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Max Skew          Slow    PCIE_3_0/PIPECLK         PCIE_3_0/RECCLK  0.735         0.019       0.716      PCIE3_X0Y1           xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_x0y1
  To Clock:  clk_250mhz_x0y1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz_x0y1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCTRL/I1         n/a            1.349         4.000       2.650      BUFGCTRL_X0Y17   xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            0.937         4.000       3.063      MMCME2_ADV_X1Y5  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y5  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x0y1
  To Clock:  clk_250mhz_mux_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        1.119ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[14]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.806ns  (logic 1.044ns (37.200%)  route 1.762ns (62.800%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 7.569 - 4.000 ) 
    Source Clock Delay      (SCD):    4.021ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.525     4.021    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i_7
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                                r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[14])
                                                      1.001     5.022 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[14]
                         net (fo=1, routed)           1.212     6.234    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[14]
    SLICE_X206Y273       LUT5 (Prop_lut5_I0_O)        0.043     6.277 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_167/O
                         net (fo=1, routed)           0.551     6.827    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[14]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     4.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.292     6.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     6.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.245     7.569    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_PCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.249     7.818    
                         clock uncertainty           -0.065     7.754    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX0DATA[14])
                                                      0.193     7.947    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -6.827    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.182ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[12]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 1.044ns (39.332%)  route 1.610ns (60.668%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 7.569 - 4.000 ) 
    Source Clock Delay      (SCD):    4.021ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.525     4.021    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i_7
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                                r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[12])
                                                      1.001     5.022 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[12]
                         net (fo=1, routed)           1.043     6.065    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[12]
    SLICE_X206Y272       LUT5 (Prop_lut5_I0_O)        0.043     6.108 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_169/O
                         net (fo=1, routed)           0.568     6.675    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[12]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     4.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.292     6.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     6.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.245     7.569    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_PCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.249     7.818    
                         clock uncertainty           -0.065     7.754    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX0DATA[12])
                                                      0.104     7.858    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                          7.858    
                         arrival time                          -6.675    
  -------------------------------------------------------------------
                         slack                                  1.182    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[1]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 1.044ns (38.501%)  route 1.668ns (61.499%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 7.569 - 4.000 ) 
    Source Clock Delay      (SCD):    4.021ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.525     4.021    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i_7
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                                r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[1])
                                                      1.001     5.022 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[1]
                         net (fo=1, routed)           1.188     6.210    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[1]
    SLICE_X206Y272       LUT5 (Prop_lut5_I0_O)        0.043     6.253 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_180/O
                         net (fo=1, routed)           0.480     6.733    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[1]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     4.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.292     6.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     6.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.245     7.569    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_PCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.249     7.818    
                         clock uncertainty           -0.065     7.754    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX0DATA[1])
                                                      0.168     7.922    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                          7.922    
                         arrival time                          -6.733    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[15]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 1.049ns (41.700%)  route 1.467ns (58.300%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 7.569 - 4.000 ) 
    Source Clock Delay      (SCD):    4.021ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.525     4.021    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i_7
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                                r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[15])
                                                      1.001     5.022 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[15]
                         net (fo=1, routed)           1.164     6.186    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[15]
    SLICE_X206Y270       LUT5 (Prop_lut5_I0_O)        0.048     6.234 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_166/O
                         net (fo=1, routed)           0.303     6.537    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[15]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     4.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.292     6.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     6.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.245     7.569    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_PCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.249     7.818    
                         clock uncertainty           -0.065     7.754    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX0DATA[15])
                                                     -0.018     7.736    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -6.537    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.225ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[3]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 1.044ns (39.675%)  route 1.587ns (60.325%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 7.569 - 4.000 ) 
    Source Clock Delay      (SCD):    4.021ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.525     4.021    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i_7
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                                r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[3])
                                                      1.001     5.022 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[3]
                         net (fo=1, routed)           1.018     6.040    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[3]
    SLICE_X208Y272       LUT5 (Prop_lut5_I0_O)        0.043     6.083 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_178/O
                         net (fo=1, routed)           0.570     6.652    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[3]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     4.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.292     6.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     6.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.245     7.569    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_PCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.249     7.818    
                         clock uncertainty           -0.065     7.754    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX0DATA[3])
                                                      0.124     7.878    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                          7.878    
                         arrival time                          -6.652    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.244ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[8]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 1.044ns (39.982%)  route 1.567ns (60.018%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 7.569 - 4.000 ) 
    Source Clock Delay      (SCD):    4.021ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.525     4.021    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i_7
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                                r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[8])
                                                      1.001     5.022 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[8]
                         net (fo=1, routed)           1.156     6.178    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[8]
    SLICE_X206Y273       LUT5 (Prop_lut5_I0_O)        0.043     6.221 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_173/O
                         net (fo=1, routed)           0.411     6.632    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[8]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     4.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.292     6.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     6.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.245     7.569    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_PCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.249     7.818    
                         clock uncertainty           -0.065     7.754    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX0DATA[8])
                                                      0.122     7.876    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                          7.876    
                         arrival time                          -6.632    
  -------------------------------------------------------------------
                         slack                                  1.244    

Slack (MET) :             1.250ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[4]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 1.044ns (39.590%)  route 1.593ns (60.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 7.569 - 4.000 ) 
    Source Clock Delay      (SCD):    4.021ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.525     4.021    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i_7
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                                r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[4])
                                                      1.001     5.022 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[4]
                         net (fo=1, routed)           1.143     6.165    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[4]
    SLICE_X207Y272       LUT5 (Prop_lut5_I0_O)        0.043     6.208 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_177/O
                         net (fo=1, routed)           0.450     6.658    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[4]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     4.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.292     6.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     6.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.245     7.569    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_PCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.249     7.818    
                         clock uncertainty           -0.065     7.754    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX0DATA[4])
                                                      0.154     7.908    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -6.658    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.256ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX6DATA[26]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.461ns  (logic 0.297ns (12.069%)  route 2.164ns (87.931%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 7.569 - 4.000 ) 
    Source Clock Delay      (SCD):    3.852ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.356     3.852    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PIPE_PCLK
    SLICE_X208Y272       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y272       FDRE (Prop_fdre_C_Q)         0.254     4.106 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[3]/Q
                         net (fo=22, routed)          0.722     4.828    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state[3]
    SLICE_X206Y270       LUT4 (Prop_lut4_I1_O)        0.043     4.871 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_165/O
                         net (fo=240, routed)         1.442     6.313    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[16]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX6DATA[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     4.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.292     6.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     6.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.245     7.569    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_PCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.249     7.818    
                         clock uncertainty           -0.065     7.754    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX6DATA[26])
                                                     -0.185     7.569    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                          7.569    
                         arrival time                          -6.313    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.270ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX6DATA[27]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.407ns  (logic 0.297ns (12.337%)  route 2.110ns (87.663%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 7.569 - 4.000 ) 
    Source Clock Delay      (SCD):    3.852ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.356     3.852    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PIPE_PCLK
    SLICE_X208Y272       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y272       FDRE (Prop_fdre_C_Q)         0.254     4.106 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[3]/Q
                         net (fo=22, routed)          0.722     4.828    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state[3]
    SLICE_X206Y270       LUT4 (Prop_lut4_I1_O)        0.043     4.871 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_165/O
                         net (fo=240, routed)         1.389     6.259    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[16]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX6DATA[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     4.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.292     6.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     6.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.245     7.569    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_PCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.249     7.818    
                         clock uncertainty           -0.065     7.754    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX6DATA[27])
                                                     -0.224     7.530    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                          7.530    
                         arrival time                          -6.259    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.272ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX7DATA[21]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.297ns (12.102%)  route 2.157ns (87.898%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 7.569 - 4.000 ) 
    Source Clock Delay      (SCD):    3.852ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.356     3.852    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PIPE_PCLK
    SLICE_X208Y272       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y272       FDRE (Prop_fdre_C_Q)         0.254     4.106 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[3]/Q
                         net (fo=22, routed)          0.722     4.828    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state[3]
    SLICE_X206Y270       LUT4 (Prop_lut4_I1_O)        0.043     4.871 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_165/O
                         net (fo=240, routed)         1.435     6.306    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[16]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX7DATA[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     4.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.292     6.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     6.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.245     7.569    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_PCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.249     7.818    
                         clock uncertainty           -0.065     7.754    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX7DATA[21])
                                                     -0.176     7.578    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                          7.578    
                         arrival time                          -6.306    
  -------------------------------------------------------------------
                         slack                                  1.272    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0EQDONE
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.100ns (19.897%)  route 0.403ns (80.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.688     1.805    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/new_txcoeff_reg[2]
    SLICE_X218Y262       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y262       FDRE (Prop_fdre_C_Q)         0.100     1.905 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_done_reg/Q
                         net (fo=1, routed)           0.403     2.308    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_RXEQ_DONE[0]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0EQDONE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.900     2.151    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_PCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.307     1.844    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPERX0EQDONE)
                                                      0.380     2.224    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCOEFF[13]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.100ns (20.138%)  route 0.397ns (79.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.683     1.800    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/new_txcoeff_reg[2]
    SLICE_X211Y268       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y268       FDRE (Prop_fdre_C_Q)         0.100     1.900 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/Q
                         net (fo=6, routed)           0.397     2.297    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_TXEQ_COEFF[12]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCOEFF[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.900     2.151    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_PCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.307     1.844    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPETX0EQCOEFF[13])
                                                      0.354     2.198    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCOEFF[15]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.118ns (22.853%)  route 0.398ns (77.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.682     1.799    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/new_txcoeff_reg[2]
    SLICE_X208Y267       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y267       FDRE (Prop_fdre_C_Q)         0.118     1.917 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[17]/Q
                         net (fo=6, routed)           0.398     2.315    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_TXEQ_COEFF[14]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCOEFF[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.900     2.151    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_PCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.307     1.844    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPETX0EQCOEFF[15])
                                                      0.367     2.211    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0EQLPNEWTXCOEFFORPRESET[9]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.157ns (24.539%)  route 0.483ns (75.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.694     1.811    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/new_txcoeff_reg[2]
    SLICE_X207Y226       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y226       FDRE (Prop_fdre_C_Q)         0.091     1.902 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[9]/Q
                         net (fo=1, routed)           0.231     2.133    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2[9]
    SLICE_X207Y225       LUT2 (Prop_lut2_I0_O)        0.066     2.199 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/PCIE_3_0_i_i_156/O
                         net (fo=1, routed)           0.252     2.451    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0EQLPNEWTXCOEFFORPRESET[9]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0EQLPNEWTXCOEFFORPRESET[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.900     2.151    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_PCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.134     2.017    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPERX0EQLPNEWTXCOEFFORPRESET[9])
                                                      0.329     2.346    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           2.451    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCOEFF[9]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.100ns (19.878%)  route 0.403ns (80.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.683     1.800    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/new_txcoeff_reg[2]
    SLICE_X209Y266       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y266       FDRE (Prop_fdre_C_Q)         0.100     1.900 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/Q
                         net (fo=5, routed)           0.403     2.303    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_TXEQ_COEFF[8]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCOEFF[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.900     2.151    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_PCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.307     1.844    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPETX0EQCOEFF[9])
                                                      0.354     2.198    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[6]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.146ns (28.883%)  route 0.359ns (71.117%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.676     1.793    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PIPE_PCLK
    SLICE_X208Y273       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y273       FDRE (Prop_fdre_C_Q)         0.118     1.911 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[1]/Q
                         net (fo=22, routed)          0.153     2.064    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state[1]
    SLICE_X206Y272       LUT5 (Prop_lut5_I4_O)        0.028     2.092 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_175/O
                         net (fo=1, routed)           0.206     2.298    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[6]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.900     2.151    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_PCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism             -0.307     1.844    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_RECCLK_PIPERX0DATA[6])
                                                      0.349     2.193    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.694     1.811    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/new_txcoeff_reg[2]
    SLICE_X207Y226       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y226       FDRE (Prop_fdre_C_Q)         0.100     1.911 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[9]/Q
                         net (fo=1, routed)           0.055     1.966    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1[9]
    SLICE_X207Y226       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.895     2.146    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/new_txcoeff_reg[2]
    SLICE_X207Y226       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[9]/C
                         clock pessimism             -0.335     1.811    
    SLICE_X207Y226       FDRE (Hold_fdre_C_D)         0.049     1.860    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0EQLPNEWTXCOEFFORPRESET[15]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.157ns (22.907%)  route 0.528ns (77.093%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.693     1.810    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/new_txcoeff_reg[2]
    SLICE_X207Y224       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y224       FDRE (Prop_fdre_C_Q)         0.091     1.901 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[15]/Q
                         net (fo=1, routed)           0.292     2.193    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2[15]
    SLICE_X206Y225       LUT2 (Prop_lut2_I0_O)        0.066     2.259 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/PCIE_3_0_i_i_150/O
                         net (fo=1, routed)           0.236     2.495    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0EQLPNEWTXCOEFFORPRESET[15]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0EQLPNEWTXCOEFFORPRESET[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.900     2.151    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_PCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.134     2.017    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPERX0EQLPNEWTXCOEFFORPRESET[15])
                                                      0.372     2.389    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.694     1.811    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/new_txcoeff_reg[2]
    SLICE_X207Y226       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y226       FDRE (Prop_fdre_C_Q)         0.100     1.911 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[10]/Q
                         net (fo=1, routed)           0.055     1.966    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1[10]
    SLICE_X207Y226       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.895     2.146    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/new_txcoeff_reg[2]
    SLICE_X207Y226       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[10]/C
                         clock pessimism             -0.335     1.811    
    SLICE_X207Y226       FDRE (Hold_fdre_C_D)         0.047     1.858    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.694     1.811    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/new_txcoeff_reg[2]
    SLICE_X207Y226       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y226       FDRE (Prop_fdre_C_Q)         0.100     1.911 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[3]/Q
                         net (fo=1, routed)           0.055     1.966    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1[3]
    SLICE_X207Y226       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.895     2.146    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/new_txcoeff_reg[2]
    SLICE_X207Y226       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[3]/C
                         clock pessimism             -0.335     1.811    
    SLICE_X207Y226       FDRE (Hold_fdre_C_D)         0.047     1.858    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz_mux_x0y1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O }

Check Type        Corner  Lib Pin                  Reference Pin    Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PCIE_3_0/PIPECLK         n/a              4.000         4.000       0.000      PCIE3_X0Y1           xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Min Period        n/a     PCIE_3_0/RECCLK          n/a              4.000         4.000       0.000      PCIE3_X0Y1           xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y23  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y23  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y23  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y23  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK2
Min Period        n/a     FDCE/C                   n/a              0.750         4.000       3.250      SLICE_X214Y277       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/C
Min Period        n/a     FDRE/C                   n/a              0.750         4.000       3.250      SLICE_X211Y289       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg2_reg[0]/C
Min Period        n/a     FDRE/C                   n/a              0.750         4.000       3.250      SLICE_X212Y275       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/gen3_reg2_reg/C
Min Period        n/a     FDRE/C                   n/a              0.750         4.000       3.250      SLICE_X216Y264       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C                   n/a              0.400         2.000       1.600      SLICE_X214Y277       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/C
Low Pulse Width   Fast    FDCE/C                   n/a              0.400         2.000       1.600      SLICE_X214Y277       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X211Y289       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X211Y289       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X212Y275       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/gen3_reg2_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X212Y275       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/gen3_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X216Y264       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X216Y264       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X217Y264       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X217Y264       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_cnt_reg[2]/C
High Pulse Width  Slow    PCIE_3_0/PIPECLK         n/a              1.600         2.000       0.400      PCIE3_X0Y1           xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
High Pulse Width  Fast    PCIE_3_0/PIPECLK         n/a              1.600         2.000       0.400      PCIE3_X0Y1           xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
High Pulse Width  Slow    PCIE_3_0/RECCLK          n/a              1.600         2.000       0.400      PCIE3_X0Y1           xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
High Pulse Width  Fast    PCIE_3_0/RECCLK          n/a              1.600         2.000       0.400      PCIE3_X0Y1           xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
High Pulse Width  Slow    FDCE/C                   n/a              0.350         2.000       1.650      SLICE_X214Y277       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/C
High Pulse Width  Fast    FDCE/C                   n/a              0.350         2.000       1.650      SLICE_X214Y277       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/C
High Pulse Width  Slow    FDCE/C                   n/a              0.350         2.000       1.650      SLICE_X214Y277       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/C
High Pulse Width  Fast    FDCE/C                   n/a              0.350         2.000       1.650      SLICE_X214Y277       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/C
High Pulse Width  Slow    FDRE/C                   n/a              0.350         2.000       1.650      SLICE_X211Y289       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg/C
High Pulse Width  Fast    FDRE/C                   n/a              0.350         2.000       1.650      SLICE_X211Y289       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg/C
Max Skew          Fast    PCIE_3_0/PIPECLK         PCIE_3_0/RECCLK  0.560         0.011       0.549      PCIE3_X0Y1           xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Max Skew          Slow    PCIE_3_0/PIPECLK         PCIE_3_0/RECCLK  0.735         0.019       0.716      PCIE3_X0Y1           xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            0.937         10.000      9.063      MMCME2_ADV_X1Y5  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            0.937         10.000      9.063      MMCME2_ADV_X1Y5  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y5  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y5  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        1.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.951ns  (logic 0.514ns (26.349%)  route 1.437ns (73.651%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.591ns = ( 7.591 - 4.000 ) 
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.362     3.858    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_USERCLK1
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEENABLEL[0])
                                                      0.471     4.329 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEENABLEL[0]
                         net (fo=1, routed)           0.691     5.021    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEENABLEL[0]
    SLICE_X195Y246       LUT2 (Prop_lut2_I0_O)        0.043     5.064 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo_i_2/O
                         net (fo=9, routed)           0.745     5.809    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo_i_2_n_0
    RAMB36_X12Y48        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     4.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.292     6.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.267     7.591    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/PIPE_USERCLK1
    RAMB36_X12Y48        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo/CLKBWRCLK
                         clock pessimism              0.239     7.830    
                         clock uncertainty           -0.065     7.765    
    RAMB36_X12Y48        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.371     7.394    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo
  -------------------------------------------------------------------
                         required time                          7.394    
                         arrival time                          -5.809    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.662ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMREADDATA[92]
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 0.582ns (24.897%)  route 1.756ns (75.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.562ns = ( 7.562 - 4.000 ) 
    Source Clock Delay      (SCD):    3.882ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.386     3.882    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/PIPE_USERCLK1
    RAMB36_X12Y49        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y49        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      0.539     4.421 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/DOADO[18]
                         net (fo=1, routed)           0.852     5.273    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo_n_17
    SLICE_X192Y255       LUT3 (Prop_lut3_I2_O)        0.043     5.316 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/PCIE_3_0_i_i_55/O
                         net (fo=1, routed)           0.903     6.219    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/MICOMPLETIONRAMREADDATA[92]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMREADDATA[92]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     4.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.292     6.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.238     7.562    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_USERCLK1
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
                         clock pessimism              0.172     7.734    
                         clock uncertainty           -0.065     7.670    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_CORECLK_MICOMPLETIONRAMREADDATA[92])
                                                      0.212     7.882    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                          7.882    
                         arrival time                          -6.219    
  -------------------------------------------------------------------
                         slack                                  1.662    

Slack (MET) :             1.682ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.853ns  (logic 0.514ns (27.734%)  route 1.339ns (72.266%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.591ns = ( 7.591 - 4.000 ) 
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.362     3.858    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_USERCLK1
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEENABLEL[0])
                                                      0.471     4.329 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEENABLEL[0]
                         net (fo=1, routed)           0.691     5.021    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEENABLEL[0]
    SLICE_X195Y246       LUT2 (Prop_lut2_I0_O)        0.043     5.064 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo_i_2/O
                         net (fo=9, routed)           0.648     5.712    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo_i_2_n_0
    RAMB36_X12Y48        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     4.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.292     6.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.267     7.591    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/PIPE_USERCLK1
    RAMB36_X12Y48        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo/CLKBWRCLK
                         clock pessimism              0.239     7.830    
                         clock uncertainty           -0.065     7.765    
    RAMB36_X12Y48        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.371     7.394    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo
  -------------------------------------------------------------------
                         required time                          7.394    
                         arrival time                          -5.712    
  -------------------------------------------------------------------
                         slack                                  1.682    

Slack (MET) :             1.682ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.853ns  (logic 0.514ns (27.734%)  route 1.339ns (72.266%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.591ns = ( 7.591 - 4.000 ) 
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.362     3.858    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_USERCLK1
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEENABLEL[0])
                                                      0.471     4.329 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEENABLEL[0]
                         net (fo=1, routed)           0.691     5.021    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEENABLEL[0]
    SLICE_X195Y246       LUT2 (Prop_lut2_I0_O)        0.043     5.064 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo_i_2/O
                         net (fo=9, routed)           0.648     5.712    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo_i_2_n_0
    RAMB36_X12Y48        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     4.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.292     6.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.267     7.591    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/PIPE_USERCLK1
    RAMB36_X12Y48        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo/CLKBWRCLK
                         clock pessimism              0.239     7.830    
                         clock uncertainty           -0.065     7.765    
    RAMB36_X12Y48        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.371     7.394    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo
  -------------------------------------------------------------------
                         required time                          7.394    
                         arrival time                          -5.712    
  -------------------------------------------------------------------
                         slack                                  1.682    

Slack (MET) :             1.688ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMREADDATA[142]
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 0.589ns (29.870%)  route 1.383ns (70.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.562ns = ( 7.562 - 4.000 ) 
    Source Clock Delay      (SCD):    3.882ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.386     3.882    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/PIPE_USERCLK1
    RAMB36_X12Y49        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y49        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[31])
                                                      0.539     4.421 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/DOBDO[31]
                         net (fo=1, routed)           0.982     5.403    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo_n_36
    SLICE_X193Y259       LUT3 (Prop_lut3_I2_O)        0.050     5.453 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/PCIE_3_0_i_i_5/O
                         net (fo=1, routed)           0.401     5.853    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/MICOMPLETIONRAMREADDATA[142]
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMREADDATA[142]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     4.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.292     6.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.238     7.562    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_USERCLK1
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
                         clock pessimism              0.172     7.734    
                         clock uncertainty           -0.065     7.670    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_CORECLK_MICOMPLETIONRAMREADDATA[142])
                                                     -0.128     7.542    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                          7.542    
                         arrival time                          -5.853    
  -------------------------------------------------------------------
                         slack                                  1.688    

Slack (MET) :             1.707ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.280ns (17.056%)  route 1.362ns (82.944%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.593ns = ( 7.593 - 4.000 ) 
    Source Clock Delay      (SCD):    3.862ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.366     3.862    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_USERCLK1
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEDATAU[32])
                                                      0.280     4.142 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEDATAU[32]
                         net (fo=2, routed)           1.362     5.504    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEDATA[104]
    RAMB36_X12Y49        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     4.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.292     6.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.269     7.593    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/PIPE_USERCLK1
    RAMB36_X12Y49        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/CLKBWRCLK
                         clock pessimism              0.172     7.765    
                         clock uncertainty           -0.065     7.700    
    RAMB36_X12Y49        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[29])
                                                     -0.489     7.211    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo
  -------------------------------------------------------------------
                         required time                          7.211    
                         arrival time                          -5.504    
  -------------------------------------------------------------------
                         slack                                  1.707    

Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.514ns (28.319%)  route 1.301ns (71.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.591ns = ( 7.591 - 4.000 ) 
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.362     3.858    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_USERCLK1
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEENABLEL[0])
                                                      0.471     4.329 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEENABLEL[0]
                         net (fo=1, routed)           0.691     5.021    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEENABLEL[0]
    SLICE_X195Y246       LUT2 (Prop_lut2_I0_O)        0.043     5.064 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo_i_2/O
                         net (fo=9, routed)           0.610     5.673    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo_i_2_n_0
    RAMB36_X12Y48        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     4.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.292     6.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.267     7.591    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/PIPE_USERCLK1
    RAMB36_X12Y48        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo/CLKBWRCLK
                         clock pessimism              0.239     7.830    
                         clock uncertainty           -0.065     7.765    
    RAMB36_X12Y48        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.371     7.394    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo
  -------------------------------------------------------------------
                         required time                          7.394    
                         arrival time                          -5.673    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo/WEBWE[6]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.514ns (28.319%)  route 1.301ns (71.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.591ns = ( 7.591 - 4.000 ) 
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.362     3.858    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_USERCLK1
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEENABLEL[0])
                                                      0.471     4.329 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEENABLEL[0]
                         net (fo=1, routed)           0.691     5.021    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEENABLEL[0]
    SLICE_X195Y246       LUT2 (Prop_lut2_I0_O)        0.043     5.064 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo_i_2/O
                         net (fo=9, routed)           0.610     5.673    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo_i_2_n_0
    RAMB36_X12Y48        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo/WEBWE[6]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     4.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.292     6.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.267     7.591    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/PIPE_USERCLK1
    RAMB36_X12Y48        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo/CLKBWRCLK
                         clock pessimism              0.239     7.830    
                         clock uncertainty           -0.065     7.765    
    RAMB36_X12Y48        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[6])
                                                     -0.371     7.394    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo
  -------------------------------------------------------------------
                         required time                          7.394    
                         arrival time                          -5.673    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.752ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.284ns (17.787%)  route 1.313ns (82.213%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.593ns = ( 7.593 - 4.000 ) 
    Source Clock Delay      (SCD):    3.862ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.366     3.862    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_USERCLK1
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEDATAU[46])
                                                      0.284     4.146 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEDATAU[46]
                         net (fo=2, routed)           1.313     5.459    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEDATA[118]
    RAMB36_X12Y49        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     4.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.292     6.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.269     7.593    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/PIPE_USERCLK1
    RAMB36_X12Y49        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/CLKBWRCLK
                         clock pessimism              0.172     7.765    
                         clock uncertainty           -0.065     7.700    
    RAMB36_X12Y49        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                     -0.489     7.211    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo
  -------------------------------------------------------------------
                         required time                          7.211    
                         arrival time                          -5.459    
  -------------------------------------------------------------------
                         slack                                  1.752    

Slack (MET) :             1.762ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.583ns  (logic 0.279ns (17.621%)  route 1.304ns (82.379%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.586ns = ( 7.586 - 4.000 ) 
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.362     3.858    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_USERCLK1
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEDATAL[52])
                                                      0.279     4.137 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEDATAL[52]
                         net (fo=2, routed)           1.304     5.442    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEDATA[52]
    RAMB36_X12Y50        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     4.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.292     6.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.262     7.586    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/PIPE_USERCLK1
    RAMB36_X12Y50        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/CLKBWRCLK
                         clock pessimism              0.172     7.758    
                         clock uncertainty           -0.065     7.693    
    RAMB36_X12Y50        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                     -0.489     7.204    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo
  -------------------------------------------------------------------
                         required time                          7.204    
                         arrival time                          -5.442    
  -------------------------------------------------------------------
                         slack                                  1.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.059ns (13.276%)  route 0.385ns (86.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.684     1.801    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_USERCLK1
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMREADADDRESSAU[2])
                                                      0.059     1.860 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMREADADDRESSAU[2]
                         net (fo=1, routed)           0.385     2.246    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMREADADDRESSAU[2]
    RAMB36_X12Y49        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.931     2.182    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/PIPE_USERCLK1
    RAMB36_X12Y49        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/CLKARDCLK
                         clock pessimism             -0.134     2.048    
    RAMB36_X12Y49        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.231    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.131ns (29.012%)  route 0.321ns (70.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.684     1.801    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_USERCLK1
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEADDRESSAU[0])
                                                      0.131     1.932 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEADDRESSAU[0]
                         net (fo=1, routed)           0.321     2.253    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEADDRESSAU[0]
    RAMB36_X12Y49        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.930     2.181    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/PIPE_USERCLK1
    RAMB36_X12Y49        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/CLKBWRCLK
                         clock pessimism             -0.134     2.047    
    RAMB36_X12Y49        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.230    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.084ns (14.314%)  route 0.503ns (85.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.867ns
    Source Clock Delay      (SCD):    3.557ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     0.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     0.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.292     2.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     2.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.233     3.557    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_USERCLK1
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMIREPLAYRAM_MIREPLAYRAMWRITEDATA[106])
                                                      0.084     3.641 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREPLAYRAMWRITEDATA[106]
                         net (fo=1, routed)           0.503     4.144    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/MIREPLAYRAMWRITEDATA[106]
    RAMB36_X12Y54        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.371     3.867    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/PIPE_USERCLK1
    RAMB36_X12Y54        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer/CLKARDCLK
                         clock pessimism             -0.249     3.618    
    RAMB36_X12Y54        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[31])
                                                      0.503     4.121    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer
  -------------------------------------------------------------------
                         required time                         -4.121    
                         arrival time                           4.144    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.100ns (22.060%)  route 0.353ns (77.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.684     1.801    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_USERCLK1
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEADDRESSAU[2])
                                                      0.100     1.901 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEADDRESSAU[2]
                         net (fo=1, routed)           0.353     2.255    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEADDRESSAU[2]
    RAMB36_X12Y49        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.930     2.181    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/PIPE_USERCLK1
    RAMB36_X12Y49        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/CLKBWRCLK
                         clock pessimism             -0.134     2.047    
    RAMB36_X12Y49        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     2.230    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.137ns (29.868%)  route 0.322ns (70.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.684     1.801    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_USERCLK1
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEADDRESSAU[6])
                                                      0.137     1.938 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEADDRESSAU[6]
                         net (fo=1, routed)           0.322     2.260    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEADDRESSAU[6]
    RAMB36_X12Y49        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.930     2.181    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/PIPE_USERCLK1
    RAMB36_X12Y49        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/CLKBWRCLK
                         clock pessimism             -0.134     2.047    
    RAMB36_X12Y49        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     2.230    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.124ns (20.454%)  route 0.482ns (79.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.880ns
    Source Clock Delay      (SCD):    3.568ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     0.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     0.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.292     2.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     2.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.244     3.568    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_USERCLK1
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEDATAL[29])
                                                      0.124     3.692 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEDATAL[29]
                         net (fo=2, routed)           0.482     4.175    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEDATA[29]
    RAMB36_X12Y48        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.384     3.880    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/PIPE_USERCLK1
    RAMB36_X12Y48        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo/CLKBWRCLK
                         clock pessimism             -0.239     3.641    
    RAMB36_X12Y48        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[26])
                                                      0.503     4.144    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo
  -------------------------------------------------------------------
                         required time                         -4.144    
                         arrival time                           4.175    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.053ns (12.361%)  route 0.376ns (87.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.702     1.819    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_USERCLK1
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMREADADDRESSBL[4])
                                                      0.053     1.872 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMREADADDRESSBL[4]
                         net (fo=1, routed)           0.376     2.248    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMREADADDRESSBL[4]
    RAMB36_X12Y50        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.917     2.168    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/PIPE_USERCLK1
    RAMB36_X12Y50        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/CLKARDCLK
                         clock pessimism             -0.134     2.034    
    RAMB36_X12Y50        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.217    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.116ns (24.989%)  route 0.348ns (75.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.684     1.801    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_USERCLK1
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMREADADDRESSAU[5])
                                                      0.116     1.917 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMREADADDRESSAU[5]
                         net (fo=1, routed)           0.348     2.266    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMREADADDRESSAU[5]
    RAMB36_X12Y49        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.931     2.182    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/PIPE_USERCLK1
    RAMB36_X12Y49        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/CLKARDCLK
                         clock pessimism             -0.134     2.048    
    RAMB36_X12Y49        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     2.231    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.069ns (14.800%)  route 0.397ns (85.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.684     1.801    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_USERCLK1
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMREADADDRESSAU[4])
                                                      0.069     1.870 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMREADADDRESSAU[4]
                         net (fo=1, routed)           0.397     2.268    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMREADADDRESSAU[4]
    RAMB36_X12Y49        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.931     2.182    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/PIPE_USERCLK1
    RAMB36_X12Y49        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/CLKARDCLK
                         clock pessimism             -0.134     2.048    
    RAMB36_X12Y49        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.231    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.048ns (10.990%)  route 0.389ns (89.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.702     1.819    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_USERCLK1
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEADDRESSAL[8])
                                                      0.048     1.867 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEADDRESSAL[8]
                         net (fo=1, routed)           0.389     2.256    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEADDRESSAL[8]
    RAMB36_X12Y51        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.917     2.168    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/PIPE_USERCLK1
    RAMB36_X12Y51        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo/CLKBWRCLK
                         clock pessimism             -0.134     2.034    
    RAMB36_X12Y51        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     2.217    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2 }

Check Type        Corner  Lib Pin                           Reference Pin                     Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PCIE_3_0/CORECLKMICOMPLETIONRAML  n/a                               2.000         4.000       2.000      PCIE3_X0Y1       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
Min Period        n/a     PCIE_3_0/CORECLKMICOMPLETIONRAMU  n/a                               2.000         4.000       2.000      PCIE3_X0Y1       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
Min Period        n/a     PCIE_3_0/CORECLKMIREPLAYRAM       n/a                               2.000         4.000       2.000      PCIE3_X0Y1       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
Min Period        n/a     PCIE_3_0/CORECLKMIREQUESTRAM      n/a                               2.000         4.000       2.000      PCIE3_X0Y1       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
Min Period        n/a     RAMB36E1/CLKARDCLK                n/a                               1.663         4.000       2.337      RAMB36_X12Y48    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK                n/a                               1.663         4.000       2.337      RAMB36_X12Y48    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK                n/a                               1.663         4.000       2.337      RAMB36_X12Y49    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK                n/a                               1.663         4.000       2.337      RAMB36_X12Y49    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK                n/a                               1.663         4.000       2.337      RAMB36_X12Y50    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK                n/a                               1.663         4.000       2.337      RAMB36_X12Y50    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2                n/a                               213.360       4.000       209.360    MMCME2_ADV_X1Y5  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
Low Pulse Width   Slow    FDPE/C                            n/a                               0.350         2.000       1.650      SLICE_X195Y254   xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg/C
Low Pulse Width   Fast    FDPE/C                            n/a                               0.350         2.000       1.650      SLICE_X195Y254   xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg/C
Low Pulse Width   Slow    FDPE/C                            n/a                               0.350         2.000       1.650      SLICE_X195Y254   xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/reset_sync1_reg/C
Low Pulse Width   Fast    FDPE/C                            n/a                               0.350         2.000       1.650      SLICE_X195Y254   xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/reset_sync1_reg/C
Low Pulse Width   Slow    FDRE/C                            n/a                               0.350         2.000       1.650      SLICE_X195Y246   xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.raddr0_q_reg/C
Low Pulse Width   Fast    FDRE/C                            n/a                               0.350         2.000       1.650      SLICE_X195Y246   xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.raddr0_q_reg/C
Low Pulse Width   Slow    FDRE/C                            n/a                               0.350         2.000       1.650      SLICE_X194Y256   xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.raddr0_qq_reg/C
Low Pulse Width   Fast    FDRE/C                            n/a                               0.350         2.000       1.650      SLICE_X194Y256   xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.raddr0_qq_reg/C
High Pulse Width  Slow    PCIE_3_0/CORECLKMICOMPLETIONRAML  n/a                               0.800         2.000       1.200      PCIE3_X0Y1       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
High Pulse Width  Fast    PCIE_3_0/CORECLKMICOMPLETIONRAML  n/a                               0.800         2.000       1.200      PCIE3_X0Y1       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
High Pulse Width  Slow    PCIE_3_0/CORECLKMICOMPLETIONRAMU  n/a                               0.800         2.000       1.200      PCIE3_X0Y1       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
High Pulse Width  Fast    PCIE_3_0/CORECLKMICOMPLETIONRAMU  n/a                               0.800         2.000       1.200      PCIE3_X0Y1       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
High Pulse Width  Slow    PCIE_3_0/CORECLKMIREPLAYRAM       n/a                               0.800         2.000       1.200      PCIE3_X0Y1       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
High Pulse Width  Fast    PCIE_3_0/CORECLKMIREPLAYRAM       n/a                               0.800         2.000       1.200      PCIE3_X0Y1       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
High Pulse Width  Slow    PCIE_3_0/CORECLKMIREQUESTRAM      n/a                               0.800         2.000       1.200      PCIE3_X0Y1       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
High Pulse Width  Fast    PCIE_3_0/CORECLKMIREQUESTRAM      n/a                               0.800         2.000       1.200      PCIE3_X0Y1       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
High Pulse Width  Slow    FDPE/C                            n/a                               0.350         2.000       1.650      SLICE_X195Y254   xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg/C
High Pulse Width  Fast    FDPE/C                            n/a                               0.350         2.000       1.650      SLICE_X195Y254   xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg/C
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/USERCLK                  0.560         0.477       0.083      PCIE3_X0Y1       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/PIPECLK                  0.560         0.463       0.097      PCIE3_X0Y1       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/PIPECLK                  0.560         0.457       0.103      PCIE3_X0Y1       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Slow    PCIE_3_0/CORECLK                  PCIE_3_0/USERCLK                  0.735         0.415       0.320      PCIE3_X0Y1       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Slow    PCIE_3_0/CORECLK                  PCIE_3_0/PIPECLK                  0.735         0.400       0.335      PCIE3_X0Y1       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Slow    PCIE_3_0/CORECLK                  PCIE_3_0/PIPECLK                  0.735         0.394       0.341      PCIE3_X0Y1       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/CORECLKMIREQUESTRAM      0.560         0.195       0.365      PCIE3_X0Y1       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/CORECLKMICOMPLETIONRAML  0.560         0.192       0.368      PCIE3_X0Y1       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/CORECLKMIREPLAYRAM       0.560         0.019       0.541      PCIE3_X0Y1       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/CORECLKMICOMPLETIONRAMU  0.560         0.015       0.545      PCIE3_X0Y1       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK



---------------------------------------------------------------------------------------------------
From Clock:  userclk2
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        5.902ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.902ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk2 rise@16.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        9.652ns  (logic 0.319ns (3.305%)  route 9.333ns (96.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.587ns = ( 19.587 - 16.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.364     3.860    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_clk
    SLICE_X195Y252       FDPE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y252       FDPE (Prop_fdpe_C_Q)         0.198     4.058 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=176, routed)         5.125     9.183    xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/rsta
    SLICE_X166Y190       LUT2 (Prop_lut2_I0_O)        0.121     9.304 r  xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__1/O
                         net (fo=40, routed)          4.208    13.512    xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T_0
    RAMB36_X13Y44        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                     16.000    16.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000    16.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895    16.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    16.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292    18.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    18.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.263    19.587    xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X13Y44        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.172    19.759    
                         clock uncertainty           -0.079    19.680    
    RAMB36_X13Y44        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.266    19.414    xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         19.414    
                         arrival time                         -13.512    
  -------------------------------------------------------------------
                         slack                                  5.902    

Slack (MET) :             6.067ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk2 rise@16.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        9.489ns  (logic 0.319ns (3.362%)  route 9.170ns (96.638%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.589ns = ( 19.589 - 16.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.364     3.860    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_clk
    SLICE_X195Y252       FDPE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y252       FDPE (Prop_fdpe_C_Q)         0.198     4.058 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=176, routed)         5.125     9.183    xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/rsta
    SLICE_X166Y190       LUT2 (Prop_lut2_I0_O)        0.121     9.304 r  xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__1/O
                         net (fo=40, routed)          4.045    13.349    xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T_0
    RAMB36_X13Y44        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                     16.000    16.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000    16.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895    16.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    16.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292    18.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    18.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.265    19.589    xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X13Y44        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.172    19.761    
                         clock uncertainty           -0.079    19.682    
    RAMB36_X13Y44        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.266    19.416    xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         19.416    
                         arrival time                         -13.349    
  -------------------------------------------------------------------
                         slack                                  6.067    

Slack (MET) :             6.169ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_B/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk2 rise@16.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        9.541ns  (logic 0.319ns (3.343%)  route 9.222ns (96.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 19.744 - 16.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.364     3.860    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_clk
    SLICE_X195Y252       FDPE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y252       FDPE (Prop_fdpe_C_Q)         0.198     4.058 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=176, routed)         5.125     9.183    xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/rsta
    SLICE_X166Y190       LUT2 (Prop_lut2_I0_O)        0.121     9.304 r  xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__1/O
                         net (fo=40, routed)          4.097    13.401    xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T_0
    RAMB36_X14Y36        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_B/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                     16.000    16.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000    16.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895    16.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    16.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292    18.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    18.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.420    19.744    xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X14Y36        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.172    19.916    
                         clock uncertainty           -0.079    19.837    
    RAMB36_X14Y36        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.266    19.571    xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         19.571    
                         arrival time                         -13.401    
  -------------------------------------------------------------------
                         slack                                  6.169    

Slack (MET) :             6.244ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_B/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk2 rise@16.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        9.315ns  (logic 0.319ns (3.425%)  route 8.996ns (96.575%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.592ns = ( 19.592 - 16.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.364     3.860    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_clk
    SLICE_X195Y252       FDPE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y252       FDPE (Prop_fdpe_C_Q)         0.198     4.058 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=176, routed)         5.125     9.183    xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/rsta
    SLICE_X166Y190       LUT2 (Prop_lut2_I0_O)        0.121     9.304 r  xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__1/O
                         net (fo=40, routed)          3.871    13.175    xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T_0
    RAMB36_X13Y43        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_B/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                     16.000    16.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000    16.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895    16.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    16.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292    18.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    18.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.268    19.592    xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X13Y43        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.172    19.764    
                         clock uncertainty           -0.079    19.685    
    RAMB36_X13Y43        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.266    19.419    xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         19.419    
                         arrival time                         -13.175    
  -------------------------------------------------------------------
                         slack                                  6.244    

Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_B/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk2 rise@16.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        8.977ns  (logic 0.319ns (3.554%)  route 8.658ns (96.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.409ns = ( 19.409 - 16.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.364     3.860    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_clk
    SLICE_X195Y252       FDPE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y252       FDPE (Prop_fdpe_C_Q)         0.198     4.058 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=176, routed)         5.132     9.190    xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/rsta
    SLICE_X166Y190       LUT2 (Prop_lut2_I0_O)        0.121     9.311 r  xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__5/O
                         net (fo=40, routed)          3.526    12.837    xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T_0
    RAMB36_X9Y45         RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_B/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                     16.000    16.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000    16.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895    16.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    16.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292    18.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    18.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.085    19.409    xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clka
    RAMB36_X9Y45         RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.172    19.581    
                         clock uncertainty           -0.079    19.502    
    RAMB36_X9Y45         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.351    19.151    xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         19.151    
                         arrival time                         -12.837    
  -------------------------------------------------------------------
                         slack                                  6.314    

Slack (MET) :             6.329ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_B/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk2 rise@16.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        9.136ns  (logic 0.319ns (3.492%)  route 8.817ns (96.508%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 19.498 - 16.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.364     3.860    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_clk
    SLICE_X195Y252       FDPE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y252       FDPE (Prop_fdpe_C_Q)         0.198     4.058 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=176, routed)         4.899     8.957    xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/rsta
    SLICE_X166Y190       LUT2 (Prop_lut2_I0_O)        0.121     9.078 r  xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_2/O
                         net (fo=16, routed)          3.918    12.996    xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X7Y38         RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_B/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                     16.000    16.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000    16.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895    16.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    16.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292    18.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    18.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.174    19.498    xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y38         RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.172    19.670    
                         clock uncertainty           -0.079    19.591    
    RAMB36_X7Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.266    19.325    xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         19.325    
                         arrival time                         -12.996    
  -------------------------------------------------------------------
                         slack                                  6.329    

Slack (MET) :             6.330ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_B/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk2 rise@16.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        9.378ns  (logic 0.319ns (3.401%)  route 9.059ns (96.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.742ns = ( 19.742 - 16.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.364     3.860    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_clk
    SLICE_X195Y252       FDPE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y252       FDPE (Prop_fdpe_C_Q)         0.198     4.058 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=176, routed)         5.125     9.183    xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/rsta
    SLICE_X166Y190       LUT2 (Prop_lut2_I0_O)        0.121     9.304 r  xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__1/O
                         net (fo=40, routed)          3.935    13.238    xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T_0
    RAMB36_X14Y36        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_B/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                     16.000    16.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000    16.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895    16.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    16.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292    18.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    18.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.418    19.742    xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X14Y36        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.172    19.914    
                         clock uncertainty           -0.079    19.835    
    RAMB36_X14Y36        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.266    19.569    xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         19.569    
                         arrival time                         -13.238    
  -------------------------------------------------------------------
                         slack                                  6.330    

Slack (MET) :             6.336ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_B/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk2 rise@16.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        9.224ns  (logic 0.319ns (3.458%)  route 8.905ns (96.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.594ns = ( 19.594 - 16.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.364     3.860    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_clk
    SLICE_X195Y252       FDPE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y252       FDPE (Prop_fdpe_C_Q)         0.198     4.058 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=176, routed)         5.125     9.183    xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/rsta
    SLICE_X166Y190       LUT2 (Prop_lut2_I0_O)        0.121     9.304 r  xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__1/O
                         net (fo=40, routed)          3.781    13.084    xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T_0
    RAMB36_X13Y43        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_B/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                     16.000    16.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000    16.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895    16.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    16.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292    18.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    18.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.270    19.594    xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X13Y43        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.172    19.766    
                         clock uncertainty           -0.079    19.687    
    RAMB36_X13Y43        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.266    19.421    xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         19.421    
                         arrival time                         -13.084    
  -------------------------------------------------------------------
                         slack                                  6.336    

Slack (MET) :             6.350ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk2 rise@16.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        9.243ns  (logic 0.327ns (3.538%)  route 8.916ns (96.462%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.715ns = ( 19.715 - 16.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.364     3.860    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_clk
    SLICE_X195Y252       FDPE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y252       FDPE (Prop_fdpe_C_Q)         0.198     4.058 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=176, routed)         4.899     8.957    xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/rsta
    SLICE_X166Y190       LUT2 (Prop_lut2_I0_O)        0.129     9.086 r  xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__3/O
                         net (fo=40, routed)          4.017    13.103    xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T_0
    RAMB36_X9Y29         RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                     16.000    16.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000    16.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895    16.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    16.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292    18.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    18.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.391    19.715    xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X9Y29         RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.172    19.887    
                         clock uncertainty           -0.079    19.808    
    RAMB36_X9Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.355    19.453    xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         19.453    
                         arrival time                         -13.103    
  -------------------------------------------------------------------
                         slack                                  6.350    

Slack (MET) :             6.385ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk2 rise@16.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        8.845ns  (logic 0.327ns (3.697%)  route 8.518ns (96.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.352ns = ( 19.352 - 16.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.364     3.860    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_clk
    SLICE_X195Y252       FDPE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y252       FDPE (Prop_fdpe_C_Q)         0.198     4.058 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=176, routed)         4.899     8.957    xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/rsta
    SLICE_X166Y190       LUT2 (Prop_lut2_I0_O)        0.129     9.086 r  xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__3/O
                         net (fo=40, routed)          3.619    12.705    xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T_0
    RAMB36_X7Y41         RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                     16.000    16.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000    16.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895    16.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    16.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292    18.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    18.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.028    19.352    xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y41         RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.172    19.524    
                         clock uncertainty           -0.079    19.445    
    RAMB36_X7Y41         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.355    19.090    xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         19.090    
                         arrival time                         -12.705    
  -------------------------------------------------------------------
                         slack                                  6.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/tlpbytecntFirst_1_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/tlpbytecntVal_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.175ns (52.434%)  route 0.159ns (47.566%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.691     1.808    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/user_clk
    SLICE_X211Y250       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/tlpbytecntFirst_1_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y250       FDRE (Prop_fdre_C_Q)         0.100     1.908 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/tlpbytecntFirst_1_ff_reg[9]/Q
                         net (fo=2, routed)           0.159     2.067    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/tlpbytecntFirst_1_ff[9]
    SLICE_X210Y249       LUT5 (Prop_lut5_I1_O)        0.028     2.095 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     2.095    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/i__carry__1_i_7_n_0
    SLICE_X210Y249       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     2.142 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/tlpbytecntVal_ff0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.000     2.142    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/tlpbytecntVal_nxt[9]
    SLICE_X210Y249       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/tlpbytecntVal_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.913     2.164    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/user_clk
    SLICE_X210Y249       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/tlpbytecntVal_ff_reg[9]/C
                         clock pessimism             -0.134     2.030    
    SLICE_X210Y249       FDRE (Hold_fdre_C_D)         0.092     2.122    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/tlpbytecntVal_ff_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/resource_reduction_disable_1.wpl_dwa_dat_503_reg[107]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_dat_buf_504_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.645%)  route 0.130ns (50.355%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.755     1.872    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/user_clk
    SLICE_X202Y199       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/resource_reduction_disable_1.wpl_dwa_dat_503_reg[107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y199       FDRE (Prop_fdre_C_Q)         0.100     1.972 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/resource_reduction_disable_1.wpl_dwa_dat_503_reg[107]/Q
                         net (fo=1, routed)           0.130     2.102    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wpl_dwa_dat_503[107]
    SLICE_X200Y200       LUT4 (Prop_lut4_I0_O)        0.028     2.130 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_dat_buf_504[107]_i_1/O
                         net (fo=1, routed)           0.000     2.130    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_dat_buf_504[107]_i_1_n_0
    SLICE_X200Y200       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_dat_buf_504_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.906     2.157    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/user_clk
    SLICE_X200Y200       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_dat_buf_504_reg[107]/C
                         clock pessimism             -0.142     2.015    
    SLICE_X200Y200       FDRE (Hold_fdre_C_D)         0.087     2.102    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_dat_buf_504_reg[107]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/tlpbytecntFirst_1_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/tlpbytecntVal_ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.175ns (49.373%)  route 0.179ns (50.627%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.691     1.808    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/user_clk
    SLICE_X211Y250       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/tlpbytecntFirst_1_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y250       FDRE (Prop_fdre_C_Q)         0.100     1.908 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/tlpbytecntFirst_1_ff_reg[10]/Q
                         net (fo=2, routed)           0.179     2.087    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/tlpbytecntFirst_1_ff[10]
    SLICE_X210Y249       LUT5 (Prop_lut5_I1_O)        0.028     2.115 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     2.115    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/i__carry__1_i_6_n_0
    SLICE_X210Y249       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     2.162 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/tlpbytecntVal_ff0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.000     2.162    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/tlpbytecntVal_nxt[10]
    SLICE_X210Y249       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/tlpbytecntVal_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.913     2.164    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/user_clk
    SLICE_X210Y249       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/tlpbytecntVal_ff_reg[10]/C
                         clock pessimism             -0.134     2.030    
    SLICE_X210Y249       FDRE (Hold_fdre_C_D)         0.092     2.122    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/tlpbytecntVal_ff_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/mem_rc_rptr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.091ns (39.257%)  route 0.141ns (60.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.704     1.821    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/user_clk
    SLICE_X214Y233       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/mem_rc_rptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y233       FDRE (Prop_fdre_C_Q)         0.091     1.912 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/mem_rc_rptr_reg[8]/Q
                         net (fo=3, routed)           0.141     2.053    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/Q[8]
    RAMB36_X14Y46        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.934     2.185    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/user_clk
    RAMB36_X14Y46        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_0/CLKARDCLK
                         clock pessimism             -0.325     1.860    
    RAMB36_X14Y46        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.145     2.005    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_0
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_fifo_din_nn1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_0/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.812%)  route 0.139ns (58.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.621     1.738    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/user_clk
    SLICE_X163Y215       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_fifo_din_nn1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y215       FDRE (Prop_fdre_C_Q)         0.100     1.838 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_fifo_din_nn1_reg[22]/Q
                         net (fo=1, routed)           0.139     1.977    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/mi_c2h_pcie_dsc_cpld\\.wdat[22]
    RAMB36_X10Y43        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_0/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.846     2.097    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/user_clk
    RAMB36_X10Y43        RAMB36E1                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_0/CLKARDCLK
                         clock pessimism             -0.323     1.774    
    RAMB36_X10Y43        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[22])
                                                      0.155     1.929    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_0
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/addrstrQptr_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_arlenissueq_reg_0_15_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.091ns (34.232%)  route 0.175ns (65.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.669     1.786    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/user_clk
    SLICE_X179Y206       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/addrstrQptr_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y206       FDRE (Prop_fdre_C_Q)         0.091     1.877 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/addrstrQptr_ff_reg[2]/Q
                         net (fo=52, routed)          0.175     2.052    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_arlenissueq_reg_0_15_0_5/ADDRD2
    SLICE_X180Y206       RAMD32                                       r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_arlenissueq_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.873     2.124    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_arlenissueq_reg_0_15_0_5/WCLK
    SLICE_X180Y206       RAMD32                                       r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_arlenissueq_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.324     1.800    
    SLICE_X180Y206       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.203     2.003    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_arlenissueq_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/addrstrQptr_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_arlenissueq_reg_0_15_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.091ns (34.232%)  route 0.175ns (65.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.669     1.786    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/user_clk
    SLICE_X179Y206       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/addrstrQptr_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y206       FDRE (Prop_fdre_C_Q)         0.091     1.877 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/addrstrQptr_ff_reg[2]/Q
                         net (fo=52, routed)          0.175     2.052    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_arlenissueq_reg_0_15_0_5/ADDRD2
    SLICE_X180Y206       RAMD32                                       r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_arlenissueq_reg_0_15_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.873     2.124    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_arlenissueq_reg_0_15_0_5/WCLK
    SLICE_X180Y206       RAMD32                                       r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_arlenissueq_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.324     1.800    
    SLICE_X180Y206       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.203     2.003    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_arlenissueq_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/addrstrQptr_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_arlenissueq_reg_0_15_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.091ns (34.232%)  route 0.175ns (65.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.669     1.786    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/user_clk
    SLICE_X179Y206       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/addrstrQptr_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y206       FDRE (Prop_fdre_C_Q)         0.091     1.877 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/addrstrQptr_ff_reg[2]/Q
                         net (fo=52, routed)          0.175     2.052    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_arlenissueq_reg_0_15_0_5/ADDRD2
    SLICE_X180Y206       RAMD32                                       r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_arlenissueq_reg_0_15_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.873     2.124    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_arlenissueq_reg_0_15_0_5/WCLK
    SLICE_X180Y206       RAMD32                                       r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_arlenissueq_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.324     1.800    
    SLICE_X180Y206       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.203     2.003    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_arlenissueq_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/addrstrQptr_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_arlenissueq_reg_0_15_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.091ns (34.232%)  route 0.175ns (65.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.669     1.786    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/user_clk
    SLICE_X179Y206       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/addrstrQptr_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y206       FDRE (Prop_fdre_C_Q)         0.091     1.877 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/addrstrQptr_ff_reg[2]/Q
                         net (fo=52, routed)          0.175     2.052    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_arlenissueq_reg_0_15_0_5/ADDRD2
    SLICE_X180Y206       RAMD32                                       r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_arlenissueq_reg_0_15_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.873     2.124    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_arlenissueq_reg_0_15_0_5/WCLK
    SLICE_X180Y206       RAMD32                                       r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_arlenissueq_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.324     1.800    
    SLICE_X180Y206       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.203     2.003    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_arlenissueq_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/addrstrQptr_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_arlenissueq_reg_0_15_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.091ns (34.232%)  route 0.175ns (65.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.669     1.786    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/user_clk
    SLICE_X179Y206       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/addrstrQptr_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y206       FDRE (Prop_fdre_C_Q)         0.091     1.877 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/addrstrQptr_ff_reg[2]/Q
                         net (fo=52, routed)          0.175     2.052    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_arlenissueq_reg_0_15_0_5/ADDRD2
    SLICE_X180Y206       RAMD32                                       r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_arlenissueq_reg_0_15_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.873     2.124    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_arlenissueq_reg_0_15_0_5/WCLK
    SLICE_X180Y206       RAMD32                                       r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_arlenissueq_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.324     1.800    
    SLICE_X180Y206       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.203     2.003    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_arlenissueq_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk2
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PCIE_3_0/USERCLK    n/a            4.000         16.000      12.000     PCIE3_X0Y1       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         16.000      14.107     RAMB36_X10Y43    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         16.000      14.107     RAMB36_X9Y44     xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         16.000      14.107     RAMB36_X12Y47    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.893         16.000      14.107     RAMB36_X12Y47    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.893         16.000      14.107     RAMB18_X12Y82    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/ram_top/gen_c2h_bram.C2H_DAT0_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.893         16.000      14.107     RAMB18_X12Y82    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/ram_top/gen_c2h_bram.C2H_DAT0_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.893         16.000      14.107     RAMB18_X12Y80    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/ram_top/gen_c2h_bram.C2H_DAT0_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.893         16.000      14.107     RAMB18_X12Y80    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/ram_top/gen_c2h_bram.C2H_DAT0_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.893         16.000      14.107     RAMB18_X12Y83    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT0_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       16.000      197.360    MMCME2_ADV_X1Y5  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674         8.000       7.326      SLICE_X190Y242   xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/TAG_FIFO_EVEN/MemArray_reg_0_15_0_3/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.674         8.000       7.326      SLICE_X190Y242   xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/TAG_FIFO_EVEN/MemArray_reg_0_15_0_3/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674         8.000       7.326      SLICE_X190Y242   xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/TAG_FIFO_EVEN/MemArray_reg_0_15_0_3/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.674         8.000       7.326      SLICE_X190Y242   xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/TAG_FIFO_EVEN/MemArray_reg_0_15_0_3/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674         8.000       7.326      SLICE_X190Y242   xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/TAG_FIFO_EVEN/MemArray_reg_0_15_0_3/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.674         8.000       7.326      SLICE_X190Y242   xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/TAG_FIFO_EVEN/MemArray_reg_0_15_0_3/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674         8.000       7.326      SLICE_X190Y242   xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/TAG_FIFO_EVEN/MemArray_reg_0_15_0_3/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.674         8.000       7.326      SLICE_X190Y242   xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/TAG_FIFO_EVEN/MemArray_reg_0_15_0_3/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674         8.000       7.326      SLICE_X190Y242   xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/TAG_FIFO_EVEN/MemArray_reg_0_15_0_3/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.674         8.000       7.326      SLICE_X190Y242   xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/TAG_FIFO_EVEN/MemArray_reg_0_15_0_3/RAMC/CLK
High Pulse Width  Slow    PCIE_3_0/USERCLK    n/a            1.600         8.000       6.400      PCIE3_X0Y1       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
High Pulse Width  Fast    PCIE_3_0/USERCLK    n/a            1.600         8.000       6.400      PCIE3_X0Y1       xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674         8.000       7.326      SLICE_X190Y242   xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/TAG_FIFO_EVEN/MemArray_reg_0_15_0_3/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.674         8.000       7.326      SLICE_X190Y242   xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/TAG_FIFO_EVEN/MemArray_reg_0_15_0_3/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674         8.000       7.326      SLICE_X190Y242   xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/TAG_FIFO_EVEN/MemArray_reg_0_15_0_3/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.674         8.000       7.326      SLICE_X190Y242   xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/TAG_FIFO_EVEN/MemArray_reg_0_15_0_3/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674         8.000       7.326      SLICE_X190Y242   xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/TAG_FIFO_EVEN/MemArray_reg_0_15_0_3/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.674         8.000       7.326      SLICE_X190Y242   xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/TAG_FIFO_EVEN/MemArray_reg_0_15_0_3/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674         8.000       7.326      SLICE_X190Y242   xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/TAG_FIFO_EVEN/MemArray_reg_0_15_0_3/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.674         8.000       7.326      SLICE_X190Y242   xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/TAG_FIFO_EVEN/MemArray_reg_0_15_0_3/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x0y1
  To Clock:  clk_125mhz_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        5.902ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.902ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 0.732ns (40.722%)  route 1.066ns (59.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.567ns = ( 11.567 - 8.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.373     3.869    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_PCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.732     4.601 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=3, routed)           1.066     5.667    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/PIPETXRATE[0]
    SLICE_X215Y286       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         1.243    11.567    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y286       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.084    11.651    
                         clock uncertainty           -0.071    11.580    
    SLICE_X215Y286       FDRE (Setup_fdre_C_D)       -0.011    11.569    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.569    
                         arrival time                          -5.667    
  -------------------------------------------------------------------
                         slack                                  5.902    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.803ns (45.806%)  route 0.950ns (54.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.567ns = ( 11.567 - 8.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.373     3.869    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_PCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.803     4.672 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=7, routed)           0.950     5.622    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/PIPETXRATE[1]
    SLICE_X215Y286       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         1.243    11.567    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y286       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.084    11.651    
                         clock uncertainty           -0.071    11.580    
    SLICE_X215Y286       FDRE (Setup_fdre_C_D)       -0.012    11.568    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.568    
                         arrival time                          -5.622    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             6.005ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.302ns (17.691%)  route 1.405ns (82.309%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.556ns = ( 11.556 - 8.000 ) 
    Source Clock Delay      (SCD):    3.856ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.360     3.856    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_reg_1
    SLICE_X218Y278       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y278       FDRE (Prop_fdre_C_Q)         0.216     4.072 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[11]/Q
                         net (fo=8, routed)           0.491     4.563    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg_n_0_[11]
    SLICE_X216Y278       LUT2 (Prop_lut2_I1_O)        0.043     4.606 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/start_reg1_i_3/O
                         net (fo=1, routed)           0.223     4.830    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/start_reg1_i_3_n_0
    SLICE_X216Y278       LUT6 (Prop_lut6_I1_O)        0.043     4.873 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/start_reg1_i_1/O
                         net (fo=1, routed)           0.691     5.563    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/QPLL_DRP_START
    SLICE_X216Y274       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         1.232    11.556    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X216Y274       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                         clock pessimism              0.084    11.640    
                         clock uncertainty           -0.071    11.569    
    SLICE_X216Y274       FDRE (Setup_fdre_C_D)       -0.001    11.568    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.568    
                         arrival time                          -5.563    
  -------------------------------------------------------------------
                         slack                                  6.005    

Slack (MET) :             6.263ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        1.443ns  (logic 0.259ns (17.953%)  route 1.184ns (82.047%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns = ( 11.565 - 8.000 ) 
    Source Clock Delay      (SCD):    3.861ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.365     3.861    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/txdata_wait_cnt_reg[0]_0
    SLICE_X213Y284       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y284       FDRE (Prop_fdre_C_Q)         0.216     4.077 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.557     4.634    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/rate_drp_x16
    SLICE_X217Y284       LUT2 (Prop_lut2_I1_O)        0.043     4.677 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/x16_reg1_i_1/O
                         net (fo=1, routed)           0.626     5.304    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/DRP_X160
    SLICE_X219Y284       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         1.241    11.565    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X219Y284       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.084    11.649    
                         clock uncertainty           -0.071    11.578    
    SLICE_X219Y284       FDRE (Setup_fdre_C_D)       -0.011    11.567    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.567    
                         arrival time                          -5.304    
  -------------------------------------------------------------------
                         slack                                  6.263    

Slack (MET) :             6.288ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.216ns (15.248%)  route 1.201ns (84.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.561ns = ( 11.561 - 8.000 ) 
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.362     3.858    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cfg_wait_cnt_reg[5]_0
    SLICE_X218Y279       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y279       FDRE (Prop_fdre_C_Q)         0.216     4.074 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/Q
                         net (fo=1, routed)           1.201     5.275    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst
    SLICE_X217Y279       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         1.237    11.561    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK
    SLICE_X217Y279       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/C
                         clock pessimism              0.084    11.645    
                         clock uncertainty           -0.071    11.574    
    SLICE_X217Y279       FDRE (Setup_fdre_C_D)       -0.011    11.563    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.563    
                         arrival time                          -5.275    
  -------------------------------------------------------------------
                         slack                                  6.288    

Slack (MET) :             6.415ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_START_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        1.289ns  (logic 0.259ns (20.087%)  route 1.030ns (79.913%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.566ns = ( 11.566 - 8.000 ) 
    Source Clock Delay      (SCD):    3.863ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.367     3.863    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cfg_wait_cnt_reg[5]_0
    SLICE_X217Y284       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_START_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y284       FDRE (Prop_fdre_C_Q)         0.216     4.079 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_START_reg/Q
                         net (fo=1, routed)           0.420     4.499    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/rst_drp_start
    SLICE_X215Y284       LUT2 (Prop_lut2_I0_O)        0.043     4.542 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/start_reg1_i_1__0/O
                         net (fo=1, routed)           0.610     5.152    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/DRP_START0
    SLICE_X215Y285       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         1.242    11.566    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y285       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg1_reg/C
                         clock pessimism              0.084    11.650    
                         clock uncertainty           -0.071    11.579    
    SLICE_X215Y285       FDRE (Setup_fdre_C_D)       -0.011    11.568    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.568    
                         arrival time                          -5.152    
  -------------------------------------------------------------------
                         slack                                  6.415    

Slack (MET) :             6.447ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.259ns (20.398%)  route 1.011ns (79.602%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.567ns = ( 11.567 - 8.000 ) 
    Source Clock Delay      (SCD):    3.862ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.366     3.862    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/txdata_wait_cnt_reg[0]_0
    SLICE_X213Y285       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y285       FDRE (Prop_fdre_C_Q)         0.216     4.078 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.522     4.600    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/rate_drp_x16x20_mode
    SLICE_X217Y285       LUT2 (Prop_lut2_I1_O)        0.043     4.643 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/x16x20_mode_reg1_i_1/O
                         net (fo=1, routed)           0.489     5.132    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/DRP_X16X20_MODE0
    SLICE_X217Y286       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         1.243    11.567    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X217Y286       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism              0.084    11.651    
                         clock uncertainty           -0.071    11.580    
    SLICE_X217Y286       FDRE (Setup_fdre_C_D)       -0.001    11.579    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.579    
                         arrival time                          -5.132    
  -------------------------------------------------------------------
                         slack                                  6.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.157ns (24.779%)  route 0.477ns (75.221%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.687     1.804    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cfg_wait_cnt_reg[5]_0
    SLICE_X218Y284       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y284       FDRE (Prop_fdre_C_Q)         0.091     1.895 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/Q
                         net (fo=1, routed)           0.219     2.114    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/rst_drp_x16x20_mode
    SLICE_X217Y285       LUT2 (Prop_lut2_I0_O)        0.066     2.180 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/x16x20_mode_reg1_i_1/O
                         net (fo=1, routed)           0.258     2.438    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/DRP_X16X20_MODE0
    SLICE_X217Y286       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         0.896     2.147    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X217Y286       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.065     2.082    
    SLICE_X217Y286       FDRE (Hold_fdre_C_D)         0.039     2.121    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.157ns (24.011%)  route 0.497ns (75.989%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.687     1.804    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cfg_wait_cnt_reg[5]_0
    SLICE_X217Y284       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y284       FDRE (Prop_fdre_C_Q)         0.091     1.895 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/Q
                         net (fo=1, routed)           0.166     2.061    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/rst_drp_x16
    SLICE_X217Y284       LUT2 (Prop_lut2_I0_O)        0.066     2.127 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/x16_reg1_i_1/O
                         net (fo=1, routed)           0.331     2.458    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/DRP_X160
    SLICE_X219Y284       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         0.895     2.146    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X219Y284       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.065     2.081    
    SLICE_X219Y284       FDRE (Hold_fdre_C_D)         0.032     2.113    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.128ns (18.075%)  route 0.580ns (81.925%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.687     1.804    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/txdata_wait_cnt_reg[0]_0
    SLICE_X215Y284       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y284       FDRE (Prop_fdre_C_Q)         0.100     1.904 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.219     2.123    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/rate_drp_start
    SLICE_X215Y284       LUT2 (Prop_lut2_I1_O)        0.028     2.151 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/start_reg1_i_1__0/O
                         net (fo=1, routed)           0.361     2.512    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/DRP_START0
    SLICE_X215Y285       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         0.896     2.147    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y285       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.065     2.082    
    SLICE_X215Y285       FDRE (Hold_fdre_C_D)         0.032     2.114    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.100ns (13.955%)  route 0.617ns (86.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.682     1.799    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cfg_wait_cnt_reg[5]_0
    SLICE_X218Y279       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y279       FDRE (Prop_fdre_C_Q)         0.100     1.899 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/Q
                         net (fo=1, routed)           0.617     2.516    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst
    SLICE_X217Y279       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         0.890     2.141    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK
    SLICE_X217Y279       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/C
                         clock pessimism             -0.065     2.076    
    SLICE_X217Y279       FDRE (Hold_fdre_C_D)         0.032     2.108    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.128ns (17.189%)  route 0.617ns (82.811%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.681     1.798    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_reg_1
    SLICE_X218Y278       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y278       FDRE (Prop_fdre_C_Q)         0.100     1.898 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[4]/Q
                         net (fo=9, routed)           0.187     2.085    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg_n_0_[4]
    SLICE_X216Y278       LUT6 (Prop_lut6_I5_O)        0.028     2.113 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/start_reg1_i_1/O
                         net (fo=1, routed)           0.430     2.543    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/QPLL_DRP_START
    SLICE_X216Y274       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         0.885     2.136    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X216Y274       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                         clock pessimism             -0.065     2.071    
    SLICE_X216Y274       FDRE (Hold_fdre_C_D)         0.037     2.108    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.309ns (37.003%)  route 0.526ns (62.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.691     1.808    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_PCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.309     2.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=7, routed)           0.526     2.643    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/PIPETXRATE[1]
    SLICE_X215Y286       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         0.896     2.147    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y286       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism             -0.065     2.082    
    SLICE_X215Y286       FDRE (Hold_fdre_C_D)         0.032     2.114    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.643    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.292ns (33.580%)  route 0.578ns (66.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.691     1.808    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_PCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.292     2.100 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=3, routed)           0.578     2.678    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/PIPETXRATE[0]
    SLICE_X215Y286       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         0.896     2.147    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y286       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism             -0.065     2.082    
    SLICE_X215Y286       FDRE (Hold_fdre_C_D)         0.032     2.114    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  0.564    





---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x0y1
  To Clock:  clk_125mhz_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        1.782ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        1.798ns  (logic 0.732ns (40.722%)  route 1.066ns (59.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.567ns = ( 11.567 - 8.000 ) 
    Source Clock Delay      (SCD):    3.869ns = ( 7.869 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     4.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     5.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.372     6.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     6.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.373     7.869    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_PCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.732     8.601 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=3, routed)           1.066     9.667    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/PIPETXRATE[0]
    SLICE_X215Y286       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         1.243    11.567    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y286       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.084    11.651    
                         clock uncertainty           -0.191    11.460    
    SLICE_X215Y286       FDRE (Setup_fdre_C_D)       -0.011    11.449    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.449    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        1.753ns  (logic 0.803ns (45.806%)  route 0.950ns (54.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.567ns = ( 11.567 - 8.000 ) 
    Source Clock Delay      (SCD):    3.869ns = ( 7.869 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     4.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     5.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.372     6.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     6.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.373     7.869    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_PCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.803     8.672 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=7, routed)           0.950     9.622    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/PIPETXRATE[1]
    SLICE_X215Y286       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         1.243    11.567    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y286       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.084    11.651    
                         clock uncertainty           -0.191    11.460    
    SLICE_X215Y286       FDRE (Setup_fdre_C_D)       -0.012    11.448    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.448    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        1.707ns  (logic 0.302ns (17.691%)  route 1.405ns (82.309%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.556ns = ( 11.556 - 8.000 ) 
    Source Clock Delay      (SCD):    3.856ns = ( 7.856 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     4.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     5.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.372     6.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     6.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.360     7.856    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_reg_1
    SLICE_X218Y278       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y278       FDRE (Prop_fdre_C_Q)         0.216     8.072 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[11]/Q
                         net (fo=8, routed)           0.491     8.563    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg_n_0_[11]
    SLICE_X216Y278       LUT2 (Prop_lut2_I1_O)        0.043     8.606 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/start_reg1_i_3/O
                         net (fo=1, routed)           0.223     8.830    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/start_reg1_i_3_n_0
    SLICE_X216Y278       LUT6 (Prop_lut6_I1_O)        0.043     8.873 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/start_reg1_i_1/O
                         net (fo=1, routed)           0.691     9.563    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/QPLL_DRP_START
    SLICE_X216Y274       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         1.232    11.556    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X216Y274       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                         clock pessimism              0.084    11.640    
                         clock uncertainty           -0.191    11.449    
    SLICE_X216Y274       FDRE (Setup_fdre_C_D)       -0.001    11.448    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.448    
                         arrival time                          -9.563    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             2.143ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        1.443ns  (logic 0.259ns (17.953%)  route 1.184ns (82.047%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns = ( 11.565 - 8.000 ) 
    Source Clock Delay      (SCD):    3.861ns = ( 7.861 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     4.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     5.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.372     6.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     6.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.365     7.861    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/txdata_wait_cnt_reg[0]_0
    SLICE_X213Y284       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y284       FDRE (Prop_fdre_C_Q)         0.216     8.077 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.557     8.634    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/rate_drp_x16
    SLICE_X217Y284       LUT2 (Prop_lut2_I1_O)        0.043     8.677 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/x16_reg1_i_1/O
                         net (fo=1, routed)           0.626     9.304    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/DRP_X160
    SLICE_X219Y284       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         1.241    11.565    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X219Y284       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.084    11.649    
                         clock uncertainty           -0.191    11.458    
    SLICE_X219Y284       FDRE (Setup_fdre_C_D)       -0.011    11.447    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.447    
                         arrival time                          -9.304    
  -------------------------------------------------------------------
                         slack                                  2.143    

Slack (MET) :             2.168ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        1.417ns  (logic 0.216ns (15.248%)  route 1.201ns (84.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.561ns = ( 11.561 - 8.000 ) 
    Source Clock Delay      (SCD):    3.858ns = ( 7.858 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     4.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     5.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.372     6.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     6.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.362     7.858    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cfg_wait_cnt_reg[5]_0
    SLICE_X218Y279       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y279       FDRE (Prop_fdre_C_Q)         0.216     8.074 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/Q
                         net (fo=1, routed)           1.201     9.275    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst
    SLICE_X217Y279       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         1.237    11.561    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK
    SLICE_X217Y279       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/C
                         clock pessimism              0.084    11.645    
                         clock uncertainty           -0.191    11.454    
    SLICE_X217Y279       FDRE (Setup_fdre_C_D)       -0.011    11.443    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.443    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                  2.168    

Slack (MET) :             2.295ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_START_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        1.289ns  (logic 0.259ns (20.087%)  route 1.030ns (79.913%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.566ns = ( 11.566 - 8.000 ) 
    Source Clock Delay      (SCD):    3.863ns = ( 7.863 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     4.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     5.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.372     6.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     6.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.367     7.863    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cfg_wait_cnt_reg[5]_0
    SLICE_X217Y284       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_START_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y284       FDRE (Prop_fdre_C_Q)         0.216     8.079 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_START_reg/Q
                         net (fo=1, routed)           0.420     8.499    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/rst_drp_start
    SLICE_X215Y284       LUT2 (Prop_lut2_I0_O)        0.043     8.542 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/start_reg1_i_1__0/O
                         net (fo=1, routed)           0.610     9.152    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/DRP_START0
    SLICE_X215Y285       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         1.242    11.566    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y285       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg1_reg/C
                         clock pessimism              0.084    11.650    
                         clock uncertainty           -0.191    11.459    
    SLICE_X215Y285       FDRE (Setup_fdre_C_D)       -0.011    11.448    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.448    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                  2.295    

Slack (MET) :             2.327ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        1.270ns  (logic 0.259ns (20.398%)  route 1.011ns (79.602%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.567ns = ( 11.567 - 8.000 ) 
    Source Clock Delay      (SCD):    3.862ns = ( 7.862 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     4.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     5.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.372     6.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     6.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.366     7.862    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/txdata_wait_cnt_reg[0]_0
    SLICE_X213Y285       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y285       FDRE (Prop_fdre_C_Q)         0.216     8.078 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.522     8.600    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/rate_drp_x16x20_mode
    SLICE_X217Y285       LUT2 (Prop_lut2_I1_O)        0.043     8.643 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/x16x20_mode_reg1_i_1/O
                         net (fo=1, routed)           0.489     9.132    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/DRP_X16X20_MODE0
    SLICE_X217Y286       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    10.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         1.243    11.567    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X217Y286       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism              0.084    11.651    
                         clock uncertainty           -0.191    11.460    
    SLICE_X217Y286       FDRE (Setup_fdre_C_D)       -0.001    11.459    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.459    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                  2.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.157ns (24.779%)  route 0.477ns (75.221%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.687     1.804    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cfg_wait_cnt_reg[5]_0
    SLICE_X218Y284       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y284       FDRE (Prop_fdre_C_Q)         0.091     1.895 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/Q
                         net (fo=1, routed)           0.219     2.114    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/rst_drp_x16x20_mode
    SLICE_X217Y285       LUT2 (Prop_lut2_I0_O)        0.066     2.180 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/x16x20_mode_reg1_i_1/O
                         net (fo=1, routed)           0.258     2.438    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/DRP_X16X20_MODE0
    SLICE_X217Y286       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         0.896     2.147    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X217Y286       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.065     2.082    
                         clock uncertainty            0.191     2.273    
    SLICE_X217Y286       FDRE (Hold_fdre_C_D)         0.039     2.312    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.312    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.157ns (24.011%)  route 0.497ns (75.989%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.687     1.804    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cfg_wait_cnt_reg[5]_0
    SLICE_X217Y284       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y284       FDRE (Prop_fdre_C_Q)         0.091     1.895 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/Q
                         net (fo=1, routed)           0.166     2.061    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/rst_drp_x16
    SLICE_X217Y284       LUT2 (Prop_lut2_I0_O)        0.066     2.127 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/x16_reg1_i_1/O
                         net (fo=1, routed)           0.331     2.458    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/DRP_X160
    SLICE_X219Y284       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         0.895     2.146    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X219Y284       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.065     2.081    
                         clock uncertainty            0.191     2.272    
    SLICE_X219Y284       FDRE (Hold_fdre_C_D)         0.032     2.304    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.128ns (18.075%)  route 0.580ns (81.925%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.687     1.804    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/txdata_wait_cnt_reg[0]_0
    SLICE_X215Y284       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y284       FDRE (Prop_fdre_C_Q)         0.100     1.904 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.219     2.123    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/rate_drp_start
    SLICE_X215Y284       LUT2 (Prop_lut2_I1_O)        0.028     2.151 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/start_reg1_i_1__0/O
                         net (fo=1, routed)           0.361     2.512    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/DRP_START0
    SLICE_X215Y285       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         0.896     2.147    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y285       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.065     2.082    
                         clock uncertainty            0.191     2.273    
    SLICE_X215Y285       FDRE (Hold_fdre_C_D)         0.032     2.305    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.305    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.100ns (13.955%)  route 0.617ns (86.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.682     1.799    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cfg_wait_cnt_reg[5]_0
    SLICE_X218Y279       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y279       FDRE (Prop_fdre_C_Q)         0.100     1.899 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/Q
                         net (fo=1, routed)           0.617     2.516    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst
    SLICE_X217Y279       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         0.890     2.141    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK
    SLICE_X217Y279       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/C
                         clock pessimism             -0.065     2.076    
                         clock uncertainty            0.191     2.267    
    SLICE_X217Y279       FDRE (Hold_fdre_C_D)         0.032     2.299    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.128ns (17.189%)  route 0.617ns (82.811%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.681     1.798    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_reg_1
    SLICE_X218Y278       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y278       FDRE (Prop_fdre_C_Q)         0.100     1.898 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[4]/Q
                         net (fo=9, routed)           0.187     2.085    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg_n_0_[4]
    SLICE_X216Y278       LUT6 (Prop_lut6_I5_O)        0.028     2.113 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/start_reg1_i_1/O
                         net (fo=1, routed)           0.430     2.543    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/QPLL_DRP_START
    SLICE_X216Y274       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         0.885     2.136    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X216Y274       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                         clock pessimism             -0.065     2.071    
                         clock uncertainty            0.191     2.262    
    SLICE_X216Y274       FDRE (Hold_fdre_C_D)         0.037     2.299    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.309ns (37.003%)  route 0.526ns (62.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.691     1.808    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_PCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.309     2.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=7, routed)           0.526     2.643    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/PIPETXRATE[1]
    SLICE_X215Y286       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         0.896     2.147    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y286       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism             -0.065     2.082    
                         clock uncertainty            0.191     2.273    
    SLICE_X215Y286       FDRE (Hold_fdre_C_D)         0.032     2.305    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.305    
                         arrival time                           2.643    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.292ns (33.580%)  route 0.578ns (66.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.691     1.808    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_PCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.292     2.100 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=3, routed)           0.578     2.678    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/PIPETXRATE[0]
    SLICE_X215Y286       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         0.896     2.147    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y286       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism             -0.065     2.082    
                         clock uncertainty            0.191     2.273    
    SLICE_X215Y286       FDRE (Hold_fdre_C_D)         0.032     2.305    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.305    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  0.373    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x0y1
  To Clock:  clk_125mhz_mux_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        6.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.544ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.216ns (18.581%)  route 0.946ns (81.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.559ns = ( 11.559 - 8.000 ) 
    Source Clock Delay      (SCD):    3.854ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         1.358     3.854    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X214Y272       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y272       FDRE (Prop_fdre_C_Q)         0.216     4.070 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.946     5.016    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/QRST_DRP_DONE[0]
    SLICE_X215Y278       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    10.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.235    11.559    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_reg_1
    SLICE_X215Y278       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.084    11.643    
                         clock uncertainty           -0.071    11.572    
    SLICE_X215Y278       FDRE (Setup_fdre_C_D)       -0.011    11.561    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.561    
                         arrival time                          -5.016    
  -------------------------------------------------------------------
                         slack                                  6.544    

Slack (MET) :             6.561ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.216ns (18.251%)  route 0.968ns (81.749%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.566ns = ( 11.566 - 8.000 ) 
    Source Clock Delay      (SCD):    3.867ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         1.371     3.867    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y289       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y289       FDRE (Prop_fdre_C_Q)         0.216     4.083 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.968     5.051    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done
    SLICE_X216Y285       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    10.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.242    11.566    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cfg_wait_cnt_reg[5]_0
    SLICE_X216Y285       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.084    11.650    
                         clock uncertainty           -0.071    11.579    
    SLICE_X216Y285       FDRE (Setup_fdre_C_D)        0.033    11.612    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.612    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  6.561    

Slack (MET) :             6.595ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.216ns (19.671%)  route 0.882ns (80.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.566ns = ( 11.566 - 8.000 ) 
    Source Clock Delay      (SCD):    3.867ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         1.371     3.867    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y289       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y289       FDRE (Prop_fdre_C_Q)         0.216     4.083 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.882     4.965    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done
    SLICE_X214Y285       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    10.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.242    11.566    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/txdata_wait_cnt_reg[0]_0
    SLICE_X214Y285       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.084    11.650    
                         clock uncertainty           -0.071    11.579    
    SLICE_X214Y285       FDRE (Setup_fdre_C_D)       -0.019    11.560    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.560    
                         arrival time                          -4.965    
  -------------------------------------------------------------------
                         slack                                  6.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.100ns (16.364%)  route 0.511ns (83.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         0.689     1.806    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y289       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y289       FDRE (Prop_fdre_C_Q)         0.100     1.906 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.511     2.417    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done
    SLICE_X214Y285       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.896     2.147    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/txdata_wait_cnt_reg[0]_0
    SLICE_X214Y285       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.082    
    SLICE_X214Y285       FDRE (Hold_fdre_C_D)         0.041     2.123    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.100ns (15.255%)  route 0.556ns (84.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         0.689     1.806    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y289       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y289       FDRE (Prop_fdre_C_Q)         0.100     1.906 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.556     2.462    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done
    SLICE_X216Y285       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.896     2.147    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cfg_wait_cnt_reg[5]_0
    SLICE_X216Y285       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.065     2.082    
    SLICE_X216Y285       FDRE (Hold_fdre_C_D)         0.066     2.148    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.462    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.100ns (15.186%)  route 0.558ns (84.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         0.680     1.797    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X214Y272       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y272       FDRE (Prop_fdre_C_Q)         0.100     1.897 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.558     2.455    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/QRST_DRP_DONE[0]
    SLICE_X215Y278       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.889     2.140    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_reg_1
    SLICE_X215Y278       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.065     2.075    
    SLICE_X215Y278       FDRE (Hold_fdre_C_D)         0.032     2.107    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.348    





---------------------------------------------------------------------------------------------------
From Clock:  userclk2
  To Clock:  clk_125mhz_mux_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        6.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.279ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.254ns (19.185%)  route 1.070ns (80.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.560ns = ( 11.560 - 8.000 ) 
    Source Clock Delay      (SCD):    3.863ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.367     3.863    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PIPE_USERCLK2
    SLICE_X208Y240       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y240       FDRE (Prop_fdre_C_Q)         0.254     4.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/Q
                         net (fo=1, routed)           1.070     5.187    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/cfg_loopback
    SLICE_X208Y269       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    10.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.236    11.560    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PIPE_PCLK
    SLICE_X208Y269       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/C
                         clock pessimism              0.084    11.644    
                         clock uncertainty           -0.199    11.445    
    SLICE_X208Y269       FDRE (Setup_fdre_C_D)        0.021    11.466    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg
  -------------------------------------------------------------------
                         required time                         11.466    
                         arrival time                          -5.187    
  -------------------------------------------------------------------
                         slack                                  6.279    

Slack (MET) :             6.328ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.254ns (19.899%)  route 1.022ns (80.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.560ns = ( 11.560 - 8.000 ) 
    Source Clock Delay      (SCD):    3.863ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.367     3.863    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PIPE_USERCLK2
    SLICE_X208Y240       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y240       FDRE (Prop_fdre_C_Q)         0.254     4.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/Q
                         net (fo=2, routed)           1.022     5.139    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change
    SLICE_X208Y269       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     8.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.292    10.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    10.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.236    11.560    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PIPE_PCLK
    SLICE_X208Y269       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/C
                         clock pessimism              0.084    11.644    
                         clock uncertainty           -0.199    11.445    
    SLICE_X208Y269       FDRE (Setup_fdre_C_D)        0.022    11.467    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg
  -------------------------------------------------------------------
                         required time                         11.467    
                         arrival time                          -5.139    
  -------------------------------------------------------------------
                         slack                                  6.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.118ns (17.948%)  route 0.539ns (82.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.705     1.822    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PIPE_USERCLK2
    SLICE_X208Y240       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y240       FDRE (Prop_fdre_C_Q)         0.118     1.940 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/Q
                         net (fo=2, routed)           0.539     2.479    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change
    SLICE_X208Y269       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.888     2.139    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PIPE_PCLK
    SLICE_X208Y269       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/C
                         clock pessimism             -0.065     2.074    
                         clock uncertainty            0.199     2.273    
    SLICE_X208Y269       FDRE (Hold_fdre_C_D)         0.059     2.332    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg
  -------------------------------------------------------------------
                         required time                         -2.332    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.118ns (17.355%)  route 0.562ns (82.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.705     1.822    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PIPE_USERCLK2
    SLICE_X208Y240       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y240       FDRE (Prop_fdre_C_Q)         0.118     1.940 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/Q
                         net (fo=1, routed)           0.562     2.502    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/cfg_loopback
    SLICE_X208Y269       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.888     2.139    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PIPE_PCLK
    SLICE_X208Y269       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/C
                         clock pessimism             -0.065     2.074    
                         clock uncertainty            0.199     2.273    
    SLICE_X208Y269       FDRE (Hold_fdre_C_D)         0.059     2.332    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg
  -------------------------------------------------------------------
                         required time                         -2.332    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.170    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x0y1
  To Clock:  clk_250mhz_mux_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        2.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.424ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.216ns (18.581%)  route 0.946ns (81.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.559ns = ( 7.559 - 4.000 ) 
    Source Clock Delay      (SCD):    3.854ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         1.358     3.854    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X214Y272       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y272       FDRE (Prop_fdre_C_Q)         0.216     4.070 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.946     5.016    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/QRST_DRP_DONE[0]
    SLICE_X215Y278       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     4.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.292     6.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     6.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.235     7.559    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_reg_1
    SLICE_X215Y278       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.084     7.643    
                         clock uncertainty           -0.191     7.452    
    SLICE_X215Y278       FDRE (Setup_fdre_C_D)       -0.011     7.441    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.441    
                         arrival time                          -5.016    
  -------------------------------------------------------------------
                         slack                                  2.424    

Slack (MET) :             2.441ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.216ns (18.251%)  route 0.968ns (81.749%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.566ns = ( 7.566 - 4.000 ) 
    Source Clock Delay      (SCD):    3.867ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         1.371     3.867    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y289       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y289       FDRE (Prop_fdre_C_Q)         0.216     4.083 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.968     5.051    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done
    SLICE_X216Y285       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     4.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.292     6.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     6.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.242     7.566    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cfg_wait_cnt_reg[5]_0
    SLICE_X216Y285       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.084     7.650    
                         clock uncertainty           -0.191     7.459    
    SLICE_X216Y285       FDRE (Setup_fdre_C_D)        0.033     7.492    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.492    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  2.441    

Slack (MET) :             2.475ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.216ns (19.671%)  route 0.882ns (80.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.566ns = ( 7.566 - 4.000 ) 
    Source Clock Delay      (SCD):    3.867ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         1.371     3.867    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y289       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y289       FDRE (Prop_fdre_C_Q)         0.216     4.083 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.882     4.965    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done
    SLICE_X214Y285       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     4.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.292     6.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     6.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.242     7.566    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/txdata_wait_cnt_reg[0]_0
    SLICE_X214Y285       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.084     7.650    
                         clock uncertainty           -0.191     7.459    
    SLICE_X214Y285       FDRE (Setup_fdre_C_D)       -0.019     7.440    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          7.440    
                         arrival time                          -4.965    
  -------------------------------------------------------------------
                         slack                                  2.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.100ns (16.364%)  route 0.511ns (83.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         0.689     1.806    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y289       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y289       FDRE (Prop_fdre_C_Q)         0.100     1.906 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.511     2.417    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done
    SLICE_X214Y285       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.896     2.147    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/txdata_wait_cnt_reg[0]_0
    SLICE_X214Y285       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.082    
                         clock uncertainty            0.191     2.273    
    SLICE_X214Y285       FDRE (Hold_fdre_C_D)         0.041     2.314    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.100ns (15.255%)  route 0.556ns (84.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         0.689     1.806    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y289       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y289       FDRE (Prop_fdre_C_Q)         0.100     1.906 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.556     2.462    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done
    SLICE_X216Y285       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.896     2.147    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cfg_wait_cnt_reg[5]_0
    SLICE_X216Y285       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.065     2.082    
                         clock uncertainty            0.191     2.273    
    SLICE_X216Y285       FDRE (Hold_fdre_C_D)         0.066     2.339    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.339    
                         arrival time                           2.462    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.100ns (15.186%)  route 0.558ns (84.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=164, routed)         0.680     1.797    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X214Y272       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y272       FDRE (Prop_fdre_C_Q)         0.100     1.897 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.558     2.455    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/QRST_DRP_DONE[0]
    SLICE_X215Y278       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.889     2.140    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_reg_1
    SLICE_X215Y278       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.065     2.075    
                         clock uncertainty            0.191     2.266    
    SLICE_X215Y278       FDRE (Hold_fdre_C_D)         0.032     2.298    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.157    





---------------------------------------------------------------------------------------------------
From Clock:  userclk2
  To Clock:  clk_250mhz_mux_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        2.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.279ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.254ns (19.185%)  route 1.070ns (80.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.560ns = ( 7.560 - 4.000 ) 
    Source Clock Delay      (SCD):    3.863ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.367     3.863    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PIPE_USERCLK2
    SLICE_X208Y240       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y240       FDRE (Prop_fdre_C_Q)         0.254     4.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/Q
                         net (fo=1, routed)           1.070     5.187    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/cfg_loopback
    SLICE_X208Y269       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     4.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.292     6.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     6.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.236     7.560    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PIPE_PCLK
    SLICE_X208Y269       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/C
                         clock pessimism              0.084     7.644    
                         clock uncertainty           -0.199     7.445    
    SLICE_X208Y269       FDRE (Setup_fdre_C_D)        0.021     7.466    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg
  -------------------------------------------------------------------
                         required time                          7.466    
                         arrival time                          -5.187    
  -------------------------------------------------------------------
                         slack                                  2.279    

Slack (MET) :             2.328ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.254ns (19.899%)  route 1.022ns (80.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.560ns = ( 7.560 - 4.000 ) 
    Source Clock Delay      (SCD):    3.863ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.367     3.863    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PIPE_USERCLK2
    SLICE_X208Y240       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y240       FDRE (Prop_fdre_C_Q)         0.254     4.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/Q
                         net (fo=2, routed)           1.022     5.139    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change
    SLICE_X208Y269       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     4.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.292     6.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     6.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.236     7.560    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PIPE_PCLK
    SLICE_X208Y269       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/C
                         clock pessimism              0.084     7.644    
                         clock uncertainty           -0.199     7.445    
    SLICE_X208Y269       FDRE (Setup_fdre_C_D)        0.022     7.467    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg
  -------------------------------------------------------------------
                         required time                          7.467    
                         arrival time                          -5.139    
  -------------------------------------------------------------------
                         slack                                  2.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.118ns (17.948%)  route 0.539ns (82.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.705     1.822    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PIPE_USERCLK2
    SLICE_X208Y240       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y240       FDRE (Prop_fdre_C_Q)         0.118     1.940 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/Q
                         net (fo=2, routed)           0.539     2.479    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change
    SLICE_X208Y269       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.888     2.139    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PIPE_PCLK
    SLICE_X208Y269       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/C
                         clock pessimism             -0.065     2.074    
                         clock uncertainty            0.199     2.273    
    SLICE_X208Y269       FDRE (Hold_fdre_C_D)         0.059     2.332    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg
  -------------------------------------------------------------------
                         required time                         -2.332    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.118ns (17.355%)  route 0.562ns (82.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.705     1.822    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PIPE_USERCLK2
    SLICE_X208Y240       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y240       FDRE (Prop_fdre_C_Q)         0.118     1.940 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/Q
                         net (fo=1, routed)           0.562     2.502    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/cfg_loopback
    SLICE_X208Y269       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.888     2.139    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PIPE_PCLK
    SLICE_X208Y269       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/C
                         clock pessimism             -0.065     2.074    
                         clock uncertainty            0.199     2.273    
    SLICE_X208Y269       FDRE (Hold_fdre_C_D)         0.059     2.332    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg
  -------------------------------------------------------------------
                         required time                         -2.332    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.170    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x0y1
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        6.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.045ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@16.000ns - clk_125mhz_mux_x0y1 rise@8.000ns)
  Data Path Delay:        1.608ns  (logic 0.815ns (50.677%)  route 0.793ns (49.323%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.572ns = ( 19.572 - 16.000 ) 
    Source Clock Delay      (SCD):    3.869ns = ( 11.869 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     8.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     9.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372    10.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080    10.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.373    11.869    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_PCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETX0EQCONTROL[0])
                                                      0.729    12.598 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCONTROL[0]
                         net (fo=2, routed)           0.620    13.218    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PIPE_TXEQ_CONTROL[0]
    SLICE_X207Y241       LUT6 (Prop_lut6_I3_O)        0.043    13.261 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_2/O
                         net (fo=1, routed)           0.173    13.435    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag0
    SLICE_X206Y240       LUT6 (Prop_lut6_I0_O)        0.043    13.478 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1/O
                         net (fo=1, routed)           0.000    13.478    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1_n_0
    SLICE_X206Y240       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                     16.000    16.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000    16.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895    16.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    16.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292    18.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    18.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.248    19.572    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PIPE_USERCLK2
    SLICE_X206Y240       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/C
                         clock pessimism              0.084    19.656    
                         clock uncertainty           -0.199    19.457    
    SLICE_X206Y240       FDRE (Setup_fdre_C_D)        0.066    19.523    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg
  -------------------------------------------------------------------
                         required time                         19.523    
                         arrival time                         -13.478    
  -------------------------------------------------------------------
                         slack                                  6.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.336ns (44.907%)  route 0.412ns (55.093%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.691     1.808    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_PCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETX0EQCONTROL[0])
                                                      0.280     2.088 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCONTROL[0]
                         net (fo=2, routed)           0.324     2.412    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PIPE_TXEQ_CONTROL[0]
    SLICE_X207Y241       LUT6 (Prop_lut6_I3_O)        0.028     2.440 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_2/O
                         net (fo=1, routed)           0.088     2.529    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag0
    SLICE_X206Y240       LUT6 (Prop_lut6_I0_O)        0.028     2.557 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1/O
                         net (fo=1, routed)           0.000     2.557    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1_n_0
    SLICE_X206Y240       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.909     2.160    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PIPE_USERCLK2
    SLICE_X206Y240       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/C
                         clock pessimism             -0.065     2.095    
                         clock uncertainty            0.199     2.294    
    SLICE_X206Y240       FDRE (Hold_fdre_C_D)         0.087     2.381    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.176    





---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x0y1
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        2.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.045ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@16.000ns - clk_250mhz_mux_x0y1 rise@12.000ns)
  Data Path Delay:        1.608ns  (logic 0.815ns (50.677%)  route 0.793ns (49.323%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.572ns = ( 19.572 - 16.000 ) 
    Source Clock Delay      (SCD):    3.869ns = ( 15.869 - 12.000 ) 
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                     12.000    12.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000    12.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975    12.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069    13.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.372    14.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080    14.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.373    15.869    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_PCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETX0EQCONTROL[0])
                                                      0.729    16.598 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCONTROL[0]
                         net (fo=2, routed)           0.620    17.218    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PIPE_TXEQ_CONTROL[0]
    SLICE_X207Y241       LUT6 (Prop_lut6_I3_O)        0.043    17.261 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_2/O
                         net (fo=1, routed)           0.173    17.435    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag0
    SLICE_X206Y240       LUT6 (Prop_lut6_I0_O)        0.043    17.478 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1/O
                         net (fo=1, routed)           0.000    17.478    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1_n_0
    SLICE_X206Y240       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                     16.000    16.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000    16.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895    16.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    16.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292    18.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    18.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.248    19.572    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PIPE_USERCLK2
    SLICE_X206Y240       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/C
                         clock pessimism              0.084    19.656    
                         clock uncertainty           -0.199    19.457    
    SLICE_X206Y240       FDRE (Setup_fdre_C_D)        0.066    19.523    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg
  -------------------------------------------------------------------
                         required time                         19.523    
                         arrival time                         -17.478    
  -------------------------------------------------------------------
                         slack                                  2.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.336ns (44.907%)  route 0.412ns (55.093%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.691     1.808    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_PCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETX0EQCONTROL[0])
                                                      0.280     2.088 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCONTROL[0]
                         net (fo=2, routed)           0.324     2.412    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PIPE_TXEQ_CONTROL[0]
    SLICE_X207Y241       LUT6 (Prop_lut6_I3_O)        0.028     2.440 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_2/O
                         net (fo=1, routed)           0.088     2.529    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag0
    SLICE_X206Y240       LUT6 (Prop_lut6_I0_O)        0.028     2.557 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1/O
                         net (fo=1, routed)           0.000     2.557    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1_n_0
    SLICE_X206Y240       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.909     2.160    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/PIPE_USERCLK2
    SLICE_X206Y240       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/C
                         clock pessimism             -0.065     2.095    
                         clock uncertainty            0.199     2.294    
    SLICE_X206Y240       FDRE (Hold_fdre_C_D)         0.087     2.381    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.176    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  userclk2
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        2.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.383ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.050ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.355ns  (logic 0.319ns (23.546%)  route 1.036ns (76.454%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.560ns = ( 7.560 - 4.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.373     3.869    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/PIPE_USERCLK2
    SLICE_X214Y256       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y256       FDRE (Prop_fdre_C_Q)         0.198     4.067 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/Q
                         net (fo=3, routed)           0.298     4.365    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reset_n
    SLICE_X214Y255       LUT1 (Prop_lut1_I0_O)        0.121     4.486 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=4, routed)           0.738     5.224    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg_0
    SLICE_X195Y254       FDPE                                         f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     4.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.292     6.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.236     7.560    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_USERCLK1
    SLICE_X195Y254       FDPE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg/C
                         clock pessimism              0.084     7.644    
                         clock uncertainty           -0.199     7.445    
    SLICE_X195Y254       FDPE (Recov_fdpe_C_PRE)     -0.171     7.274    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg
  -------------------------------------------------------------------
                         required time                          7.274    
                         arrival time                          -5.224    
  -------------------------------------------------------------------
                         slack                                  2.050    

Slack (MET) :             2.050ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/reset_sync1_reg/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.355ns  (logic 0.319ns (23.546%)  route 1.036ns (76.454%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.560ns = ( 7.560 - 4.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.373     3.869    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/PIPE_USERCLK2
    SLICE_X214Y256       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y256       FDRE (Prop_fdre_C_Q)         0.198     4.067 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/Q
                         net (fo=3, routed)           0.298     4.365    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reset_n
    SLICE_X214Y255       LUT1 (Prop_lut1_I0_O)        0.121     4.486 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=4, routed)           0.738     5.224    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg_0
    SLICE_X195Y254       FDPE                                         f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/reset_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895     4.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     4.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.292     6.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.236     7.560    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_USERCLK1
    SLICE_X195Y254       FDPE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/reset_sync1_reg/C
                         clock pessimism              0.084     7.644    
                         clock uncertainty           -0.199     7.445    
    SLICE_X195Y254       FDPE (Recov_fdpe_C_PRE)     -0.171     7.274    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/reset_sync1_reg
  -------------------------------------------------------------------
                         required time                          7.274    
                         arrival time                          -5.224    
  -------------------------------------------------------------------
                         slack                                  2.050    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.157ns (20.159%)  route 0.622ns (79.841%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.691     1.808    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/PIPE_USERCLK2
    SLICE_X214Y256       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y256       FDRE (Prop_fdre_C_Q)         0.091     1.899 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/Q
                         net (fo=3, routed)           0.162     2.061    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reset_n
    SLICE_X214Y255       LUT1 (Prop_lut1_I0_O)        0.066     2.127 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=4, routed)           0.460     2.587    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg_0
    SLICE_X195Y254       FDPE                                         f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.891     2.142    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_USERCLK1
    SLICE_X195Y254       FDPE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg/C
                         clock pessimism             -0.065     2.077    
                         clock uncertainty            0.199     2.276    
    SLICE_X195Y254       FDPE (Remov_fdpe_C_PRE)     -0.072     2.204    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/reset_sync1_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.157ns (20.159%)  route 0.622ns (79.841%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.691     1.808    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/PIPE_USERCLK2
    SLICE_X214Y256       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y256       FDRE (Prop_fdre_C_Q)         0.091     1.899 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/Q
                         net (fo=3, routed)           0.162     2.061    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reset_n
    SLICE_X214Y255       LUT1 (Prop_lut1_I0_O)        0.066     2.127 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=4, routed)           0.460     2.587    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg_0
    SLICE_X195Y254       FDPE                                         f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/reset_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.891     2.142    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PIPE_USERCLK1
    SLICE_X195Y254       FDPE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/reset_sync1_reg/C
                         clock pessimism             -0.065     2.077    
                         clock uncertainty            0.199     2.276    
    SLICE_X195Y254       FDPE (Remov_fdpe_C_PRE)     -0.072     2.204    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/reset_sync1_reg
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  0.383    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_125mhz_mux_x0y1
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        6.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.310ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.018ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@16.000ns - clk_125mhz_mux_x0y1 rise@8.000ns)
  Data Path Delay:        1.304ns  (logic 0.356ns (27.298%)  route 0.948ns (72.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.554ns = ( 19.554 - 16.000 ) 
    Source Clock Delay      (SCD):    3.857ns = ( 11.857 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     8.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     9.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372    10.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080    10.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.361    11.857    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt_reg[0]_0
    SLICE_X210Y280       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y280       FDRE (Prop_fdre_C_Q)         0.232    12.089 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.509    12.598    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2
    SLICE_X210Y278       LUT1 (Prop_lut1_I0_O)        0.124    12.722 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.439    13.161    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_phystatus_rst
    SLICE_X211Y274       FDPE                                         f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                     16.000    16.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000    16.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895    16.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    16.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292    18.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    18.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.230    19.554    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/PIPE_USERCLK2
    SLICE_X211Y274       FDPE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[0]/C
                         clock pessimism              0.084    19.638    
                         clock uncertainty           -0.199    19.439    
    SLICE_X211Y274       FDPE (Recov_fdpe_C_PRE)     -0.260    19.179    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[0]
  -------------------------------------------------------------------
                         required time                         19.179    
                         arrival time                         -13.161    
  -------------------------------------------------------------------
                         slack                                  6.018    

Slack (MET) :             6.018ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@16.000ns - clk_125mhz_mux_x0y1 rise@8.000ns)
  Data Path Delay:        1.304ns  (logic 0.356ns (27.298%)  route 0.948ns (72.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.554ns = ( 19.554 - 16.000 ) 
    Source Clock Delay      (SCD):    3.857ns = ( 11.857 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     8.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     9.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.372    10.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080    10.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.361    11.857    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt_reg[0]_0
    SLICE_X210Y280       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y280       FDRE (Prop_fdre_C_Q)         0.232    12.089 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.509    12.598    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2
    SLICE_X210Y278       LUT1 (Prop_lut1_I0_O)        0.124    12.722 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.439    13.161    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_phystatus_rst
    SLICE_X211Y274       FDPE                                         f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                     16.000    16.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000    16.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895    16.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    16.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292    18.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    18.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.230    19.554    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/PIPE_USERCLK2
    SLICE_X211Y274       FDPE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[1]/C
                         clock pessimism              0.084    19.638    
                         clock uncertainty           -0.199    19.439    
    SLICE_X211Y274       FDPE (Recov_fdpe_C_PRE)     -0.260    19.179    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[1]
  -------------------------------------------------------------------
                         required time                         19.179    
                         arrival time                         -13.161    
  -------------------------------------------------------------------
                         slack                                  6.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.172ns (25.898%)  route 0.492ns (74.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.682     1.799    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt_reg[0]_0
    SLICE_X210Y280       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y280       FDRE (Prop_fdre_C_Q)         0.107     1.906 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.272     2.178    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2
    SLICE_X210Y278       LUT1 (Prop_lut1_I0_O)        0.065     2.243 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.220     2.463    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_phystatus_rst
    SLICE_X211Y274       FDPE                                         f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.883     2.134    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/PIPE_USERCLK2
    SLICE_X211Y274       FDPE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[0]/C
                         clock pessimism             -0.065     2.069    
                         clock uncertainty            0.199     2.268    
    SLICE_X211Y274       FDPE (Remov_fdpe_C_PRE)     -0.115     2.153    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.172ns (25.898%)  route 0.492ns (74.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.682     1.799    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt_reg[0]_0
    SLICE_X210Y280       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y280       FDRE (Prop_fdre_C_Q)         0.107     1.906 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.272     2.178    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2
    SLICE_X210Y278       LUT1 (Prop_lut1_I0_O)        0.065     2.243 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.220     2.463    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_phystatus_rst
    SLICE_X211Y274       FDPE                                         f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.883     2.134    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/PIPE_USERCLK2
    SLICE_X211Y274       FDPE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[1]/C
                         clock pessimism             -0.065     2.069    
                         clock uncertainty            0.199     2.268    
    SLICE_X211Y274       FDPE (Remov_fdpe_C_PRE)     -0.115     2.153    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.310    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_250mhz_mux_x0y1
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        2.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.310ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@16.000ns - clk_250mhz_mux_x0y1 rise@12.000ns)
  Data Path Delay:        1.304ns  (logic 0.356ns (27.298%)  route 0.948ns (72.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.554ns = ( 19.554 - 16.000 ) 
    Source Clock Delay      (SCD):    3.857ns = ( 15.857 - 12.000 ) 
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                     12.000    12.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000    12.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975    12.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069    13.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.372    14.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080    14.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.361    15.857    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt_reg[0]_0
    SLICE_X210Y280       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y280       FDRE (Prop_fdre_C_Q)         0.232    16.089 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.509    16.598    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2
    SLICE_X210Y278       LUT1 (Prop_lut1_I0_O)        0.124    16.722 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.439    17.161    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_phystatus_rst
    SLICE_X211Y274       FDPE                                         f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                     16.000    16.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000    16.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895    16.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    16.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292    18.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    18.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.230    19.554    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/PIPE_USERCLK2
    SLICE_X211Y274       FDPE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[0]/C
                         clock pessimism              0.084    19.638    
                         clock uncertainty           -0.199    19.439    
    SLICE_X211Y274       FDPE (Recov_fdpe_C_PRE)     -0.260    19.179    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[0]
  -------------------------------------------------------------------
                         required time                         19.179    
                         arrival time                         -17.161    
  -------------------------------------------------------------------
                         slack                                  2.018    

Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@16.000ns - clk_250mhz_mux_x0y1 rise@12.000ns)
  Data Path Delay:        1.304ns  (logic 0.356ns (27.298%)  route 0.948ns (72.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.554ns = ( 19.554 - 16.000 ) 
    Source Clock Delay      (SCD):    3.857ns = ( 15.857 - 12.000 ) 
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                     12.000    12.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000    12.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975    12.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069    13.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.372    14.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080    14.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         1.361    15.857    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt_reg[0]_0
    SLICE_X210Y280       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y280       FDRE (Prop_fdre_C_Q)         0.232    16.089 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.509    16.598    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2
    SLICE_X210Y278       LUT1 (Prop_lut1_I0_O)        0.124    16.722 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.439    17.161    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_phystatus_rst
    SLICE_X211Y274       FDPE                                         f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                     16.000    16.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000    16.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895    16.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    16.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292    18.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    18.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.230    19.554    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/PIPE_USERCLK2
    SLICE_X211Y274       FDPE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[1]/C
                         clock pessimism              0.084    19.638    
                         clock uncertainty           -0.199    19.439    
    SLICE_X211Y274       FDPE (Recov_fdpe_C_PRE)     -0.260    19.179    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[1]
  -------------------------------------------------------------------
                         required time                         19.179    
                         arrival time                         -17.161    
  -------------------------------------------------------------------
                         slack                                  2.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.172ns (25.898%)  route 0.492ns (74.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.682     1.799    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt_reg[0]_0
    SLICE_X210Y280       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y280       FDRE (Prop_fdre_C_Q)         0.107     1.906 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.272     2.178    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2
    SLICE_X210Y278       LUT1 (Prop_lut1_I0_O)        0.065     2.243 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.220     2.463    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_phystatus_rst
    SLICE_X211Y274       FDPE                                         f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.883     2.134    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/PIPE_USERCLK2
    SLICE_X211Y274       FDPE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[0]/C
                         clock pessimism             -0.065     2.069    
                         clock uncertainty            0.199     2.268    
    SLICE_X211Y274       FDPE (Remov_fdpe_C_PRE)     -0.115     2.153    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.172ns (25.898%)  route 0.492ns (74.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=395, routed)         0.682     1.799    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt_reg[0]_0
    SLICE_X210Y280       FDRE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y280       FDRE (Prop_fdre_C_Q)         0.107     1.906 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.272     2.178    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2
    SLICE_X210Y278       LUT1 (Prop_lut1_I0_O)        0.065     2.243 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.220     2.463    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_phystatus_rst
    SLICE_X211Y274       FDPE                                         f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.883     2.134    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/PIPE_USERCLK2
    SLICE_X211Y274       FDPE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[1]/C
                         clock pessimism             -0.065     2.069    
                         clock uncertainty            0.199     2.268    
    SLICE_X211Y274       FDPE (Remov_fdpe_C_PRE)     -0.115     2.153    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/reg_phy_rdy_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.310    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  userclk2
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack       12.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.994ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_2ff_reg[1]/CLR
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk2 rise@16.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.198ns (7.418%)  route 2.471ns (92.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.714ns = ( 19.714 - 16.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.364     3.860    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_clk
    SLICE_X195Y252       FDPE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y252       FDPE (Prop_fdpe_C_Q)         0.198     4.058 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=176, routed)         2.471     6.529    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X199Y193       FDCE                                         f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_2ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                     16.000    16.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000    16.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895    16.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    16.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292    18.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    18.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.390    19.714    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X199Y193       FDCE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_2ff_reg[1]/C
                         clock pessimism              0.172    19.886    
                         clock uncertainty           -0.079    19.807    
    SLICE_X199Y193       FDCE (Recov_fdce_C_CLR)     -0.284    19.523    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_2ff_reg[1]
  -------------------------------------------------------------------
                         required time                         19.523    
                         arrival time                          -6.529    
  -------------------------------------------------------------------
                         slack                                 12.994    

Slack (MET) :             12.994ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[1]/CLR
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk2 rise@16.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.198ns (7.418%)  route 2.471ns (92.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.714ns = ( 19.714 - 16.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.364     3.860    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_clk
    SLICE_X195Y252       FDPE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y252       FDPE (Prop_fdpe_C_Q)         0.198     4.058 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=176, routed)         2.471     6.529    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X199Y193       FDCE                                         f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                     16.000    16.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000    16.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895    16.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    16.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292    18.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    18.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.390    19.714    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X199Y193       FDCE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[1]/C
                         clock pessimism              0.172    19.886    
                         clock uncertainty           -0.079    19.807    
    SLICE_X199Y193       FDCE (Recov_fdce_C_CLR)     -0.284    19.523    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         19.523    
                         arrival time                          -6.529    
  -------------------------------------------------------------------
                         slack                                 12.994    

Slack (MET) :             13.269ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_ff_2_reg/CLR
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk2 rise@16.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.198ns (8.997%)  route 2.003ns (91.003%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.444ns = ( 19.444 - 16.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.364     3.860    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_clk
    SLICE_X195Y252       FDPE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y252       FDPE (Prop_fdpe_C_Q)         0.198     4.058 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=176, routed)         2.003     6.061    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X163Y260       FDCE                                         f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_ff_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                     16.000    16.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000    16.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895    16.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    16.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292    18.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    18.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.120    19.444    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X163Y260       FDCE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_ff_2_reg/C
                         clock pessimism              0.249    19.693    
                         clock uncertainty           -0.079    19.614    
    SLICE_X163Y260       FDCE (Recov_fdce_C_CLR)     -0.284    19.330    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_ff_2_reg
  -------------------------------------------------------------------
                         required time                         19.330    
                         arrival time                          -6.061    
  -------------------------------------------------------------------
                         slack                                 13.269    

Slack (MET) :             13.269ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/CLR
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk2 rise@16.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.198ns (8.997%)  route 2.003ns (91.003%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.444ns = ( 19.444 - 16.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.364     3.860    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_clk
    SLICE_X195Y252       FDPE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y252       FDPE (Prop_fdpe_C_Q)         0.198     4.058 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=176, routed)         2.003     6.061    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X163Y260       FDCE                                         f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                     16.000    16.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000    16.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895    16.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    16.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292    18.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    18.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.120    19.444    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X163Y260       FDCE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                         clock pessimism              0.249    19.693    
                         clock uncertainty           -0.079    19.614    
    SLICE_X163Y260       FDCE (Recov_fdce_C_CLR)     -0.284    19.330    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         19.330    
                         arrival time                          -6.061    
  -------------------------------------------------------------------
                         slack                                 13.269    

Slack (MET) :             13.311ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]/CLR
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk2 rise@16.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 0.198ns (9.204%)  route 1.953ns (90.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.513ns = ( 19.513 - 16.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.364     3.860    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_clk
    SLICE_X195Y252       FDPE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y252       FDPE (Prop_fdpe_C_Q)         0.198     4.058 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=176, routed)         1.953     6.011    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X189Y214       FDCE                                         f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                     16.000    16.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000    16.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895    16.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    16.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292    18.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    18.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.189    19.513    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X189Y214       FDCE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]/C
                         clock pessimism              0.172    19.685    
                         clock uncertainty           -0.079    19.606    
    SLICE_X189Y214       FDCE (Recov_fdce_C_CLR)     -0.284    19.322    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                          -6.011    
  -------------------------------------------------------------------
                         slack                                 13.311    

Slack (MET) :             13.490ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_ff_2_reg/C
                            (rising edge-triggered cell FDCE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__5/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk2 rise@16.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 0.216ns (10.391%)  route 1.863ns (89.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.388ns = ( 19.388 - 16.000 ) 
    Source Clock Delay      (SCD):    3.741ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.245     3.741    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X163Y260       FDCE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_ff_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y260       FDCE (Prop_fdce_C_Q)         0.216     3.957 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_ff_2_reg/Q
                         net (fo=26, routed)          1.863     5.820    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_rst_ff_2
    SLICE_X147Y228       FDPE                                         f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                     16.000    16.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000    16.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895    16.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    16.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292    18.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    18.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.064    19.388    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X147Y228       FDPE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__5/C
                         clock pessimism              0.172    19.560    
                         clock uncertainty           -0.079    19.481    
    SLICE_X147Y228       FDPE (Recov_fdpe_C_PRE)     -0.171    19.310    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__5
  -------------------------------------------------------------------
                         required time                         19.310    
                         arrival time                          -5.820    
  -------------------------------------------------------------------
                         slack                                 13.490    

Slack (MET) :             13.613ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_ff_2_reg/C
                            (rising edge-triggered cell FDCE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__5/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk2 rise@16.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.216ns (10.474%)  route 1.846ns (89.526%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.502ns = ( 19.502 - 16.000 ) 
    Source Clock Delay      (SCD):    3.741ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.245     3.741    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X163Y260       FDCE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_ff_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y260       FDCE (Prop_fdce_C_Q)         0.216     3.957 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_ff_2_reg/Q
                         net (fo=26, routed)          1.846     5.803    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_rst_ff_2
    SLICE_X174Y228       FDPE                                         f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                     16.000    16.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000    16.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895    16.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    16.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292    18.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    18.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.178    19.502    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X174Y228       FDPE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__5/C
                         clock pessimism              0.172    19.674    
                         clock uncertainty           -0.079    19.595    
    SLICE_X174Y228       FDPE (Recov_fdpe_C_PRE)     -0.179    19.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__5
  -------------------------------------------------------------------
                         required time                         19.416    
                         arrival time                          -5.803    
  -------------------------------------------------------------------
                         slack                                 13.613    

Slack (MET) :             13.659ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_0_reg/CLR
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk2 rise@16.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.844ns  (logic 0.198ns (10.735%)  route 1.646ns (89.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.554ns = ( 19.554 - 16.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.364     3.860    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_clk
    SLICE_X195Y252       FDPE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y252       FDPE (Prop_fdpe_C_Q)         0.198     4.058 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=176, routed)         1.646     5.704    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X195Y222       FDCE                                         f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                     16.000    16.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000    16.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895    16.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    16.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292    18.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    18.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.230    19.554    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X195Y222       FDCE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_0_reg/C
                         clock pessimism              0.172    19.726    
                         clock uncertainty           -0.079    19.647    
    SLICE_X195Y222       FDCE (Recov_fdce_C_CLR)     -0.284    19.363    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_0_reg
  -------------------------------------------------------------------
                         required time                         19.363    
                         arrival time                          -5.704    
  -------------------------------------------------------------------
                         slack                                 13.659    

Slack (MET) :             13.677ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg/CLR
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk2 rise@16.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 0.198ns (11.042%)  route 1.595ns (88.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.444ns = ( 19.444 - 16.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.364     3.860    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_clk
    SLICE_X195Y252       FDPE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y252       FDPE (Prop_fdpe_C_Q)         0.198     4.058 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=176, routed)         1.595     5.653    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X169Y267       FDCE                                         f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                     16.000    16.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000    16.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895    16.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    16.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292    18.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    18.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.120    19.444    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X169Y267       FDCE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg/C
                         clock pessimism              0.249    19.693    
                         clock uncertainty           -0.079    19.614    
    SLICE_X169Y267       FDCE (Recov_fdce_C_CLR)     -0.284    19.330    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg
  -------------------------------------------------------------------
                         required time                         19.330    
                         arrival time                          -5.653    
  -------------------------------------------------------------------
                         slack                                 13.677    

Slack (MET) :             13.677ns  (required time - arrival time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep/CLR
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk2 rise@16.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 0.198ns (11.042%)  route 1.595ns (88.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.444ns = ( 19.444 - 16.000 ) 
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.975     0.975    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.044 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.372     2.416    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.496 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.364     3.860    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_clk
    SLICE_X195Y252       FDPE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y252       FDPE (Prop_fdpe_C_Q)         0.198     4.058 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=176, routed)         1.595     5.653    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X169Y267       FDCE                                         f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                     16.000    16.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000    16.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.895    16.895    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    16.960 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.292    18.252    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    18.324 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       1.120    19.444    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X169Y267       FDCE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep/C
                         clock pessimism              0.249    19.693    
                         clock uncertainty           -0.079    19.614    
    SLICE_X169Y267       FDCE (Recov_fdce_C_CLR)     -0.284    19.330    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep
  -------------------------------------------------------------------
                         required time                         19.330    
                         arrival time                          -5.653    
  -------------------------------------------------------------------
                         slack                                 13.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[1]/CLR
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.474%)  route 0.107ns (47.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.690     1.807    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/PIPE_USERCLK2
    SLICE_X216Y258       FDPE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y258       FDPE (Prop_fdpe_C_Q)         0.118     1.925 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.107     2.032    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X215Y258       FDCE                                         f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.900     2.151    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/PIPE_USERCLK2
    SLICE_X215Y258       FDCE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[1]/C
                         clock pessimism             -0.307     1.844    
    SLICE_X215Y258       FDCE (Remov_fdce_C_CLR)     -0.069     1.775    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[2]/CLR
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.474%)  route 0.107ns (47.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.690     1.807    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/PIPE_USERCLK2
    SLICE_X216Y258       FDPE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y258       FDPE (Prop_fdpe_C_Q)         0.118     1.925 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.107     2.032    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X215Y258       FDCE                                         f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.900     2.151    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/PIPE_USERCLK2
    SLICE_X215Y258       FDCE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[2]/C
                         clock pessimism             -0.307     1.844    
    SLICE_X215Y258       FDCE (Remov_fdce_C_CLR)     -0.069     1.775    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[4]/CLR
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.474%)  route 0.107ns (47.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.690     1.807    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/PIPE_USERCLK2
    SLICE_X216Y258       FDPE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y258       FDPE (Prop_fdpe_C_Q)         0.118     1.925 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.107     2.032    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X215Y258       FDCE                                         f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.900     2.151    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/PIPE_USERCLK2
    SLICE_X215Y258       FDCE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[4]/C
                         clock pessimism             -0.307     1.844    
    SLICE_X215Y258       FDCE (Remov_fdce_C_CLR)     -0.069     1.775    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[0]/CLR
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.474%)  route 0.107ns (47.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.690     1.807    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/PIPE_USERCLK2
    SLICE_X216Y258       FDPE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y258       FDPE (Prop_fdpe_C_Q)         0.118     1.925 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.107     2.032    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X215Y258       FDCE                                         f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.900     2.151    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/PIPE_USERCLK2
    SLICE_X215Y258       FDCE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[0]/C
                         clock pessimism             -0.307     1.844    
    SLICE_X215Y258       FDCE (Remov_fdce_C_CLR)     -0.069     1.775    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[1]/CLR
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.474%)  route 0.107ns (47.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.690     1.807    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/PIPE_USERCLK2
    SLICE_X216Y258       FDPE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y258       FDPE (Prop_fdpe_C_Q)         0.118     1.925 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.107     2.032    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X215Y258       FDCE                                         f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.900     2.151    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/PIPE_USERCLK2
    SLICE_X215Y258       FDCE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[1]/C
                         clock pessimism             -0.307     1.844    
    SLICE_X215Y258       FDCE (Remov_fdce_C_CLR)     -0.069     1.775    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[0]/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.474%)  route 0.107ns (47.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.690     1.807    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/PIPE_USERCLK2
    SLICE_X216Y258       FDPE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y258       FDPE (Prop_fdpe_C_Q)         0.118     1.925 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.107     2.032    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X215Y258       FDPE                                         f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.900     2.151    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/PIPE_USERCLK2
    SLICE_X215Y258       FDPE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[0]/C
                         clock pessimism             -0.307     1.844    
    SLICE_X215Y258       FDPE (Remov_fdpe_C_PRE)     -0.072     1.772    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_ff_2_reg/C
                            (rising edge-triggered cell FDCE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.100ns (23.461%)  route 0.326ns (76.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.605     1.722    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X163Y260       FDCE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_ff_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y260       FDCE (Prop_fdce_C_Q)         0.100     1.822 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_ff_2_reg/Q
                         net (fo=26, routed)          0.326     2.148    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_rst_ff_2
    SLICE_X167Y247       FDPE                                         f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.833     2.084    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X167Y247       FDPE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep/C
                         clock pessimism             -0.134     1.950    
    SLICE_X167Y247       FDPE (Remov_fdpe_C_PRE)     -0.072     1.878    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_ff_2_reg/C
                            (rising edge-triggered cell FDCE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__0/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.100ns (23.461%)  route 0.326ns (76.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.605     1.722    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X163Y260       FDCE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_ff_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y260       FDCE (Prop_fdce_C_Q)         0.100     1.822 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_ff_2_reg/Q
                         net (fo=26, routed)          0.326     2.148    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_rst_ff_2
    SLICE_X167Y247       FDPE                                         f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.833     2.084    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X167Y247       FDPE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__0/C
                         clock pessimism             -0.134     1.950    
    SLICE_X167Y247       FDPE (Remov_fdpe_C_PRE)     -0.072     1.878    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_ff_2_reg/C
                            (rising edge-triggered cell FDCE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__1/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.100ns (23.461%)  route 0.326ns (76.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.605     1.722    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X163Y260       FDCE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_ff_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y260       FDCE (Prop_fdce_C_Q)         0.100     1.822 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_ff_2_reg/Q
                         net (fo=26, routed)          0.326     2.148    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_rst_ff_2
    SLICE_X167Y247       FDPE                                         f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.833     2.084    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X167Y247       FDPE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__1/C
                         clock pessimism             -0.134     1.950    
    SLICE_X167Y247       FDPE (Remov_fdpe_C_PRE)     -0.072     1.878    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[5]/CLR
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.118ns (45.893%)  route 0.139ns (54.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.117 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.690     1.807    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/PIPE_USERCLK2
    SLICE_X216Y258       FDPE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y258       FDPE (Prop_fdpe_C_Q)         0.118     1.925 f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.139     2.064    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X215Y259       FDCE                                         f  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.251 r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=15431, routed)       0.900     2.151    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/PIPE_USERCLK2
    SLICE_X215Y259       FDCE                                         r  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[5]/C
                         clock pessimism             -0.307     1.844    
    SLICE_X215Y259       FDCE (Remov_fdce_C_CLR)     -0.069     1.775    xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.289    





