<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="TOP_DEBUGSS" id="TOP_DEBUGSS">
  
  
  <register acronym="ONEMCU_APB_BASE" description="Start Address of ROM Table" id="ONEMCU_APB_BASE" offset="0x0" width="32">
    
  <bitfield begin="31" description="OneMCU APB Space : Start Address of ROM Table" end="0" id="ONEMCU_APB_BASE" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_APB_BASE_END" description="End Address of ROM Table" id="ONEMCU_APB_BASE_END" offset="0xFFC" width="32">
    
  <bitfield begin="31" description="OneMCU APB Space : Endt Address of ROM Table" end="0" id="ONEMCU_APB_BASE_END" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_CONTROL" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0314h/Chdjefbi.html http://infocenter.arm.com/help/topic/com.arm.doc.ddi0314h/Chdefejc.html" id="ONEMCU_CTI_CONTROL" offset="0x1000" width="32">
    
  <bitfield begin="31" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0480e/CHDGDIHE.html http://infocenter.arm.com/help/topic/com.arm.doc.ddi0480e/CHDHBDIA.html" end="0" id="ONEMCU_CTI_CONTROL" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_INTACK" id="ONEMCU_CTI_INTACK" offset="0x1010" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_INTACK" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_APPSET" id="ONEMCU_CTI_APPSET" offset="0x1014" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_APPSET" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_APPCLEAR" id="ONEMCU_CTI_APPCLEAR" offset="0x1018" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_APPCLEAR" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_APPPULSE" id="ONEMCU_CTI_APPPULSE" offset="0x101C" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_APPPULSE" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_INEN0" id="ONEMCU_CTI_INEN0" offset="0x1020" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_INEN0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_INEN1" id="ONEMCU_CTI_INEN1" offset="0x1024" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_INEN1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_INEN2" id="ONEMCU_CTI_INEN2" offset="0x1028" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_INEN2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_INEN3" id="ONEMCU_CTI_INEN3" offset="0x102C" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_INEN3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_INEN4" id="ONEMCU_CTI_INEN4" offset="0x1030" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_INEN4" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_INEN5" id="ONEMCU_CTI_INEN5" offset="0x1034" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_INEN5" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_INEN6" id="ONEMCU_CTI_INEN6" offset="0x1038" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_INEN6" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_INEN7" id="ONEMCU_CTI_INEN7" offset="0x103C" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_INEN7" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_OUTEN0" id="ONEMCU_CTI_OUTEN0" offset="0x10A0" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_OUTEN0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_OUTEN1" id="ONEMCU_CTI_OUTEN1" offset="0x10A4" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_OUTEN1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_OUTEN2" id="ONEMCU_CTI_OUTEN2" offset="0x10A8" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_OUTEN2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_OUTEN3" id="ONEMCU_CTI_OUTEN3" offset="0x10AC" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_OUTEN3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_OUTEN4" id="ONEMCU_CTI_OUTEN4" offset="0x10B0" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_OUTEN4" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_OUTEN5" id="ONEMCU_CTI_OUTEN5" offset="0x10B4" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_OUTEN5" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_OUTEN6" id="ONEMCU_CTI_OUTEN6" offset="0x10B8" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_OUTEN6" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_OUTEN7" id="ONEMCU_CTI_OUTEN7" offset="0x10BC" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_OUTEN7" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_TRIGINSTATUS" id="ONEMCU_CTI_TRIGINSTATUS" offset="0x1130" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_TRIGINSTATUS" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_TRIGOUTSTATUS" id="ONEMCU_CTI_TRIGOUTSTATUS" offset="0x1134" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_TRIGOUTSTATUS" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_CHINSTATUS" id="ONEMCU_CTI_CHINSTATUS" offset="0x1138" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_CHINSTATUS" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_CHOUTSTATUS" id="ONEMCU_CTI_CHOUTSTATUS" offset="0x113C" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_CHOUTSTATUS" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_GATE" id="ONEMCU_CTI_GATE" offset="0x1140" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_GATE" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_ASICCTL" id="ONEMCU_CTI_ASICCTL" offset="0x1144" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_ASICCTL" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_ITCHINACK" id="ONEMCU_CTI_ITCHINACK" offset="0x1EDC" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_ITCHINACK" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_ITTRIGINACK" id="ONEMCU_CTI_ITTRIGINACK" offset="0x1EE0" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_ITTRIGINACK" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_ITCHOUT" id="ONEMCU_CTI_ITCHOUT" offset="0x1EE4" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_ITCHOUT" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_ITTRIGOUT" id="ONEMCU_CTI_ITTRIGOUT" offset="0x1EE8" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_ITTRIGOUT" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_ITCHOUTACK" id="ONEMCU_CTI_ITCHOUTACK" offset="0x1EEC" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_ITCHOUTACK" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_ITTRIGOUTACK" id="ONEMCU_CTI_ITTRIGOUTACK" offset="0x1EF0" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_ITTRIGOUTACK" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_ITCHIN" id="ONEMCU_CTI_ITCHIN" offset="0x1EF4" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_ITCHIN" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_ITTRIGIN" id="ONEMCU_CTI_ITTRIGIN" offset="0x1EF8" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_ITTRIGIN" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_ITCTRL" id="ONEMCU_CTI_ITCTRL" offset="0x1F00" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_ITCTRL" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_Claim_Tag_Set" id="ONEMCU_CTI_Claim_Tag_Set" offset="0x1FA0" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_Claim_Tag_Set" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_Claim_Tag_Clear" id="ONEMCU_CTI_Claim_Tag_Clear" offset="0x1FA4" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_Claim_Tag_Clear" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_Lock_Access_Register" id="ONEMCU_CTI_Lock_Access_Register" offset="0x1FB0" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_Lock_Access_Register" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_Lock_Status_Register" id="ONEMCU_CTI_Lock_Status_Register" offset="0x1FB4" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_Lock_Status_Register" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_Authentication_Status" id="ONEMCU_CTI_Authentication_Status" offset="0x1FB8" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_Authentication_Status" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_Device_ID" id="ONEMCU_CTI_Device_ID" offset="0x1FC8" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_Device_ID" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_Device_Type_Identifier" id="ONEMCU_CTI_Device_Type_Identifier" offset="0x1FCC" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_Device_Type_Identifier" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_PeripheralID4" id="ONEMCU_CTI_PeripheralID4" offset="0x1FD0" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_PeripheralID4" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_PeripheralID5" id="ONEMCU_CTI_PeripheralID5" offset="0x1FD4" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_PeripheralID5" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_PeripheralID6" id="ONEMCU_CTI_PeripheralID6" offset="0x1FD8" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_PeripheralID6" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_PeripheralID7" id="ONEMCU_CTI_PeripheralID7" offset="0x1FDC" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_PeripheralID7" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_PeripheralID0" id="ONEMCU_CTI_PeripheralID0" offset="0x1FE0" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_PeripheralID0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_PeripheralID1" id="ONEMCU_CTI_PeripheralID1" offset="0x1FE4" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_PeripheralID1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_PeripheralID2" id="ONEMCU_CTI_PeripheralID2" offset="0x1FE8" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_PeripheralID2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_PeripheralID3" id="ONEMCU_CTI_PeripheralID3" offset="0x1FEC" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_PeripheralID3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_Component_ID0" id="ONEMCU_CTI_Component_ID0" offset="0x1FF0" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_Component_ID0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_Component_ID1" id="ONEMCU_CTI_Component_ID1" offset="0x1FF4" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_Component_ID1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_Component_ID2" id="ONEMCU_CTI_Component_ID2" offset="0x1FF8" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_Component_ID2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_Component_ID3" id="ONEMCU_CTI_Component_ID3" offset="0x1FFC" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_Component_ID3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_SPORTSZ" description="Supported port sizes" id="ONEMCU_TPIU_SPORTSZ" offset="0x2000" width="32">
    
  <bitfield begin="31" description="Supported port sizes" end="0" id="ONEMCU_TPIU_SPORTSZ" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_CPORTSZ" description="Current port size" id="ONEMCU_TPIU_CPORTSZ" offset="0x2004" width="32">
    
  <bitfield begin="31" description="Current port size" end="0" id="ONEMCU_TPIU_CPORTSZ" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_STRIGM" description="Supported trigger modes" id="ONEMCU_TPIU_STRIGM" offset="0x2100" width="32">
    
  <bitfield begin="31" description="Supported trigger modes" end="0" id="ONEMCU_TPIU_STRIGM" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_TRIGCNT" description="Trigger counter value" id="ONEMCU_TPIU_TRIGCNT" offset="0x2104" width="32">
    
  <bitfield begin="31" description="Trigger counter value" end="0" id="ONEMCU_TPIU_TRIGCNT" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_TRIGMUL" description="Trigger multiplier" id="ONEMCU_TPIU_TRIGMUL" offset="0x2108" width="32">
    
  <bitfield begin="31" description="Trigger multiplier" end="0" id="ONEMCU_TPIU_TRIGMUL" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_STSTPTRN" description="Supported test pattern/modes" id="ONEMCU_TPIU_STSTPTRN" offset="0x2200" width="32">
    
  <bitfield begin="31" description="Supported test pattern/modes" end="0" id="ONEMCU_TPIU_STSTPTRN" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_CTSTPTRN" description="Current test pattern/mode" id="ONEMCU_TPIU_CTSTPTRN" offset="0x2204" width="32">
    
  <bitfield begin="31" description="Current test pattern/mode" end="0" id="ONEMCU_TPIU_CTSTPTRN" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_TPRCNTR" description="Test pattern repeat counter" id="ONEMCU_TPIU_TPRCNTR" offset="0x2208" width="32">
    
  <bitfield begin="31" description="Test pattern repeat counter" end="0" id="ONEMCU_TPIU_TPRCNTR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_FFSTS" description="Formatter and flush status" id="ONEMCU_TPIU_FFSTS" offset="0x2300" width="32">
    
  <bitfield begin="31" description="Formatter and flush status" end="0" id="ONEMCU_TPIU_FFSTS" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_FFCTRL" description="Formatter and flush control" id="ONEMCU_TPIU_FFCTRL" offset="0x2304" width="32">
    
  <bitfield begin="31" description="Formatter and flush control" end="0" id="ONEMCU_TPIU_FFCTRL" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_FSCNTR" description="Formatter synchronization counter" id="ONEMCU_TPIU_FSCNTR" offset="0x2308" width="32">
    
  <bitfield begin="31" description="Formatter synchronization counter" end="0" id="ONEMCU_TPIU_FSCNTR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_EXCTLIN" description="EXTCTL In Port" id="ONEMCU_TPIU_EXCTLIN" offset="0x2400" width="32">
    
  <bitfield begin="31" description="EXTCTL In Port" end="0" id="ONEMCU_TPIU_EXCTLIN" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_EXCTLOUT" description="EXTCTL Out Port" id="ONEMCU_TPIU_EXCTLOUT" offset="0x2404" width="32">
    
  <bitfield begin="31" description="EXTCTL Out Port" end="0" id="ONEMCU_TPIU_EXCTLOUT" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_ITTRFLINACK" description="Integration Register, ITTRFLINACK" id="ONEMCU_TPIU_ITTRFLINACK" offset="0x2EE4" width="32">
    
  <bitfield begin="31" description="Integration Register, ITTRFLINACK" end="0" id="ONEMCU_TPIU_ITTRFLINACK" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_ITTRFLIN" description="Integration Register, ITTRFLIN" id="ONEMCU_TPIU_ITTRFLIN" offset="0x2EE8" width="32">
    
  <bitfield begin="31" description="Integration Register, ITTRFLIN" end="0" id="ONEMCU_TPIU_ITTRFLIN" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_ITATBDATA0" description="Integration Register, ITATBDATA0" id="ONEMCU_TPIU_ITATBDATA0" offset="0x2EEC" width="32">
    
  <bitfield begin="31" description="Integration Register, ITATBDATA0" end="0" id="ONEMCU_TPIU_ITATBDATA0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_ITATBCTR2" description="Integration Register, ITATBCTR2" id="ONEMCU_TPIU_ITATBCTR2" offset="0x2EF0" width="32">
    
  <bitfield begin="31" description="Integration Register, ITATBCTR2" end="0" id="ONEMCU_TPIU_ITATBCTR2" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_ITATBCTR1" description="Integration Register, ITATBCTR1" id="ONEMCU_TPIU_ITATBCTR1" offset="0x2EF4" width="32">
    
  <bitfield begin="31" description="Integration Register, ITATBCTR1" end="0" id="ONEMCU_TPIU_ITATBCTR1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_ITATBCTR0" description="Integration Register, ITATBCTR0" id="ONEMCU_TPIU_ITATBCTR0" offset="0x2EF8" width="32">
    
  <bitfield begin="31" description="Integration Register, ITATBCTR0" end="0" id="ONEMCU_TPIU_ITATBCTR0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_ITCTRL" description="Integration Mode Control Register" id="ONEMCU_TPIU_ITCTRL" offset="0x2F00" width="32">
    
  <bitfield begin="31" description="Integration Mode Control Register" end="0" id="ONEMCU_TPIU_ITCTRL" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_CLAIMSET" description="Claim Tag Set" id="ONEMCU_TPIU_CLAIMSET" offset="0x2FA0" width="32">
    
  <bitfield begin="31" description="Claim Tag Set" end="0" id="ONEMCU_TPIU_CLAIMSET" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_CLAIMCLR" description="Claim Tag Clear" id="ONEMCU_TPIU_CLAIMCLR" offset="0x2FA4" width="32">
    
  <bitfield begin="31" description="Claim Tag Clear" end="0" id="ONEMCU_TPIU_CLAIMCLR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_LAR" description="Lock status" id="ONEMCU_TPIU_LAR" offset="0x2FB0" width="32">
    
  <bitfield begin="31" description="Lock status" end="0" id="ONEMCU_TPIU_LAR" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_LSR" description="Lock Access" id="ONEMCU_TPIU_LSR" offset="0x2FB4" width="32">
    
  <bitfield begin="31" description="Lock Access" end="0" id="ONEMCU_TPIU_LSR" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_AUTHSTATUS" description="Authentication status" id="ONEMCU_TPIU_AUTHSTATUS" offset="0x2FB8" width="32">
    
  <bitfield begin="31" description="Authentication status" end="0" id="ONEMCU_TPIU_AUTHSTATUS" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_DEVID" description="Device ID" id="ONEMCU_TPIU_DEVID" offset="0x2FC8" width="32">
    
  <bitfield begin="31" description="Device ID" end="0" id="ONEMCU_TPIU_DEVID" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_DEVTYPE" description="Device type identifier" id="ONEMCU_TPIU_DEVTYPE" offset="0x2FCC" width="32">
    
  <bitfield begin="31" description="Device type identifier" end="0" id="ONEMCU_TPIU_DEVTYPE" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_PIDR4" description="Peripheral ID4" id="ONEMCU_TPIU_PIDR4" offset="0x2FD0" width="32">
    
  <bitfield begin="31" description="Peripheral ID4" end="0" id="ONEMCU_TPIU_PIDR4" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_PIDR5" description="Peripheral ID5" id="ONEMCU_TPIU_PIDR5" offset="0x2FD4" width="32">
    
  <bitfield begin="31" description="Peripheral ID5" end="0" id="ONEMCU_TPIU_PIDR5" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_PIDR6" description="Peripheral ID6" id="ONEMCU_TPIU_PIDR6" offset="0x2FD8" width="32">
    
  <bitfield begin="31" description="Peripheral ID6" end="0" id="ONEMCU_TPIU_PIDR6" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_PIDR7" description="Peripheral ID7" id="ONEMCU_TPIU_PIDR7" offset="0x2FDC" width="32">
    
  <bitfield begin="31" description="Peripheral ID7" end="0" id="ONEMCU_TPIU_PIDR7" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_PIDR0" description="Peripheral ID0" id="ONEMCU_TPIU_PIDR0" offset="0x2FE0" width="32">
    
  <bitfield begin="31" description="Peripheral ID0" end="0" id="ONEMCU_TPIU_PIDR0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_PIDR1" description="Peripheral ID1" id="ONEMCU_TPIU_PIDR1" offset="0x2FE4" width="32">
    
  <bitfield begin="31" description="Peripheral ID1" end="0" id="ONEMCU_TPIU_PIDR1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_PIDR2" description="Peripheral ID2" id="ONEMCU_TPIU_PIDR2" offset="0x2FE8" width="32">
    
  <bitfield begin="31" description="Peripheral ID2" end="0" id="ONEMCU_TPIU_PIDR2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_PIDR3" description="Peripheral ID3" id="ONEMCU_TPIU_PIDR3" offset="0x2FEC" width="32">
    
  <bitfield begin="31" description="Peripheral ID3" end="0" id="ONEMCU_TPIU_PIDR3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_CIDR0" description="Component ID0" id="ONEMCU_TPIU_CIDR0" offset="0x2FF0" width="32">
    
  <bitfield begin="31" description="Component ID0" end="0" id="ONEMCU_TPIU_CIDR0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_CIDR1" description="Component ID1" id="ONEMCU_TPIU_CIDR1" offset="0x2FF4" width="32">
    
  <bitfield begin="31" description="Component ID1" end="0" id="ONEMCU_TPIU_CIDR1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_CIDR2" description="Component ID2" id="ONEMCU_TPIU_CIDR2" offset="0x2FF8" width="32">
    
  <bitfield begin="31" description="Component ID2" end="0" id="ONEMCU_TPIU_CIDR2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_CIDR3" description="Component ID3" id="ONEMCU_TPIU_CIDR3" offset="0x2FFC" width="32">
    
  <bitfield begin="31" description="Component ID3" end="0" id="ONEMCU_TPIU_CIDR3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_CONTROL" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0314h/Chdjefbi.html http://infocenter.arm.com/help/topic/com.arm.doc.ddi0314h/Chdefejc.html" id="APP_CM4_CTI_CONTROL" offset="0x10000" width="32">
    
  <bitfield begin="31" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0480e/CHDGDIHE.html http://infocenter.arm.com/help/topic/com.arm.doc.ddi0480e/CHDHBDIA.html" end="0" id="APP_CM4_CTI_CONTROL" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_INTACK" id="APP_CM4_CTI_INTACK" offset="0x10010" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_INTACK" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_APPSET" id="APP_CM4_CTI_APPSET" offset="0x10014" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_APPSET" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_APPCLEAR" id="APP_CM4_CTI_APPCLEAR" offset="0x10018" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_APPCLEAR" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_APPPULSE" id="APP_CM4_CTI_APPPULSE" offset="0x1001C" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_APPPULSE" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_INEN0" id="APP_CM4_CTI_INEN0" offset="0x10020" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_INEN0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_INEN1" id="APP_CM4_CTI_INEN1" offset="0x10024" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_INEN1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_INEN2" id="APP_CM4_CTI_INEN2" offset="0x10028" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_INEN2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_INEN3" id="APP_CM4_CTI_INEN3" offset="0x1002C" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_INEN3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_INEN4" id="APP_CM4_CTI_INEN4" offset="0x10030" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_INEN4" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_INEN5" id="APP_CM4_CTI_INEN5" offset="0x10034" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_INEN5" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_INEN6" id="APP_CM4_CTI_INEN6" offset="0x10038" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_INEN6" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_INEN7" id="APP_CM4_CTI_INEN7" offset="0x1003C" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_INEN7" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_OUTEN0" id="APP_CM4_CTI_OUTEN0" offset="0x100A0" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_OUTEN0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_OUTEN1" id="APP_CM4_CTI_OUTEN1" offset="0x100A4" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_OUTEN1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_OUTEN2" id="APP_CM4_CTI_OUTEN2" offset="0x100A8" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_OUTEN2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_OUTEN3" id="APP_CM4_CTI_OUTEN3" offset="0x100AC" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_OUTEN3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_OUTEN4" id="APP_CM4_CTI_OUTEN4" offset="0x100B0" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_OUTEN4" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_OUTEN5" id="APP_CM4_CTI_OUTEN5" offset="0x100B4" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_OUTEN5" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_OUTEN6" id="APP_CM4_CTI_OUTEN6" offset="0x100B8" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_OUTEN6" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_OUTEN7" id="APP_CM4_CTI_OUTEN7" offset="0x100BC" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_OUTEN7" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_TRIGINSTATUS" id="APP_CM4_CTI_TRIGINSTATUS" offset="0x10130" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_TRIGINSTATUS" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_TRIGOUTSTATUS" id="APP_CM4_CTI_TRIGOUTSTATUS" offset="0x10134" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_TRIGOUTSTATUS" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_CHINSTATUS" id="APP_CM4_CTI_CHINSTATUS" offset="0x10138" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_CHINSTATUS" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_CHOUTSTATUS" id="APP_CM4_CTI_CHOUTSTATUS" offset="0x1013C" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_CHOUTSTATUS" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_GATE" id="APP_CM4_CTI_GATE" offset="0x10140" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_GATE" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_ASICCTL" id="APP_CM4_CTI_ASICCTL" offset="0x10144" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_ASICCTL" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_ITCHINACK" id="APP_CM4_CTI_ITCHINACK" offset="0x10EDC" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_ITCHINACK" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_ITTRIGINACK" id="APP_CM4_CTI_ITTRIGINACK" offset="0x10EE0" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_ITTRIGINACK" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_ITCHOUT" id="APP_CM4_CTI_ITCHOUT" offset="0x10EE4" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_ITCHOUT" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_ITTRIGOUT" id="APP_CM4_CTI_ITTRIGOUT" offset="0x10EE8" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_ITTRIGOUT" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_ITCHOUTACK" id="APP_CM4_CTI_ITCHOUTACK" offset="0x10EEC" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_ITCHOUTACK" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_ITTRIGOUTACK" id="APP_CM4_CTI_ITTRIGOUTACK" offset="0x10EF0" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_ITTRIGOUTACK" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_ITCHIN" id="APP_CM4_CTI_ITCHIN" offset="0x10EF4" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_ITCHIN" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_ITTRIGIN" id="APP_CM4_CTI_ITTRIGIN" offset="0x10EF8" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_ITTRIGIN" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_ITCTRL" id="APP_CM4_CTI_ITCTRL" offset="0x10F00" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_ITCTRL" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_Claim_Tag_Set" id="APP_CM4_CTI_Claim_Tag_Set" offset="0x10FA0" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_Claim_Tag_Set" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_Claim_Tag_Clear" id="APP_CM4_CTI_Claim_Tag_Clear" offset="0x10FA4" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_Claim_Tag_Clear" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_Lock_Access_Register" id="APP_CM4_CTI_Lock_Access_Register" offset="0x10FB0" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_Lock_Access_Register" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_Lock_Status_Register" id="APP_CM4_CTI_Lock_Status_Register" offset="0x10FB4" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_Lock_Status_Register" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_Authentication_Status" id="APP_CM4_CTI_Authentication_Status" offset="0x10FB8" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_Authentication_Status" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_Device_ID" id="APP_CM4_CTI_Device_ID" offset="0x10FC8" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_Device_ID" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_Device_Type_Identifier" id="APP_CM4_CTI_Device_Type_Identifier" offset="0x10FCC" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_Device_Type_Identifier" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_PeripheralID4" id="APP_CM4_CTI_PeripheralID4" offset="0x10FD0" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_PeripheralID4" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_PeripheralID5" id="APP_CM4_CTI_PeripheralID5" offset="0x10FD4" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_PeripheralID5" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_PeripheralID6" id="APP_CM4_CTI_PeripheralID6" offset="0x10FD8" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_PeripheralID6" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_PeripheralID7" id="APP_CM4_CTI_PeripheralID7" offset="0x10FDC" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_PeripheralID7" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_PeripheralID0" id="APP_CM4_CTI_PeripheralID0" offset="0x10FE0" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_PeripheralID0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_PeripheralID1" id="APP_CM4_CTI_PeripheralID1" offset="0x10FE4" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_PeripheralID1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_PeripheralID2" id="APP_CM4_CTI_PeripheralID2" offset="0x10FE8" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_PeripheralID2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_PeripheralID3" id="APP_CM4_CTI_PeripheralID3" offset="0x10FEC" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_PeripheralID3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_Component_ID0" id="APP_CM4_CTI_Component_ID0" offset="0x10FF0" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_Component_ID0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_Component_ID1" id="APP_CM4_CTI_Component_ID1" offset="0x10FF4" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_Component_ID1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_Component_ID2" id="APP_CM4_CTI_Component_ID2" offset="0x10FF8" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_Component_ID2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="APP_CM4_CTI_Component_ID3" id="APP_CM4_CTI_Component_ID3" offset="0x10FFC" width="32">
    
  <bitfield begin="31" description="" end="0" id="APP_CM4_CTI_Component_ID3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_CONTROL" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0314h/Chdjefbi.html http://infocenter.arm.com/help/topic/com.arm.doc.ddi0314h/Chdefejc.html" id="FEC_CM3_CTI_CONTROL" offset="0x11000" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_CONTROL" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_INTACK" id="FEC_CM3_CTI_INTACK" offset="0x11010" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_INTACK" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_APPSET" id="FEC_CM3_CTI_APPSET" offset="0x11014" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_APPSET" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_APPCLEAR" id="FEC_CM3_CTI_APPCLEAR" offset="0x11018" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_APPCLEAR" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_APPPULSE" id="FEC_CM3_CTI_APPPULSE" offset="0x1101C" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_APPPULSE" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_INEN0" id="FEC_CM3_CTI_INEN0" offset="0x11020" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_INEN0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_INEN1" id="FEC_CM3_CTI_INEN1" offset="0x11024" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_INEN1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_INEN2" id="FEC_CM3_CTI_INEN2" offset="0x11028" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_INEN2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_INEN3" id="FEC_CM3_CTI_INEN3" offset="0x1102C" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_INEN3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_INEN4" id="FEC_CM3_CTI_INEN4" offset="0x11030" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_INEN4" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_INEN5" id="FEC_CM3_CTI_INEN5" offset="0x11034" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_INEN5" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_INEN6" id="FEC_CM3_CTI_INEN6" offset="0x11038" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_INEN6" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_INEN7" id="FEC_CM3_CTI_INEN7" offset="0x1103C" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_INEN7" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_OUTEN0" id="FEC_CM3_CTI_OUTEN0" offset="0x110A0" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_OUTEN0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_OUTEN1" id="FEC_CM3_CTI_OUTEN1" offset="0x110A4" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_OUTEN1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_OUTEN2" id="FEC_CM3_CTI_OUTEN2" offset="0x110A8" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_OUTEN2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_OUTEN3" id="FEC_CM3_CTI_OUTEN3" offset="0x110AC" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_OUTEN3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_OUTEN4" id="FEC_CM3_CTI_OUTEN4" offset="0x110B0" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_OUTEN4" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_OUTEN5" id="FEC_CM3_CTI_OUTEN5" offset="0x110B4" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_OUTEN5" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_OUTEN6" id="FEC_CM3_CTI_OUTEN6" offset="0x110B8" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_OUTEN6" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_OUTEN7" id="FEC_CM3_CTI_OUTEN7" offset="0x110BC" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_OUTEN7" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_TRIGINSTATUS" id="FEC_CM3_CTI_TRIGINSTATUS" offset="0x11130" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_TRIGINSTATUS" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_TRIGOUTSTATUS" id="FEC_CM3_CTI_TRIGOUTSTATUS" offset="0x11134" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_TRIGOUTSTATUS" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_CHINSTATUS" id="FEC_CM3_CTI_CHINSTATUS" offset="0x11138" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_CHINSTATUS" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_CHOUTSTATUS" id="FEC_CM3_CTI_CHOUTSTATUS" offset="0x1113C" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_CHOUTSTATUS" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_GATE" id="FEC_CM3_CTI_GATE" offset="0x11140" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_GATE" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_ASICCTL" id="FEC_CM3_CTI_ASICCTL" offset="0x11144" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_ASICCTL" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_ITCHINACK" id="FEC_CM3_CTI_ITCHINACK" offset="0x11EDC" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_ITCHINACK" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_ITTRIGINACK" id="FEC_CM3_CTI_ITTRIGINACK" offset="0x11EE0" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_ITTRIGINACK" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_ITCHOUT" id="FEC_CM3_CTI_ITCHOUT" offset="0x11EE4" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_ITCHOUT" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_ITTRIGOUT" id="FEC_CM3_CTI_ITTRIGOUT" offset="0x11EE8" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_ITTRIGOUT" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_ITCHOUTACK" id="FEC_CM3_CTI_ITCHOUTACK" offset="0x11EEC" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_ITCHOUTACK" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_ITTRIGOUTACK" id="FEC_CM3_CTI_ITTRIGOUTACK" offset="0x11EF0" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_ITTRIGOUTACK" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_ITCHIN" id="FEC_CM3_CTI_ITCHIN" offset="0x11EF4" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_ITCHIN" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_ITTRIGIN" id="FEC_CM3_CTI_ITTRIGIN" offset="0x11EF8" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_ITTRIGIN" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_ITCTRL" id="FEC_CM3_CTI_ITCTRL" offset="0x11F00" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_ITCTRL" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_Claim_Tag_Set" id="FEC_CM3_CTI_Claim_Tag_Set" offset="0x11FA0" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_Claim_Tag_Set" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_Claim_Tag_Clear" id="FEC_CM3_CTI_Claim_Tag_Clear" offset="0x11FA4" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_Claim_Tag_Clear" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_Lock_Access_Register" id="FEC_CM3_CTI_Lock_Access_Register" offset="0x11FB0" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_Lock_Access_Register" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_Lock_Status_Register" id="FEC_CM3_CTI_Lock_Status_Register" offset="0x11FB4" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_Lock_Status_Register" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_Authentication_Status" id="FEC_CM3_CTI_Authentication_Status" offset="0x11FB8" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_Authentication_Status" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_Device_ID" id="FEC_CM3_CTI_Device_ID" offset="0x11FC8" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_Device_ID" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_Device_Type_Identifier" id="FEC_CM3_CTI_Device_Type_Identifier" offset="0x11FCC" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_Device_Type_Identifier" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_PeripheralID4" id="FEC_CM3_CTI_PeripheralID4" offset="0x11FD0" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_PeripheralID4" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_PeripheralID5" id="FEC_CM3_CTI_PeripheralID5" offset="0x11FD4" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_PeripheralID5" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_PeripheralID6" id="FEC_CM3_CTI_PeripheralID6" offset="0x11FD8" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_PeripheralID6" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_PeripheralID7" id="FEC_CM3_CTI_PeripheralID7" offset="0x11FDC" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_PeripheralID7" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_PeripheralID0" id="FEC_CM3_CTI_PeripheralID0" offset="0x11FE0" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_PeripheralID0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_PeripheralID1" id="FEC_CM3_CTI_PeripheralID1" offset="0x11FE4" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_PeripheralID1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_PeripheralID2" id="FEC_CM3_CTI_PeripheralID2" offset="0x11FE8" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_PeripheralID2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_PeripheralID3" id="FEC_CM3_CTI_PeripheralID3" offset="0x11FEC" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_PeripheralID3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_Component_ID0" id="FEC_CM3_CTI_Component_ID0" offset="0x11FF0" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_Component_ID0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_Component_ID1" id="FEC_CM3_CTI_Component_ID1" offset="0x11FF4" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_Component_ID1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_Component_ID2" id="FEC_CM3_CTI_Component_ID2" offset="0x11FF8" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_Component_ID2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="FEC_CM3_CTI_Component_ID3" id="FEC_CM3_CTI_Component_ID3" offset="0x11FFC" width="32">
    
  <bitfield begin="31" description="" end="0" id="FEC_CM3_CTI_Component_ID3" rwaccess="R" width="32"></bitfield>
  </register>
</module>
