Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_11 -L util_vector_logic_v2_0_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_spi_fifo_axis_behav xil_defaultlib.tb_spi_fifo_axis xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_stream_master(FrameSize=16)
Compiling module xil_defaultlib.spi_fifo_axis_module_axi_stream_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_sync_sta...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_sync_sta...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_CONV_VER...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.spi_fifo_axis_module_fifo_genera...
Compiling module util_vector_logic_v2_0_4.util_vector_logic_v2_0_4_util_ve...
Compiling module xil_defaultlib.spi_fifo_axis_module_reset_not_g...
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.spi_fifo_axis_module_spi_master_...
Compiling module xil_defaultlib.spi_fifo_axis_module
Compiling module xil_defaultlib.spi_fifo_axis_module_wrapper
Compiling module xil_defaultlib.tb_spi_fifo_axis
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_spi_fifo_axis_behav
