$date
	Sun Oct 23 06:17:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#542184
b101 !
1"
#542186
b101 &
b101 %
1$
#542187
0"
#542190
b10000 &
b10000 %
#542194
b1000 &
b1000 %
#542198
b100 &
b100 %
#542202
b10 &
b10 %
#542206
b1 &
1#
b1 %
#542210
b0 &
b0 %
0#
0$
#1507566
b11000 &
b11000 %
1$
b11000 !
1"
#1507567
0"
#1507570
b1100 &
b1100 %
#1507574
b110 &
b110 %
#1507578
b11 &
b11 %
#1507582
b1010 &
b1010 %
#1507586
b101 &
b101 %
#1507590
b10000 &
b10000 %
#1507594
b1000 &
b1000 %
#1507598
b100 &
b100 %
#1507602
b10 &
b10 %
#1507606
b1 &
1#
b1 %
#1507610
b0 &
b0 %
0#
0$
#2542129
b111 !
1"
#2542130
b111 &
b111 %
1$
#2542131
0"
#2542134
b10110 &
b10110 %
#2542138
b1011 &
b1011 %
#2542142
b100010 &
b100010 %
#2542146
b10001 &
b10001 %
#2542150
b110100 &
b110100 %
#2542154
b11010 &
b11010 %
#2542158
b1101 &
b1101 %
#2542162
b101000 &
b101000 %
#2542166
b10100 &
b10100 %
#2542170
b1010 &
b1010 %
#2542174
b101 &
b101 %
#2542178
b10000 &
b10000 %
#2542182
b1000 &
b1000 %
#2542186
b100 &
b100 %
#2542190
b10 &
b10 %
#2542194
b1 &
b1 %
1#
#2542198
b0 &
0#
b0 %
0$
#4500012
