$date
	Sun Oct 23 07:22:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#603452
b11101 !
1"
#603454
b11101 &
b11101 %
1$
#603455
0"
#603458
b1011000 &
b1011000 %
#603462
b101100 &
b101100 %
#603466
b10110 &
b10110 %
#603470
b1011 &
b1011 %
#603474
b100010 &
b100010 %
#603478
b10001 &
b10001 %
#603482
b110100 &
b110100 %
#603486
b11010 &
b11010 %
#603490
b1101 &
b1101 %
#603494
b101000 &
b101000 %
#603498
b10100 &
b10100 %
#603502
b1010 &
b1010 %
#603506
b101 &
b101 %
#603510
b10000 &
b10000 %
#603514
b1000 &
b1000 %
#603518
b100 &
b100 %
#603522
b10 &
b10 %
#603526
b1 &
1#
b1 %
#603530
b0 &
b0 %
0#
0$
#1663890
b10101 &
b10101 %
1$
b10101 !
1"
#1663891
0"
#1663894
b1000000 &
b1000000 %
#1663898
b100000 &
b100000 %
#1663902
b10000 &
b10000 %
#1663906
b1000 &
b1000 %
#1663910
b100 &
b100 %
#1663914
b10 &
b10 %
#1663918
b1 &
1#
b1 %
#1663922
b0 &
b0 %
0#
0$
#2658826
b1 &
b1 %
1$
b1 !
1"
#2658827
0"
#2658830
1#
#2658834
b0 &
b0 %
0#
0$
#4500012
