0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1652865075,verilog,,C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.srcs/sources_1/new/chan_par_gen.v,,clk_wiz_0,,,../../../../FPGA_TEST_PATTERN.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1652865075,verilog,,C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../FPGA_TEST_PATTERN.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v,1652844882,verilog,,C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,,fifo_generator_0,,,../../../../FPGA_TEST_PATTERN.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.srcs/sources_1/new/chan_par_gen.v,1652631472,verilog,,C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.srcs/sources_1/new/clk_gen.v,,chan_par_gen,,,../../../../FPGA_TEST_PATTERN.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.srcs/sources_1/new/clk_gen.v,1652865395,verilog,,C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.srcs/sources_1/new/par_sensor_word_gen.v,,clk_gen,,,../../../../FPGA_TEST_PATTERN.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.srcs/sources_1/new/par_sensor_word_gen.v,1652873890,verilog,,C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.srcs/sources_1/new/test_pattern_gen.v,,par_sensor_word_gen,,,../../../../FPGA_TEST_PATTERN.gen/sources_1/ip/clk_wiz_0,,,,,
,,,,,,tb_test_pattern_gen,,,,,,,,
C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.srcs/sources_1/new/tb_word_split_fifo2oserdes.v,1652627498,verilog,,,,tb_word_split_fifo2oserdes,,,../../../../FPGA_TEST_PATTERN.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.srcs/sources_1/new/test_pattern_gen.v,1652875395,verilog,,C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.srcs/sources_1/new/word_split_fifo2oserdes.v,,test_pattern_gen,,,../../../../FPGA_TEST_PATTERN.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.srcs/sources_1/new/word_split_fifo2oserdes.v,1652850314,verilog,,C:/Users/Administrator/Desktop/IMX305/FPGA_TEST_PATTERN/FPGA_TEST_PATTERN.srcs/sources_1/new/tb_test_pattern_gen.v,,word_split_fifo2oserdes,,,../../../../FPGA_TEST_PATTERN.gen/sources_1/ip/clk_wiz_0,,,,,
