##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_2
		4.2::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
		5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: Clock_1                    | N/A                    | Target: 0.00 MHz   | 
Clock: Clock_1(routed)            | N/A                    | Target: 0.00 MHz   | 
Clock: Clock_2                    | Frequency: 35.62 MHz   | Target: 6.40 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 136.10 MHz  | Target: 64.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                    | Target: 64.00 MHz  | 
Clock: CyILO                      | N/A                    | Target: 0.10 MHz   | 
Clock: CyIMO                      | N/A                    | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK               | N/A                    | Target: 64.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                    | Target: 64.00 MHz  | 
Clock: CyScBoostClk               | N/A                    | Target: 10.67 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_2       Clock_2        156250           128177      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_2        15625            8277        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name        Clock to Out  Clock Name:Phase             
---------------  ------------  ---------------------------  
LED(0)_PAD       23420         Clock_1(routed):R            
LED(0)_PAD       23420         Clock_1(routed):F            
SCL0(0)_PAD:out  21217         CyBUS_CLK(fixed-function):R  
SCL1(0)_PAD:out  23771         Clock_2:R                    
SDA0(0)_PAD:out  20640         CyBUS_CLK(fixed-function):R  
SDA1(0)_PAD:out  24869         Clock_2:R                    


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 35.62 MHz | Target: 6.40 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_3\/q
Path End       : \I2C1:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C1:bI2C_UDB:Shifter:u0\/clock
Path slack     : 128177p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -6010
--------------------------------------------   ------ 
End-of-path required time (ps)                 150240

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22063
-------------------------------------   ----- 
End-of-path arrival time (ps)           22063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_3\/clock_0                          macrocell12         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_3\/q               macrocell12     1250   1250  128177  RISE       1
\I2C1:bI2C_UDB:cnt_reset\/main_1          macrocell4      7797   9047  128177  RISE       1
\I2C1:bI2C_UDB:cnt_reset\/q               macrocell4      3350  12397  128177  RISE       1
\I2C1:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell8      2707  15104  128177  RISE       1
\I2C1:bI2C_UDB:cs_addr_shifter_0\/q       macrocell8      3350  18454  128177  RISE       1
\I2C1:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell1   3609  22063  128177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:Shifter:u0\/clock                           datapathcell1       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 136.10 MHz | Target: 64.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA1(0)_SYNC/out
Path End       : \I2C1:bI2C_UDB:status_1\/main_8
Capture Clock  : \I2C1:bI2C_UDB:status_1\/clock_0
Path slack     : 8277p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#10 vs. Clock_2:R#2)   15625
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
SDA1(0)_SYNC/out                 synccell      1020   1020   8277  RISE       1
\I2C1:bI2C_UDB:status_1\/main_8  macrocell18   2818   3838   8277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:status_1\/clock_0                           macrocell18         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA1(0)_SYNC/out
Path End       : \I2C1:bI2C_UDB:status_1\/main_8
Capture Clock  : \I2C1:bI2C_UDB:status_1\/clock_0
Path slack     : 8277p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#10 vs. Clock_2:R#2)   15625
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
SDA1(0)_SYNC/out                 synccell      1020   1020   8277  RISE       1
\I2C1:bI2C_UDB:status_1\/main_8  macrocell18   2818   3838   8277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:status_1\/clock_0                           macrocell18         0      0  RISE       1


5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_3\/q
Path End       : \I2C1:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C1:bI2C_UDB:Shifter:u0\/clock
Path slack     : 128177p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -6010
--------------------------------------------   ------ 
End-of-path required time (ps)                 150240

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22063
-------------------------------------   ----- 
End-of-path arrival time (ps)           22063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_3\/clock_0                          macrocell12         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_3\/q               macrocell12     1250   1250  128177  RISE       1
\I2C1:bI2C_UDB:cnt_reset\/main_1          macrocell4      7797   9047  128177  RISE       1
\I2C1:bI2C_UDB:cnt_reset\/q               macrocell4      3350  12397  128177  RISE       1
\I2C1:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell8      2707  15104  128177  RISE       1
\I2C1:bI2C_UDB:cs_addr_shifter_0\/q       macrocell8      3350  18454  128177  RISE       1
\I2C1:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell1   3609  22063  128177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:Shifter:u0\/clock                           datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA1(0)_SYNC/out
Path End       : \I2C1:bI2C_UDB:status_1\/main_8
Capture Clock  : \I2C1:bI2C_UDB:status_1\/clock_0
Path slack     : 8277p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#10 vs. Clock_2:R#2)   15625
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
SDA1(0)_SYNC/out                 synccell      1020   1020   8277  RISE       1
\I2C1:bI2C_UDB:status_1\/main_8  macrocell18   2818   3838   8277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:status_1\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA1(0)_SYNC/out
Path End       : \I2C1:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2C1:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 8309p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#10 vs. Clock_2:R#2)   15625
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3806
-------------------------------------   ---- 
End-of-path arrival time (ps)           3806
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
SDA1(0)_SYNC/out                   synccell      1020   1020   8277  RISE       1
\I2C1:bI2C_UDB:sda_in_reg\/main_0  macrocell10   2786   3806   8309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:sda_in_reg\/clock_0                         macrocell10         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL1(0)_SYNC/out
Path End       : \I2C1:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \I2C1:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 8856p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#10 vs. Clock_2:R#2)   15625
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3259
-------------------------------------   ---- 
End-of-path arrival time (ps)           3259
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
SCL1(0)_SYNC/out                   synccell      1020   1020   8856  RISE       1
\I2C1:bI2C_UDB:scl_in_reg\/main_0  macrocell20   2239   3259   8856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:scl_in_reg\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL1(0)_SYNC/out
Path End       : \I2C1:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \I2C1:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 8856p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#10 vs. Clock_2:R#2)   15625
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3259
-------------------------------------   ---- 
End-of-path arrival time (ps)           3259
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
SCL1(0)_SYNC/out                   synccell      1020   1020   8856  RISE       1
\I2C1:bI2C_UDB:clk_eq_reg\/main_1  macrocell30   2239   3259   8856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:clk_eq_reg\/clock_0                         macrocell30         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_3\/q
Path End       : \I2C1:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C1:bI2C_UDB:Shifter:u0\/clock
Path slack     : 128177p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -6010
--------------------------------------------   ------ 
End-of-path required time (ps)                 150240

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22063
-------------------------------------   ----- 
End-of-path arrival time (ps)           22063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_3\/clock_0                          macrocell12         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_3\/q               macrocell12     1250   1250  128177  RISE       1
\I2C1:bI2C_UDB:cnt_reset\/main_1          macrocell4      7797   9047  128177  RISE       1
\I2C1:bI2C_UDB:cnt_reset\/q               macrocell4      3350  12397  128177  RISE       1
\I2C1:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell8      2707  15104  128177  RISE       1
\I2C1:bI2C_UDB:cs_addr_shifter_0\/q       macrocell8      3350  18454  128177  RISE       1
\I2C1:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell1   3609  22063  128177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:Shifter:u0\/clock                           datapathcell1       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_3\/q
Path End       : \I2C1:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \I2C1:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 131426p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -4130
--------------------------------------------   ------ 
End-of-path required time (ps)                 152120

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20694
-------------------------------------   ----- 
End-of-path arrival time (ps)           20694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_3\/clock_0                          macrocell12         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_3\/q                 macrocell12     1250   1250  128177  RISE       1
\I2C1:bI2C_UDB:cnt_reset\/main_1            macrocell4      7797   9047  128177  RISE       1
\I2C1:bI2C_UDB:cnt_reset\/q                 macrocell4      3350  12397  128177  RISE       1
\I2C1:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell5      2707  15104  131426  RISE       1
\I2C1:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell5      3350  18454  131426  RISE       1
\I2C1:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell2   2240  20694  131426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:Master:ClkGen:u0\/clock                     datapathcell2       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C1:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \I2C1:bI2C_UDB:Shifter:u0\/clock
Path slack     : 133051p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -6010
--------------------------------------------   ------ 
End-of-path required time (ps)                 150240

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17189
-------------------------------------   ----- 
End-of-path arrival time (ps)           17189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:clkgen_tc1_reg\/clock_0                     macrocell25         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:clkgen_tc1_reg\/q          macrocell25     1250   1250  132489  RISE       1
\I2C1:bI2C_UDB:cs_addr_shifter_1\/main_6  macrocell7      9505  10755  133051  RISE       1
\I2C1:bI2C_UDB:cs_addr_shifter_1\/q       macrocell7      3350  14105  133051  RISE       1
\I2C1:bI2C_UDB:Shifter:u0\/cs_addr_1      datapathcell1   3084  17189  133051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:Shifter:u0\/clock                           datapathcell1       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C1:bI2C_UDB:m_state_4\/main_6
Capture Clock  : \I2C1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 133603p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19137
-------------------------------------   ----- 
End-of-path arrival time (ps)           19137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:clkgen_tc1_reg\/clock_0                     macrocell25         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:clkgen_tc1_reg\/q         macrocell25   1250   1250  132489  RISE       1
\I2C1:bI2C_UDB:m_state_4_split\/main_10  macrocell1   10857  12107  133603  RISE       1
\I2C1:bI2C_UDB:m_state_4_split\/q        macrocell1    3350  15457  133603  RISE       1
\I2C1:bI2C_UDB:m_state_4\/main_6         macrocell11   3680  19137  133603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_4\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C1:bI2C_UDB:status_3\/main_1
Capture Clock  : \I2C1:bI2C_UDB:status_3\/clock_0
Path slack     : 133716p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19024
-------------------------------------   ----- 
End-of-path arrival time (ps)           19024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:clkgen_tc1_reg\/clock_0                     macrocell25         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:clkgen_tc1_reg\/q          macrocell25   1250   1250  132489  RISE       1
\I2C1:bI2C_UDB:cs_addr_shifter_1\/main_6  macrocell7    9505  10755  133051  RISE       1
\I2C1:bI2C_UDB:cs_addr_shifter_1\/q       macrocell7    3350  14105  133051  RISE       1
\I2C1:bI2C_UDB:status_3\/main_1           macrocell16   4919  19024  133716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:status_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C1:bI2C_UDB:status_0\/main_1
Capture Clock  : \I2C1:bI2C_UDB:status_0\/clock_0
Path slack     : 134607p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18133
-------------------------------------   ----- 
End-of-path arrival time (ps)           18133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:clkgen_tc1_reg\/clock_0                     macrocell25         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:clkgen_tc1_reg\/q          macrocell25   1250   1250  132489  RISE       1
\I2C1:bI2C_UDB:cs_addr_shifter_1\/main_6  macrocell7    9505  10755  133051  RISE       1
\I2C1:bI2C_UDB:cs_addr_shifter_1\/q       macrocell7    3350  14105  133051  RISE       1
\I2C1:bI2C_UDB:status_0\/main_1           macrocell19   4027  18133  134607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:status_0\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C1:bI2C_UDB:lost_arb_reg\/main_0
Capture Clock  : \I2C1:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 135534p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17206
-------------------------------------   ----- 
End-of-path arrival time (ps)           17206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:clkgen_tc1_reg\/clock_0                     macrocell25         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:clkgen_tc1_reg\/q          macrocell25   1250   1250  132489  RISE       1
\I2C1:bI2C_UDB:cs_addr_shifter_1\/main_6  macrocell7    9505  10755  133051  RISE       1
\I2C1:bI2C_UDB:cs_addr_shifter_1\/q       macrocell7    3350  14105  133051  RISE       1
\I2C1:bI2C_UDB:lost_arb_reg\/main_0       macrocell26   3101  17206  135534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:lost_arb_reg\/clock_0                       macrocell26         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_3\/q
Path End       : \I2C1:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0
Capture Clock  : \I2C1:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 136571p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -4130
--------------------------------------------   ------ 
End-of-path required time (ps)                 152120

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15549
-------------------------------------   ----- 
End-of-path arrival time (ps)           15549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_3\/clock_0                          macrocell12         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_3\/q                 macrocell12     1250   1250  128177  RISE       1
\I2C1:bI2C_UDB:cs_addr_clkgen_0\/main_2     macrocell6      8714   9964  136571  RISE       1
\I2C1:bI2C_UDB:cs_addr_clkgen_0\/q          macrocell6      3350  13314  136571  RISE       1
\I2C1:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0  datapathcell2   2235  15549  136571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:Master:ClkGen:u0\/clock                     datapathcell2       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_3\/q
Path End       : \I2C1:bI2C_UDB:m_state_0\/main_8
Capture Clock  : \I2C1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 137308p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15432
-------------------------------------   ----- 
End-of-path arrival time (ps)           15432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_3\/clock_0                          macrocell12         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_3\/q             macrocell12   1250   1250  128177  RISE       1
\I2C1:bI2C_UDB:m_state_0_split\/main_5  macrocell9    7911   9161  137308  RISE       1
\I2C1:bI2C_UDB:m_state_0_split\/q       macrocell9    3350  12511  137308  RISE       1
\I2C1:bI2C_UDB:m_state_0\/main_8        macrocell15   2920  15432  137308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_3\/q
Path End       : \I2C1:bI2C_UDB:m_state_2\/main_5
Capture Clock  : \I2C1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 137312p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15428
-------------------------------------   ----- 
End-of-path arrival time (ps)           15428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_3\/clock_0                          macrocell12         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_3\/q             macrocell12   1250   1250  128177  RISE       1
\I2C1:bI2C_UDB:m_state_2_split\/main_5  macrocell27   7889   9139  137312  RISE       1
\I2C1:bI2C_UDB:m_state_2_split\/q       macrocell27   3350  12489  137312  RISE       1
\I2C1:bI2C_UDB:m_state_2\/main_5        macrocell13   2938  15428  137312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_2\/clock_0                          macrocell13         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_3\/q
Path End       : \I2C1:Net_643_3\/main_8
Capture Clock  : \I2C1:Net_643_3\/clock_0
Path slack     : 137631p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15109
-------------------------------------   ----- 
End-of-path arrival time (ps)           15109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_3\/clock_0                          macrocell12         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_3\/q       macrocell12   1250   1250  128177  RISE       1
\I2C1:bI2C_UDB:cnt_reset\/main_1  macrocell4    7797   9047  128177  RISE       1
\I2C1:bI2C_UDB:cnt_reset\/q       macrocell4    3350  12397  128177  RISE       1
\I2C1:Net_643_3\/main_8           macrocell31   2712  15109  137631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:Net_643_3\/clock_0                                   macrocell31         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_3\/q
Path End       : \I2C1:bI2C_UDB:clkgen_tc1_reg\/main_2
Capture Clock  : \I2C1:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 137636p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15104
-------------------------------------   ----- 
End-of-path arrival time (ps)           15104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_3\/clock_0                          macrocell12         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_3\/q            macrocell12   1250   1250  128177  RISE       1
\I2C1:bI2C_UDB:cnt_reset\/main_1       macrocell4    7797   9047  128177  RISE       1
\I2C1:bI2C_UDB:cnt_reset\/q            macrocell4    3350  12397  128177  RISE       1
\I2C1:bI2C_UDB:clkgen_tc1_reg\/main_2  macrocell25   2707  15104  137636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:clkgen_tc1_reg\/clock_0                     macrocell25         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C1:bI2C_UDB:m_state_3\/main_10
Capture Clock  : \I2C1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 141985p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10755
-------------------------------------   ----- 
End-of-path arrival time (ps)           10755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:clkgen_tc1_reg\/clock_0                     macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:clkgen_tc1_reg\/q   macrocell25   1250   1250  132489  RISE       1
\I2C1:bI2C_UDB:m_state_3\/main_10  macrocell12   9505  10755  141985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_3\/clock_0                          macrocell12         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C1:bI2C_UDB:status_1\/main_7
Capture Clock  : \I2C1:bI2C_UDB:status_1\/clock_0
Path slack     : 142425p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10315
-------------------------------------   ----- 
End-of-path arrival time (ps)           10315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:clkgen_tc1_reg\/clock_0                     macrocell25         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:clkgen_tc1_reg\/q  macrocell25   1250   1250  132489  RISE       1
\I2C1:bI2C_UDB:status_1\/main_7   macrocell18   9065  10315  142425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:status_1\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C1:bI2C_UDB:clkgen_tc2_reg\/main_1
Capture Clock  : \I2C1:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 142425p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10315
-------------------------------------   ----- 
End-of-path arrival time (ps)           10315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:clkgen_tc1_reg\/clock_0                     macrocell25         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:clkgen_tc1_reg\/q       macrocell25   1250   1250  132489  RISE       1
\I2C1:bI2C_UDB:clkgen_tc2_reg\/main_1  macrocell28   9065  10315  142425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:clkgen_tc2_reg\/clock_0                     macrocell28         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_1\/q
Path End       : \I2C1:bI2C_UDB:status_2\/main_4
Capture Clock  : \I2C1:bI2C_UDB:status_2\/clock_0
Path slack     : 142551p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10189
-------------------------------------   ----- 
End-of-path arrival time (ps)           10189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_1\/clock_0                          macrocell14         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_1\/q      macrocell14   1250   1250  130220  RISE       1
\I2C1:bI2C_UDB:status_2\/main_4  macrocell17   8939  10189  142551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:status_2\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_1\/q
Path End       : \I2C1:bI2C_UDB:status_1\/main_4
Capture Clock  : \I2C1:bI2C_UDB:status_1\/clock_0
Path slack     : 142551p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10189
-------------------------------------   ----- 
End-of-path arrival time (ps)           10189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_1\/clock_0                          macrocell14         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_1\/q      macrocell14   1250   1250  130220  RISE       1
\I2C1:bI2C_UDB:status_1\/main_4  macrocell18   8939  10189  142551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:status_1\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_3\/q
Path End       : \I2C1:Net_643_3\/main_2
Capture Clock  : \I2C1:Net_643_3\/clock_0
Path slack     : 142776p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9964
-------------------------------------   ---- 
End-of-path arrival time (ps)           9964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_3\/clock_0                          macrocell12         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_3\/q  macrocell12   1250   1250  128177  RISE       1
\I2C1:Net_643_3\/main_2      macrocell31   8714   9964  142776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:Net_643_3\/clock_0                                   macrocell31         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C1:bI2C_UDB:StsReg\/status_5
Capture Clock  : \I2C1:bI2C_UDB:StsReg\/clock
Path slack     : 143082p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 155750

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12668
-------------------------------------   ----- 
End-of-path arrival time (ps)           12668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:scl_in_last_reg\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:scl_in_last_reg\/q  macrocell21    1250   1250  132899  RISE       1
\I2C1:bI2C_UDB:status_5\/main_1    macrocell2     4381   5631  143082  RISE       1
\I2C1:bI2C_UDB:status_5\/q         macrocell2     3350   8981  143082  RISE       1
\I2C1:bI2C_UDB:StsReg\/status_5    statusicell1   3687  12668  143082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:StsReg\/clock                               statusicell1        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_1\/q
Path End       : \I2C1:bI2C_UDB:m_state_3\/main_7
Capture Clock  : \I2C1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 143115p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9625
-------------------------------------   ---- 
End-of-path arrival time (ps)           9625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_1\/clock_0                          macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_1\/q       macrocell14   1250   1250  130220  RISE       1
\I2C1:bI2C_UDB:m_state_3\/main_7  macrocell12   8375   9625  143115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_3\/clock_0                          macrocell12         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_4\/q
Path End       : \I2C1:Net_643_3\/main_1
Capture Clock  : \I2C1:Net_643_3\/clock_0
Path slack     : 143468p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9272
-------------------------------------   ---- 
End-of-path arrival time (ps)           9272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_4\/clock_0                          macrocell11         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_4\/q  macrocell11   1250   1250  128609  RISE       1
\I2C1:Net_643_3\/main_1      macrocell31   8022   9272  143468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:Net_643_3\/clock_0                                   macrocell31         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_3\/q
Path End       : \I2C1:bI2C_UDB:status_3\/main_3
Capture Clock  : \I2C1:bI2C_UDB:status_3\/clock_0
Path slack     : 143693p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9047
-------------------------------------   ---- 
End-of-path arrival time (ps)           9047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_3\/clock_0                          macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_3\/q      macrocell12   1250   1250  128177  RISE       1
\I2C1:bI2C_UDB:status_3\/main_3  macrocell16   7797   9047  143693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:status_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_reset\/q
Path End       : \I2C1:bI2C_UDB:m_state_3\/main_9
Capture Clock  : \I2C1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 143808p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8932
-------------------------------------   ---- 
End-of-path arrival time (ps)           8932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_reset\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_reset\/q         macrocell33   1250   1250  137341  RISE       1
\I2C1:bI2C_UDB:m_state_3\/main_9  macrocell12   7682   8932  143808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_3\/clock_0                          macrocell12         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_4\/q
Path End       : \I2C1:bI2C_UDB:m_state_3\/main_4
Capture Clock  : \I2C1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 143907p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8833
-------------------------------------   ---- 
End-of-path arrival time (ps)           8833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_4\/clock_0                          macrocell11         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_4\/q       macrocell11   1250   1250  128609  RISE       1
\I2C1:bI2C_UDB:m_state_3\/main_4  macrocell12   7583   8833  143907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_3\/clock_0                          macrocell12         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_4\/q
Path End       : \I2C1:bI2C_UDB:status_2\/main_1
Capture Clock  : \I2C1:bI2C_UDB:status_2\/clock_0
Path slack     : 143920p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8820
-------------------------------------   ---- 
End-of-path arrival time (ps)           8820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_4\/clock_0                          macrocell11         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_4\/q      macrocell11   1250   1250  128609  RISE       1
\I2C1:bI2C_UDB:status_2\/main_1  macrocell17   7570   8820  143920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:status_2\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_4\/q
Path End       : \I2C1:bI2C_UDB:status_1\/main_1
Capture Clock  : \I2C1:bI2C_UDB:status_1\/clock_0
Path slack     : 143920p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8820
-------------------------------------   ---- 
End-of-path arrival time (ps)           8820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_4\/clock_0                          macrocell11         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_4\/q      macrocell11   1250   1250  128609  RISE       1
\I2C1:bI2C_UDB:status_1\/main_1  macrocell18   7570   8820  143920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:status_1\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C1:bI2C_UDB:m_state_0\/main_7
Capture Clock  : \I2C1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 144077p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8663
-------------------------------------   ---- 
End-of-path arrival time (ps)           8663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:clkgen_tc1_reg\/clock_0                     macrocell25         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:clkgen_tc1_reg\/q  macrocell25   1250   1250  132489  RISE       1
\I2C1:bI2C_UDB:m_state_0\/main_7  macrocell15   7413   8663  144077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_4\/q
Path End       : \I2C1:bI2C_UDB:status_3\/main_2
Capture Clock  : \I2C1:bI2C_UDB:status_3\/clock_0
Path slack     : 144125p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8615
-------------------------------------   ---- 
End-of-path arrival time (ps)           8615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_4\/clock_0                          macrocell11         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_4\/q      macrocell11   1250   1250  128609  RISE       1
\I2C1:bI2C_UDB:status_3\/main_2  macrocell16   7365   8615  144125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:status_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_2\/q
Path End       : \I2C1:bI2C_UDB:status_2\/main_3
Capture Clock  : \I2C1:bI2C_UDB:status_2\/clock_0
Path slack     : 144143p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8597
-------------------------------------   ---- 
End-of-path arrival time (ps)           8597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_2\/clock_0                          macrocell13         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_2\/q      macrocell13   1250   1250  130278  RISE       1
\I2C1:bI2C_UDB:status_2\/main_3  macrocell17   7347   8597  144143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:status_2\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_2\/q
Path End       : \I2C1:bI2C_UDB:status_1\/main_3
Capture Clock  : \I2C1:bI2C_UDB:status_1\/clock_0
Path slack     : 144143p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8597
-------------------------------------   ---- 
End-of-path arrival time (ps)           8597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_2\/clock_0                          macrocell13         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_2\/q      macrocell13   1250   1250  130278  RISE       1
\I2C1:bI2C_UDB:status_1\/main_3  macrocell18   7347   8597  144143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:status_1\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_3\/q
Path End       : \I2C1:bI2C_UDB:m_state_0\/main_2
Capture Clock  : \I2C1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 144276p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8464
-------------------------------------   ---- 
End-of-path arrival time (ps)           8464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_3\/clock_0                          macrocell12         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_3\/q       macrocell12   1250   1250  128177  RISE       1
\I2C1:bI2C_UDB:m_state_0\/main_2  macrocell15   7214   8464  144276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_3\/q
Path End       : \I2C1:bI2C_UDB:status_0\/main_3
Capture Clock  : \I2C1:bI2C_UDB:status_0\/clock_0
Path slack     : 144276p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8464
-------------------------------------   ---- 
End-of-path arrival time (ps)           8464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_3\/clock_0                          macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_3\/q      macrocell12   1250   1250  128177  RISE       1
\I2C1:bI2C_UDB:status_0\/main_3  macrocell19   7214   8464  144276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:status_0\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_3\/q
Path End       : \I2C1:bI2C_UDB:m_state_2\/main_1
Capture Clock  : \I2C1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 144276p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8464
-------------------------------------   ---- 
End-of-path arrival time (ps)           8464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_3\/clock_0                          macrocell12         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_3\/q       macrocell12   1250   1250  128177  RISE       1
\I2C1:bI2C_UDB:m_state_2\/main_1  macrocell13   7214   8464  144276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_2\/clock_0                          macrocell13         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_4\/q
Path End       : \I2C1:sda_x_wire\/main_3
Capture Clock  : \I2C1:sda_x_wire\/clock_0
Path slack     : 144297p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8443
-------------------------------------   ---- 
End-of-path arrival time (ps)           8443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_4\/clock_0                          macrocell11         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_4\/q  macrocell11   1250   1250  128609  RISE       1
\I2C1:sda_x_wire\/main_3     macrocell32   7193   8443  144297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:sda_x_wire\/clock_0                                  macrocell32         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_reset\/q
Path End       : \I2C1:bI2C_UDB:m_state_0\/main_6
Capture Clock  : \I2C1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 144394p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8346
-------------------------------------   ---- 
End-of-path arrival time (ps)           8346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_reset\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_reset\/q         macrocell33   1250   1250  137341  RISE       1
\I2C1:bI2C_UDB:m_state_0\/main_6  macrocell15   7096   8346  144394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_reset\/q
Path End       : \I2C1:bI2C_UDB:status_0\/main_6
Capture Clock  : \I2C1:bI2C_UDB:status_0\/clock_0
Path slack     : 144394p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8346
-------------------------------------   ---- 
End-of-path arrival time (ps)           8346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_reset\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_reset\/q        macrocell33   1250   1250  137341  RISE       1
\I2C1:bI2C_UDB:status_0\/main_6  macrocell19   7096   8346  144394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:status_0\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_reset\/q
Path End       : \I2C1:bI2C_UDB:m_state_1\/main_6
Capture Clock  : \I2C1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 144403p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8337
-------------------------------------   ---- 
End-of-path arrival time (ps)           8337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_reset\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_reset\/q         macrocell33   1250   1250  137341  RISE       1
\I2C1:bI2C_UDB:m_state_1\/main_6  macrocell14   7087   8337  144403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_1\/clock_0                          macrocell14         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_reset\/q
Path End       : \I2C1:bI2C_UDB:status_2\/main_6
Capture Clock  : \I2C1:bI2C_UDB:status_2\/clock_0
Path slack     : 144599p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8141
-------------------------------------   ---- 
End-of-path arrival time (ps)           8141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_reset\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_reset\/q        macrocell33   1250   1250  137341  RISE       1
\I2C1:bI2C_UDB:status_2\/main_6  macrocell17   6891   8141  144599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:status_2\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_reset\/q
Path End       : \I2C1:bI2C_UDB:status_1\/main_6
Capture Clock  : \I2C1:bI2C_UDB:status_1\/clock_0
Path slack     : 144599p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8141
-------------------------------------   ---- 
End-of-path arrival time (ps)           8141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_reset\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_reset\/q        macrocell33   1250   1250  137341  RISE       1
\I2C1:bI2C_UDB:status_1\/main_6  macrocell18   6891   8141  144599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:status_1\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_reset\/q
Path End       : \I2C1:bI2C_UDB:clkgen_tc2_reg\/main_0
Capture Clock  : \I2C1:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 144599p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8141
-------------------------------------   ---- 
End-of-path arrival time (ps)           8141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_reset\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_reset\/q              macrocell33   1250   1250  137341  RISE       1
\I2C1:bI2C_UDB:clkgen_tc2_reg\/main_0  macrocell28   6891   8141  144599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:clkgen_tc2_reg\/clock_0                     macrocell28         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C1:bI2C_UDB:m_state_3\/main_3
Capture Clock  : \I2C1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 144843p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7897
-------------------------------------   ---- 
End-of-path arrival time (ps)           7897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:Shifter:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  135909  RISE       1
\I2C1:bI2C_UDB:m_state_3\/main_3             macrocell12     4317   7897  144843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_3\/clock_0                          macrocell12         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_reset\/q
Path End       : \I2C1:bI2C_UDB:lost_arb_reg\/main_1
Capture Clock  : \I2C1:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 144848p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7892
-------------------------------------   ---- 
End-of-path arrival time (ps)           7892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_reset\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_reset\/q            macrocell33   1250   1250  137341  RISE       1
\I2C1:bI2C_UDB:lost_arb_reg\/main_1  macrocell26   6642   7892  144848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:lost_arb_reg\/clock_0                       macrocell26         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_reset\/q
Path End       : \I2C1:sda_x_wire\/main_8
Capture Clock  : \I2C1:sda_x_wire\/clock_0
Path slack     : 144848p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7892
-------------------------------------   ---- 
End-of-path arrival time (ps)           7892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_reset\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_reset\/q  macrocell33   1250   1250  137341  RISE       1
\I2C1:sda_x_wire\/main_8   macrocell32   6642   7892  144848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:sda_x_wire\/clock_0                                  macrocell32         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_2\/q
Path End       : \I2C1:bI2C_UDB:m_state_3\/main_6
Capture Clock  : \I2C1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 145092p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7648
-------------------------------------   ---- 
End-of-path arrival time (ps)           7648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_2\/clock_0                          macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_2\/q       macrocell13   1250   1250  130278  RISE       1
\I2C1:bI2C_UDB:m_state_3\/main_6  macrocell12   6398   7648  145092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_3\/clock_0                          macrocell12         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_1\/q
Path End       : \I2C1:sda_x_wire\/main_6
Capture Clock  : \I2C1:sda_x_wire\/clock_0
Path slack     : 145130p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7610
-------------------------------------   ---- 
End-of-path arrival time (ps)           7610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_1\/clock_0                          macrocell14         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_1\/q  macrocell14   1250   1250  130220  RISE       1
\I2C1:sda_x_wire\/main_6     macrocell32   6360   7610  145130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:sda_x_wire\/clock_0                                  macrocell32         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_1\/q
Path End       : \I2C1:Net_643_3\/main_4
Capture Clock  : \I2C1:Net_643_3\/clock_0
Path slack     : 145216p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7524
-------------------------------------   ---- 
End-of-path arrival time (ps)           7524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_1\/clock_0                          macrocell14         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_1\/q  macrocell14   1250   1250  130220  RISE       1
\I2C1:Net_643_3\/main_4      macrocell31   6274   7524  145216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:Net_643_3\/clock_0                                   macrocell31         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_3\/q
Path End       : \I2C1:bI2C_UDB:m_state_1\/main_2
Capture Clock  : \I2C1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 145257p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7483
-------------------------------------   ---- 
End-of-path arrival time (ps)           7483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_3\/clock_0                          macrocell12         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_3\/q       macrocell12   1250   1250  128177  RISE       1
\I2C1:bI2C_UDB:m_state_1\/main_2  macrocell14   6233   7483  145257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_1\/clock_0                          macrocell14         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_2\/q
Path End       : \I2C1:Net_643_3\/main_3
Capture Clock  : \I2C1:Net_643_3\/clock_0
Path slack     : 145263p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7477
-------------------------------------   ---- 
End-of-path arrival time (ps)           7477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_2\/clock_0                          macrocell13         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_2\/q  macrocell13   1250   1250  130278  RISE       1
\I2C1:Net_643_3\/main_3      macrocell31   6227   7477  145263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:Net_643_3\/clock_0                                   macrocell31         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_3\/q
Path End       : \I2C1:sda_x_wire\/main_4
Capture Clock  : \I2C1:sda_x_wire\/clock_0
Path slack     : 145381p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7359
-------------------------------------   ---- 
End-of-path arrival time (ps)           7359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_3\/clock_0                          macrocell12         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_3\/q  macrocell12   1250   1250  128177  RISE       1
\I2C1:sda_x_wire\/main_4     macrocell32   6109   7359  145381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:sda_x_wire\/clock_0                                  macrocell32         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C1:bI2C_UDB:m_state_0\/main_0
Capture Clock  : \I2C1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 145424p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7316
-------------------------------------   ---- 
End-of-path arrival time (ps)           7316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:Shifter:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  135909  RISE       1
\I2C1:bI2C_UDB:m_state_0\/main_0             macrocell15     3736   7316  145424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C1:bI2C_UDB:m_state_1\/main_7
Capture Clock  : \I2C1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 145427p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7313
-------------------------------------   ---- 
End-of-path arrival time (ps)           7313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:clkgen_tc1_reg\/clock_0                     macrocell25         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:clkgen_tc1_reg\/q  macrocell25   1250   1250  132489  RISE       1
\I2C1:bI2C_UDB:m_state_1\/main_7  macrocell14   6063   7313  145427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_1\/clock_0                          macrocell14         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C1:bI2C_UDB:m_state_1\/main_0
Capture Clock  : \I2C1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 145436p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7304
-------------------------------------   ---- 
End-of-path arrival time (ps)           7304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:Shifter:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  135909  RISE       1
\I2C1:bI2C_UDB:m_state_1\/main_0             macrocell14     3724   7304  145436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_1\/clock_0                          macrocell14         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C1:bI2C_UDB:m_state_2\/main_4
Capture Clock  : \I2C1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 145437p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7303
-------------------------------------   ---- 
End-of-path arrival time (ps)           7303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:clkgen_tc1_reg\/clock_0                     macrocell25         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:clkgen_tc1_reg\/q  macrocell25   1250   1250  132489  RISE       1
\I2C1:bI2C_UDB:m_state_2\/main_4  macrocell13   6053   7303  145437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_2\/clock_0                          macrocell13         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:SyncCtl:CtrlReg\/control_5
Path End       : \I2C1:bI2C_UDB:m_state_3\/main_1
Capture Clock  : \I2C1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 145574p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7166
-------------------------------------   ---- 
End-of-path arrival time (ps)           7166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:SyncCtl:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:SyncCtl:CtrlReg\/control_5  controlcell1   1210   1210  139925  RISE       1
\I2C1:bI2C_UDB:m_state_3\/main_1           macrocell12    5956   7166  145574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_3\/clock_0                          macrocell12         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_2\/q
Path End       : \I2C1:sda_x_wire\/main_5
Capture Clock  : \I2C1:sda_x_wire\/clock_0
Path slack     : 145601p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7139
-------------------------------------   ---- 
End-of-path arrival time (ps)           7139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_2\/clock_0                          macrocell13         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_2\/q  macrocell13   1250   1250  130278  RISE       1
\I2C1:sda_x_wire\/main_5     macrocell32   5889   7139  145601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:sda_x_wire\/clock_0                                  macrocell32         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_0\/q
Path End       : \I2C1:bI2C_UDB:m_state_3\/main_8
Capture Clock  : \I2C1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 145734p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7006
-------------------------------------   ---- 
End-of-path arrival time (ps)           7006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_0\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_0\/q       macrocell15   1250   1250  131964  RISE       1
\I2C1:bI2C_UDB:m_state_3\/main_8  macrocell12   5756   7006  145734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_3\/clock_0                          macrocell12         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_1\/q
Path End       : \I2C1:bI2C_UDB:status_3\/main_5
Capture Clock  : \I2C1:bI2C_UDB:status_3\/clock_0
Path slack     : 145736p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7004
-------------------------------------   ---- 
End-of-path arrival time (ps)           7004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_1\/clock_0                          macrocell14         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_1\/q      macrocell14   1250   1250  130220  RISE       1
\I2C1:bI2C_UDB:status_3\/main_5  macrocell16   5754   7004  145736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:status_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_0\/q
Path End       : \I2C1:bI2C_UDB:status_2\/main_5
Capture Clock  : \I2C1:bI2C_UDB:status_2\/clock_0
Path slack     : 145753p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6987
-------------------------------------   ---- 
End-of-path arrival time (ps)           6987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_0\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_0\/q      macrocell15   1250   1250  131964  RISE       1
\I2C1:bI2C_UDB:status_2\/main_5  macrocell17   5737   6987  145753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:status_2\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_0\/q
Path End       : \I2C1:bI2C_UDB:status_1\/main_5
Capture Clock  : \I2C1:bI2C_UDB:status_1\/clock_0
Path slack     : 145753p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6987
-------------------------------------   ---- 
End-of-path arrival time (ps)           6987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_0\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_0\/q      macrocell15   1250   1250  131964  RISE       1
\I2C1:bI2C_UDB:status_1\/main_5  macrocell18   5737   6987  145753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:status_1\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_2\/q
Path End       : \I2C1:bI2C_UDB:status_3\/main_4
Capture Clock  : \I2C1:bI2C_UDB:status_3\/clock_0
Path slack     : 145794p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6946
-------------------------------------   ---- 
End-of-path arrival time (ps)           6946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_2\/clock_0                          macrocell13         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_2\/q      macrocell13   1250   1250  130278  RISE       1
\I2C1:bI2C_UDB:status_3\/main_4  macrocell16   5696   6946  145794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:status_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_4\/q
Path End       : \I2C1:bI2C_UDB:m_state_0\/main_1
Capture Clock  : \I2C1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 145845p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6895
-------------------------------------   ---- 
End-of-path arrival time (ps)           6895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_4\/clock_0                          macrocell11         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_4\/q       macrocell11   1250   1250  128609  RISE       1
\I2C1:bI2C_UDB:m_state_0\/main_1  macrocell15   5645   6895  145845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_4\/q
Path End       : \I2C1:bI2C_UDB:status_0\/main_2
Capture Clock  : \I2C1:bI2C_UDB:status_0\/clock_0
Path slack     : 145845p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6895
-------------------------------------   ---- 
End-of-path arrival time (ps)           6895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_4\/clock_0                          macrocell11         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_4\/q      macrocell11   1250   1250  128609  RISE       1
\I2C1:bI2C_UDB:status_0\/main_2  macrocell19   5645   6895  145845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:status_0\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_2\/q
Path End       : \I2C1:bI2C_UDB:m_state_1\/main_3
Capture Clock  : \I2C1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 146583p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6157
-------------------------------------   ---- 
End-of-path arrival time (ps)           6157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_2\/clock_0                          macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_2\/q       macrocell13   1250   1250  130278  RISE       1
\I2C1:bI2C_UDB:m_state_1\/main_3  macrocell14   4907   6157  146583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_1\/clock_0                          macrocell14         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_2\/q
Path End       : \I2C1:bI2C_UDB:m_state_0\/main_3
Capture Clock  : \I2C1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 146608p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6132
-------------------------------------   ---- 
End-of-path arrival time (ps)           6132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_2\/clock_0                          macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_2\/q       macrocell13   1250   1250  130278  RISE       1
\I2C1:bI2C_UDB:m_state_0\/main_3  macrocell15   4882   6132  146608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_2\/q
Path End       : \I2C1:bI2C_UDB:status_0\/main_4
Capture Clock  : \I2C1:bI2C_UDB:status_0\/clock_0
Path slack     : 146608p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6132
-------------------------------------   ---- 
End-of-path arrival time (ps)           6132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_2\/clock_0                          macrocell13         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_2\/q      macrocell13   1250   1250  130278  RISE       1
\I2C1:bI2C_UDB:status_0\/main_4  macrocell19   4882   6132  146608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:status_0\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_4\/q
Path End       : \I2C1:bI2C_UDB:m_state_4\/main_1
Capture Clock  : \I2C1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 146646p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6094
-------------------------------------   ---- 
End-of-path arrival time (ps)           6094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_4\/clock_0                          macrocell11         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_4\/q       macrocell11   1250   1250  128609  RISE       1
\I2C1:bI2C_UDB:m_state_4\/main_1  macrocell11   4844   6094  146646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_4\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_4\/q
Path End       : \I2C1:bI2C_UDB:m_state_2\/main_0
Capture Clock  : \I2C1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 146646p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6094
-------------------------------------   ---- 
End-of-path arrival time (ps)           6094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_4\/clock_0                          macrocell11         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_4\/q       macrocell11   1250   1250  128609  RISE       1
\I2C1:bI2C_UDB:m_state_2\/main_0  macrocell13   4844   6094  146646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_2\/clock_0                          macrocell13         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_0\/q
Path End       : \I2C1:sda_x_wire\/main_7
Capture Clock  : \I2C1:sda_x_wire\/clock_0
Path slack     : 146992p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5748
-------------------------------------   ---- 
End-of-path arrival time (ps)           5748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_0\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_0\/q  macrocell15   1250   1250  131964  RISE       1
\I2C1:sda_x_wire\/main_7     macrocell32   4498   5748  146992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:sda_x_wire\/clock_0                                  macrocell32         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C1:bI2C_UDB:scl_in_last2_reg\/main_0
Capture Clock  : \I2C1:bI2C_UDB:scl_in_last2_reg\/clock_0
Path slack     : 147109p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5631
-------------------------------------   ---- 
End-of-path arrival time (ps)           5631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:scl_in_last_reg\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:scl_in_last_reg\/q        macrocell21   1250   1250  132899  RISE       1
\I2C1:bI2C_UDB:scl_in_last2_reg\/main_0  macrocell22   4381   5631  147109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:scl_in_last2_reg\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C1:bI2C_UDB:bus_busy_reg\/main_1
Capture Clock  : \I2C1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 147109p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5631
-------------------------------------   ---- 
End-of-path arrival time (ps)           5631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:scl_in_last_reg\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:scl_in_last_reg\/q    macrocell21   1250   1250  132899  RISE       1
\I2C1:bI2C_UDB:bus_busy_reg\/main_1  macrocell29   4381   5631  147109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:bus_busy_reg\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_0\/q
Path End       : \I2C1:Net_643_3\/main_5
Capture Clock  : \I2C1:Net_643_3\/clock_0
Path slack     : 147202p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5538
-------------------------------------   ---- 
End-of-path arrival time (ps)           5538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_0\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_0\/q  macrocell15   1250   1250  131964  RISE       1
\I2C1:Net_643_3\/main_5      macrocell31   4288   5538  147202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:Net_643_3\/clock_0                                   macrocell31         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_3\/q
Path End       : \I2C1:bI2C_UDB:m_state_3\/main_5
Capture Clock  : \I2C1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 147351p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5389
-------------------------------------   ---- 
End-of-path arrival time (ps)           5389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_3\/clock_0                          macrocell12         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_3\/q       macrocell12   1250   1250  128177  RISE       1
\I2C1:bI2C_UDB:m_state_3\/main_5  macrocell12   4139   5389  147351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_3\/clock_0                          macrocell12         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_0\/q
Path End       : \I2C1:bI2C_UDB:status_3\/main_6
Capture Clock  : \I2C1:bI2C_UDB:status_3\/clock_0
Path slack     : 147480p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5260
-------------------------------------   ---- 
End-of-path arrival time (ps)           5260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_0\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_0\/q      macrocell15   1250   1250  131964  RISE       1
\I2C1:bI2C_UDB:status_3\/main_6  macrocell16   4010   5260  147480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:status_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C1:bI2C_UDB:m_state_4\/main_0
Capture Clock  : \I2C1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 147486p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5254
-------------------------------------   ---- 
End-of-path arrival time (ps)           5254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:SyncCtl:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell1   1210   1210  142133  RISE       1
\I2C1:bI2C_UDB:m_state_4\/main_0           macrocell11    4044   5254  147486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_4\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_1\/q
Path End       : \I2C1:bI2C_UDB:m_state_1\/main_4
Capture Clock  : \I2C1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 147511p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5229
-------------------------------------   ---- 
End-of-path arrival time (ps)           5229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_1\/clock_0                          macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_1\/q       macrocell14   1250   1250  130220  RISE       1
\I2C1:bI2C_UDB:m_state_1\/main_4  macrocell14   3979   5229  147511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_1\/clock_0                          macrocell14         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C1:bI2C_UDB:m_state_3\/main_11
Capture Clock  : \I2C1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 147522p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5218
-------------------------------------   ---- 
End-of-path arrival time (ps)           5218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:lost_arb_reg\/clock_0                       macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:lost_arb_reg\/q     macrocell26   1250   1250  140506  RISE       1
\I2C1:bI2C_UDB:m_state_3\/main_11  macrocell12   3968   5218  147522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_3\/clock_0                          macrocell12         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_1\/q
Path End       : \I2C1:bI2C_UDB:m_state_4\/main_3
Capture Clock  : \I2C1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 147524p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5216
-------------------------------------   ---- 
End-of-path arrival time (ps)           5216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_1\/clock_0                          macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_1\/q       macrocell14   1250   1250  130220  RISE       1
\I2C1:bI2C_UDB:m_state_4\/main_3  macrocell11   3966   5216  147524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_4\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_2\/q
Path End       : \I2C1:bI2C_UDB:m_state_4\/main_2
Capture Clock  : \I2C1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 147572p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5168
-------------------------------------   ---- 
End-of-path arrival time (ps)           5168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_2\/clock_0                          macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_2\/q       macrocell13   1250   1250  130278  RISE       1
\I2C1:bI2C_UDB:m_state_4\/main_2  macrocell11   3918   5168  147572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_4\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_2\/q
Path End       : \I2C1:bI2C_UDB:m_state_2\/main_2
Capture Clock  : \I2C1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 147572p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5168
-------------------------------------   ---- 
End-of-path arrival time (ps)           5168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_2\/clock_0                          macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_2\/q       macrocell13   1250   1250  130278  RISE       1
\I2C1:bI2C_UDB:m_state_2\/main_2  macrocell13   3918   5168  147572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_2\/clock_0                          macrocell13         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C1:bI2C_UDB:sda_in_last_reg\/main_0
Capture Clock  : \I2C1:bI2C_UDB:sda_in_last_reg\/clock_0
Path slack     : 147646p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5094
-------------------------------------   ---- 
End-of-path arrival time (ps)           5094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:sda_in_reg\/clock_0                         macrocell10         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:sda_in_reg\/q            macrocell10   1250   1250  147646  RISE       1
\I2C1:bI2C_UDB:sda_in_last_reg\/main_0  macrocell23   3844   5094  147646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:sda_in_last_reg\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_reset\/q
Path End       : \I2C1:Net_643_3\/main_6
Capture Clock  : \I2C1:Net_643_3\/clock_0
Path slack     : 147665p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5075
-------------------------------------   ---- 
End-of-path arrival time (ps)           5075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_reset\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_reset\/q  macrocell33   1250   1250  137341  RISE       1
\I2C1:Net_643_3\/main_6    macrocell31   3825   5075  147665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:Net_643_3\/clock_0                                   macrocell31         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:sda_x_wire\/q
Path End       : \I2C1:sda_x_wire\/main_0
Capture Clock  : \I2C1:sda_x_wire\/clock_0
Path slack     : 147668p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5072
-------------------------------------   ---- 
End-of-path arrival time (ps)           5072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:sda_x_wire\/clock_0                                  macrocell32         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:sda_x_wire\/q       macrocell32   1250   1250  147668  RISE       1
\I2C1:sda_x_wire\/main_0  macrocell32   3822   5072  147668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:sda_x_wire\/clock_0                                  macrocell32         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_reset\/q
Path End       : \I2C1:bI2C_UDB:clkgen_tc1_reg\/main_1
Capture Clock  : \I2C1:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 147676p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5064
-------------------------------------   ---- 
End-of-path arrival time (ps)           5064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_reset\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_reset\/q              macrocell33   1250   1250  137341  RISE       1
\I2C1:bI2C_UDB:clkgen_tc1_reg\/main_1  macrocell25   3814   5064  147676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:clkgen_tc1_reg\/clock_0                     macrocell25         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:Net_643_3\/q
Path End       : \I2C1:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \I2C1:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 147751p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:Net_643_3\/clock_0                                   macrocell31         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:Net_643_3\/q                 macrocell31   1250   1250  132259  RISE       1
\I2C1:bI2C_UDB:clk_eq_reg\/main_0  macrocell30   3739   4989  147751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:clk_eq_reg\/clock_0                         macrocell30         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_4\/q
Path End       : \I2C1:bI2C_UDB:m_state_1\/main_1
Capture Clock  : \I2C1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 147753p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4987
-------------------------------------   ---- 
End-of-path arrival time (ps)           4987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_4\/clock_0                          macrocell11         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_4\/q       macrocell11   1250   1250  128609  RISE       1
\I2C1:bI2C_UDB:m_state_1\/main_1  macrocell14   3737   4987  147753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_1\/clock_0                          macrocell14         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:SyncCtl:CtrlReg\/control_6
Path End       : \I2C1:bI2C_UDB:m_state_3\/main_0
Capture Clock  : \I2C1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 147808p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:SyncCtl:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:SyncCtl:CtrlReg\/control_6  controlcell1   1210   1210  140792  RISE       1
\I2C1:bI2C_UDB:m_state_3\/main_0           macrocell12    3722   4932  147808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_3\/clock_0                          macrocell12         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_reset\/q
Path End       : \I2C1:bI2C_UDB:status_3\/main_7
Capture Clock  : \I2C1:bI2C_UDB:status_3\/clock_0
Path slack     : 147824p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4916
-------------------------------------   ---- 
End-of-path arrival time (ps)           4916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_reset\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_reset\/q        macrocell33   1250   1250  137341  RISE       1
\I2C1:bI2C_UDB:status_3\/main_7  macrocell16   3666   4916  147824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:status_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:status_2\/q
Path End       : \I2C1:bI2C_UDB:status_2\/main_0
Capture Clock  : \I2C1:bI2C_UDB:status_2\/clock_0
Path slack     : 147850p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4890
-------------------------------------   ---- 
End-of-path arrival time (ps)           4890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:status_2\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:status_2\/q       macrocell17   1250   1250  147850  RISE       1
\I2C1:bI2C_UDB:status_2\/main_0  macrocell17   3640   4890  147850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:status_2\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C1:bI2C_UDB:bus_busy_reg\/main_0
Capture Clock  : \I2C1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 147898p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4842
-------------------------------------   ---- 
End-of-path arrival time (ps)           4842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:scl_in_reg\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:scl_in_reg\/q         macrocell20   1250   1250  133296  RISE       1
\I2C1:bI2C_UDB:bus_busy_reg\/main_0  macrocell29   3592   4842  147898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:bus_busy_reg\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_3\/q
Path End       : \I2C1:bI2C_UDB:status_2\/main_2
Capture Clock  : \I2C1:bI2C_UDB:status_2\/clock_0
Path slack     : 147910p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4830
-------------------------------------   ---- 
End-of-path arrival time (ps)           4830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_3\/clock_0                          macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_3\/q      macrocell12   1250   1250  128177  RISE       1
\I2C1:bI2C_UDB:status_2\/main_2  macrocell17   3580   4830  147910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:status_2\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_3\/q
Path End       : \I2C1:bI2C_UDB:status_1\/main_2
Capture Clock  : \I2C1:bI2C_UDB:status_1\/clock_0
Path slack     : 147910p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4830
-------------------------------------   ---- 
End-of-path arrival time (ps)           4830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_3\/clock_0                          macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_3\/q      macrocell12   1250   1250  128177  RISE       1
\I2C1:bI2C_UDB:status_1\/main_2  macrocell18   3580   4830  147910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:status_1\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:Shifter:u0\/so_comb
Path End       : \I2C1:sda_x_wire\/main_2
Capture Clock  : \I2C1:sda_x_wire\/clock_0
Path slack     : 147916p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:Shifter:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:Shifter:u0\/so_comb  datapathcell1   2520   2520  147916  RISE       1
\I2C1:sda_x_wire\/main_2            macrocell32     2304   4824  147916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:sda_x_wire\/clock_0                                  macrocell32         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_1\/q
Path End       : \I2C1:bI2C_UDB:m_state_0\/main_4
Capture Clock  : \I2C1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 148073p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_1\/clock_0                          macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_1\/q       macrocell14   1250   1250  130220  RISE       1
\I2C1:bI2C_UDB:m_state_0\/main_4  macrocell15   3417   4667  148073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_1\/q
Path End       : \I2C1:bI2C_UDB:status_0\/main_5
Capture Clock  : \I2C1:bI2C_UDB:status_0\/clock_0
Path slack     : 148073p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_1\/clock_0                          macrocell14         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_1\/q      macrocell14   1250   1250  130220  RISE       1
\I2C1:bI2C_UDB:status_0\/main_5  macrocell19   3417   4667  148073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:status_0\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_0\/q
Path End       : \I2C1:bI2C_UDB:m_state_1\/main_5
Capture Clock  : \I2C1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 148090p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_0\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_0\/q       macrocell15   1250   1250  131964  RISE       1
\I2C1:bI2C_UDB:m_state_1\/main_5  macrocell14   3400   4650  148090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_1\/clock_0                          macrocell14         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_0\/q
Path End       : \I2C1:bI2C_UDB:m_state_4\/main_4
Capture Clock  : \I2C1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 148092p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_0\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_0\/q       macrocell15   1250   1250  131964  RISE       1
\I2C1:bI2C_UDB:m_state_4\/main_4  macrocell11   3398   4648  148092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_4\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_state_0\/q
Path End       : \I2C1:bI2C_UDB:m_state_0\/main_5
Capture Clock  : \I2C1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 148216p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4524
-------------------------------------   ---- 
End-of-path arrival time (ps)           4524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_0\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_state_0\/q       macrocell15   1250   1250  131964  RISE       1
\I2C1:bI2C_UDB:m_state_0\/main_5  macrocell15   3274   4524  148216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:Master:ClkGen:u0\/z0_comb
Path End       : \I2C1:bI2C_UDB:clkgen_tc1_reg\/main_0
Capture Clock  : \I2C1:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 148221p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4519
-------------------------------------   ---- 
End-of-path arrival time (ps)           4519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:Master:ClkGen:u0\/clock                     datapathcell2       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:Master:ClkGen:u0\/z0_comb  datapathcell2   2290   2290  138762  RISE       1
\I2C1:bI2C_UDB:clkgen_tc1_reg\/main_0     macrocell25     2229   4519  148221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:clkgen_tc1_reg\/clock_0                     macrocell25         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:SyncCtl:CtrlReg\/control_2
Path End       : \I2C1:bI2C_UDB:m_state_3\/main_2
Capture Clock  : \I2C1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 148473p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4267
-------------------------------------   ---- 
End-of-path arrival time (ps)           4267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:SyncCtl:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:SyncCtl:CtrlReg\/control_2  controlcell1   1210   1210  141464  RISE       1
\I2C1:bI2C_UDB:m_state_3\/main_2           macrocell12    3057   4267  148473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_3\/clock_0                          macrocell12         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C1:Net_643_3\/main_7
Capture Clock  : \I2C1:Net_643_3\/clock_0
Path slack     : 148495p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:clkgen_tc1_reg\/clock_0                     macrocell25         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:clkgen_tc1_reg\/q  macrocell25   1250   1250  132489  RISE       1
\I2C1:Net_643_3\/main_7           macrocell31   2995   4245  148495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:Net_643_3\/clock_0                                   macrocell31         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C1:sda_x_wire\/main_1
Capture Clock  : \I2C1:sda_x_wire\/clock_0
Path slack     : 148552p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:SyncCtl:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell1   1210   1210  142133  RISE       1
\I2C1:sda_x_wire\/main_1                   macrocell32    2978   4188  148552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:sda_x_wire\/clock_0                                  macrocell32         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:clkgen_tc2_reg\/q
Path End       : \I2C1:sda_x_wire\/main_10
Capture Clock  : \I2C1:sda_x_wire\/clock_0
Path slack     : 148567p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:clkgen_tc2_reg\/clock_0                     macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:clkgen_tc2_reg\/q  macrocell28   1250   1250  148567  RISE       1
\I2C1:sda_x_wire\/main_10         macrocell32   2923   4173  148567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:sda_x_wire\/clock_0                                  macrocell32         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C1:bI2C_UDB:Shifter:u0\/route_si
Capture Clock  : \I2C1:bI2C_UDB:Shifter:u0\/clock
Path slack     : 148588p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3500
--------------------------------------------   ------ 
End-of-path required time (ps)                 152750

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:sda_in_reg\/clock_0                         macrocell10         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:sda_in_reg\/q         macrocell10     1250   1250  147646  RISE       1
\I2C1:bI2C_UDB:Shifter:u0\/route_si  datapathcell1   2912   4162  148588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:Shifter:u0\/clock                           datapathcell1       0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C1:bI2C_UDB:lost_arb_reg\/main_2
Capture Clock  : \I2C1:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 148592p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:lost_arb_reg\/clock_0                       macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:lost_arb_reg\/q       macrocell26   1250   1250  140506  RISE       1
\I2C1:bI2C_UDB:lost_arb_reg\/main_2  macrocell26   2898   4148  148592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:lost_arb_reg\/clock_0                       macrocell26         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C1:sda_x_wire\/main_9
Capture Clock  : \I2C1:sda_x_wire\/clock_0
Path slack     : 148592p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:lost_arb_reg\/clock_0                       macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:lost_arb_reg\/q  macrocell26   1250   1250  140506  RISE       1
\I2C1:sda_x_wire\/main_9        macrocell32   2898   4148  148592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:sda_x_wire\/clock_0                                  macrocell32         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:SyncCtl:CtrlReg\/control_1
Path End       : \I2C1:bI2C_UDB:m_reset\/main_0
Capture Clock  : \I2C1:bI2C_UDB:m_reset\/clock_0
Path slack     : 148600p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4140
-------------------------------------   ---- 
End-of-path arrival time (ps)           4140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:SyncCtl:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:SyncCtl:CtrlReg\/control_1  controlcell1   1210   1210  148600  RISE       1
\I2C1:bI2C_UDB:m_reset\/main_0             macrocell33    2930   4140  148600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_reset\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:status_1\/q
Path End       : \I2C1:bI2C_UDB:status_1\/main_0
Capture Clock  : \I2C1:bI2C_UDB:status_1\/clock_0
Path slack     : 148684p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:status_1\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:status_1\/q       macrocell18   1250   1250  148684  RISE       1
\I2C1:bI2C_UDB:status_1\/main_0  macrocell18   2806   4056  148684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:status_1\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_reset\/q
Path End       : \I2C1:bI2C_UDB:m_state_4\/main_5
Capture Clock  : \I2C1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 148713p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_reset\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_reset\/q         macrocell33   1250   1250  137341  RISE       1
\I2C1:bI2C_UDB:m_state_4\/main_5  macrocell11   2777   4027  148713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_4\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_reset\/q
Path End       : \I2C1:bI2C_UDB:m_state_2\/main_3
Capture Clock  : \I2C1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 148713p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_reset\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_reset\/q         macrocell33   1250   1250  137341  RISE       1
\I2C1:bI2C_UDB:m_state_2\/main_3  macrocell13   2777   4027  148713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_state_2\/clock_0                          macrocell13         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:m_reset\/q
Path End       : \I2C1:bI2C_UDB:bus_busy_reg\/main_5
Capture Clock  : \I2C1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 148727p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4013
-------------------------------------   ---- 
End-of-path arrival time (ps)           4013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:m_reset\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:m_reset\/q            macrocell33   1250   1250  137341  RISE       1
\I2C1:bI2C_UDB:bus_busy_reg\/main_5  macrocell29   2763   4013  148727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:bus_busy_reg\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C1:bI2C_UDB:scl_in_last_reg\/main_0
Capture Clock  : \I2C1:bI2C_UDB:scl_in_last_reg\/clock_0
Path slack     : 148806p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3934
-------------------------------------   ---- 
End-of-path arrival time (ps)           3934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:scl_in_reg\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:scl_in_reg\/q            macrocell20   1250   1250  133296  RISE       1
\I2C1:bI2C_UDB:scl_in_last_reg\/main_0  macrocell21   2684   3934  148806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:scl_in_last_reg\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:status_0\/q
Path End       : \I2C1:bI2C_UDB:status_0\/main_0
Capture Clock  : \I2C1:bI2C_UDB:status_0\/clock_0
Path slack     : 148881p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:status_0\/clock_0                           macrocell19         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:status_0\/q       macrocell19   1250   1250  148881  RISE       1
\I2C1:bI2C_UDB:status_0\/main_0  macrocell19   2609   3859  148881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:status_0\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:status_3\/q
Path End       : \I2C1:bI2C_UDB:status_3\/main_0
Capture Clock  : \I2C1:bI2C_UDB:status_3\/clock_0
Path slack     : 148965p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:status_3\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:status_3\/q       macrocell16   1250   1250  148965  RISE       1
\I2C1:bI2C_UDB:status_3\/main_0  macrocell16   2525   3775  148965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:status_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C1:bI2C_UDB:sda_in_last2_reg\/main_0
Capture Clock  : \I2C1:bI2C_UDB:sda_in_last2_reg\/clock_0
Path slack     : 149176p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:sda_in_last_reg\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:sda_in_last_reg\/q        macrocell23   1250   1250  145148  RISE       1
\I2C1:bI2C_UDB:sda_in_last2_reg\/main_0  macrocell24   2314   3564  149176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:sda_in_last2_reg\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C1:bI2C_UDB:bus_busy_reg\/main_3
Capture Clock  : \I2C1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 149176p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:sda_in_last_reg\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:sda_in_last_reg\/q    macrocell23   1250   1250  145148  RISE       1
\I2C1:bI2C_UDB:bus_busy_reg\/main_3  macrocell29   2314   3564  149176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:bus_busy_reg\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:bus_busy_reg\/q
Path End       : \I2C1:bI2C_UDB:bus_busy_reg\/main_6
Capture Clock  : \I2C1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 149177p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:bus_busy_reg\/clock_0                       macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:bus_busy_reg\/q       macrocell29   1250   1250  149177  RISE       1
\I2C1:bI2C_UDB:bus_busy_reg\/main_6  macrocell29   2313   3563  149177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:bus_busy_reg\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \I2C1:bI2C_UDB:bus_busy_reg\/main_4
Capture Clock  : \I2C1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 149183p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:sda_in_last2_reg\/clock_0                   macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:sda_in_last2_reg\/q   macrocell24   1250   1250  145156  RISE       1
\I2C1:bI2C_UDB:bus_busy_reg\/main_4  macrocell29   2307   3557  149183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:bus_busy_reg\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C1:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \I2C1:bI2C_UDB:bus_busy_reg\/main_2
Capture Clock  : \I2C1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 149204p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   156250
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 152740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:scl_in_last2_reg\/clock_0                   macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C1:bI2C_UDB:scl_in_last2_reg\/q   macrocell22   1250   1250  145177  RISE       1
\I2C1:bI2C_UDB:bus_busy_reg\/main_2  macrocell29   2286   3536  149204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C1:bI2C_UDB:bus_busy_reg\/clock_0                       macrocell29         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

