/***********************license start***************
 * Author: Cavium Inc.
 *
 * Contact: support@cavium.com
 * This file is part of the OCTEON SDK
 *
 * Copyright (c) 2003-2010 Cavium Inc.
 *
 * This file is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License, Version 2, as
 * published by the Free Software Foundation.
 *
 * This file is distributed in the hope that it will be useful, but
 * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
 * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
 * NONINFRINGEMENT.  See the GNU General Public License for more
 * details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this file; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
 * or visit http://www.gnu.org/licenses/.
 *
 * This file may also be available under a different license from Cavium.
 * Contact Cavium Inc. for more information
 ***********************license end**************************************/

/**
 * @file
 *
 * This header file defines the work queue entry (wqe) data structure.
 * Since this is a commonly used structure that depends on structures
 * from several hardware blocks, those definitions have been placed
 * in this file to create a single point of definition of the wqe
 * format.
 * Data structures are still named according to the block that they
 * relate to.
 *
 * This file must not depend on any other header files, except for cvmx.h!!!
 *
 *
 */

#ifndef __CVMX_WQE_H__
#define __CVMX_WQE_H__

#include <asm/octeon/cvmx-csr-enums.h>

#include "cvmx-pip-defs.h"
#include "cvmx-packet.h"

#define OCT_TAG_TYPE_STRING(x) (((x) == CVMX_POW_TAG_TYPE_ORDERED) ?  "ORDERED" : \
                                (((x) == CVMX_POW_TAG_TYPE_ATOMIC) ?  "ATOMIC" : \
                                (((x) == CVMX_POW_TAG_TYPE_NULL) ?  "NULL" : \
                                "NULL_NULL")))

/* Error levels in WQE entry word2 */
#define PKI_ERRLEV_E__RE_M                                 (0x0)
#define PKI_ERRLEV_E__LA_M                                 (0x1)
#define PKI_ERRLEV_E__LB_M                                 (0x2)
#define PKI_ERRLEV_E__LC_M                                 (0x3)
#define PKI_ERRLEV_E__LD_M                                 (0x4)
#define PKI_ERRLEV_E__LE_M                                 (0x5)
#define PKI_ERRLEV_E__LF_M                                 (0x6)
#define PKI_ERRLEV_E__LG_M                                 (0x7)

enum cvmx_pki_errlevel {
	CVMX_PKI_ERRLEV_E_RE = PKI_ERRLEV_E__RE_M,
	CVMX_PKI_ERRLEV_E_LA = PKI_ERRLEV_E__LA_M,
	CVMX_PKI_ERRLEV_E_LB = PKI_ERRLEV_E__LB_M,
	CVMX_PKI_ERRLEV_E_LC = PKI_ERRLEV_E__LC_M,
	CVMX_PKI_ERRLEV_E_LD = PKI_ERRLEV_E__LD_M,
	CVMX_PKI_ERRLEV_E_LE = PKI_ERRLEV_E__LE_M,
	CVMX_PKI_ERRLEV_E_LF = PKI_ERRLEV_E__LF_M,
	CVMX_PKI_ERRLEV_E_LG = PKI_ERRLEV_E__LG_M
};

/* Layer types in pki */
#define CVMX_PKI_LTYPE_E_NONE_M                                (0x0)
#define CVMX_PKI_LTYPE_E_ENET_M                                (0x1)
#define CVMX_PKI_LTYPE_E_VLAN_M                                (0x2)
#define CVMX_PKI_LTYPE_E_SNAP_PAYLD_M                          (0x5)
#define CVMX_PKI_LTYPE_E_ARP_M                                 (0x6)
#define CVMX_PKI_LTYPE_E_RARP_M                                (0x7)
#define CVMX_PKI_LTYPE_E_IP4_M                                 (0x8)
#define CVMX_PKI_LTYPE_E_IP4_OPT_M                             (0x9)
#define CVMX_PKI_LTYPE_E_IP6_M                                 (0xA)
#define CVMX_PKI_LTYPE_E_IP6_OPT_M                             (0xB)
#define CVMX_PKI_LTYPE_E_IPSEC_ESP_M                           (0xC)
#define CVMX_PKI_LTYPE_E_IPFRAG_M                              (0xD)
#define CVMX_PKI_LTYPE_E_IPCOMP_M                              (0xE)
#define CVMX_PKI_LTYPE_E_TCP_M                                 (0x10)
#define CVMX_PKI_LTYPE_E_UDP_M                                 (0x11)
#define CVMX_PKI_LTYPE_E_SCTP_M                                (0x12)
#define CVMX_PKI_LTYPE_E_UDP_VXLAN_M                           (0x13)
#define CVMX_PKI_LTYPE_E_GRE_M                                 (0x14)
#define CVMX_PKI_LTYPE_E_NVGRE_M                               (0x15)
#define CVMX_PKI_LTYPE_E_GTP_M                                 (0x16)
#define CVMX_PKI_LTYPE_E_SW28_M                                (0x1C)
#define CVMX_PKI_LTYPE_E_SW29_M                                (0x1D)
#define CVMX_PKI_LTYPE_E_SW30_M                                (0x1E)
#define CVMX_PKI_LTYPE_E_SW31_M                                (0x1F)

enum cvmx_pki_layer_type {
	CVMX_PKI_LTYPE_E_NONE = CVMX_PKI_LTYPE_E_NONE_M,
	CVMX_PKI_LTYPE_E_ENET = CVMX_PKI_LTYPE_E_ENET_M,
	CVMX_PKI_LTYPE_E_VLAN = CVMX_PKI_LTYPE_E_VLAN_M,
	CVMX_PKI_LTYPE_E_SNAP_PAYLD = CVMX_PKI_LTYPE_E_SNAP_PAYLD_M,
	CVMX_PKI_LTYPE_E_ARP = CVMX_PKI_LTYPE_E_ARP_M,
	CVMX_PKI_LTYPE_E_RARP = CVMX_PKI_LTYPE_E_RARP_M,
	CVMX_PKI_LTYPE_E_IP4 = CVMX_PKI_LTYPE_E_IP4_M,
	CVMX_PKI_LTYPE_E_IP4_OPT = CVMX_PKI_LTYPE_E_IP4_OPT_M,
	CVMX_PKI_LTYPE_E_IP6 = CVMX_PKI_LTYPE_E_IP6_M,
	CVMX_PKI_LTYPE_E_IP6_OPT = CVMX_PKI_LTYPE_E_IP6_OPT_M,
	CVMX_PKI_LTYPE_E_IPSEC_ESP = CVMX_PKI_LTYPE_E_IPSEC_ESP_M,
	CVMX_PKI_LTYPE_E_IPFRAG = CVMX_PKI_LTYPE_E_IPFRAG_M,
	CVMX_PKI_LTYPE_E_IPCOMP = CVMX_PKI_LTYPE_E_IPCOMP_M,
	CVMX_PKI_LTYPE_E_TCP = CVMX_PKI_LTYPE_E_TCP_M,
	CVMX_PKI_LTYPE_E_UDP = CVMX_PKI_LTYPE_E_UDP_M,
	CVMX_PKI_LTYPE_E_SCTP = CVMX_PKI_LTYPE_E_SCTP_M,
	CVMX_PKI_LTYPE_E_UDP_VXLAN = CVMX_PKI_LTYPE_E_UDP_VXLAN_M,
	CVMX_PKI_LTYPE_E_GRE = CVMX_PKI_LTYPE_E_GRE_M,
	CVMX_PKI_LTYPE_E_NVGRE = CVMX_PKI_LTYPE_E_NVGRE_M,
	CVMX_PKI_LTYPE_E_GTP = CVMX_PKI_LTYPE_E_GTP_M,
	CVMX_PKI_LTYPE_E_SW28 = CVMX_PKI_LTYPE_E_SW28_M,
	CVMX_PKI_LTYPE_E_SW29 = CVMX_PKI_LTYPE_E_SW29_M,
	CVMX_PKI_LTYPE_E_SW30 = CVMX_PKI_LTYPE_E_SW30_M,
	CVMX_PKI_LTYPE_E_SW31 = CVMX_PKI_LTYPE_E_SW31_M,
	CVMX_PKI_LTYPE_E_MAX = CVMX_PKI_LTYPE_E_SW31
};

typedef union {
	uint64_t u64;
#ifdef __BIG_ENDIAN_BITFIELD
	struct {
		uint64_t ptr_vlan:8;		  /**< Contains a byte pointer to the first byte of the
					               VLAN ID field for the first or second VLAN. */
		uint64_t ptr_layer_g:8;		  /**< Contains a byte pointer to the start of layer G */
		uint64_t ptr_layer_f:8;		  /**< Contains a byte pointer to the start of layer F */
		uint64_t ptr_layer_e:8;		  /**< Contains a byte pointer to the start of layer E */
		uint64_t ptr_layer_d:8;		  /**< Contains a byte pointer to the start of layer D */
		uint64_t ptr_layer_c:8;		  /**< Contains a byte pointer to the start of layer C */
		uint64_t ptr_layer_b:8;		  /**< Contains a byte pointer to the start of layer B */
		uint64_t ptr_layer_a:8;		  /**< Contains a byte pointer to the start of layer A */
	};
#else
	struct {
		uint64_t ptr_layer_a:8;
		uint64_t ptr_layer_b:8;
		uint64_t ptr_layer_c:8;
		uint64_t ptr_layer_d:8;
		uint64_t ptr_layer_e:8;
		uint64_t ptr_layer_f:8;
		uint64_t ptr_layer_g:8;
		uint64_t ptr_vlan:8;

	};
#endif
} cvmx_pki_wqe_word4_t;

/**
 * HW decode / err_code in work queue entry
 */
typedef union {
	uint64_t u64;

#ifdef __BIG_ENDIAN_BITFIELD
    /** Use this struct if the hardware determines that the packet is IP */
	struct {
		uint64_t bufs:8;		  /**< HW sets this to the number of buffers used by this packet */
		uint64_t ip_offset:8;		  /**< HW sets to the number of L2 bytes prior to the IP */
		uint64_t vlan_valid:1;		  /**< set to 1 if we found DSA/VLAN in the L2 */
		uint64_t vlan_stacked:1;	  /**< Set to 1 if the DSA/VLAN tag is stacked */
		uint64_t unassigned:1;
		uint64_t vlan_cfi:1;		  /**< HW sets to the DSA/VLAN CFI flag (valid when vlan_valid) */
		uint64_t vlan_id:12;		  /**< HW sets to the DSA/VLAN_ID field (valid when vlan_valid) */
		uint64_t varies:12;
				/**< 38xx and 68xx have different definitions.  */
		uint64_t dec_ipcomp:1;		  /**< the packet needs to be decompressed */
		uint64_t tcp_or_udp:1;		  /**< the packet is either TCP or UDP */
		uint64_t dec_ipsec:1;		  /**< the packet needs to be decrypted (ESP or AH) */
		uint64_t is_v6:1;		  /**< the packet is IPv6 */

		/* (rcv_error, not_IP, IP_exc, is_frag, L4_error, software, etc.) */

		uint64_t software:1;		  /**< reserved for software use, hardware will clear on packet creation */
		/* exceptional conditions below */
		uint64_t L4_error:1;		  /**< the receive interface hardware detected an L4 error (only applies if !is_frag)
                                                    (only applies if !rcv_error && !not_IP && !IP_exc && !is_frag)
                                                    failure indicated in err_code below, decode:
                                                    - 1 = Malformed L4
                                                    - 2 = L4 Checksum Error: the L4 checksum value is
                                                    - 3 = UDP Length Error: The UDP length field would make the UDP data longer than what
                                                        remains in the IP packet (as defined by the IP header length field).
                                                    - 4 = Bad L4 Port: either the source or destination TCP/UDP port is 0.
                                                    - 8 = TCP FIN Only: the packet is TCP and only the FIN flag set.
                                                    - 9 = TCP No Flags: the packet is TCP and no flags are set.
                                                    - 10 = TCP FIN RST: the packet is TCP and both FIN and RST are set.
                                                    - 11 = TCP SYN URG: the packet is TCP and both SYN and URG are set.
                                                    - 12 = TCP SYN RST: the packet is TCP and both SYN and RST are set.
                                                    - 13 = TCP SYN FIN: the packet is TCP and both SYN and FIN are set. */

		uint64_t is_frag:1;		  /**< set if the packet is a fragment */
		uint64_t IP_exc:1;		  /**< the receive interface hardware detected an IP error / exception
                                                    (only applies if !rcv_error && !not_IP) failure indicated in err_code below, decode:
                                                    - 1 = Not IP: the IP version field is neither 4 nor 6.
                                                    - 2 = IPv4 Header Checksum Error: the IPv4 header has a checksum violation.
                                                    - 3 = IP Malformed Header: the packet is not long enough to contain the IP header.
                                                    - 4 = IP Malformed: the packet is not long enough to contain the bytes indicated by the IP
                                                        header. Pad is allowed.
                                                    - 5 = IP TTL Hop: the IPv4 TTL field or the IPv6 Hop Count field are zero.
                                                    - 6 = IP Options */

		uint64_t is_bcast:1;		  /**< set if the hardware determined that the packet is a broadcast */
		uint64_t is_mcast:1;		  /**< set if the hardware determined that the packet is a multi-cast */
		uint64_t not_IP:1;		  /**< set if the packet may not be IP (must be zero in this case) */
		uint64_t rcv_error:1;		  /**< the receive interface hardware detected a receive error (must be zero in this case) */
		/* lower err_code = first-level descriptor of the work */
		/* zero for packet submitted by hardware that isn't on the slow path */

		uint64_t err_code:8;		  /**< type is cvmx_pip_err_t */
	} s;
	struct {
		uint64_t bufs:8;		  /**< HW sets this to the number of buffers used by this packet */
		uint64_t ip_offset:8;		  /**< HW sets to the number of L2 bytes prior to the IP */
		uint64_t vlan_valid:1;		  /**< set to 1 if we found DSA/VLAN in the L2 */
		uint64_t vlan_stacked:1;	  /**< Set to 1 if the DSA/VLAN tag is stacked */
		uint64_t unassigned:1;
		uint64_t vlan_cfi:1;		  /**< HW sets to the DSA/VLAN CFI flag (valid when vlan_valid) */
		uint64_t vlan_id:12;		  /**< HW sets to the DSA/VLAN_ID field (valid when vlan_valid) */

		uint64_t port:12;
			       /**< MAC/PIP port number.  */

		uint64_t dec_ipcomp:1;		  /**< the packet needs to be decompressed */
		uint64_t tcp_or_udp:1;		  /**< the packet is either TCP or UDP */
		uint64_t dec_ipsec:1;		  /**< the packet needs to be decrypted (ESP or AH) */
		uint64_t is_v6:1;		  /**< the packet is IPv6 */

		/* (rcv_error, not_IP, IP_exc, is_frag, L4_error, software, etc.) */

		uint64_t software:1;		  /**< reserved for software use, hardware will clear on packet creation */
		/* exceptional conditions below */
		uint64_t L4_error:1;		  /**< the receive interface hardware detected an L4 error (only applies if !is_frag)
                                                    (only applies if !rcv_error && !not_IP && !IP_exc && !is_frag)
                                                    failure indicated in err_code below, decode:
                                                    - 1 = Malformed L4
                                                    - 2 = L4 Checksum Error: the L4 checksum value is
                                                    - 3 = UDP Length Error: The UDP length field would make the UDP data longer than what
                                                        remains in the IP packet (as defined by the IP header length field).
                                                    - 4 = Bad L4 Port: either the source or destination TCP/UDP port is 0.
                                                    - 8 = TCP FIN Only: the packet is TCP and only the FIN flag set.
                                                    - 9 = TCP No Flags: the packet is TCP and no flags are set.
                                                    - 10 = TCP FIN RST: the packet is TCP and both FIN and RST are set.
                                                    - 11 = TCP SYN URG: the packet is TCP and both SYN and URG are set.
                                                    - 12 = TCP SYN RST: the packet is TCP and both SYN and RST are set.
                                                    - 13 = TCP SYN FIN: the packet is TCP and both SYN and FIN are set. */

		uint64_t is_frag:1;		  /**< set if the packet is a fragment */
		uint64_t IP_exc:1;		  /**< the receive interface hardware detected an IP error / exception
                                                    (only applies if !rcv_error && !not_IP) failure indicated in err_code below, decode:
                                                    - 1 = Not IP: the IP version field is neither 4 nor 6.
                                                    - 2 = IPv4 Header Checksum Error: the IPv4 header has a checksum violation.
                                                    - 3 = IP Malformed Header: the packet is not long enough to contain the IP header.
                                                    - 4 = IP Malformed: the packet is not long enough to contain the bytes indicated by the IP
                                                        header. Pad is allowed.
                                                    - 5 = IP TTL Hop: the IPv4 TTL field or the IPv6 Hop Count field are zero.
                                                    - 6 = IP Options */

		uint64_t is_bcast:1;		  /**< set if the hardware determined that the packet is a broadcast */
		uint64_t is_mcast:1;		  /**< set if the hardware determined that the packet is a multi-cast */
		uint64_t not_IP:1;		  /**< set if the packet may not be IP (must be zero in this case) */
		uint64_t rcv_error:1;		  /**< the receive interface hardware detected a receive error (must be zero in this case) */
		/* lower err_code = first-level descriptor of the work */
		/* zero for packet submitted by hardware that isn't on the slow path */

		uint64_t err_code:8;		  /**< type is cvmx_pip_err_t */
	} s_cn68xx;
	struct {
		uint64_t bufs:8;		  /**< HW sets this to the number of buffers used by this packet */
		uint64_t ip_offset:8;		  /**< HW sets to the number of L2 bytes prior to the IP */
		uint64_t vlan_valid:1;		  /**< set to 1 if we found DSA/VLAN in the L2 */
		uint64_t vlan_stacked:1;	  /**< Set to 1 if the DSA/VLAN tag is stacked */
		uint64_t unassigned:1;
		uint64_t vlan_cfi:1;		  /**< HW sets to the DSA/VLAN CFI flag (valid when vlan_valid) */
		uint64_t vlan_id:12;		  /**< HW sets to the DSA/VLAN_ID field (valid when vlan_valid) */
		uint64_t pr:4;			  /**< Ring Identifier (if PCIe). Requires PIP_GBL_CTL[RING_EN]=1 */
		uint64_t unassigned2a:4;
		uint64_t unassigned2:4;

		uint64_t dec_ipcomp:1;		  /**< the packet needs to be decompressed */
		uint64_t tcp_or_udp:1;		  /**< the packet is either TCP or UDP */
		uint64_t dec_ipsec:1;		  /**< the packet needs to be decrypted (ESP or AH) */
		uint64_t is_v6:1;		  /**< the packet is IPv6 */

		/* (rcv_error, not_IP, IP_exc, is_frag, L4_error, software, etc.) */

		uint64_t software:1;		  /**< reserved for software use, hardware will clear on packet creation */
		/* exceptional conditions below */
		uint64_t L4_error:1;		  /**< the receive interface hardware detected an L4 error (only applies if !is_frag)
                                                    (only applies if !rcv_error && !not_IP && !IP_exc && !is_frag)
                                                    failure indicated in err_code below, decode:
                                                    - 1 = Malformed L4
                                                    - 2 = L4 Checksum Error: the L4 checksum value is
                                                    - 3 = UDP Length Error: The UDP length field would make the UDP data longer than what
                                                        remains in the IP packet (as defined by the IP header length field).
                                                    - 4 = Bad L4 Port: either the source or destination TCP/UDP port is 0.
                                                    - 8 = TCP FIN Only: the packet is TCP and only the FIN flag set.
                                                    - 9 = TCP No Flags: the packet is TCP and no flags are set.
                                                    - 10 = TCP FIN RST: the packet is TCP and both FIN and RST are set.
                                                    - 11 = TCP SYN URG: the packet is TCP and both SYN and URG are set.
                                                    - 12 = TCP SYN RST: the packet is TCP and both SYN and RST are set.
                                                    - 13 = TCP SYN FIN: the packet is TCP and both SYN and FIN are set. */

		uint64_t is_frag:1;		  /**< set if the packet is a fragment */
		uint64_t IP_exc:1;		  /**< the receive interface hardware detected an IP error / exception
                                                    (only applies if !rcv_error && !not_IP) failure indicated in err_code below, decode:
                                                    - 1 = Not IP: the IP version field is neither 4 nor 6.
                                                    - 2 = IPv4 Header Checksum Error: the IPv4 header has a checksum violation.
                                                    - 3 = IP Malformed Header: the packet is not long enough to contain the IP header.
                                                    - 4 = IP Malformed: the packet is not long enough to contain the bytes indicated by the IP
                                                        header. Pad is allowed.
                                                    - 5 = IP TTL Hop: the IPv4 TTL field or the IPv6 Hop Count field are zero.
                                                    - 6 = IP Options */

		uint64_t is_bcast:1;		  /**< set if the hardware determined that the packet is a broadcast */
		uint64_t is_mcast:1;		  /**< set if the hardware determined that the packet is a multi-cast */
		uint64_t not_IP:1;		  /**< set if the packet may not be IP (must be zero in this case) */
		uint64_t rcv_error:1;		  /**< the receive interface hardware detected a receive error (must be zero in this case) */
		/* lower err_code = first-level descriptor of the work */
		/* zero for packet submitted by hardware that isn't on the slow path */

		uint64_t err_code:8;		  /**< type is cvmx_pip_err_t */
	} s_cn38xx;

    /**< use this to get at the 16 vlan bits */
	struct {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t unused1:16;
		uint64_t vlan:16;
		uint64_t unused2:32;
#else
	        uint64_t unused2:32;
	        uint64_t vlan:16;
	        uint64_t unused1:16;

#endif
	} svlan;

    /**< use this struct if the hardware could not determine that the packet is ip */
	struct {
		uint64_t bufs:8;		  /**< HW sets this to the number of buffers used by this packet */
		uint64_t unused:8;
		uint64_t vlan_valid:1;		  /**< set to 1 if we found DSA/VLAN in the L2 */
		uint64_t vlan_stacked:1;	  /**< Set to 1 if the DSA/VLAN tag is stacked */
		uint64_t unassigned:1;
		uint64_t vlan_cfi:1;		  /**< HW sets to the DSA/VLAN CFI flag (valid when vlan_valid) */
		uint64_t vlan_id:12;		  /**< HW sets to the DSA/VLAN_ID field (valid when vlan_valid) */

		uint64_t varies:12;
				/**< 38xx and 68xx have different definitions.  */
		uint64_t unassigned2:4;

		uint64_t software:1;		  /**< reserved for software use, hardware will clear on packet creation */
		uint64_t unassigned3:1;
		uint64_t is_rarp:1;		  /**< set if the hardware determined that the packet is rarp */
		uint64_t is_arp:1;		  /**< set if the hardware determined that the packet is arp */
		uint64_t is_bcast:1;		  /**< set if the hardware determined that the packet is a broadcast */
		uint64_t is_mcast:1;		  /**< set if the hardware determined that the packet is a multi-cast */
		uint64_t not_IP:1;		  /**< set if the packet may not be IP (must be one in this case) */
		uint64_t rcv_error:1;		  /**< the receive interface hardware detected a receive error.
                                                    Failure indicated in err_code below, decode:
                                                    - 1 = partial error: a packet was partially received, but internal
                                                        buffering / bandwidth was not adequate to receive the entire packet.
                                                    - 2 = jabber error: the RGMII packet was too large and is truncated.
                                                    - 3 = overrun error: the RGMII packet is longer than allowed and had
                                                        an FCS error.
                                                    - 4 = oversize error: the RGMII packet is longer than allowed.
                                                    - 5 = alignment error: the RGMII packet is not an integer number of bytes
                                                        and had an FCS error (100M and 10M only).
                                                    - 6 = fragment error: the RGMII packet is shorter than allowed and had an
                                                        FCS error.
                                                    - 7 = GMX FCS error: the RGMII packet had an FCS error.
                                                    - 8 = undersize error: the RGMII packet is shorter than allowed.
                                                    - 9 = extend error: the RGMII packet had an extend error.
                                                    - 10 = length mismatch error: the RGMII packet had a length that did not
                                                        match the length field in the L2 HDR.
                                                    - 11 = RGMII RX error/SPI4 DIP4 Error: the RGMII packet had one or more
                                                        data reception errors (RXERR) or the SPI4 packet had one or more DIP4
                                                        errors.
                                                    - 12 = RGMII skip error/SPI4 Abort Error: the RGMII packet was not large
                                                        enough to cover the skipped bytes or the SPI4 packet was terminated
                                                        with an About EOPS.
                                                    - 13 = RGMII nibble error/SPI4 Port NXA Error: the RGMII packet had a
                                                        studder error (data not repeated - 10/100M only) or the SPI4 packet
                                                        was sent to an NXA.
                                                    - 16 = FCS error: a SPI4.2 packet had an FCS error.
                                                    - 17 = Skip error: a packet was not large enough to cover the skipped bytes.
                                                    - 18 = L2 header malformed: the packet is not long enough to contain the L2 */

		/* lower err_code = first-level descriptor of the work */
		/* zero for packet submitted by hardware that isn't on the slow path */
		uint64_t err_code:8;	/* type is cvmx_pip_err_t (union, so can't use directly */
	} snoip;
	struct {
		uint64_t bufs:8;		  /**< HW sets this to the number of buffers used by this packet */
		uint64_t unused:8;
		uint64_t vlan_valid:1;		  /**< set to 1 if we found DSA/VLAN in the L2 */
		uint64_t vlan_stacked:1;	  /**< Set to 1 if the DSA/VLAN tag is stacked */
		uint64_t unassigned:1;
		uint64_t vlan_cfi:1;		  /**< HW sets to the DSA/VLAN CFI flag (valid when vlan_valid) */
		uint64_t vlan_id:12;		  /**< HW sets to the DSA/VLAN_ID field (valid when vlan_valid) */

		uint64_t port:12;
			      /**< MAC/PIP port number.  */
		uint64_t unassigned2:4;

		uint64_t software:1;		  /**< reserved for software use, hardware will clear on packet creation */
		uint64_t unassigned3:1;
		uint64_t is_rarp:1;		  /**< set if the hardware determined that the packet is rarp */
		uint64_t is_arp:1;		  /**< set if the hardware determined that the packet is arp */
		uint64_t is_bcast:1;		  /**< set if the hardware determined that the packet is a broadcast */
		uint64_t is_mcast:1;		  /**< set if the hardware determined that the packet is a multi-cast */
		uint64_t not_IP:1;		  /**< set if the packet may not be IP (must be one in this case) */
		uint64_t rcv_error:1;		  /**< the receive interface hardware detected a receive error.
                                                    Failure indicated in err_code below, decode:
                                                    - 1 = partial error: a packet was partially received, but internal
                                                        buffering / bandwidth was not adequate to receive the entire packet.
                                                    - 2 = jabber error: the RGMII packet was too large and is truncated.
                                                    - 3 = overrun error: the RGMII packet is longer than allowed and had
                                                        an FCS error.
                                                    - 4 = oversize error: the RGMII packet is longer than allowed.
                                                    - 5 = alignment error: the RGMII packet is not an integer number of bytes
                                                        and had an FCS error (100M and 10M only).
                                                    - 6 = fragment error: the RGMII packet is shorter than allowed and had an
                                                        FCS error.
                                                    - 7 = GMX FCS error: the RGMII packet had an FCS error.
                                                    - 8 = undersize error: the RGMII packet is shorter than allowed.
                                                    - 9 = extend error: the RGMII packet had an extend error.
                                                    - 10 = length mismatch error: the RGMII packet had a length that did not
                                                        match the length field in the L2 HDR.
                                                    - 11 = RGMII RX error/SPI4 DIP4 Error: the RGMII packet had one or more
                                                        data reception errors (RXERR) or the SPI4 packet had one or more DIP4
                                                        errors.
                                                    - 12 = RGMII skip error/SPI4 Abort Error: the RGMII packet was not large
                                                        enough to cover the skipped bytes or the SPI4 packet was terminated
                                                        with an About EOPS.
                                                    - 13 = RGMII nibble error/SPI4 Port NXA Error: the RGMII packet had a
                                                        studder error (data not repeated - 10/100M only) or the SPI4 packet
                                                        was sent to an NXA.
                                                    - 16 = FCS error: a SPI4.2 packet had an FCS error.
                                                    - 17 = Skip error: a packet was not large enough to cover the skipped bytes.
                                                    - 18 = L2 header malformed: the packet is not long enough to contain the L2 */

		/* lower err_code = first-level descriptor of the work */
		/* zero for packet submitted by hardware that isn't on the slow path */
		uint64_t err_code:8;	/* type is cvmx_pip_err_t (union, so can't use directly */
	} snoip_cn68xx;
	struct {
		uint64_t bufs:8;		  /**< HW sets this to the number of buffers used by this packet */
		uint64_t unused:8;
		uint64_t vlan_valid:1;		  /**< set to 1 if we found DSA/VLAN in the L2 */
		uint64_t vlan_stacked:1;	  /**< Set to 1 if the DSA/VLAN tag is stacked */
		uint64_t unassigned:1;
		uint64_t vlan_cfi:1;		  /**< HW sets to the DSA/VLAN CFI flag (valid when vlan_valid) */
		uint64_t vlan_id:12;		  /**< HW sets to the DSA/VLAN_ID field (valid when vlan_valid) */
		uint64_t pr:4;			  /**< Ring Identifier (if PCIe). Requires PIP_GBL_CTL[RING_EN]=1 */
		uint64_t unassigned2a:8;
		uint64_t unassigned2:4;

		uint64_t software:1;		  /**< reserved for software use, hardware will clear on packet creation */
		uint64_t unassigned3:1;
		uint64_t is_rarp:1;		  /**< set if the hardware determined that the packet is rarp */
		uint64_t is_arp:1;		  /**< set if the hardware determined that the packet is arp */
		uint64_t is_bcast:1;		  /**< set if the hardware determined that the packet is a broadcast */
		uint64_t is_mcast:1;		  /**< set if the hardware determined that the packet is a multi-cast */
		uint64_t not_IP:1;		  /**< set if the packet may not be IP (must be one in this case) */
		uint64_t rcv_error:1;		  /**< the receive interface hardware detected a receive error.
                                                    Failure indicated in err_code below, decode:
                                                    - 1 = partial error: a packet was partially received, but internal
                                                        buffering / bandwidth was not adequate to receive the entire packet.
                                                    - 2 = jabber error: the RGMII packet was too large and is truncated.
                                                    - 3 = overrun error: the RGMII packet is longer than allowed and had
                                                        an FCS error.
                                                    - 4 = oversize error: the RGMII packet is longer than allowed.
                                                    - 5 = alignment error: the RGMII packet is not an integer number of bytes
                                                        and had an FCS error (100M and 10M only).
                                                    - 6 = fragment error: the RGMII packet is shorter than allowed and had an
                                                        FCS error.
                                                    - 7 = GMX FCS error: the RGMII packet had an FCS error.
                                                    - 8 = undersize error: the RGMII packet is shorter than allowed.
                                                    - 9 = extend error: the RGMII packet had an extend error.
                                                    - 10 = length mismatch error: the RGMII packet had a length that did not
                                                        match the length field in the L2 HDR.
                                                    - 11 = RGMII RX error/SPI4 DIP4 Error: the RGMII packet had one or more
                                                        data reception errors (RXERR) or the SPI4 packet had one or more DIP4
                                                        errors.
                                                    - 12 = RGMII skip error/SPI4 Abort Error: the RGMII packet was not large
                                                        enough to cover the skipped bytes or the SPI4 packet was terminated
                                                        with an About EOPS.
                                                    - 13 = RGMII nibble error/SPI4 Port NXA Error: the RGMII packet had a
                                                        studder error (data not repeated - 10/100M only) or the SPI4 packet
                                                        was sent to an NXA.
                                                    - 16 = FCS error: a SPI4.2 packet had an FCS error.
                                                    - 17 = Skip error: a packet was not large enough to cover the skipped bytes.
                                                    - 18 = L2 header malformed: the packet is not long enough to contain the L2 */

		/* lower err_code = first-level descriptor of the work */
		/* zero for packet submitted by hardware that isn't on the slow path */
		uint64_t err_code:8;	/* type is cvmx_pip_err_t (union, so can't use directly */
	} snoip_cn38xx;
#else				/* __LITTLE_ENDIAN_BITFIELD */
	struct {
		uint64_t err_code:8;
		uint64_t rcv_error:1;
		uint64_t not_IP:1;
		uint64_t is_mcast:1;
		uint64_t is_bcast:1;
		uint64_t IP_exc:1;
		uint64_t is_frag:1;
		uint64_t L4_error:1;
		uint64_t software:1;
		uint64_t is_v6:1;
		uint64_t dec_ipsec:1;
		uint64_t tcp_or_udp:1;
		uint64_t dec_ipcomp:1;
		uint64_t varies:12;
		uint64_t vlan_id:12;
		uint64_t vlan_cfi:1;
		uint64_t unassigned:1;
		uint64_t vlan_stacked:1;
		uint64_t vlan_valid:1;
		uint64_t ip_offset:8;
		uint64_t bufs:8;
	} s;
	struct {
		uint64_t err_code:8;
		uint64_t rcv_error:1;
		uint64_t not_IP:1;
		uint64_t is_mcast:1;
		uint64_t is_bcast:1;
		uint64_t IP_exc:1;
		uint64_t is_frag:1;
		uint64_t L4_error:1;
		uint64_t software:1;
		uint64_t is_v6:1;
		uint64_t dec_ipsec:1;
		uint64_t tcp_or_udp:1;
		uint64_t dec_ipcomp:1;
		uint64_t port:12;
		uint64_t vlan_id:12;
		uint64_t vlan_cfi:1;
		uint64_t unassigned:1;
		uint64_t vlan_stacked:1;
		uint64_t vlan_valid:1;
		uint64_t ip_offset:8;
		uint64_t bufs:8;
	} s_cn68xx;
	struct {
		uint64_t err_code:8;
		uint64_t rcv_error:1;
		uint64_t not_IP:1;
		uint64_t is_mcast:1;
		uint64_t is_bcast:1;
		uint64_t IP_exc:1;
		uint64_t is_frag:1;
		uint64_t L4_error:1;
		uint64_t software:1;
		uint64_t is_v6:1;
		uint64_t dec_ipsec:1;
		uint64_t tcp_or_udp:1;
		uint64_t dec_ipcomp:1;
		uint64_t unassigned2:4;
		uint64_t unassigned2a:4;
		uint64_t pr:4;
		uint64_t vlan_id:12;
		uint64_t vlan_cfi:1;
		uint64_t unassigned:1;
		uint64_t vlan_stacked:1;
		uint64_t vlan_valid:1;
		uint64_t ip_offset:8;
		uint64_t bufs:8;
	} s_cn38xx;

	struct {
		uint64_t unused2:32;
		uint64_t vlan:16;
		uint64_t unused1:16;
	} svlan;

	struct {
		uint64_t err_code:8;
		uint64_t rcv_error:1;
		uint64_t not_IP:1;
		uint64_t is_mcast:1;
		uint64_t is_bcast:1;
		uint64_t is_arp:1;
		uint64_t is_rarp:1;
		uint64_t unassigned3:1;
		uint64_t software:1;
		uint64_t unassigned2:4;
		uint64_t varies:12;
		uint64_t vlan_id:12;
		uint64_t vlan_cfi:1;
		uint64_t unassigned:1;
		uint64_t vlan_stacked:1;
		uint64_t vlan_valid:1;
		uint64_t unused:8;
		uint64_t bufs:8;
	} snoip;
	struct {
		uint64_t err_code:8;
		uint64_t rcv_error:1;
		uint64_t not_IP:1;
		uint64_t is_mcast:1;
		uint64_t is_bcast:1;
		uint64_t is_arp:1;
		uint64_t is_rarp:1;
		uint64_t unassigned3:1;
		uint64_t software:1;
		uint64_t unassigned2:4;
		uint64_t port:12;
		uint64_t vlan_id:12;
		uint64_t vlan_cfi:1;
		uint64_t unassigned:1;
		uint64_t vlan_stacked:1;
		uint64_t vlan_valid:1;
		uint64_t unused:8;
		uint64_t bufs:8;
	} snoip_cn68xx;
	struct {
		uint64_t err_code:8;
		uint64_t rcv_error:1;
		uint64_t not_IP:1;
		uint64_t is_mcast:1;
		uint64_t is_bcast:1;
		uint64_t is_arp:1;
		uint64_t is_rarp:1;
		uint64_t unassigned3:1;
		uint64_t software:1;
		uint64_t unassigned2:4;
		uint64_t unassigned2a:8;
		uint64_t pr:4;
		uint64_t vlan_id:12;
		uint64_t vlan_cfi:1;
		uint64_t unassigned:1;
		uint64_t vlan_stacked:1;
		uint64_t vlan_valid:1;
		uint64_t unused:8;
		uint64_t bufs:8;
	} snoip_cn38xx;
#endif				/* __LITTLE_ENDIAN_BITFIELD */
} cvmx_pip_wqe_word2_t;

typedef union {
	uint64_t u64;
#ifdef __BIG_ENDIAN_BITFIELD
	struct {
		uint64_t software:1;		  /**< reserved for software use, hardware always writes 0 to this bit */
		uint64_t lg_hdr_type:5;		  /**< Indicates the Layer G header typed parsed,PKI_LTYPE_E */
		uint64_t lf_hdr_type:5;		  /**< Indicates the Layer F header typed parsed, PKI_LTYPE_E */
		uint64_t le_hdr_type:5;		  /**< Indicates the Layer E header typed parsed, PKI_LTYPE_E */
		uint64_t ld_hdr_type:5;		  /**< Indicates the Layer D header typed parsed, PKI_LTYPE_E */
		uint64_t lc_hdr_type:5;		  /**< Indicates the Layer C header typed parsed, PKI_LTYPE_E */
		uint64_t lb_hdr_type:5;		  /**< Indicates the Layer B header typed parsed, PKI_LTYPE_E */
		uint64_t is_la_ether:1;		  /**< Indicates that Layer A Ethernet was parsed */
		uint64_t rsvd_0:8;
		uint64_t vlan_valid:1;		  /**< set to 1 if we found VLAN in the L2 */
		uint64_t vlan_stacked:1;	  /**< set to 1 if the VLAN tag is stacked */
		uint64_t stat_inc:1;		  /**< stat increment Reserved for Statistics hardware */
		uint64_t pcam_flag4:1;		  /**< indicates if PCAM entry has set the flag */
		uint64_t pcam_flag3:1;		  /**< indicates if PCAM entry has set the flag */
		uint64_t pcam_flag2:1;		  /**< indicates if PCAM entry has set the flag */
		uint64_t pcam_flag1:1;		  /**< indicates if PCAM entry has set the flag */
		uint64_t is_frag:1;		  /**< set when the outer IP indicates a fragment */
		uint64_t is_l3_bcast:1;		  /**< set when outer ip indicates broadcast */
		uint64_t is_l3_mcast:1;		  /**< set when outer ipv4 indicates multicast */
		uint64_t is_l2_bcast:1;		  /**< set when the packet’s destination MAC address
							field in the L2 HDR is the broadcast address */
		uint64_t is_l2_mcast:1;		  /**< set when the packet’s destination MAC address
							field in the L2 HDR is a multicast address */
		uint64_t is_raw:1;		  /**< set when PKI_INST_HDR[RAW] was set */
		uint64_t err_level:3;		  /**< contains the lowest protocol layer containing error,
							when errors are detected, normally 0; PKI_ERROR_LEVEL_E */
		uint64_t err_code:8;		  /**< normally 0, but contains a (non-zero) exception opcode
							enumerated by PKI_OPCODE_E when WQE[ERRLEV] is non-zero */
	};
#else
	struct {
		uint64_t err_code:8;
		uint64_t err_level:3;
		uint64_t is_raw:1;
		uint64_t is_l2_mcast:1;
		uint64_t is_l2_bcast:1;
		uint64_t is_l3_mcast:1;
		uint64_t is_l3_bcast:1;
		uint64_t is_frag:1;
		uint64_t pcam_flag1:1;
		uint64_t pcam_flag2:1;
		uint64_t pcam_flag3:1;
		uint64_t pcam_flag4:1;
		uint64_t stat_inc:1;
		uint64_t vlan_stacked:1;
		uint64_t vlan_valid:1;
		uint64_t rsvd_0:8;
		uint64_t is_la_ether:1;
		uint64_t lb_hdr_type:5;
		uint64_t lc_hdr_type:5;
		uint64_t ld_hdr_type:5;
		uint64_t le_hdr_type:5;
		uint64_t lf_hdr_type:5;
		uint64_t lg_hdr_type:5;
		uint64_t software:1;
	};
#endif
} cvmx_pki_wqe_word2_t;

#define CVMX_PKI_OPCODE_RE_NONE		0x0
#define CVMX_PKI_OPCODE_RE_PARTIAL	0x1
#define CVMX_PKI_OPCODE_RE_JABBER	0x2
#define CVMX_PKI_OPCODE_RE_FCS		0x7
#define CVMX_PKI_OPCODE_RE_FCS_RCV	0x8
#define CVMX_PKI_OPCODE_RE_TERMINATE	0x9
#define CVMX_PKI_OPCODE_RE_RX_CTL	0xb
#define CVMX_PKI_OPCODE_RE_SKIP		0xc
#define CVMX_PKI_OPCODE_RE_DMAPKT	0xf
#define CVMX_PKI_OPCODE_RE_PKIPAR	0x13
#define CVMX_PKI_OPCODE_RE_PKIPCAM	0x14
#define CVMX_PKI_OPCODE_RE_MEMOUT	0x15

typedef union {
	uint64_t u64;
	cvmx_pki_wqe_word2_t pki;
	cvmx_pip_wqe_word2_t pip;
} cvmx_wqe_word2_t;

typedef union {
	uint64_t u64;
#ifdef __BIG_ENDIAN_BITFIELD
	struct {
		/**
		 * raw chksum result generated by the HW
		 */
		uint16_t hw_chksum;
		/**
		 * Field unused by hardware - available for software
		 */
		uint8_t unused;
		/**
		 * Next pointer used by hardware for list maintenance.
		 * May be written/read by HW before the work queue
		 * entry is scheduled to a PP (Only 36 bits used in
		 * Octeon 1)
		 */
		uint64_t next_ptr:40;

	} cn38xx;
	struct {
		uint64_t l4ptr:8;	/* 56..63 */
		uint64_t unused0:8;	/* 48..55 */
		uint64_t l3ptr:8;	/* 40..47 */
		uint64_t l2ptr:8;	/* 32..39 */
		uint64_t unused1:18;	/* 14..31 */
		uint64_t bpid:6;	/* 8..13 */
		uint64_t unused2:2;	/* 6..7 */
		uint64_t pknd:6;	/* 0..5 */
	} cn68xx;
#else
	struct {
		uint64_t next_ptr:40;
		uint8_t unused;
		uint16_t hw_chksum;
	} cn38xx;
	struct {
		uint64_t pknd:6;
		uint64_t unused2:2;
		uint64_t bpid:6;
		uint64_t unused1:18;
		uint64_t l2ptr:8;
		uint64_t l3ptr:8;
		uint64_t unused0:8;
		uint64_t l4ptr:8;
	} cn68xx;
#endif
} cvmx_pip_wqe_word0_t;

typedef union {
	uint64_t u64;
#ifdef __BIG_ENDIAN_BITFIELD
	struct {
		uint64_t rsvd_0:4;
		uint64_t aura:12;
		uint64_t rsvd_1:1;
		uint64_t apad:3;
		uint64_t channel:12;
		uint64_t bufs:8;
		uint64_t style:8;
		uint64_t rsvd_2:10;
		uint64_t pknd:6;
	};
#else
	struct {
		uint64_t pknd:6;
		uint64_t rsvd_2:10;
		uint64_t style:8;
		uint64_t bufs:8;
		uint64_t channel:12;
		uint64_t apad:3;
		uint64_t rsvd_1:1;
		uint64_t aura:12;
		uint64_t rsvd_0:4;
	};
#endif
} cvmx_pki_wqe_word0_t;

/* Use reserved bit, set by HW to 0, to indicate buf_ptr legacy translation*/
#define	pki_wqe_translated word0.rsvd_1

typedef union {
	uint64_t u64;
	cvmx_pip_wqe_word0_t pip;
	cvmx_pki_wqe_word0_t pki;
	struct {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t unused:24;
		uint64_t next_ptr:40;	/* on cn68xx this is unused as well */
#else
		uint64_t next_ptr:40;
		uint64_t unused:24;
#endif
	} raw;
} cvmx_wqe_word0_t;

typedef union {
	uint64_t u64;
	struct {
		CVMX_BITFIELD_FIELD(uint64_t len:16,
				    CVMX_BITFIELD_FIELD(uint64_t rsvd_0:2,
							CVMX_BITFIELD_FIELD
							(uint64_t rsvd_1:2,
		/**
		 * the group that the work queue entry will be scheduled to
		 */
							 CVMX_BITFIELD_FIELD
							 (uint64_t grp:10,
							  CVMX_BITFIELD_FIELD
							  (cvmx_pow_tag_type_t
							   tag_type:2,
							   CVMX_BITFIELD_FIELD
							   (uint64_t
							    tag:32,))))));
	};
} cvmx_pki_wqe_word1_t;

#define pki_errata20776 word1.rsvd_0

typedef union {
	uint64_t u64;
	struct {
		CVMX_BITFIELD_FIELD(uint64_t len:16,
				    CVMX_BITFIELD_FIELD(uint64_t varies:14,
		/**
		 * the type of the tag (ORDERED, ATOMIC, NULL)
		 */
							CVMX_BITFIELD_FIELD
							(cvmx_pow_tag_type_t
							 tag_type:2,
							 CVMX_BITFIELD_FIELD
							 (uint64_t tag:32,))));
	};
	cvmx_pki_wqe_word1_t cn78xx;
	struct {
		CVMX_BITFIELD_FIELD(uint64_t len:16,
				    CVMX_BITFIELD_FIELD(uint64_t zero_0:1,
		/**
		 * HW sets this to what it thought the priority of the input packet was
		 */
							CVMX_BITFIELD_FIELD
							(uint64_t qos:3,
							 CVMX_BITFIELD_FIELD
							 (uint64_t zero_1:1,
		/**
		 * the group that the work queue entry will be scheduled to
		 */
							  CVMX_BITFIELD_FIELD
							  (uint64_t grp:6,
							   CVMX_BITFIELD_FIELD
							   (uint64_t zero_2:3,
							    CVMX_BITFIELD_FIELD
							    (cvmx_pow_tag_type_t
							     tag_type:2,
							     CVMX_BITFIELD_FIELD
							     (uint64_t
							      tag:32,))))))));
	} cn68xx;
	struct {
		CVMX_BITFIELD_FIELD(uint64_t len:16,
		/**
		 * HW sets this to input physical port
		 */
				    CVMX_BITFIELD_FIELD(uint64_t ipprt:6,
		/**
		 * HW sets this to what it thought the priority of the input packet was
		 */
							CVMX_BITFIELD_FIELD
							(uint64_t qos:3,
		/**
		 * the group that the work queue entry will be scheduled to
		 */
							 CVMX_BITFIELD_FIELD
							 (uint64_t grp:4,
							  CVMX_BITFIELD_FIELD
							  (uint64_t zero_2:1,
							   CVMX_BITFIELD_FIELD
							   (cvmx_pow_tag_type_t
							    tag_type:2,
							    CVMX_BITFIELD_FIELD
							    (uint64_t
							     tag:32,)))))));
	} cn38xx;
} cvmx_wqe_word1_t;

union cvmx_pip_wqe_word0 {
	struct {
#ifdef __BIG_ENDIAN_BITFIELD
		/**
		 * raw chksum result generated by the HW
		 */
		uint16_t hw_chksum;
		/**
		 * Field unused by hardware - available for software
		 */
		uint8_t unused;
		/**
		 * Next pointer used by hardware for list maintenance.
		 * May be written/read by HW before the work queue
		 * entry is scheduled to a PP (Only 36 bits used in
		 * Octeon 1)
		 */
		uint64_t next_ptr:40;
#else
		uint64_t next_ptr:40;
		uint8_t unused;
		uint16_t hw_chksum;
#endif
	} cn38xx;
	struct {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t l4ptr:8;       /* 56..63 */
		uint64_t unused0:8;     /* 48..55 */
		uint64_t l3ptr:8;       /* 40..47 */
		uint64_t l2ptr:8;       /* 32..39 */
		uint64_t unused1:18;    /* 14..31 */
		uint64_t bpid:6;        /* 8..13 */
		uint64_t unused2:2;     /* 6..7 */
		uint64_t pknd:6;        /* 0..5 */
#else
		uint64_t pknd:6;        /* 0..5 */
		uint64_t unused2:2;     /* 6..7 */
		uint64_t bpid:6;        /* 8..13 */
		uint64_t unused1:18;    /* 14..31 */
		uint64_t l2ptr:8;       /* 32..39 */
		uint64_t l3ptr:8;       /* 40..47 */
		uint64_t unused0:8;     /* 48..55 */
		uint64_t l4ptr:8;       /* 56..63 */
#endif
	} cn68xx;
};

union cvmx_wqe_word0 {
	uint64_t u64;
	union cvmx_pip_wqe_word0 pip;
};

union cvmx_wqe_word1 {
	uint64_t u64;
	struct {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t len:16;
		uint64_t varies:14;
		/**
		 * the type of the tag (ORDERED, ATOMIC, NULL)
		 */
		uint64_t tag_type:2;
		uint64_t tag:32;
#else
		uint64_t tag:32;
		uint64_t tag_type:2;
		uint64_t varies:14;
		uint64_t len:16;
#endif
	};
	struct {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t len:16;
		uint64_t zero_0:1;
		/**
		 * HW sets this to what it thought the priority of
		 * the input packet was
		 */
		uint64_t qos:3;

		uint64_t zero_1:1;
		/**
		 * the group that the work queue entry will be scheduled to
		 */
		uint64_t grp:6;
		uint64_t zero_2:3;
		uint64_t tag_type:2;
		uint64_t tag:32;
#else
		uint64_t tag:32;
		uint64_t tag_type:2;
		uint64_t zero_2:3;
		uint64_t grp:6;
		uint64_t zero_1:1;
		uint64_t qos:3;
		uint64_t zero_0:1;
		uint64_t len:16;
#endif
	} cn68xx;
	struct {
#ifdef __BIG_ENDIAN_BITFIELD
		/**
		 * HW sets to the total number of bytes in the packet
		 */
		uint64_t len:16;
		/**
		 * HW sets this to input physical port
		 */
		uint64_t ipprt:6;

		/**
		 * HW sets this to what it thought the priority of
		 * the input packet was
		 */
		uint64_t qos:3;

		/**
		 * the group that the work queue entry will be scheduled to
		 */
		uint64_t grp:4;
		/**
		 * the type of the tag (ORDERED, ATOMIC, NULL)
		 */
		uint64_t tag_type:3;
		/**
		 * the synchronization/ordering tag
		 */
		uint64_t tag:32;
#else
		uint64_t tag:32;
		uint64_t tag_type:2;
		uint64_t zero_2:1;
		uint64_t grp:4;
		uint64_t qos:3;
		uint64_t ipprt:6;
		uint64_t len:16;
#endif
	} cn38xx;
};

/**
 * Work queue entry format
 *
 * must be 8-byte aligned
 */
typedef struct cvmx_wqe_s {

    /*****************************************************************
     * WORD 0
     *  HW WRITE: the following 64 bits are filled by HW when a packet arrives
     */

	cvmx_wqe_word0_t word0;

    /*****************************************************************
     * WORD 1
     *  HW WRITE: the following 64 bits are filled by HW when a packet arrives
     */

	cvmx_wqe_word1_t word1;
    /**
     * WORD 2
     *   HW WRITE: the following 64-bits are filled in by hardware when a packet arrives
     *   This indicates a variety of status and error conditions.
     */
	cvmx_pip_wqe_word2_t word2;

    /**
     * Pointer to the first segment of the packet.
     */
	cvmx_buf_ptr_t packet_ptr;

    /**
     *   HW WRITE: octeon will fill in a programmable amount from the
     *             packet, up to (at most, but perhaps less) the amount
     *             needed to fill the work queue entry to 128 bytes
     *   If the packet is recognized to be IP, the hardware starts (except that
     *   the IPv4 header is padded for appropriate alignment) writing here where
     *   the IP header starts.
     *   If the packet is not recognized to be IP, the hardware starts writing
     *   the beginning of the packet here.
     */
	uint8_t packet_data[96];

    /**
     * If desired, SW can make the work Q entry any length. For the
     * purposes of discussion here, Assume 128B always, as this is all that
     * the hardware deals with.
     *
     */

} CVMX_CACHE_LINE_ALIGNED cvmx_wqe_t;

/**
 * Work queue entry format for 78XX
 * In 78XX packet data always resides in WQE buffer unless
 * option DIS_WQ_DAT=1 in PKI_STYLE_BUF, which causes packet data to use
 * separate buffer.
 *
 * must be 8-byte aligned
 */
typedef struct {
	/*****************************************************************
	 * WORD 0
	 *  HW WRITE: the following 64 bits are filled by HW when a packet arrives
	 */
	cvmx_pki_wqe_word0_t word0;

	/*****************************************************************
	 * WORD 1
	 *  HW WRITE: the following 64 bits are filled by HW when a packet arrives
	 */

	cvmx_pki_wqe_word1_t word1;

	/**
	 * WORD 2
	 *   HW WRITE: the following 64-bits are filled in by hardware when a packet arrives
	 *   This indicates a variety of status and error conditions.
	 */
	cvmx_pki_wqe_word2_t word2;

	/**
	 * Pointer to the first segment of the packet.
         * WORD 3
	 */
	cvmx_buf_ptr_pki_t packet_ptr;

	/**
         * WORD 4
         *   HW WRITE: the following 64-bits are filled in by hardware when a packet arrives
	 *   contains a byte pointer to the start of Layer A/B/C/D/E/F/G relative of start of packet
	 */

	cvmx_pki_wqe_word4_t word4;

	/**
         * WORD 5/6/7 may be extended here if WQE_HSZ is set to !0
	 */
	uint64_t wqe_data[11];

} CVMX_CACHE_LINE_ALIGNED cvmx_wqe_78xx_t;

/*
 * This is an accessor function into the WQE that retreives the
 * ingress port number, which can also be used as a destination
 * port number for the same port.
 *
 * @work: - Work Queue Entrey pointer
 * Returnss returns the normalized port number, also known as "ipd" port
 *
 */
static inline int cvmx_wqe_get_port(cvmx_wqe_t * work)
{
	int port;

	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE)) {
		/* In 78xx wqe entry has channel number not port */
		port = work->word0.pki.channel;
		/* For BGX interfaces (0x800 - 0xdff) the 4 LSBs indicate
		 * the PFC channel, must be cleared to normalize to "ipd"
		 */
		if (port & 0x800)
			port &= 0xff0;
		/* Node number is in AURA field, make it part of port # */
		port |= (work->word0.pki.aura >> 10) << 12;
	} else if (octeon_has_feature(OCTEON_FEATURE_CN68XX_WQE))
		port = work->word2.s_cn68xx.port;
	else
		port = work->word1.cn38xx.ipprt;

	return port;
}

static inline void cvmx_wqe_set_port(cvmx_wqe_t * work, int port)
{
	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE))
		work->word0.pki.channel = port;
	else if (octeon_has_feature(OCTEON_FEATURE_CN68XX_WQE))
		work->word2.s_cn68xx.port = port;
	else
		work->word1.cn38xx.ipprt = port;
}

static inline int cvmx_wqe_get_grp(cvmx_wqe_t * work)
{
	int grp;

	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE))
		/* legacy: GRP[0..2] :=QOS */
		grp = (0xff & work->word1.cn78xx.grp) >> 3;
	else if (octeon_has_feature(OCTEON_FEATURE_CN68XX_WQE))
		grp = work->word1.cn68xx.grp;
	else
		grp = work->word1.cn38xx.grp;

	return grp;
}

static inline void cvmx_wqe_set_xgrp(cvmx_wqe_t * work, int grp)
{
	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE))
		work->word1.cn78xx.grp = grp;
	else if (octeon_has_feature(OCTEON_FEATURE_CN68XX_WQE))
		work->word1.cn68xx.grp = grp;
	else
		work->word1.cn38xx.grp = grp;
}

static inline int cvmx_wqe_get_xgrp(cvmx_wqe_t * work)
{
	int grp;

	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE))
		grp = work->word1.cn78xx.grp;
	else if (octeon_has_feature(OCTEON_FEATURE_CN68XX_WQE))
		grp = work->word1.cn68xx.grp;
	else
		grp = work->word1.cn38xx.grp;

	return grp;
}

static inline void cvmx_wqe_set_grp(cvmx_wqe_t * work, int grp)
{
	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE)) {
		unsigned node = cvmx_get_node_num();
		/* legacy: GRP[0..2] :=QOS */
		work->word1.cn78xx.grp = 0xff & (grp << 3);
		work->word1.cn78xx.grp |= (node << 8);
	} else if (octeon_has_feature(OCTEON_FEATURE_CN68XX_WQE))
		work->word1.cn68xx.grp = grp;
	else
		work->word1.cn38xx.grp = grp;
}

static inline int cvmx_wqe_get_qos(cvmx_wqe_t * work)
{
	int qos;

	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE)) {
		/* legacy: GRP[0..2] :=QOS */
		qos = work->word1.cn78xx.grp & 0x7;
	} else if (octeon_has_feature(OCTEON_FEATURE_CN68XX_WQE))
		qos = work->word1.cn68xx.qos;
	else
		qos = work->word1.cn38xx.qos;

	return qos;
}

static inline void cvmx_wqe_set_qos(cvmx_wqe_t * work, int qos)
{
	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE)) {
		/* legacy: GRP[0..2] :=QOS */
		work->word1.cn78xx.grp &= ~0x7;
		work->word1.cn78xx.grp |= qos & 0x7;
	} else if (octeon_has_feature(OCTEON_FEATURE_CN68XX_WQE))
		work->word1.cn68xx.qos = qos;
	else
		work->word1.cn38xx.qos = qos;
}

static inline int cvmx_wqe_get_len(cvmx_wqe_t * work)
{
	int len;

	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE))
		len = work->word1.cn78xx.len;
	else if (octeon_has_feature(OCTEON_FEATURE_CN68XX_WQE))
		len = work->word1.cn68xx.len;
	else
		len = work->word1.cn38xx.len;

	return len;
}

static inline void cvmx_wqe_set_len(cvmx_wqe_t * work, int len)
{
	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE))
		work->word1.cn78xx.len = len;
	else if (octeon_has_feature(OCTEON_FEATURE_CN68XX_WQE))
		work->word1.cn68xx.len = len;
	else
		work->word1.cn38xx.len = len;
}

/**
 * This function returns if there was L2/L1 errors detected in packet.
 * @work:	pointer to work queue entry
 * Returns	error code -- If L2/L1 error was found in packet
 *		0 -- If no L2/L1 error was found in packet.
 */
static inline int cvmx_wqe_get_rcv_err(cvmx_wqe_t * work)
{
	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE)) {
		cvmx_wqe_78xx_t *wqe = (void *)work;
		if (wqe->word2.err_level == CVMX_PKI_ERRLEV_E_RE ||
		    wqe->word2.err_level == CVMX_PKI_ERRLEV_E_LA)
			return (wqe->word2.err_code);
	} else if (work->word2.snoip.rcv_error)
		return (work->word2.snoip.err_code);
	return 0;
}

static inline uint32_t cvmx_wqe_get_tag(cvmx_wqe_t * work)
{
	return work->word1.tag;
}

static inline void cvmx_wqe_set_tag(cvmx_wqe_t * work, uint32_t tag)
{
	work->word1.tag = tag;
}

static inline int cvmx_wqe_get_tt(cvmx_wqe_t * work)
{
	return work->word1.tag_type;
}

static inline void cvmx_wqe_set_tt(cvmx_wqe_t * work, int tt)
{
	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE)) {
		work->word1.cn78xx.tag_type = (cvmx_pow_tag_type_t) tt;
	} else if (octeon_has_feature(OCTEON_FEATURE_CN68XX_WQE)) {
		work->word1.cn68xx.tag_type = (cvmx_pow_tag_type_t) tt;
		work->word1.cn68xx.zero_2 = 0;
	} else {
		work->word1.cn38xx.tag_type = (cvmx_pow_tag_type_t) tt;
		work->word1.cn38xx.zero_2 = 0;
	}
}

static inline uint8_t cvmx_wqe_get_unused8(cvmx_wqe_t * work)
{
	uint8_t bits;

	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE)) {
		cvmx_wqe_78xx_t *wqe = (void *)work;
		bits = wqe->word2.rsvd_0;
	} else if (octeon_has_feature(OCTEON_FEATURE_CN68XX_WQE))
		bits = work->word0.pip.cn68xx.unused1;
	else
		bits = work->word0.pip.cn38xx.unused;

	return bits;
}

static inline void cvmx_wqe_set_unused8(cvmx_wqe_t * work, uint8_t v)
{
	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE)) {
		cvmx_wqe_78xx_t *wqe = (void *)work;
		wqe->word2.rsvd_0 = v;
	} else if (octeon_has_feature(OCTEON_FEATURE_CN68XX_WQE))
		work->word0.pip.cn68xx.unused1 = v;
	else
		work->word0.pip.cn38xx.unused = v;
}

static inline uint8_t cvmx_wqe_get_user_flags(cvmx_wqe_t * work)
{
	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE))
		return work->word0.pki.rsvd_2;
	else
		return 0;
}

static inline void cvmx_wqe_set_user_flags(cvmx_wqe_t * work, uint8_t v)
{
	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE))
		work->word0.pki.rsvd_2 = v;
}

static inline int cvmx_wqe_get_channel(cvmx_wqe_t * work)
{
	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE))
		return (work->word0.pki.channel);
	else
		return cvmx_wqe_get_port(work);

}

static inline void cvmx_wqe_set_channel(cvmx_wqe_t * work, int channel)
{
	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE))
		work->word0.pki.channel = channel;
	else
		cvmx_dprintf("%s: ERROR: not supported for model\n", __func__);
}

static inline int cvmx_wqe_get_aura(cvmx_wqe_t * work)
{
	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE))
		return (work->word0.pki.aura);
	else
		return (work->packet_ptr.s.pool);
}

static inline void cvmx_wqe_set_aura(cvmx_wqe_t * work, int aura)
{
	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE))
		work->word0.pki.aura = aura;
	else
		work->packet_ptr.s.pool = aura;
}

static inline int cvmx_wqe_get_style(cvmx_wqe_t * work)
{
	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE))
		return (work->word0.pki.style);
	return 0;
}

static inline void cvmx_wqe_set_style(cvmx_wqe_t * work, int style)
{
	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE))
		work->word0.pki.style = style;
}

/**
 * Return non-zero if the packet Layer-3 protocol is either IPv4 or IPv6.
 *
 */
static inline int cvmx_wqe_is_l3_ip(cvmx_wqe_t * work)
{
	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE)) {
		cvmx_wqe_78xx_t *wqe = (void *)work;
		/* Match all 4 values for v4/v6 with.without options */
		if ((wqe->word2.lc_hdr_type & 0x1c) == CVMX_PKI_LTYPE_E_IP4)
			return 1;
		if ((wqe->word2.le_hdr_type & 0x1c) == CVMX_PKI_LTYPE_E_IP4)
			return 1;
		return 0;
	} else
		return !work->word2.s_cn38xx.not_IP;

}

static inline int cvmx_wqe_is_l3_ipv4(cvmx_wqe_t * work)
{
	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE)) {
		cvmx_wqe_78xx_t *wqe = (void *)work;
		/* Match 2 values - with/wotuout options */
		if ((wqe->word2.lc_hdr_type & 0x1e) == CVMX_PKI_LTYPE_E_IP4)
			return 1;
		if ((wqe->word2.le_hdr_type & 0x1e) == CVMX_PKI_LTYPE_E_IP4)
			return 1;
		return 0;
	} else
		return (!work->word2.s_cn38xx.not_IP &&
			!work->word2.s_cn38xx.is_v6);

}

static inline int cvmx_wqe_is_l3_ipv6(cvmx_wqe_t * work)
{
	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE)) {
		cvmx_wqe_78xx_t *wqe = (void *)work;
		/* Match 2 values - with/wotuout options */
		if ((wqe->word2.lc_hdr_type & 0x1e) == CVMX_PKI_LTYPE_E_IP6)
			return 1;
		if ((wqe->word2.le_hdr_type & 0x1e) == CVMX_PKI_LTYPE_E_IP6)
			return 1;
		return 0;
	} else
		return (!work->word2.s_cn38xx.not_IP &&
			work->word2.s_cn38xx.is_v6);
}

/**
 * Return true if an IP packet has a Layer-4 protocol
 * as TCP or UDP. and is not fragmented.
 */
static inline bool cvmx_wqe_is_l4_udp_or_tcp(cvmx_wqe_t * work)
{
	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE)) {
		cvmx_wqe_78xx_t *wqe = (void *)work;
		if (wqe->word2.lf_hdr_type == CVMX_PKI_LTYPE_E_TCP)
			return true;
		if (wqe->word2.lf_hdr_type == CVMX_PKI_LTYPE_E_UDP)
			return true;
		return false;
	} else {
		if (work->word2.s_cn38xx.not_IP)
			return false;
		return (work->word2.s_cn38xx.tcp_or_udp != 0);
	}
}

static inline int cvmx_wqe_is_l2_bcast(cvmx_wqe_t * work)
{
	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE)) {
		cvmx_wqe_78xx_t *wqe = (void *)work;
		return (wqe->word2.is_l2_bcast);
	} else
		return (work->word2.s_cn38xx.is_bcast);
}

static inline int cvmx_wqe_is_l2_mcast(cvmx_wqe_t * work)
{
	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE)) {
		cvmx_wqe_78xx_t *wqe = (void *)work;
		return (wqe->word2.is_l2_mcast);
	} else
		return (work->word2.s_cn38xx.is_mcast);
}

static inline void cvmx_wqe_set_l2_bcast(cvmx_wqe_t * work, bool bcast)
{
	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE)) {
		cvmx_wqe_78xx_t *wqe = (void *)work;
		wqe->word2.is_l2_bcast = bcast;
	} else
		work->word2.s_cn38xx.is_bcast = bcast;
}

static inline void cvmx_wqe_set_l2_mcast(cvmx_wqe_t * work, bool mcast)
{
	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE)) {
		cvmx_wqe_78xx_t *wqe = (void *)work;
		wqe->word2.is_l2_mcast = mcast;
	} else
		work->word2.s_cn38xx.is_mcast = mcast;
}

static inline int cvmx_wqe_is_l3_bcast(cvmx_wqe_t * work)
{
	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE)) {
		cvmx_wqe_78xx_t *wqe = (void *)work;
		return (wqe->word2.is_l3_bcast);
	}
	cvmx_dprintf("%s: ERROR: not supported for model\n", __func__);
	return 0;
}

static inline int cvmx_wqe_is_l3_mcast(cvmx_wqe_t * work)
{
	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE)) {
		cvmx_wqe_78xx_t *wqe = (void *)work;
		return (wqe->word2.is_l3_mcast);
	}
	cvmx_dprintf("%s: ERROR: not supported for model\n", __func__);
	return 0;
}

/**
 * This function returns is there was IP error detected in packet.
 * For 78XX it does not flag ipv4 options and ipv6 extensions.
 * For older chips if PIP_GBL_CTL was proviosned to flag ip4_otions and
 * ipv6 extension, it will be flag them.
 * @work:	pointer to work queue entry
 * Returns	1 -- If IP error was found in packet
 *		0 -- If no IP error was found in packet.
 */
static inline int cvmx_wqe_is_ip_exception(cvmx_wqe_t * work)
{
	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE)) {
		cvmx_wqe_78xx_t *wqe = (void *)work;
		if (wqe->word2.err_level == CVMX_PKI_ERRLEV_E_LC)
			return 1;
		if (wqe->word2.err_level == CVMX_PKI_ERRLEV_E_LE)
			return 1;
		else
			return 0;
	} else
		return work->word2.s.IP_exc;
}

static inline int cvmx_wqe_is_l4_error(cvmx_wqe_t * work)
{
	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE)) {
		cvmx_wqe_78xx_t *wqe = (void *)work;
		if (wqe->word2.err_level == CVMX_PKI_ERRLEV_E_LF)
			return 1;
		else
			return 0;
	} else
		return work->word2.s.L4_error;
}

static inline int cvmx_wqe_is_vlan(cvmx_wqe_t * work)
{
	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE)) {
		cvmx_wqe_78xx_t *wqe = (void *)work;
		return wqe->word2.vlan_valid;
	} else
		return work->word2.s.vlan_valid;
}

static inline int cvmx_wqe_is_vlan_stacked(cvmx_wqe_t * work)
{
	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE)) {
		cvmx_wqe_78xx_t *wqe = (void *)work;
		return wqe->word2.vlan_stacked;
	} else
		return work->word2.s.vlan_stacked;
}

/**
 * Extract packet data buffer pointer from work queue entry.
 *
 * Returns the legacy (Octeon1/Octeon2) buffer pointer structure
 * for the linked buffer list.
 * On CN78XX, the native buffer pointer structure is converted into
 * the legacy format.
 * The legacy buf_ptr is then stored in the WQE, and word0 reserved
 * field is set to indicate that the buffer pointers were translated.
 * If the packet data is only found inside the work queue entry,
 * a standard buffer pointer structure is created for it.
 */
cvmx_buf_ptr_t cvmx_wqe_get_packet_ptr(cvmx_wqe_t * work);

static inline int cvmx_wqe_get_bufs(cvmx_wqe_t * work)
{
	int bufs;

	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE))
		bufs = work->word0.pki.bufs;
	else {
		bufs = work->word2.s_cn38xx.bufs;
	}

	return bufs;
}

/**
 * Free Work Queue Entry memory
 *
 * Will return the WQE buffer to its pool, unless the WQE contains
 * non-redundant packet data.
 * This function is intended to be called AFTER the packet data
 * has been passed along to PKO for transmission and release.
 * It can also follow a call to cvmx_helper_free_packet_data()
 * to release the WQE after associated data was released.
 */
void cvmx_wqe_free(cvmx_wqe_t * work);

/**
 * Check if a work entry has been intiated by software
 *
 */
static inline bool cvmx_wqe_is_soft(cvmx_wqe_t * work)
{
	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE)) {
		cvmx_wqe_78xx_t *wqe = (void *)work;
		return wqe->word2.software;
	} else
		return work->word2.s.software;
}

/**
 * Allocate a work-queue entry for delivering software-initiated
 * event notifications.
 * The application data is copied into the work-queue entry,
 * if the space is sufficient.
 */
extern cvmx_wqe_t *cvmx_wqe_soft_create(void *data_p, unsigned data_sz);

/* Errata (PKI-20776) PKI_BUFLINK_S's are endian-swapped
   CN78XX pass 1.x has a bug where the packet pointer in each segment is
   written in the opposite endianness of the configured mode. Fix these
   here */
static inline void cvmx_wqe_pki_errata_20776(cvmx_wqe_t * work)
{
#ifndef __LITTLE_ENDIAN_BITFIELD
	cvmx_wqe_78xx_t *wqe = (cvmx_wqe_78xx_t *) work;

	if (OCTEON_IS_MODEL(OCTEON_CN78XX_PASS1_X) && !wqe->pki_errata20776) {
		uint64_t bufs;
		cvmx_buf_ptr_pki_t buffer_next;

		bufs = wqe->word0.bufs;
		buffer_next = wqe->packet_ptr;
		while (bufs > 1) {
			cvmx_buf_ptr_pki_t next;
			void *nextaddr = cvmx_phys_to_ptr(buffer_next.addr - 8);
			memcpy(&next, nextaddr, sizeof(next));
			next.u64 = __builtin_bswap64(next.u64);
			memcpy(nextaddr, &next, sizeof(next));
			buffer_next = next;
			bufs--;
		}
		wqe->pki_errata20776 = 1;
	}
#endif
}

/* Errata (PKO-22235) PKI_BUFLINK_S's are endian-swapped
   CN78XX pass 1.x has a bug where the packet pointer in each segment is
   written in the opposite endianness of the configured mode. Fix these
   here */
static inline void cvmx_wqe_pko_errata_22235(cvmx_buf_ptr_pki_t packet_ptr,
					     unsigned len)
{
#ifdef __LITTLE_ENDIAN_BITFIELD
	if (OCTEON_IS_MODEL(OCTEON_CN78XX_PASS1_X)) {
		unsigned total_len = 0;
		cvmx_buf_ptr_pki_t buffer_next;
		buffer_next = packet_ptr;
		total_len += packet_ptr.size;
		while (total_len < len) {
			cvmx_buf_ptr_pki_t next;
			void *nextaddr = cvmx_phys_to_ptr(buffer_next.addr - 8);
			buffer_next.u64 = *(unsigned long long *)(nextaddr);
			total_len += buffer_next.size;
			memcpy(&next, nextaddr, sizeof(next));
			next.u64 = __builtin_bswap64(next.u64);
			memcpy(nextaddr, &next, sizeof(next));
		}
	}
#endif
}

/**
 * @INTERNAL
 *
 * Extract the native PKI-specific buffer pointer from WQE.
 *
 * NOTE: Provisional, may be superceded.
 */
static inline cvmx_buf_ptr_pki_t cvmx_wqe_get_pki_pkt_ptr(cvmx_wqe_t * work)
{
	cvmx_wqe_78xx_t *wqe = (cvmx_wqe_78xx_t *) work;
	if (!octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE)) {
		cvmx_buf_ptr_pki_t x = { 0 };
		return x;
	}
	cvmx_wqe_pki_errata_20776(work);
	return wqe->packet_ptr;
}

/**
 * Set the buffer segment count for a packet.
 *
 * Returns Returns the actual resulting value in the WQE fielda
 *
 */
static inline unsigned cvmx_wqe_set_bufs(cvmx_wqe_t * work, unsigned bufs)
{
	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE)) {
		work->word0.pki.bufs = bufs;
		return work->word0.pki.bufs;
	} else {
		work->word2.s.bufs = bufs;
		return work->word2.s.bufs;
	}
}

/**
 * Get the offset of Layer-3 header,
 * only supported when Layer-3 protocol is IPv4 or IPv6.
 *
 * Returns Returns the offset, or 0 if the offset is not known or unsupported.
 *
 * FIXME: Assuming word4 is present.
 */
static inline unsigned cvmx_wqe_get_l3_offset(cvmx_wqe_t * work)
{
	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE)) {
		cvmx_wqe_78xx_t *wqe = (void *)work;
		/* Match 4 values: IPv4/v6 w/wo options */
		if ((wqe->word2.lc_hdr_type & 0x1c) == CVMX_PKI_LTYPE_E_IP4)
			return wqe->word4.ptr_layer_c;
	} else {
		return work->word2.s.ip_offset;
	}
	return 0;
}

/**
 * Set the offset of Layer-3 header in a packet.
 * Typically used when an IP packet is generated by software
 * or when the Layer-2 header length is modified, and
 * a subsequent recalculation of checksums is anticipated.
 *
 * Returns Returns the actual value of the work entry offset field.
 *
 * FIXME: Assuming word4 is present.
 */
static inline unsigned cvmx_wqe_set_l3_offset(cvmx_wqe_t * work,
					      unsigned ip_off)
{
	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE)) {
		cvmx_wqe_78xx_t *wqe = (void *)work;
		/* Match 4 values: IPv4/v6 w/wo options */
		if ((wqe->word2.lc_hdr_type & 0x1c) == CVMX_PKI_LTYPE_E_IP4)
			wqe->word4.ptr_layer_c = ip_off;
	} else {
		work->word2.s.ip_offset = ip_off;
	}

	return cvmx_wqe_get_l3_offset(work);
}

/**
 * Set the indication that the packet contains a IPv4 Layer-3 * header.
 * Use 'cvmx_wqe_set_l3_ipv6()' if the protocol is IPv6.
 * When 'set' is false, the call will result in an indication
 * that the Layer-3 protocol is neither IPv4 nor IPv6.
 *
 * FIXME: Add IPV4_OPT handling based on L3 header length.
 */
static inline void cvmx_wqe_set_l3_ipv4(cvmx_wqe_t * work, bool set)
{
	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE)) {
		cvmx_wqe_78xx_t *wqe = (void *)work;
		if (set)
			wqe->word2.lc_hdr_type = CVMX_PKI_LTYPE_E_IP4;
		else
			wqe->word2.lc_hdr_type = CVMX_PKI_LTYPE_E_NONE;
	} else {
		work->word2.s.not_IP = !set;
		if (set)
			work->word2.s_cn38xx.is_v6 = 0;
	}
}

/**
 * Set packet Layer-3 protocol to IPv6.
 *
 * FIXME: Add IPV6_OPT handling based on presence of extended headers.
 */
static inline void cvmx_wqe_set_l3_ipv6(cvmx_wqe_t * work, bool set)
{
	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE)) {
		cvmx_wqe_78xx_t *wqe = (void *)work;
		if (set)
			wqe->word2.lc_hdr_type = CVMX_PKI_LTYPE_E_IP6;
		else
			wqe->word2.lc_hdr_type = CVMX_PKI_LTYPE_E_NONE;
	} else {
		work->word2.s_cn38xx.not_IP = !set;
		if (set)
			work->word2.s_cn38xx.is_v6 = 1;
	}

}

/**
 * Set a packet Layer-4 protocol type to UDP.
 */
static inline void cvmx_wqe_set_l4_udp(cvmx_wqe_t * work, bool set)
{
	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE)) {
		cvmx_wqe_78xx_t *wqe = (void *)work;
		if (set)
			wqe->word2.lf_hdr_type = CVMX_PKI_LTYPE_E_UDP;
		else
			wqe->word2.lf_hdr_type = CVMX_PKI_LTYPE_E_NONE;
	} else {
		if (!work->word2.s_cn38xx.not_IP)
			work->word2.s_cn38xx.tcp_or_udp = set;
	}
}

/**
 * Set a packet Layer-4 protocol type to TCP.
 *
 */
static inline void cvmx_wqe_set_l4_tcp(cvmx_wqe_t * work, bool set)
{
	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE)) {
		cvmx_wqe_78xx_t *wqe = (void *)work;
		if (set)
			wqe->word2.lf_hdr_type = CVMX_PKI_LTYPE_E_TCP;
		else
			wqe->word2.lf_hdr_type = CVMX_PKI_LTYPE_E_NONE;
	} else {
		if (!work->word2.s_cn38xx.not_IP)
			work->word2.s_cn38xx.tcp_or_udp = set;
	}
}

/**
 * Set the "software" flag in a work entry.
 */
static inline void cvmx_wqe_set_soft(cvmx_wqe_t * work, bool set)
{
	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE)) {
		cvmx_wqe_78xx_t *wqe = (void *)work;
		wqe->word2.software = set;
	} else {
		work->word2.s.software = set;
	}
}

/**
 * Return true if the packet is an IP fragment.
 */
static inline bool cvmx_wqe_is_l3_frag(cvmx_wqe_t * work)
{
	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE)) {
		cvmx_wqe_78xx_t *wqe = (void *)work;
		return (wqe->word2.is_frag != 0);
	} else {
		if (!work->word2.s_cn38xx.not_IP)
			return (work->word2.s.is_frag != 0);
		else
			return false;
	}
}

/**
 * Set the indicator that the packet is an fragmented IP packet.
 */
static inline void cvmx_wqe_set_l3_frag(cvmx_wqe_t * work, bool set)
{
	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE)) {
		cvmx_wqe_78xx_t *wqe = (void *)work;
		wqe->word2.is_frag = set;
	} else {
		if (!work->word2.s_cn38xx.not_IP)
			work->word2.s.is_frag = set;
	}
}

/**
 * Return true if the packet Layer-3 protocol is ARP.
 */
static inline bool cvmx_wqe_is_l3_arp(cvmx_wqe_t * work)
{
	if (octeon_has_feature(OCTEON_FEATURE_CN78XX_WQE)) {
		cvmx_wqe_78xx_t *wqe = (void *)work;
		return (wqe->word2.lc_hdr_type == CVMX_PKI_LTYPE_E_ARP);
	} else {
		if (work->word2.s_cn38xx.not_IP)
			return (work->word2.snoip.is_arp != 0);
		else
			return false;
	}
}

#endif /* __CVMX_WQE_H__ */
