Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date              : Thu Apr 24 06:25:25 2025
| Host              : acclnode02 running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing_summary -max_paths 10 -file xilinx_vck5000_gen4x8_xdma_2_202210_1_bb_locked_timing_summary_routed.rpt -pb xilinx_vck5000_gen4x8_xdma_2_202210_1_bb_locked_timing_summary_routed.pb -rpx xilinx_vck5000_gen4x8_xdma_2_202210_1_bb_locked_timing_summary_routed.rpx
| Design            : top_wrapper
| Device            : xcvc1902-vsvd1760
| Speed File        : -2MP  PRODUCTION 2.08 2022-03-27
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (6)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (6)
---------------------------------
 There are 6 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.082        0.000                      0               879394        0.010        0.000                      0               879092        0.000        0.000                       0                284845  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                           Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                           ------------           ----------      --------------
GT_REFCLK0                                                                      {0.000 5.000}          10.000          100.000         
  ch0_rxoutclk                                                                  {0.000 1.000}          2.000           500.000         
  ch0_txoutclk                                                                  {0.000 1.000}          2.000           500.000         
    dpll0_drp_dclk                                                              {0.000 4.000}          8.000           125.000         
XPIPE_GT_OUTCLK_0                                                               {0.000 2.000}          4.000           250.000         
  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT  {0.000 2.000}          4.000           250.000         
    pluserclk0_bufg_in                                                          {0.000 2.000}          4.000           250.000         
  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT         {0.000 2.000}          4.000           250.000         
  xpipe_lnk0_gt_pipeclk                                                         {0.000 2.000}          4.000           250.000         
XPIPE_GT_PIPECLK_0                                                              {0.000 2.000}          4.000           250.000         
clk_pl_0                                                                        {0.000 5.000}          10.000          100.000         
clk_pl_1                                                                        {0.000 15.000}         30.000          33.333          
  clk_kernel_00_unbuffered_net                                                  {0.000 1.667}          3.333           300.000         
  clk_kernel_01_unbuffered_net                                                  {0.000 1.000}          2.000           500.000         
clk_pl_2                                                                        {0.000 2.000}          4.000           250.000         
dpll0_clkout1                                                                   {0.000 1.600}          3.200           312.500         
qsfp0_161mhz_clk_p                                                              {0.000 3.103}          6.206           161.134         
qsfp1_161mhz_clk_p                                                              {0.000 3.103}          6.206           161.134         
sys_clk0_0_clk_p                                                                {0.000 2.500}          5.000           200.000         
  bank1_clkout0                                                                 {0.000 0.625}          1.250           800.000         
    pll_clktoxphy[0]                                                            {0.000 0.156}          0.312           3200.000        
    pll_clktoxphy[2]                                                            {0.000 0.156}          0.312           3200.000        
  bank1_xpll0_fifo_rd_clk                                                       {0.000 0.625}          1.250           800.000         
  mc_clk_xpll                                                                   {0.000 0.625}          1.250           800.000         
  pll_clk_xpll                                                                  {0.000 0.156}          0.312           3200.000        
sys_clk0_1_clk_p                                                                {0.000 2.500}          5.000           200.000         
  bank1_clkout0_1                                                               {0.000 0.625}          1.250           800.000         
    pll_clktoxphy[0]_1                                                          {0.000 0.156}          0.312           3200.000        
    pll_clktoxphy[2]_1                                                          {0.000 0.156}          0.312           3200.000        
  bank1_xpll0_fifo_rd_clk_1                                                     {0.000 0.625}          1.250           800.000         
  mc_clk_xpll_1                                                                 {0.000 0.625}          1.250           800.000         
  pll_clk_xpll_1                                                                {0.000 0.156}          0.312           3200.000        
sys_clk0_2_clk_p                                                                {0.000 2.500}          5.000           200.000         
  bank1_clkout0_2                                                               {0.000 0.625}          1.250           800.000         
    pll_clktoxphy[0]_2                                                          {0.000 0.156}          0.312           3200.000        
    pll_clktoxphy[2]_2                                                          {0.000 0.156}          0.312           3200.000        
  bank1_xpll0_fifo_rd_clk_2                                                     {0.000 0.625}          1.250           800.000         
  mc_clk_xpll_2                                                                 {0.000 0.625}          1.250           800.000         
  pll_clk_xpll_2                                                                {0.000 0.156}          0.312           3200.000        
sys_clk0_3_clk_p                                                                {0.000 2.500}          5.000           200.000         
  bank1_clkout0_3                                                               {0.000 0.625}          1.250           800.000         
    pll_clktoxphy[0]_3                                                          {0.000 0.156}          0.312           3200.000        
    pll_clktoxphy[2]_3                                                          {0.000 0.156}          0.312           3200.000        
  bank1_xpll0_fifo_rd_clk_3                                                     {0.000 0.625}          1.250           800.000         
  mc_clk_xpll_3                                                                 {0.000 0.625}          1.250           800.000         
  pll_clk_xpll_3                                                                {0.000 0.156}          0.312           3200.000        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GT_REFCLK0                                                                                                                                                                                                                        4.513        0.000                       0                     4  
  ch0_txoutclk                                                                                                                                                                                                                    0.620        0.000                       0                     1  
    dpll0_drp_dclk                                                                    4.025        0.000                      0                  486        0.033        0.000                      0                  486        2.500        0.000                       0                   253  
XPIPE_GT_OUTCLK_0                                                                                                                                                                                                                 1.361        0.000                       0                     1  
  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT                                                                                                                                                    1.580        0.000                       0                     2  
    pluserclk0_bufg_in                                                                0.636        0.000                      0                  600        0.061        0.000                      0                  600        1.580        0.000                       0                   466  
  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT                                                                                                                                                           0.721        0.000                       0                     1  
XPIPE_GT_PIPECLK_0                                                                                                                                                                                                                1.300        0.000                       0                     1  
clk_pl_0                                                                              3.221        0.000                      0                42742        0.031        0.000                      0                42742        3.500        0.000                       0                 18547  
clk_pl_1                                                                             26.682        0.000                      0                 1972        0.019        0.000                      0                 1972       14.394        0.000                       0                  1308  
  clk_kernel_00_unbuffered_net                                                        0.082        0.000                      0               813358        0.010        0.000                      0               813294        0.667        0.000                       0                257024  
  clk_kernel_01_unbuffered_net                                                        0.197        0.000                      0                  346        0.089        0.000                      0                  282        0.394        0.000                       0                   186  
clk_pl_2                                                                              0.177        0.000                      0                18764        0.019        0.000                      0                18764        1.000        0.000                       0                  6807  
dpll0_clkout1                                                                         1.368        0.000                      0                   35        0.096        0.000                      0                   35        1.220        0.000                       0                    24  
sys_clk0_0_clk_p                                                                                                                                                                                                                  2.109        0.000                       0                     1  
  bank1_clkout0                                                                                                                                                                                                                   0.000        0.000                       0                     3  
    pll_clktoxphy[0]                                                                                                                                                                                                              0.054        0.000                       0                    10  
    pll_clktoxphy[2]                                                                                                                                                                                                              0.054        0.000                       0                     7  
  bank1_xpll0_fifo_rd_clk                                                                                                                                                                                                         0.000        0.000                       0                    24  
  mc_clk_xpll                                                                                                                                                                                                                     0.000        0.000                       0                     1  
  pll_clk_xpll                                                                                                                                                                                                                    0.054        0.000                       0                     9  
sys_clk0_1_clk_p                                                                                                                                                                                                                  2.109        0.000                       0                     1  
  bank1_clkout0_1                                                                                                                                                                                                                 0.000        0.000                       0                     3  
    pll_clktoxphy[0]_1                                                                                                                                                                                                            0.054        0.000                       0                    10  
    pll_clktoxphy[2]_1                                                                                                                                                                                                            0.054        0.000                       0                     7  
  bank1_xpll0_fifo_rd_clk_1                                                                                                                                                                                                       0.000        0.000                       0                    24  
  mc_clk_xpll_1                                                                                                                                                                                                                   0.000        0.000                       0                     1  
  pll_clk_xpll_1                                                                                                                                                                                                                  0.054        0.000                       0                     9  
sys_clk0_2_clk_p                                                                                                                                                                                                                  2.109        0.000                       0                     1  
  bank1_clkout0_2                                                                                                                                                                                                                 0.000        0.000                       0                     3  
    pll_clktoxphy[0]_2                                                                                                                                                                                                            0.054        0.000                       0                    10  
    pll_clktoxphy[2]_2                                                                                                                                                                                                            0.054        0.000                       0                     7  
  bank1_xpll0_fifo_rd_clk_2                                                                                                                                                                                                       0.000        0.000                       0                    24  
  mc_clk_xpll_2                                                                                                                                                                                                                   0.000        0.000                       0                     1  
  pll_clk_xpll_2                                                                                                                                                                                                                  0.054        0.000                       0                     9  
sys_clk0_3_clk_p                                                                                                                                                                                                                  2.109        0.000                       0                     1  
  bank1_clkout0_3                                                                                                                                                                                                                 0.000        0.000                       0                     3  
    pll_clktoxphy[0]_3                                                                                                                                                                                                            0.054        0.000                       0                    10  
    pll_clktoxphy[2]_3                                                                                                                                                                                                            0.054        0.000                       0                     7  
  bank1_xpll0_fifo_rd_clk_3                                                                                                                                                                                                       0.000        0.000                       0                    24  
  mc_clk_xpll_3                                                                                                                                                                                                                   0.000        0.000                       0                     1  
  pll_clk_xpll_3                                                                                                                                                                                                                  0.054        0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                    To Clock                                                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                    --------                                                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pluserclk0_bufg_in                                                            top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT        0.784        0.000                      0                   43        0.013        0.000                      0                   43  
top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT         pluserclk0_bufg_in                                                                  0.534        0.000                      0                   72        0.111        0.000                      0                   72  
clk_pl_1                                                                      clk_pl_0                                                                           28.864        0.000                      0                   36                                                                        
clk_kernel_00_unbuffered_net                                                  clk_pl_0                                                                           29.102        0.000                      0                   72                                                                        
clk_pl_0                                                                      clk_pl_1                                                                           89.360        0.000                      0                   18                                                                        
clk_pl_0                                                                      clk_kernel_00_unbuffered_net                                                        2.756        0.000                      0                  108                                                                        
clk_pl_2                                                                      clk_kernel_00_unbuffered_net                                                        3.264        0.000                      0                   30                                                                        
clk_pl_0                                                                      clk_kernel_01_unbuffered_net                                                        8.485        0.000                      0                    8                                                                        
clk_kernel_00_unbuffered_net                                                  clk_pl_2                                                                            2.661        0.000                      0                   30                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                             From Clock                                                             To Clock                                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                             ----------                                                             --------                                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                      clk_kernel_00_unbuffered_net                                           clk_kernel_00_unbuffered_net                                                                                                                       0.169        0.000                      0                   64  
**async_default**                                                      clk_kernel_01_unbuffered_net                                           clk_kernel_01_unbuffered_net                                                                                                                       0.188        0.000                      0                   64  
**async_default**                                                      clk_pl_0                                                               clk_pl_0                                                                     8.957        0.000                      0                   32        0.247        0.000                      0                   32  
**async_default**                                                      clk_pl_2                                                               clk_pl_2                                                                     2.926        0.000                      0                   32        0.229        0.000                      0                   32  
**async_default**                                                      dpll0_clkout1                                                          dpll0_clkout1                                                                2.212        0.000                      0                   19        0.276        0.000                      0                   19  
**async_default**                                                      dpll0_drp_dclk                                                         dpll0_drp_dclk                                                               6.780        0.000                      0                  249        0.151        0.000                      0                  249  
**async_default**                                                      pluserclk0_bufg_in                                                     pluserclk0_bufg_in                                                           2.170        0.000                      0                  373        0.181        0.000                      0                  373  
**async_default**                                                      top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  pluserclk0_bufg_in                                                           0.624        0.000                      0                   66        0.163        0.000                      0                   66  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GT_REFCLK0
  To Clock:  GT_REFCLK0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.513ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GT_REFCLK0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i/blp/cips/inst/cpm_0/inst/IBUFDS_GTE5_PCIeA0_inst/I }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     GTYE5_QUAD/HSCLK0_LCPLLGTREFCLK0  n/a            1.219         10.000      8.781      GTY_QUAD_X0Y3  top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/HSCLK0_LCPLLGTREFCLK0
Min Period        n/a     GTYE5_QUAD/HSCLK1_LCPLLGTREFCLK0  n/a            1.219         10.000      8.781      GTY_QUAD_X0Y3  top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/HSCLK1_LCPLLGTREFCLK0
Min Period        n/a     GTYE5_QUAD/HSCLK0_LCPLLGTREFCLK0  n/a            1.219         10.000      8.781      GTY_QUAD_X0Y4  top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst1/inst/quad_inst/HSCLK0_LCPLLGTREFCLK0
Min Period        n/a     GTYE5_QUAD/HSCLK1_LCPLLGTREFCLK0  n/a            1.219         10.000      8.781      GTY_QUAD_X0Y4  top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst1/inst/quad_inst/HSCLK1_LCPLLGTREFCLK0
Low Pulse Width   Slow    GTYE5_QUAD/HSCLK0_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTY_QUAD_X0Y3  top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/HSCLK0_LCPLLGTREFCLK0
Low Pulse Width   Fast    GTYE5_QUAD/HSCLK0_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTY_QUAD_X0Y3  top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/HSCLK0_LCPLLGTREFCLK0
Low Pulse Width   Slow    GTYE5_QUAD/HSCLK1_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTY_QUAD_X0Y3  top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/HSCLK1_LCPLLGTREFCLK0
Low Pulse Width   Fast    GTYE5_QUAD/HSCLK1_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTY_QUAD_X0Y3  top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/HSCLK1_LCPLLGTREFCLK0
Low Pulse Width   Slow    GTYE5_QUAD/HSCLK0_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTY_QUAD_X0Y4  top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst1/inst/quad_inst/HSCLK0_LCPLLGTREFCLK0
Low Pulse Width   Fast    GTYE5_QUAD/HSCLK0_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTY_QUAD_X0Y4  top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst1/inst/quad_inst/HSCLK0_LCPLLGTREFCLK0
Low Pulse Width   Slow    GTYE5_QUAD/HSCLK1_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTY_QUAD_X0Y4  top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst1/inst/quad_inst/HSCLK1_LCPLLGTREFCLK0
Low Pulse Width   Fast    GTYE5_QUAD/HSCLK1_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTY_QUAD_X0Y4  top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst1/inst/quad_inst/HSCLK1_LCPLLGTREFCLK0
High Pulse Width  Slow    GTYE5_QUAD/HSCLK0_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTY_QUAD_X0Y3  top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/HSCLK0_LCPLLGTREFCLK0
High Pulse Width  Fast    GTYE5_QUAD/HSCLK0_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTY_QUAD_X0Y3  top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/HSCLK0_LCPLLGTREFCLK0
High Pulse Width  Slow    GTYE5_QUAD/HSCLK1_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTY_QUAD_X0Y3  top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/HSCLK1_LCPLLGTREFCLK0
High Pulse Width  Fast    GTYE5_QUAD/HSCLK1_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTY_QUAD_X0Y3  top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/HSCLK1_LCPLLGTREFCLK0
High Pulse Width  Slow    GTYE5_QUAD/HSCLK0_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTY_QUAD_X0Y4  top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst1/inst/quad_inst/HSCLK0_LCPLLGTREFCLK0
High Pulse Width  Fast    GTYE5_QUAD/HSCLK0_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTY_QUAD_X0Y4  top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst1/inst/quad_inst/HSCLK0_LCPLLGTREFCLK0
High Pulse Width  Slow    GTYE5_QUAD/HSCLK1_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTY_QUAD_X0Y4  top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst1/inst/quad_inst/HSCLK1_LCPLLGTREFCLK0
High Pulse Width  Fast    GTYE5_QUAD/HSCLK1_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTY_QUAD_X0Y4  top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst1/inst/quad_inst/HSCLK1_LCPLLGTREFCLK0



---------------------------------------------------------------------------------------------------
From Clock:  ch0_txoutclk
  To Clock:  ch0_txoutclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.620ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ch0_txoutclk
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG_GT/I  n/a            0.934         2.000       1.066      BUFG_GT_X0Y37  top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/I
Low Pulse Width   Slow    BUFG_GT/I  n/a            0.380         1.000       0.620      BUFG_GT_X0Y37  top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/I
Low Pulse Width   Fast    BUFG_GT/I  n/a            0.380         1.000       0.620      BUFG_GT_X0Y37  top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/I
High Pulse Width  Slow    BUFG_GT/I  n/a            0.380         1.000       0.620      BUFG_GT_X0Y37  top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/I
High Pulse Width  Fast    BUFG_GT/I  n/a            0.380         1.000       0.620      BUFG_GT_X0Y37  top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/I



---------------------------------------------------------------------------------------------------
From Clock:  dpll0_drp_dclk
  To Clock:  dpll0_drp_dclk

Setup :            0  Failing Endpoints,  Worst Slack        4.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.025ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dpll0_drp_dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dpll0_drp_dclk rise@8.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 0.451ns (12.319%)  route 3.210ns (87.681%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 9.845 - 8.000 ) 
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.125ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.249ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.529ns (routing 0.170ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.342ns (routing 0.151ns, distribution 1.191ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.437     0.437    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.646 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.529     2.175    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y148         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X8Y148         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     2.267 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[9]/Q
                         net (fo=43, routed)          0.692     2.959    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt[9]
    SLICE_X11Y150        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.131     3.090 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr[5]_i_39/O
                         net (fo=8, routed)           1.119     4.209    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr[5]_i_39_n_0
    SLICE_X5Y147         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.049     4.258 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr[5]_i_11/O
                         net (fo=7, routed)           0.383     4.640    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr[5]_i_11_n_0
    SLICE_X5Y148         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.050     4.690 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr[5]_i_5/O
                         net (fo=3, routed)           0.307     4.997    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr[5]_i_5_n_0
    SLICE_X6Y150         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.129     5.126 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr[5]_i_1/O
                         net (fo=8, routed)           0.709     5.836    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr[5]_i_1_n_0
    SLICE_X3Y148         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr_reg[0]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      8.000     8.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     8.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.343     8.343    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     8.503 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.342     9.845    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X3Y148         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr_reg[0]/C
                         clock pessimism              0.227    10.072                     
                         clock uncertainty           -0.125     9.947                     
    SLICE_X3Y148         FDCE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.087     9.860    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr_reg[0]
  -------------------------------------------------------------------
                         required time                          9.860                     
                         arrival time                          -5.836                     
  -------------------------------------------------------------------
                         slack                                  4.025                     

Slack (MET) :             4.025ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dpll0_drp_dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dpll0_drp_dclk rise@8.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 0.451ns (12.319%)  route 3.210ns (87.681%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 9.845 - 8.000 ) 
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.125ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.249ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.529ns (routing 0.170ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.342ns (routing 0.151ns, distribution 1.191ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.437     0.437    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.646 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.529     2.175    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y148         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X8Y148         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     2.267 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[9]/Q
                         net (fo=43, routed)          0.692     2.959    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt[9]
    SLICE_X11Y150        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.131     3.090 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr[5]_i_39/O
                         net (fo=8, routed)           1.119     4.209    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr[5]_i_39_n_0
    SLICE_X5Y147         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.049     4.258 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr[5]_i_11/O
                         net (fo=7, routed)           0.383     4.640    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr[5]_i_11_n_0
    SLICE_X5Y148         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.050     4.690 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr[5]_i_5/O
                         net (fo=3, routed)           0.307     4.997    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr[5]_i_5_n_0
    SLICE_X6Y150         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.129     5.126 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr[5]_i_1/O
                         net (fo=8, routed)           0.709     5.836    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr[5]_i_1_n_0
    SLICE_X3Y148         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr_reg[4]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      8.000     8.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     8.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.343     8.343    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     8.503 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.342     9.845    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X3Y148         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr_reg[4]/C
                         clock pessimism              0.227    10.072                     
                         clock uncertainty           -0.125     9.947                     
    SLICE_X3Y148         FDCE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.087     9.860    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr_reg[4]
  -------------------------------------------------------------------
                         required time                          9.860                     
                         arrival time                          -5.836                     
  -------------------------------------------------------------------
                         slack                                  4.025                     

Slack (MET) :             4.203ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_44_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dpll0_drp_dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dpll0_drp_dclk rise@8.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 0.419ns (11.993%)  route 3.075ns (88.007%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.859ns = ( 9.859 - 8.000 ) 
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.125ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.249ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.529ns (routing 0.170ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.356ns (routing 0.151ns, distribution 1.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.437     0.437    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.646 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.529     2.175    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y148         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X8Y148         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     2.267 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[9]/Q
                         net (fo=43, routed)          0.692     2.959    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt[9]
    SLICE_X11Y150        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.131     3.090 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr[5]_i_39/O
                         net (fo=8, routed)           1.119     4.209    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr[5]_i_39_n_0
    SLICE_X5Y147         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.049     4.258 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr[5]_i_11/O
                         net (fo=7, routed)           0.518     4.776    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr[5]_i_11_n_0
    SLICE_X4Y152         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.119     4.895 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_44[15]_i_2/O
                         net (fo=2, routed)           0.487     5.382    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_44[15]_i_2_n_0
    SLICE_X4Y150         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.028     5.410 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_44[15]_i_1/O
                         net (fo=7, routed)           0.258     5.668    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_44[15]_i_1_n_0
    SLICE_X2Y152         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_44_reg[12]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      8.000     8.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     8.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.343     8.343    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     8.503 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.356     9.859    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X2Y152         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_44_reg[12]/C
                         clock pessimism              0.227    10.086                     
                         clock uncertainty           -0.125     9.961                     
    SLICE_X2Y152         FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.090     9.871    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_44_reg[12]
  -------------------------------------------------------------------
                         required time                          9.871                     
                         arrival time                          -5.668                     
  -------------------------------------------------------------------
                         slack                                  4.203                     

Slack (MET) :             4.203ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_44_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dpll0_drp_dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dpll0_drp_dclk rise@8.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 0.419ns (11.993%)  route 3.075ns (88.007%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.859ns = ( 9.859 - 8.000 ) 
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.125ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.249ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.529ns (routing 0.170ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.356ns (routing 0.151ns, distribution 1.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.437     0.437    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.646 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.529     2.175    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y148         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X8Y148         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     2.267 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[9]/Q
                         net (fo=43, routed)          0.692     2.959    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt[9]
    SLICE_X11Y150        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.131     3.090 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr[5]_i_39/O
                         net (fo=8, routed)           1.119     4.209    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr[5]_i_39_n_0
    SLICE_X5Y147         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.049     4.258 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr[5]_i_11/O
                         net (fo=7, routed)           0.518     4.776    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr[5]_i_11_n_0
    SLICE_X4Y152         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.119     4.895 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_44[15]_i_2/O
                         net (fo=2, routed)           0.487     5.382    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_44[15]_i_2_n_0
    SLICE_X4Y150         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.028     5.410 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_44[15]_i_1/O
                         net (fo=7, routed)           0.258     5.668    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_44[15]_i_1_n_0
    SLICE_X2Y152         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_44_reg[15]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      8.000     8.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     8.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.343     8.343    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     8.503 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.356     9.859    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X2Y152         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_44_reg[15]/C
                         clock pessimism              0.227    10.086                     
                         clock uncertainty           -0.125     9.961                     
    SLICE_X2Y152         FDCE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.090     9.871    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_44_reg[15]
  -------------------------------------------------------------------
                         required time                          9.871                     
                         arrival time                          -5.668                     
  -------------------------------------------------------------------
                         slack                                  4.203                     

Slack (MET) :             4.217ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dpll0_drp_dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dpll0_drp_dclk rise@8.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 0.558ns (16.095%)  route 2.909ns (83.905%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 9.850 - 8.000 ) 
    Source Clock Delay      (SCD):    2.180ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.125ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.249ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.534ns (routing 0.170ns, distribution 1.364ns)
  Clock Net Delay (Destination): 1.347ns (routing 0.151ns, distribution 1.196ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.437     0.437    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.646 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.534     2.180    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X4Y148         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[12]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y148         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     2.270 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[12]/Q
                         net (fo=15, routed)          0.699     2.969    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt[12]
    SLICE_X7Y150         LUT2 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.126     3.095 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt[7]_i_3/O
                         net (fo=15, routed)          0.829     3.924    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt[7]_i_3_n_0
    SLICE_X12Y149        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.087     4.011 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/state[2]_i_6/O
                         net (fo=4, routed)           0.430     4.441    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/state[2]_i_6_n_0
    SLICE_X4Y151         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.127     4.568 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt[12]_i_4/O
                         net (fo=1, routed)           0.254     4.822    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt[12]_i_4_n_0
    SLICE_X7Y151         LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.128     4.950 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt[12]_i_1/O
                         net (fo=13, routed)          0.697     5.647    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt[12]_i_1_n_0
    SLICE_X3Y152         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[1]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      8.000     8.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     8.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.343     8.343    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     8.503 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.347     9.850    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X3Y152         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[1]/C
                         clock pessimism              0.227    10.077                     
                         clock uncertainty           -0.125     9.952                     
    SLICE_X3Y152         FDCE (Setup_CFF_SLICEM_C_CE)
                                                     -0.089     9.863    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.863                     
                         arrival time                          -5.647                     
  -------------------------------------------------------------------
                         slack                                  4.217                     

Slack (MET) :             4.230ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_A8_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dpll0_drp_dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dpll0_drp_dclk rise@8.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 0.533ns (15.422%)  route 2.923ns (84.578%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.849ns = ( 9.849 - 8.000 ) 
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.125ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.249ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.529ns (routing 0.170ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.151ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.437     0.437    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.646 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.529     2.175    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y148         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X8Y148         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     2.267 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[9]/Q
                         net (fo=43, routed)          0.692     2.959    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt[9]
    SLICE_X11Y150        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.131     3.090 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr[5]_i_39/O
                         net (fo=8, routed)           1.119     4.209    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr[5]_i_39_n_0
    SLICE_X5Y147         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.049     4.258 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr[5]_i_11/O
                         net (fo=7, routed)           0.478     4.736    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr[5]_i_11_n_0
    SLICE_X1Y151         LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.132     4.868 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_64[15]_i_2/O
                         net (fo=2, routed)           0.315     5.183    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_64[15]_i_2_n_0
    SLICE_X2Y148         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.129     5.312 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_A8[15]_i_1/O
                         net (fo=15, routed)          0.319     5.631    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_A8[15]_i_1_n_0
    SLICE_X3Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_A8_reg[10]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      8.000     8.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     8.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.343     8.343    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     8.503 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.346     9.849    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X3Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_A8_reg[10]/C
                         clock pessimism              0.227    10.076                     
                         clock uncertainty           -0.125     9.951                     
    SLICE_X3Y151         FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.090     9.861    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_A8_reg[10]
  -------------------------------------------------------------------
                         required time                          9.861                     
                         arrival time                          -5.631                     
  -------------------------------------------------------------------
                         slack                                  4.230                     

Slack (MET) :             4.230ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_A8_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dpll0_drp_dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dpll0_drp_dclk rise@8.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 0.533ns (15.422%)  route 2.923ns (84.578%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.849ns = ( 9.849 - 8.000 ) 
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.125ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.249ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.529ns (routing 0.170ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.151ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.437     0.437    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.646 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.529     2.175    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y148         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X8Y148         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     2.267 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[9]/Q
                         net (fo=43, routed)          0.692     2.959    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt[9]
    SLICE_X11Y150        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.131     3.090 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr[5]_i_39/O
                         net (fo=8, routed)           1.119     4.209    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr[5]_i_39_n_0
    SLICE_X5Y147         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.049     4.258 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr[5]_i_11/O
                         net (fo=7, routed)           0.478     4.736    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr[5]_i_11_n_0
    SLICE_X1Y151         LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.132     4.868 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_64[15]_i_2/O
                         net (fo=2, routed)           0.315     5.183    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_64[15]_i_2_n_0
    SLICE_X2Y148         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.129     5.312 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_A8[15]_i_1/O
                         net (fo=15, routed)          0.319     5.631    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_A8[15]_i_1_n_0
    SLICE_X3Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_A8_reg[12]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      8.000     8.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     8.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.343     8.343    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     8.503 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.346     9.849    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X3Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_A8_reg[12]/C
                         clock pessimism              0.227    10.076                     
                         clock uncertainty           -0.125     9.951                     
    SLICE_X3Y151         FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.090     9.861    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_A8_reg[12]
  -------------------------------------------------------------------
                         required time                          9.861                     
                         arrival time                          -5.631                     
  -------------------------------------------------------------------
                         slack                                  4.230                     

Slack (MET) :             4.230ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_A8_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dpll0_drp_dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dpll0_drp_dclk rise@8.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 0.533ns (15.422%)  route 2.923ns (84.578%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.849ns = ( 9.849 - 8.000 ) 
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.125ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.249ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.529ns (routing 0.170ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.151ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.437     0.437    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.646 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.529     2.175    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y148         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X8Y148         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     2.267 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[9]/Q
                         net (fo=43, routed)          0.692     2.959    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt[9]
    SLICE_X11Y150        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.131     3.090 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr[5]_i_39/O
                         net (fo=8, routed)           1.119     4.209    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr[5]_i_39_n_0
    SLICE_X5Y147         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.049     4.258 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr[5]_i_11/O
                         net (fo=7, routed)           0.478     4.736    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr[5]_i_11_n_0
    SLICE_X1Y151         LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.132     4.868 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_64[15]_i_2/O
                         net (fo=2, routed)           0.315     5.183    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_64[15]_i_2_n_0
    SLICE_X2Y148         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.129     5.312 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_A8[15]_i_1/O
                         net (fo=15, routed)          0.319     5.631    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_A8[15]_i_1_n_0
    SLICE_X3Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_A8_reg[13]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      8.000     8.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     8.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.343     8.343    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     8.503 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.346     9.849    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X3Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_A8_reg[13]/C
                         clock pessimism              0.227    10.076                     
                         clock uncertainty           -0.125     9.951                     
    SLICE_X3Y151         FDCE (Setup_FFF_SLICEM_C_CE)
                                                     -0.090     9.861    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_A8_reg[13]
  -------------------------------------------------------------------
                         required time                          9.861                     
                         arrival time                          -5.631                     
  -------------------------------------------------------------------
                         slack                                  4.230                     

Slack (MET) :             4.230ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_A8_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dpll0_drp_dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dpll0_drp_dclk rise@8.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 0.533ns (15.422%)  route 2.923ns (84.578%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.849ns = ( 9.849 - 8.000 ) 
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.125ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.249ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.529ns (routing 0.170ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.151ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.437     0.437    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.646 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.529     2.175    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y148         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X8Y148         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     2.267 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[9]/Q
                         net (fo=43, routed)          0.692     2.959    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt[9]
    SLICE_X11Y150        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.131     3.090 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr[5]_i_39/O
                         net (fo=8, routed)           1.119     4.209    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr[5]_i_39_n_0
    SLICE_X5Y147         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.049     4.258 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr[5]_i_11/O
                         net (fo=7, routed)           0.478     4.736    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr[5]_i_11_n_0
    SLICE_X1Y151         LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.132     4.868 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_64[15]_i_2/O
                         net (fo=2, routed)           0.315     5.183    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_64[15]_i_2_n_0
    SLICE_X2Y148         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.129     5.312 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_A8[15]_i_1/O
                         net (fo=15, routed)          0.319     5.631    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_A8[15]_i_1_n_0
    SLICE_X3Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_A8_reg[7]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      8.000     8.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     8.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.343     8.343    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     8.503 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.346     9.849    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X3Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_A8_reg[7]/C
                         clock pessimism              0.227    10.076                     
                         clock uncertainty           -0.125     9.951                     
    SLICE_X3Y151         FDCE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.090     9.861    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_A8_reg[7]
  -------------------------------------------------------------------
                         required time                          9.861                     
                         arrival time                          -5.631                     
  -------------------------------------------------------------------
                         slack                                  4.230                     

Slack (MET) :             4.234ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_A8_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dpll0_drp_dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dpll0_drp_dclk rise@8.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 0.533ns (15.430%)  route 2.921ns (84.570%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 9.850 - 8.000 ) 
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.125ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.249ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.529ns (routing 0.170ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.347ns (routing 0.151ns, distribution 1.196ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.437     0.437    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.646 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.529     2.175    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y148         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X8Y148         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     2.267 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[9]/Q
                         net (fo=43, routed)          0.692     2.959    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt[9]
    SLICE_X11Y150        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.131     3.090 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr[5]_i_39/O
                         net (fo=8, routed)           1.119     4.209    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr[5]_i_39_n_0
    SLICE_X5Y147         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.049     4.258 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr[5]_i_11/O
                         net (fo=7, routed)           0.478     4.736    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/daddr[5]_i_11_n_0
    SLICE_X1Y151         LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.132     4.868 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_64[15]_i_2/O
                         net (fo=2, routed)           0.315     5.183    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_64[15]_i_2_n_0
    SLICE_X2Y148         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.129     5.312 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_A8[15]_i_1/O
                         net (fo=15, routed)          0.317     5.629    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_A8[15]_i_1_n_0
    SLICE_X1Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_A8_reg[11]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      8.000     8.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     8.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.343     8.343    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     8.503 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.347     9.850    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X1Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_A8_reg[11]/C
                         clock pessimism              0.227    10.077                     
                         clock uncertainty           -0.125     9.952                     
    SLICE_X1Y151         FDCE (Setup_CFF_SLICEM_C_CE)
                                                     -0.089     9.863    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_A8_reg[11]
  -------------------------------------------------------------------
                         required time                          9.863                     
                         arrival time                          -5.629                     
  -------------------------------------------------------------------
                         slack                                  4.234                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DI[15]
                            (rising edge-triggered cell DPLL clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dpll0_drp_dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_drp_dclk rise@0.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.050ns (20.833%)  route 0.190ns (79.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.526ns
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      0.954ns (routing 0.106ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.049ns (routing 0.122ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.240     0.240    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.352 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.954     1.306    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X2Y152         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[15]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y152         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     1.356 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[15]/Q
                         net (fo=1, routed)           0.190     1.546    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_drp_din[15]
    DPLL_X1Y4            DPLL                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DI[15]
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.326     0.326    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.477 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.049     1.526    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_drp_dclk
    DPLL_X1Y4            DPLL                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DCLK
                         clock pessimism             -0.192     1.334                     
    DPLL_X1Y4            DPLL (Hold_DPLL_DCLK_DI[15])
                                                      0.179     1.513    static           top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst
  -------------------------------------------------------------------
                         required time                         -1.513                     
                         arrival time                           1.546                     
  -------------------------------------------------------------------
                         slack                                  0.033                     

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DCLK
                            (rising edge-triggered cell DPLL clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_64_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dpll0_drp_dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_drp_dclk rise@0.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.047ns (19.108%)  route 0.199ns (80.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    1.236ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      0.884ns (routing 0.106ns, distribution 0.778ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.122ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.240     0.240    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.352 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.884     1.236    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_drp_dclk
    DPLL_X1Y4            DPLL                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DCLK
  -------------------------------------------------------------------    ----------------------------------
    DPLL_X1Y4            DPLL (Prop_DPLL_DCLK_DO[5])
                                                      0.047     1.283 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DO[5]
                         net (fo=4, routed)           0.199     1.482    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dout[5]
    SLICE_X1Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_64_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.326     0.326    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.477 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.095     1.572    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X1Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_64_reg[5]/C
                         clock pessimism             -0.192     1.380                     
    SLICE_X1Y151         FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.035     1.415    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_64_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.415                     
                         arrival time                           1.482                     
  -------------------------------------------------------------------
                         slack                                  0.067                     

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DCLK
                            (rising edge-triggered cell DPLL clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_34_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dpll0_drp_dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_drp_dclk rise@0.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.052ns (20.845%)  route 0.197ns (79.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    1.236ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      0.884ns (routing 0.106ns, distribution 0.778ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.122ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.240     0.240    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.352 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.884     1.236    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_drp_dclk
    DPLL_X1Y4            DPLL                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DCLK
  -------------------------------------------------------------------    ----------------------------------
    DPLL_X1Y4            DPLL (Prop_DPLL_DCLK_DO[6])
                                                      0.052     1.288 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DO[6]
                         net (fo=4, routed)           0.197     1.485    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dout[6]
    SLICE_X1Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_34_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.326     0.326    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.477 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.095     1.572    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X1Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_34_reg[6]/C
                         clock pessimism             -0.192     1.380                     
    SLICE_X1Y151         FDCE (Hold_FFF_SLICEM_C_D)
                                                      0.035     1.415    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_34_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.415                     
                         arrival time                           1.485                     
  -------------------------------------------------------------------
                         slack                                  0.070                     

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DCLK
                            (rising edge-triggered cell DPLL clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_64_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dpll0_drp_dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_drp_dclk rise@0.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.052ns (20.564%)  route 0.201ns (79.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    1.236ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      0.884ns (routing 0.106ns, distribution 0.778ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.122ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.240     0.240    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.352 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.884     1.236    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_drp_dclk
    DPLL_X1Y4            DPLL                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DCLK
  -------------------------------------------------------------------    ----------------------------------
    DPLL_X1Y4            DPLL (Prop_DPLL_DCLK_DO[6])
                                                      0.052     1.288 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DO[6]
                         net (fo=4, routed)           0.201     1.489    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dout[6]
    SLICE_X1Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_64_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.326     0.326    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.477 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.095     1.572    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X1Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_64_reg[6]/C
                         clock pessimism             -0.192     1.380                     
    SLICE_X1Y151         FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.035     1.415    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_64_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.415                     
                         arrival time                           1.489                     
  -------------------------------------------------------------------
                         slack                                  0.073                     

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DCLK
                            (rising edge-triggered cell DPLL clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_34_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dpll0_drp_dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_drp_dclk rise@0.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.052ns (20.063%)  route 0.207ns (79.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.573ns
    Source Clock Delay      (SCD):    1.236ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      0.884ns (routing 0.106ns, distribution 0.778ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.122ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.240     0.240    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.352 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.884     1.236    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_drp_dclk
    DPLL_X1Y4            DPLL                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DCLK
  -------------------------------------------------------------------    ----------------------------------
    DPLL_X1Y4            DPLL (Prop_DPLL_DCLK_DO[0])
                                                      0.052     1.288 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DO[0]
                         net (fo=3, routed)           0.207     1.495    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dout[0]
    SLICE_X2Y148         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_34_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.326     0.326    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.477 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.096     1.573    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X2Y148         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_34_reg[0]/C
                         clock pessimism             -0.192     1.381                     
    SLICE_X2Y148         FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.035     1.416    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_34_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.416                     
                         arrival time                           1.495                     
  -------------------------------------------------------------------
                         slack                                  0.079                     

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DCLK
                            (rising edge-triggered cell DPLL clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_A8_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dpll0_drp_dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_drp_dclk rise@0.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.052ns (19.907%)  route 0.209ns (80.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.573ns
    Source Clock Delay      (SCD):    1.236ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      0.884ns (routing 0.106ns, distribution 0.778ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.122ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.240     0.240    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.352 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.884     1.236    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_drp_dclk
    DPLL_X1Y4            DPLL                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DCLK
  -------------------------------------------------------------------    ----------------------------------
    DPLL_X1Y4            DPLL (Prop_DPLL_DCLK_DO[0])
                                                      0.052     1.288 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DO[0]
                         net (fo=3, routed)           0.209     1.497    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dout[0]
    SLICE_X2Y148         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_A8_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.326     0.326    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.477 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.096     1.573    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X2Y148         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_A8_reg[0]/C
                         clock pessimism             -0.192     1.381                     
    SLICE_X2Y148         FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.035     1.416    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_A8_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.416                     
                         arrival time                           1.497                     
  -------------------------------------------------------------------
                         slack                                  0.081                     

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DCLK
                            (rising edge-triggered cell DPLL clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_A8_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dpll0_drp_dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_drp_dclk rise@0.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.048ns (18.591%)  route 0.210ns (81.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    1.236ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      0.884ns (routing 0.106ns, distribution 0.778ns)
  Clock Net Delay (Destination): 1.094ns (routing 0.122ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.240     0.240    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.352 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.884     1.236    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_drp_dclk
    DPLL_X1Y4            DPLL                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DCLK
  -------------------------------------------------------------------    ----------------------------------
    DPLL_X1Y4            DPLL (Prop_DPLL_DCLK_DO[7])
                                                      0.048     1.284 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DO[7]
                         net (fo=4, routed)           0.210     1.494    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dout[7]
    SLICE_X3Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_A8_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.326     0.326    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.477 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.094     1.571    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X3Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_A8_reg[7]/C
                         clock pessimism             -0.192     1.379                     
    SLICE_X3Y151         FDCE (Hold_FFF2_SLICEM_C_D)
                                                      0.034     1.413    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_A8_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.413                     
                         arrival time                           1.494                     
  -------------------------------------------------------------------
                         slack                                  0.081                     

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DCLK
                            (rising edge-triggered cell DPLL clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_68_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dpll0_drp_dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_drp_dclk rise@0.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.051ns (19.757%)  route 0.207ns (80.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    1.236ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      0.884ns (routing 0.106ns, distribution 0.778ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.122ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.240     0.240    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.352 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.884     1.236    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_drp_dclk
    DPLL_X1Y4            DPLL                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DCLK
  -------------------------------------------------------------------    ----------------------------------
    DPLL_X1Y4            DPLL (Prop_DPLL_DCLK_DO[4])
                                                      0.051     1.287 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DO[4]
                         net (fo=4, routed)           0.207     1.494    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dout[4]
    SLICE_X3Y149         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_68_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.326     0.326    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.477 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.092     1.569    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X3Y149         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_68_reg[4]/C
                         clock pessimism             -0.192     1.377                     
    SLICE_X3Y149         FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.035     1.412    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_68_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.412                     
                         arrival time                           1.494                     
  -------------------------------------------------------------------
                         slack                                  0.082                     

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DI[4]
                            (rising edge-triggered cell DPLL clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dpll0_drp_dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_drp_dclk rise@0.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.049ns (18.421%)  route 0.217ns (81.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.526ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      0.955ns (routing 0.106ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.049ns (routing 0.122ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.240     0.240    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.352 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.955     1.307    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X4Y148         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y148         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.049     1.356 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[4]/Q
                         net (fo=1, routed)           0.217     1.573    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_drp_din[4]
    DPLL_X1Y4            DPLL                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DI[4]
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.326     0.326    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.477 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.049     1.526    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_drp_dclk
    DPLL_X1Y4            DPLL                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DCLK
                         clock pessimism             -0.192     1.334                     
    DPLL_X1Y4            DPLL (Hold_DPLL_DCLK_DI[4])
                                                      0.153     1.487    static           top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst
  -------------------------------------------------------------------
                         required time                         -1.487                     
                         arrival time                           1.573                     
  -------------------------------------------------------------------
                         slack                                  0.086                     

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DI[3]
                            (rising edge-triggered cell DPLL clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dpll0_drp_dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_drp_dclk rise@0.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.049ns (16.897%)  route 0.241ns (83.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.526ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      0.946ns (routing 0.106ns, distribution 0.840ns)
  Clock Net Delay (Destination): 1.049ns (routing 0.122ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.240     0.240    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.352 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.946     1.298    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X3Y148         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y148         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.049     1.347 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[3]/Q
                         net (fo=1, routed)           0.241     1.588    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_drp_din[3]
    DPLL_X1Y4            DPLL                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DI[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.326     0.326    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.477 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.049     1.526    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_drp_dclk
    DPLL_X1Y4            DPLL                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DCLK
                         clock pessimism             -0.192     1.334                     
    DPLL_X1Y4            DPLL (Hold_DPLL_DCLK_DI[3])
                                                      0.166     1.500    static           top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst
  -------------------------------------------------------------------
                         required time                         -1.500                     
                         arrival time                           1.588                     
  -------------------------------------------------------------------
                         slack                                  0.088                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dpll0_drp_dclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DPLL/DCLK  n/a            3.333         8.000       4.667      DPLL_X1Y4     top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DCLK
Min Period        n/a     FDCE/C     n/a            0.550         8.000       7.450      SLICE_X4Y149  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Base_code_reg[4]/C
Min Period        n/a     FDCE/C     n/a            0.550         8.000       7.450      SLICE_X3Y146  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[0]/C
Min Period        n/a     FDCE/C     n/a            0.550         8.000       7.450      SLICE_X3Y146  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[10]/C
Min Period        n/a     FDCE/C     n/a            0.550         8.000       7.450      SLICE_X3Y147  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[11]/C
Min Period        n/a     FDCE/C     n/a            0.550         8.000       7.450      SLICE_X8Y146  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[12]/C
Min Period        n/a     FDCE/C     n/a            0.550         8.000       7.450      SLICE_X8Y146  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[1]/C
Min Period        n/a     FDCE/C     n/a            0.550         8.000       7.450      SLICE_X3Y147  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[2]/C
Min Period        n/a     FDCE/C     n/a            0.550         8.000       7.450      SLICE_X3Y147  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[3]/C
Min Period        n/a     FDCE/C     n/a            0.550         8.000       7.450      SLICE_X8Y146  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[4]/C
Low Pulse Width   Slow    DPLL/DCLK  n/a            1.500         4.000       2.500      DPLL_X1Y4     top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DCLK
Low Pulse Width   Fast    DPLL/DCLK  n/a            1.500         4.000       2.500      DPLL_X1Y4     top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DCLK
Low Pulse Width   Slow    FDCE/C     n/a            0.275         4.000       3.725      SLICE_X4Y149  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Base_code_reg[4]/C
Low Pulse Width   Fast    FDCE/C     n/a            0.275         4.000       3.725      SLICE_X4Y149  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Base_code_reg[4]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.275         4.000       3.725      SLICE_X3Y146  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[0]/C
Low Pulse Width   Fast    FDCE/C     n/a            0.275         4.000       3.725      SLICE_X3Y146  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[0]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.275         4.000       3.725      SLICE_X3Y146  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[10]/C
Low Pulse Width   Fast    FDCE/C     n/a            0.275         4.000       3.725      SLICE_X3Y146  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[10]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.275         4.000       3.725      SLICE_X3Y147  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[11]/C
Low Pulse Width   Fast    FDCE/C     n/a            0.275         4.000       3.725      SLICE_X3Y147  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[11]/C
High Pulse Width  Slow    DPLL/DCLK  n/a            1.500         4.000       2.500      DPLL_X1Y4     top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DCLK
High Pulse Width  Fast    DPLL/DCLK  n/a            1.500         4.000       2.500      DPLL_X1Y4     top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DCLK
High Pulse Width  Slow    FDCE/C     n/a            0.275         4.000       3.725      SLICE_X4Y149  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Base_code_reg[4]/C
High Pulse Width  Fast    FDCE/C     n/a            0.275         4.000       3.725      SLICE_X4Y149  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Base_code_reg[4]/C
High Pulse Width  Slow    FDCE/C     n/a            0.275         4.000       3.725      SLICE_X3Y146  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[0]/C
High Pulse Width  Fast    FDCE/C     n/a            0.275         4.000       3.725      SLICE_X3Y146  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[0]/C
High Pulse Width  Slow    FDCE/C     n/a            0.275         4.000       3.725      SLICE_X3Y146  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[10]/C
High Pulse Width  Fast    FDCE/C     n/a            0.275         4.000       3.725      SLICE_X3Y146  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[10]/C
High Pulse Width  Slow    FDCE/C     n/a            0.275         4.000       3.725      SLICE_X3Y147  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[11]/C
High Pulse Width  Fast    FDCE/C     n/a            0.275         4.000       3.725      SLICE_X3Y147  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  XPIPE_GT_OUTCLK_0
  To Clock:  XPIPE_GT_OUTCLK_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         XPIPE_GT_OUTCLK_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK }

Check Type        Corner  Lib Pin                                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     CPM_MAIN/IFCPMXPIPELINK0XPIPEGTOUTCLK  n/a            1.279         4.000       2.721      CPM_MAIN_X0Y0  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
Low Pulse Width   Slow    CPM_MAIN/IFCPMXPIPELINK0XPIPEGTOUTCLK  n/a            0.639         2.000       1.361      CPM_MAIN_X0Y0  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
Low Pulse Width   Fast    CPM_MAIN/IFCPMXPIPELINK0XPIPEGTOUTCLK  n/a            0.639         2.000       1.361      CPM_MAIN_X0Y0  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
High Pulse Width  Slow    CPM_MAIN/IFCPMXPIPELINK0XPIPEGTOUTCLK  n/a            0.639         2.000       1.361      CPM_MAIN_X0Y0  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
High Pulse Width  Fast    CPM_MAIN/IFCPMXPIPELINK0XPIPEGTOUTCLK  n/a            0.639         2.000       1.361      CPM_MAIN_X0Y0  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK



---------------------------------------------------------------------------------------------------
From Clock:  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
  To Clock:  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.580ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     DPLL/CLKIN         n/a            0.934         4.000       3.066      DPLL_X1Y4  top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKIN
Min Period        n/a     DPLL/CLKIN_DESKEW  n/a            0.934         4.000       3.066      DPLL_X1Y4  top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKIN_DESKEW
Max Period        n/a     DPLL/CLKIN         n/a            20.000        4.000       16.000     DPLL_X1Y4  top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKIN
Low Pulse Width   Slow    DPLL/CLKIN_DESKEW  n/a            0.420         2.000       1.580      DPLL_X1Y4  top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKIN_DESKEW
Low Pulse Width   Fast    DPLL/CLKIN_DESKEW  n/a            0.420         2.000       1.580      DPLL_X1Y4  top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKIN_DESKEW
Low Pulse Width   Slow    DPLL/CLKIN         n/a            0.391         2.000       1.609      DPLL_X1Y4  top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKIN
Low Pulse Width   Fast    DPLL/CLKIN         n/a            0.391         2.000       1.609      DPLL_X1Y4  top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKIN
High Pulse Width  Slow    DPLL/CLKIN_DESKEW  n/a            0.420         2.000       1.580      DPLL_X1Y4  top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKIN_DESKEW
High Pulse Width  Fast    DPLL/CLKIN_DESKEW  n/a            0.420         2.000       1.580      DPLL_X1Y4  top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKIN_DESKEW
High Pulse Width  Slow    DPLL/CLKIN         n/a            0.391         2.000       1.609      DPLL_X1Y4  top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKIN
High Pulse Width  Fast    DPLL/CLKIN         n/a            0.391         2.000       1.609      DPLL_X1Y4  top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  pluserclk0_bufg_in
  To Clock:  pluserclk0_bufg_in

Setup :            0  Failing Endpoints,  Worst Slack        0.636ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.580ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/credit_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/credit_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 0.641ns (20.103%)  route 2.548ns (79.897%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.070ns = ( 3.930 - 4.000 ) 
    Source Clock Delay      (SCD):    1.051ns
    Clock Pessimism Removal (CPR):    1.071ns
  Clock Uncertainty:      0.133ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.266ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.308ns (routing 0.739ns, distribution 1.569ns)
  Clock Net Delay (Destination): 2.085ns (routing 0.677ns, distribution 1.408ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.475    -1.716 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.466    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.257 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.308     1.051    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/clk
    SLICE_X19Y154        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/credit_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X19Y154        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     1.141 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/credit_reg[3]/Q
                         net (fo=5, routed)           0.659     1.799    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/credit_reg_n_0_[3]
    SLICE_X15Y153        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.029     1.828 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/last_ch[1]_i_8/O
                         net (fo=6, routed)           0.214     2.042    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/en_rra_reg_0
    SLICE_X6Y153         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.085     2.127 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/last_ch[0]_i_2__0/O
                         net (fo=12, routed)          0.208     2.335    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_cur_tran/last_ch_reg[0]_2
    SLICE_X5Y153         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.120     2.455 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_cur_tran/credit[2]_i_8__0/O
                         net (fo=8, routed)           0.338     2.793    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_avial/credit[2]_i_2__1_1
    SLICE_X9Y152         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.141     2.934 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_avial/credit[2]_i_7/O
                         net (fo=3, routed)           0.286     3.220    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_avial/credit[2]_i_7_n_0
    SLICE_X10Y151        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.027     3.247 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_avial/credit[2]_i_2__1/O
                         net (fo=5, routed)           0.301     3.548    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/credit_reg[0]_0
    SLICE_X15Y152        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.030     3.578 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/credit[5]_i_2/O
                         net (fo=3, routed)           0.483     4.061    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/credit[5]_i_2_n_0
    SLICE_X17Y153        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.119     4.180 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/credit[3]_i_1/O
                         net (fo=1, routed)           0.059     4.239    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/credit[3]_i_1_n_0
    SLICE_X17Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/credit_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.101     1.514 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.685    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.085     3.930    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/clk
    SLICE_X17Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/credit_reg[3]/C
                         clock pessimism              1.071     5.001                     
                         clock uncertainty           -0.133     4.868                     
    SLICE_X17Y153        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.007     4.875    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/credit_reg[3]
  -------------------------------------------------------------------
                         required time                          4.875                     
                         arrival time                          -4.239                     
  -------------------------------------------------------------------
                         slack                                  0.636                     

Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/credit_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/credit_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 0.646ns (20.317%)  route 2.534ns (79.683%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.070ns = ( 3.930 - 4.000 ) 
    Source Clock Delay      (SCD):    1.051ns
    Clock Pessimism Removal (CPR):    1.071ns
  Clock Uncertainty:      0.133ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.266ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.308ns (routing 0.739ns, distribution 1.569ns)
  Clock Net Delay (Destination): 2.085ns (routing 0.677ns, distribution 1.408ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.475    -1.716 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.466    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.257 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.308     1.051    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/clk
    SLICE_X19Y154        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/credit_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X19Y154        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     1.141 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/credit_reg[3]/Q
                         net (fo=5, routed)           0.659     1.799    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/credit_reg_n_0_[3]
    SLICE_X15Y153        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.029     1.828 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/last_ch[1]_i_8/O
                         net (fo=6, routed)           0.214     2.042    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/en_rra_reg_0
    SLICE_X6Y153         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.085     2.127 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/last_ch[0]_i_2__0/O
                         net (fo=12, routed)          0.208     2.335    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_cur_tran/last_ch_reg[0]_2
    SLICE_X5Y153         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.120     2.455 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_cur_tran/credit[2]_i_8__0/O
                         net (fo=8, routed)           0.338     2.793    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_avial/credit[2]_i_2__1_1
    SLICE_X9Y152         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.141     2.934 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_avial/credit[2]_i_7/O
                         net (fo=3, routed)           0.286     3.220    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_avial/credit[2]_i_7_n_0
    SLICE_X10Y151        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.027     3.247 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_avial/credit[2]_i_2__1/O
                         net (fo=5, routed)           0.301     3.548    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/credit_reg[0]_0
    SLICE_X15Y152        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.030     3.578 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/credit[5]_i_2/O
                         net (fo=3, routed)           0.483     4.061    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/credit[5]_i_2_n_0
    SLICE_X17Y153        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.124     4.185 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/credit[5]_i_1/O
                         net (fo=1, routed)           0.045     4.230    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/credit[5]_i_1_n_0
    SLICE_X17Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/credit_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.101     1.514 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.685    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.085     3.930    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/clk
    SLICE_X17Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/credit_reg[5]/C
                         clock pessimism              1.071     5.001                     
                         clock uncertainty           -0.133     4.868                     
    SLICE_X17Y153        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.006     4.874    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/credit_reg[5]
  -------------------------------------------------------------------
                         required time                          4.874                     
                         arrival time                          -4.230                     
  -------------------------------------------------------------------
                         slack                                  0.644                     

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/credit_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/credit_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.610ns (19.268%)  route 2.556ns (80.732%))
  Logic Levels:           7  (LUT4=3 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.068ns = ( 3.932 - 4.000 ) 
    Source Clock Delay      (SCD):    1.051ns
    Clock Pessimism Removal (CPR):    1.071ns
  Clock Uncertainty:      0.133ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.266ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.308ns (routing 0.739ns, distribution 1.569ns)
  Clock Net Delay (Destination): 2.087ns (routing 0.677ns, distribution 1.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.475    -1.716 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.466    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.257 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.308     1.051    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/clk
    SLICE_X19Y154        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/credit_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X19Y154        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     1.141 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/credit_reg[3]/Q
                         net (fo=5, routed)           0.659     1.799    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/credit_reg_n_0_[3]
    SLICE_X15Y153        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.029     1.828 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/last_ch[1]_i_8/O
                         net (fo=6, routed)           0.214     2.042    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/en_rra_reg_0
    SLICE_X6Y153         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.085     2.127 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/last_ch[0]_i_2__0/O
                         net (fo=12, routed)          0.208     2.335    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_cur_tran/last_ch_reg[0]_2
    SLICE_X5Y153         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.120     2.455 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_cur_tran/credit[2]_i_8__0/O
                         net (fo=8, routed)           0.338     2.793    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_avial/credit[2]_i_2__1_1
    SLICE_X9Y152         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.141     2.934 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_avial/credit[2]_i_7/O
                         net (fo=3, routed)           0.286     3.220    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_avial/credit[2]_i_7_n_0
    SLICE_X10Y151        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.027     3.247 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_avial/credit[2]_i_2__1/O
                         net (fo=5, routed)           0.301     3.548    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/credit_reg[0]_0
    SLICE_X15Y152        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.030     3.578 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/credit[5]_i_2/O
                         net (fo=3, routed)           0.484     4.062    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/credit[5]_i_2_n_0
    SLICE_X17Y152        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.088     4.150 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/credit[4]_i_1/O
                         net (fo=1, routed)           0.067     4.217    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/credit[4]_i_1_n_0
    SLICE_X17Y152        FDPE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/credit_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.101     1.514 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.685    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.087     3.932    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/clk
    SLICE_X17Y152        FDPE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/credit_reg[4]/C
                         clock pessimism              1.071     5.003                     
                         clock uncertainty           -0.133     4.870                     
    SLICE_X17Y152        FDPE (Setup_AFF2_SLICEM_C_D)
                                                      0.007     4.877    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/credit_reg[4]
  -------------------------------------------------------------------
                         required time                          4.877                     
                         arrival time                          -4.217                     
  -------------------------------------------------------------------
                         slack                                  0.660                     

Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/credit_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/tl_crdt_ch_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.609ns (19.726%)  route 2.478ns (80.274%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.076ns = ( 3.924 - 4.000 ) 
    Source Clock Delay      (SCD):    1.051ns
    Clock Pessimism Removal (CPR):    1.071ns
  Clock Uncertainty:      0.133ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.266ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.308ns (routing 0.739ns, distribution 1.569ns)
  Clock Net Delay (Destination): 2.079ns (routing 0.677ns, distribution 1.402ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.475    -1.716 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.466    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.257 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.308     1.051    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/clk
    SLICE_X19Y154        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/credit_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X19Y154        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     1.141 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/credit_reg[3]/Q
                         net (fo=5, routed)           0.659     1.799    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/credit_reg_n_0_[3]
    SLICE_X15Y153        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.029     1.828 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/last_ch[1]_i_8/O
                         net (fo=6, routed)           0.214     2.042    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/en_rra_reg_0
    SLICE_X6Y153         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.085     2.127 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/last_ch[0]_i_2__0/O
                         net (fo=12, routed)          0.208     2.335    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_cur_tran/last_ch_reg[0]_2
    SLICE_X5Y153         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.120     2.455 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_cur_tran/credit[2]_i_8__0/O
                         net (fo=8, routed)           0.338     2.793    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_avial/credit[2]_i_2__1_1
    SLICE_X9Y152         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.141     2.934 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_avial/credit[2]_i_7/O
                         net (fo=3, routed)           0.286     3.220    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_avial/credit[2]_i_7_n_0
    SLICE_X10Y151        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.027     3.247 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_avial/credit[2]_i_2__1/O
                         net (fo=5, routed)           0.233     3.480    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/credit_reg[0]_0
    SLICE_X15Y150        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.028     3.508 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/tl_crdt_i_4/O
                         net (fo=3, routed)           0.477     3.985    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/p_2_in
    SLICE_X17Y150        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     4.074 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/tl_crdt_ch[0]_i_1/O
                         net (fo=1, routed)           0.064     4.138    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/nxt_tl_crdt_ch[0]
    SLICE_X17Y150        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/tl_crdt_ch_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.101     1.514 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.685    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.079     3.924    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/clk
    SLICE_X17Y150        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/tl_crdt_ch_reg[0]/C
                         clock pessimism              1.071     4.995                     
                         clock uncertainty           -0.133     4.862                     
    SLICE_X17Y150        FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.007     4.869    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/tl_crdt_ch_reg[0]
  -------------------------------------------------------------------
                         required time                          4.869                     
                         arrival time                          -4.138                     
  -------------------------------------------------------------------
                         slack                                  0.731                     

Slack (MET) :             0.745ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/credit_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/tl_crdt_ch_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        3.073ns  (logic 0.614ns (19.979%)  route 2.459ns (80.021%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.076ns = ( 3.924 - 4.000 ) 
    Source Clock Delay      (SCD):    1.051ns
    Clock Pessimism Removal (CPR):    1.071ns
  Clock Uncertainty:      0.133ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.266ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.308ns (routing 0.739ns, distribution 1.569ns)
  Clock Net Delay (Destination): 2.079ns (routing 0.677ns, distribution 1.402ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.475    -1.716 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.466    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.257 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.308     1.051    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/clk
    SLICE_X19Y154        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/credit_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X19Y154        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     1.141 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/credit_reg[3]/Q
                         net (fo=5, routed)           0.659     1.799    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/credit_reg_n_0_[3]
    SLICE_X15Y153        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.029     1.828 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/last_ch[1]_i_8/O
                         net (fo=6, routed)           0.214     2.042    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/en_rra_reg_0
    SLICE_X6Y153         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.085     2.127 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/last_ch[0]_i_2__0/O
                         net (fo=12, routed)          0.208     2.335    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_cur_tran/last_ch_reg[0]_2
    SLICE_X5Y153         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.120     2.455 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_cur_tran/credit[2]_i_8__0/O
                         net (fo=8, routed)           0.338     2.793    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_avial/credit[2]_i_2__1_1
    SLICE_X9Y152         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.141     2.934 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_avial/credit[2]_i_7/O
                         net (fo=3, routed)           0.286     3.220    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_avial/credit[2]_i_7_n_0
    SLICE_X10Y151        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.027     3.247 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_avial/credit[2]_i_2__1/O
                         net (fo=5, routed)           0.233     3.480    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/credit_reg[0]_0
    SLICE_X15Y150        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.028     3.508 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/tl_crdt_i_4/O
                         net (fo=3, routed)           0.477     3.985    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/p_2_in
    SLICE_X17Y150        LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.094     4.079 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/tl_crdt_ch[1]_i_1/O
                         net (fo=1, routed)           0.045     4.124    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/nxt_tl_crdt_ch[1]
    SLICE_X17Y150        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/tl_crdt_ch_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.101     1.514 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.685    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.079     3.924    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/clk
    SLICE_X17Y150        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/tl_crdt_ch_reg[1]/C
                         clock pessimism              1.071     4.995                     
                         clock uncertainty           -0.133     4.862                     
    SLICE_X17Y150        FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.007     4.869    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/tl_crdt_ch_reg[1]
  -------------------------------------------------------------------
                         required time                          4.869                     
                         arrival time                          -4.124                     
  -------------------------------------------------------------------
                         slack                                  0.745                     

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/credit_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[1].u_ch_fifo/credit_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        3.009ns  (logic 0.619ns (20.575%)  route 2.390ns (79.425%))
  Logic Levels:           7  (LUT4=3 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.068ns = ( 3.932 - 4.000 ) 
    Source Clock Delay      (SCD):    1.051ns
    Clock Pessimism Removal (CPR):    1.071ns
  Clock Uncertainty:      0.133ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.266ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.308ns (routing 0.739ns, distribution 1.569ns)
  Clock Net Delay (Destination): 2.087ns (routing 0.677ns, distribution 1.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.475    -1.716 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.466    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.257 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.308     1.051    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/clk
    SLICE_X19Y154        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/credit_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X19Y154        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     1.141 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/credit_reg[3]/Q
                         net (fo=5, routed)           0.659     1.799    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/credit_reg_n_0_[3]
    SLICE_X15Y153        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.029     1.828 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/last_ch[1]_i_8/O
                         net (fo=6, routed)           0.214     2.042    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/en_rra_reg_0
    SLICE_X6Y153         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.085     2.127 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/last_ch[0]_i_2__0/O
                         net (fo=12, routed)          0.208     2.335    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_cur_tran/last_ch_reg[0]_2
    SLICE_X5Y153         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.120     2.455 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_cur_tran/credit[2]_i_8__0/O
                         net (fo=8, routed)           0.338     2.793    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_avial/credit[2]_i_2__1_1
    SLICE_X9Y152         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.141     2.934 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_avial/credit[2]_i_7/O
                         net (fo=3, routed)           0.157     3.091    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_avial/credit[2]_i_7_n_0
    SLICE_X8Y152         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.075     3.166 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_avial/credit[2]_i_2__0/O
                         net (fo=5, routed)           0.301     3.467    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[1].u_ch_fifo/credit_reg[0]_0
    SLICE_X14Y153        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.029     3.496 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[1].u_ch_fifo/credit[5]_i_2/O
                         net (fo=3, routed)           0.459     3.955    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[1].u_ch_fifo/credit[5]_i_2_n_0
    SLICE_X17Y152        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.050     4.005 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[1].u_ch_fifo/credit[4]_i_1/O
                         net (fo=1, routed)           0.054     4.059    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[1].u_ch_fifo/credit[4]_i_1_n_0
    SLICE_X17Y152        FDPE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[1].u_ch_fifo/credit_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.101     1.514 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.685    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.087     3.932    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[1].u_ch_fifo/clk
    SLICE_X17Y152        FDPE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[1].u_ch_fifo/credit_reg[4]/C
                         clock pessimism              1.071     5.003                     
                         clock uncertainty           -0.133     4.870                     
    SLICE_X17Y152        FDPE (Setup_DFF2_SLICEM_C_D)
                                                      0.007     4.877    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[1].u_ch_fifo/credit_reg[4]
  -------------------------------------------------------------------
                         required time                          4.877                     
                         arrival time                          -4.059                     
  -------------------------------------------------------------------
                         slack                                  0.818                     

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/credit_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[1].u_ch_fifo/credit_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        2.985ns  (logic 0.656ns (21.973%)  route 2.329ns (78.027%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.060ns = ( 3.940 - 4.000 ) 
    Source Clock Delay      (SCD):    1.051ns
    Clock Pessimism Removal (CPR):    1.071ns
  Clock Uncertainty:      0.133ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.266ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.308ns (routing 0.739ns, distribution 1.569ns)
  Clock Net Delay (Destination): 2.095ns (routing 0.677ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.475    -1.716 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.466    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.257 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.308     1.051    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/clk
    SLICE_X19Y154        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/credit_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X19Y154        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     1.141 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/credit_reg[3]/Q
                         net (fo=5, routed)           0.659     1.799    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/credit_reg_n_0_[3]
    SLICE_X15Y153        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.029     1.828 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/last_ch[1]_i_8/O
                         net (fo=6, routed)           0.214     2.042    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/en_rra_reg_0
    SLICE_X6Y153         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.085     2.127 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/last_ch[0]_i_2__0/O
                         net (fo=12, routed)          0.208     2.335    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_cur_tran/last_ch_reg[0]_2
    SLICE_X5Y153         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.120     2.455 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_cur_tran/credit[2]_i_8__0/O
                         net (fo=8, routed)           0.338     2.793    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_avial/credit[2]_i_2__1_1
    SLICE_X9Y152         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.141     2.934 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_avial/credit[2]_i_7/O
                         net (fo=3, routed)           0.157     3.091    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_avial/credit[2]_i_7_n_0
    SLICE_X8Y152         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.075     3.166 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_avial/credit[2]_i_2__0/O
                         net (fo=5, routed)           0.301     3.467    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[1].u_ch_fifo/credit_reg[0]_0
    SLICE_X14Y153        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.029     3.496 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[1].u_ch_fifo/credit[5]_i_2/O
                         net (fo=3, routed)           0.390     3.886    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[1].u_ch_fifo/credit[5]_i_2_n_0
    SLICE_X18Y152        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.087     3.973 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[1].u_ch_fifo/credit[3]_i_1/O
                         net (fo=1, routed)           0.063     4.036    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[1].u_ch_fifo/credit[3]_i_1_n_0
    SLICE_X18Y152        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[1].u_ch_fifo/credit_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.101     1.514 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.685    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.095     3.940    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[1].u_ch_fifo/clk
    SLICE_X18Y152        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[1].u_ch_fifo/credit_reg[3]/C
                         clock pessimism              1.071     5.011                     
                         clock uncertainty           -0.133     4.878                     
    SLICE_X18Y152        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.008     4.886    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[1].u_ch_fifo/credit_reg[3]
  -------------------------------------------------------------------
                         required time                          4.886                     
                         arrival time                          -4.036                     
  -------------------------------------------------------------------
                         slack                                  0.850                     

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/CH_WIDTH_CONV[3].u_dma_byp_out/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/u_tl_mst/tl_ch_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        2.871ns  (logic 0.407ns (14.179%)  route 2.464ns (85.821%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.060ns = ( 3.940 - 4.000 ) 
    Source Clock Delay      (SCD):    1.056ns
    Clock Pessimism Removal (CPR):    1.071ns
  Clock Uncertainty:      0.133ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.266ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.313ns (routing 0.739ns, distribution 1.574ns)
  Clock Net Delay (Destination): 2.095ns (routing 0.677ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.475    -1.716 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.466    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.257 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.313     1.056    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/CH_WIDTH_CONV[3].u_dma_byp_out/clk
    SLICE_X19Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/CH_WIDTH_CONV[3].u_dma_byp_out/cnt_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X19Y153        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.091     1.147 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/CH_WIDTH_CONV[3].u_dma_byp_out/cnt_reg[0]/Q
                         net (fo=4, routed)           0.226     1.373    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/CH_WIDTH_CONV[3].u_dma_byp_out/cnt_reg_n_0_[0]
    SLICE_X19Y154        LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.124     1.497 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/CH_WIDTH_CONV[3].u_dma_byp_out/rptr[1]_i_3__6/O
                         net (fo=3, routed)           0.538     2.035    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/u_tl_mst/MULT_CH_BLK.u_rra/byp_vld_dnf[3]
    SLICE_X13Y159        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.050     2.085 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/u_tl_mst/MULT_CH_BLK.u_rra/last_ch[1]_i_3__1/O
                         net (fo=7, routed)           0.585     2.671    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/u_tl_mst/MULT_CH_BLK.u_rra/last_ch[1]_i_3__1_n_0
    SLICE_X16Y156        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.087     2.758 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/u_tl_mst/MULT_CH_BLK.u_rra/cnt[2]_i_2__5/O
                         net (fo=6, routed)           0.478     3.235    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/u_tl_mst/MULT_CH_BLK.u_rra/last_ch_reg[1]_1
    SLICE_X15Y156        LUT5 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.055     3.290 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/u_tl_mst/MULT_CH_BLK.u_rra/tl_data[144]_i_1__1/O
                         net (fo=3, routed)           0.637     3.927    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/u_tl_mst/nxt_tl_ch
    SLICE_X18Y152        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/u_tl_mst/tl_ch_reg[1]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.101     1.514 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.685    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.095     3.940    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/u_tl_mst/clk
    SLICE_X18Y152        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/u_tl_mst/tl_ch_reg[1]/C
                         clock pessimism              1.071     5.011                     
                         clock uncertainty           -0.133     4.878                     
    SLICE_X18Y152        FDCE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.090     4.788    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/u_tl_mst/tl_ch_reg[1]
  -------------------------------------------------------------------
                         required time                          4.788                     
                         arrival time                          -3.927                     
  -------------------------------------------------------------------
                         slack                                  0.861                     

Slack (MET) :             0.863ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/credit_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[1].u_ch_fifo/credit_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        2.972ns  (logic 0.661ns (22.238%)  route 2.311ns (77.762%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.060ns = ( 3.940 - 4.000 ) 
    Source Clock Delay      (SCD):    1.051ns
    Clock Pessimism Removal (CPR):    1.071ns
  Clock Uncertainty:      0.133ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.266ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.308ns (routing 0.739ns, distribution 1.569ns)
  Clock Net Delay (Destination): 2.095ns (routing 0.677ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.475    -1.716 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.466    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.257 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.308     1.051    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/clk
    SLICE_X19Y154        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/credit_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X19Y154        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     1.141 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/credit_reg[3]/Q
                         net (fo=5, routed)           0.659     1.799    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/credit_reg_n_0_[3]
    SLICE_X15Y153        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.029     1.828 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/last_ch[1]_i_8/O
                         net (fo=6, routed)           0.214     2.042    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/en_rra_reg_0
    SLICE_X6Y153         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.085     2.127 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/last_ch[0]_i_2__0/O
                         net (fo=12, routed)          0.208     2.335    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_cur_tran/last_ch_reg[0]_2
    SLICE_X5Y153         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.120     2.455 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_cur_tran/credit[2]_i_8__0/O
                         net (fo=8, routed)           0.338     2.793    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_avial/credit[2]_i_2__1_1
    SLICE_X9Y152         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.141     2.934 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_avial/credit[2]_i_7/O
                         net (fo=3, routed)           0.157     3.091    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_avial/credit[2]_i_7_n_0
    SLICE_X8Y152         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.075     3.166 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_arb.u_rra_avial/credit[2]_i_2__0/O
                         net (fo=5, routed)           0.301     3.467    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[1].u_ch_fifo/credit_reg[0]_0
    SLICE_X14Y153        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.029     3.496 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[1].u_ch_fifo/credit[5]_i_2/O
                         net (fo=3, routed)           0.390     3.886    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[1].u_ch_fifo/credit[5]_i_2_n_0
    SLICE_X18Y152        LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.092     3.978 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[1].u_ch_fifo/credit[5]_i_1/O
                         net (fo=1, routed)           0.045     4.023    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[1].u_ch_fifo/credit[5]_i_1_n_0
    SLICE_X18Y152        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[1].u_ch_fifo/credit_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.101     1.514 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.685    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.095     3.940    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[1].u_ch_fifo/clk
    SLICE_X18Y152        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[1].u_ch_fifo/credit_reg[5]/C
                         clock pessimism              1.071     5.011                     
                         clock uncertainty           -0.133     4.878                     
    SLICE_X18Y152        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.008     4.886    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[1].u_ch_fifo/credit_reg[5]
  -------------------------------------------------------------------
                         required time                          4.886                     
                         arrival time                          -4.023                     
  -------------------------------------------------------------------
                         slack                                  0.863                     

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/CH_WIDTH_CONV[2].u_dma_byp_out/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/u_tl_mst/ch_crdt_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        2.900ns  (logic 0.400ns (13.794%)  route 2.500ns (86.206%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.061ns = ( 3.939 - 4.000 ) 
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    1.071ns
  Clock Uncertainty:      0.133ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.266ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.330ns (routing 0.739ns, distribution 1.591ns)
  Clock Net Delay (Destination): 2.094ns (routing 0.677ns, distribution 1.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.475    -1.716 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.466    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.257 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.330     1.073    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/CH_WIDTH_CONV[2].u_dma_byp_out/clk
    SLICE_X16Y152        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/CH_WIDTH_CONV[2].u_dma_byp_out/cnt_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X16Y152        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.090     1.163 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/CH_WIDTH_CONV[2].u_dma_byp_out/cnt_reg[2]/Q
                         net (fo=4, routed)           0.495     1.658    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/CH_WIDTH_CONV[2].u_dma_byp_out/cnt_reg_n_0_[2]
    SLICE_X14Y152        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.049     1.707 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/CH_WIDTH_CONV[2].u_dma_byp_out/rptr[1]_i_3__5/O
                         net (fo=3, routed)           0.547     2.254    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/u_tl_mst/MULT_CH_BLK.u_rra/byp_vld_dnf[2]
    SLICE_X17Y154        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.057     2.311 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/u_tl_mst/MULT_CH_BLK.u_rra/last_ch[1]_i_6__1/O
                         net (fo=7, routed)           0.623     2.934    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/u_tl_mst/MULT_CH_BLK.u_rra/last_ch[1]_i_6__1_n_0
    SLICE_X15Y158        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.050     2.984 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/u_tl_mst/MULT_CH_BLK.u_rra/cnt[2]_i_2__4/O
                         net (fo=8, routed)           0.222     3.206    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/CH_WIDTH_CONV[0].u_dma_byp_out/byp_rdy_dnf[0]
    SLICE_X14Y154        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.127     3.333 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/CH_WIDTH_CONV[0].u_dma_byp_out/ch_crdt[0][3]_i_3__0/O
                         net (fo=1, routed)           0.560     3.893    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/u_tl_mst/ch_crdt_reg[0][3]_0
    SLICE_X16Y159        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.027     3.920 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/u_tl_mst/ch_crdt[0][3]_i_1__0/O
                         net (fo=1, routed)           0.053     3.973    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/u_tl_mst/ch_crdt[0][3]_i_1__0_n_0
    SLICE_X16Y159        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/u_tl_mst/ch_crdt_reg[0][3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.101     1.514 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.685    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.094     3.939    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/u_tl_mst/clk
    SLICE_X16Y159        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/u_tl_mst/ch_crdt_reg[0][3]/C
                         clock pessimism              1.071     5.010                     
                         clock uncertainty           -0.133     4.877                     
    SLICE_X16Y159        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.008     4.885    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/u_tl_mst/ch_crdt_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.885                     
                         arrival time                          -3.973                     
  -------------------------------------------------------------------
                         slack                                  0.912                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_h2c_byp_in/u_tl_mst/tl_ch_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[h2c_byp_in][ch][1]/D
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.050ns (31.056%)  route 0.111ns (68.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.780ns
    Source Clock Delay      (SCD):    -0.169ns
    Clock Pessimism Removal (CPR):    0.884ns
  Clock Net Delay (Source):      1.444ns (routing 0.449ns, distribution 0.995ns)
  Clock Net Delay (Destination): 1.650ns (routing 0.504ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.279    -1.844 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.725    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.613 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.444    -0.169    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_h2c_byp_in/u_tl_mst/clk
    SLICE_X16Y150        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_h2c_byp_in/u_tl_mst/tl_ch_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X16Y150        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.050    -0.119 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_h2c_byp_in/u_tl_mst/tl_ch_reg[1]/Q
                         net (fo=1, routed)           0.111    -0.008    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_pre[h2c_byp_in][ch][1]
    SLICE_X16Y151        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[h2c_byp_in][ch][1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.770    -1.208 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.021    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.870 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.650     0.780    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X16Y151        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[h2c_byp_in][ch][1]/C
                         clock pessimism             -0.884    -0.104                     
    SLICE_X16Y151        FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.035    -0.069    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[h2c_byp_in][ch][1]
  -------------------------------------------------------------------
                         required time                          0.069                     
                         arrival time                          -0.008                     
  -------------------------------------------------------------------
                         slack                                  0.061                     

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/tl_crdt_ch_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[h2c_axis][crdt_ch][1]/D
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.049ns (28.994%)  route 0.120ns (71.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.780ns
    Source Clock Delay      (SCD):    -0.173ns
    Clock Pessimism Removal (CPR):    0.884ns
  Clock Net Delay (Source):      1.440ns (routing 0.449ns, distribution 0.991ns)
  Clock Net Delay (Destination): 1.650ns (routing 0.504ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.279    -1.844 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.725    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.613 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.440    -0.173    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/clk
    SLICE_X17Y150        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/tl_crdt_ch_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X17Y150        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.049    -0.124 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/tl_crdt_ch_reg[1]/Q
                         net (fo=1, routed)           0.120    -0.004    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_pre[h2c_axis][crdt_ch][1]
    SLICE_X16Y151        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[h2c_axis][crdt_ch][1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.770    -1.208 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.021    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.870 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.650     0.780    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X16Y151        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[h2c_axis][crdt_ch][1]/C
                         clock pessimism             -0.884    -0.104                     
    SLICE_X16Y151        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.035    -0.069    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[h2c_axis][crdt_ch][1]
  -------------------------------------------------------------------
                         required time                          0.069                     
                         arrival time                          -0.004                     
  -------------------------------------------------------------------
                         slack                                  0.065                     

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/usr_irq_req_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][15]/D
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.048ns (27.905%)  route 0.124ns (72.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.767ns
    Source Clock Delay      (SCD):    -0.176ns
    Clock Pessimism Removal (CPR):    0.883ns
  Clock Net Delay (Source):      1.437ns (routing 0.449ns, distribution 0.988ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.504ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.279    -1.844 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.725    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.613 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.437    -0.176    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/genblk6[1].sram_reg[1][17]
    SLICE_X15Y153        FDRE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/usr_irq_req_reg_reg[15]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y153        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048    -0.128 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/usr_irq_req_reg_reg[15]/Q
                         net (fo=2, routed)           0.124    -0.004    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/irq_in[vec][15]
    SLICE_X15Y152        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][15]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.770    -1.208 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.021    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.870 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.637     0.767    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X15Y152        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][15]/C
                         clock pessimism             -0.883    -0.116                     
    SLICE_X15Y152        FDCE (Hold_FFF_SLICEM_C_D)
                                                      0.035    -0.081    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][15]
  -------------------------------------------------------------------
                         required time                          0.081                     
                         arrival time                          -0.004                     
  -------------------------------------------------------------------
                         slack                                  0.077                     

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/usr_irq_req_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][3]/D
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.048ns (27.874%)  route 0.124ns (72.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.767ns
    Source Clock Delay      (SCD):    -0.176ns
    Clock Pessimism Removal (CPR):    0.883ns
  Clock Net Delay (Source):      1.437ns (routing 0.449ns, distribution 0.988ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.504ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.279    -1.844 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.725    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.613 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.437    -0.176    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/genblk6[1].sram_reg[1][17]
    SLICE_X15Y151        FDRE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/usr_irq_req_reg_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y151        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048    -0.128 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/usr_irq_req_reg_reg[3]/Q
                         net (fo=2, routed)           0.124    -0.003    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/irq_in[vec][3]
    SLICE_X15Y152        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.770    -1.208 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.021    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.870 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.637     0.767    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X15Y152        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][3]/C
                         clock pessimism             -0.883    -0.116                     
    SLICE_X15Y152        FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.035    -0.081    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][3]
  -------------------------------------------------------------------
                         required time                          0.081                     
                         arrival time                          -0.003                     
  -------------------------------------------------------------------
                         slack                                  0.078                     

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/usr_irq_req_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][1]/D
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.050ns (29.127%)  route 0.122ns (70.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.778ns
    Source Clock Delay      (SCD):    -0.165ns
    Clock Pessimism Removal (CPR):    0.884ns
  Clock Net Delay (Source):      1.448ns (routing 0.449ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.648ns (routing 0.504ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.279    -1.844 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.725    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.613 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.448    -0.165    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/genblk6[1].sram_reg[1][17]
    SLICE_X16Y155        FDRE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/usr_irq_req_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X16Y155        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.050    -0.115 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/usr_irq_req_reg_reg[1]/Q
                         net (fo=2, routed)           0.122     0.007    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/irq_in[vec][1]
    SLICE_X16Y157        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.770    -1.208 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.021    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.870 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.648     0.778    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X16Y157        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][1]/C
                         clock pessimism             -0.884    -0.106                     
    SLICE_X16Y157        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.035    -0.071    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][1]
  -------------------------------------------------------------------
                         required time                          0.071                     
                         arrival time                           0.007                     
  -------------------------------------------------------------------
                         slack                                  0.078                     

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/usr_irq_req_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][13]/D
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.050ns (28.290%)  route 0.127ns (71.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.780ns
    Source Clock Delay      (SCD):    -0.165ns
    Clock Pessimism Removal (CPR):    0.884ns
  Clock Net Delay (Source):      1.448ns (routing 0.449ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.650ns (routing 0.504ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.279    -1.844 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.725    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.613 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.448    -0.165    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/genblk6[1].sram_reg[1][17]
    SLICE_X16Y155        FDRE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/usr_irq_req_reg_reg[13]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X16Y155        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.050    -0.115 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/usr_irq_req_reg_reg[13]/Q
                         net (fo=2, routed)           0.127     0.012    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/irq_in[vec][13]
    SLICE_X16Y151        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][13]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.770    -1.208 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.021    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.870 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.650     0.780    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X16Y151        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][13]/C
                         clock pessimism             -0.884    -0.104                     
    SLICE_X16Y151        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.035    -0.069    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][13]
  -------------------------------------------------------------------
                         required time                          0.069                     
                         arrival time                           0.012                     
  -------------------------------------------------------------------
                         slack                                  0.081                     

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/xpm_cdc_array_single_inst/syncstages_ff_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/dest_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.049ns (28.887%)  route 0.121ns (71.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.770ns
    Source Clock Delay      (SCD):    -0.165ns
    Clock Pessimism Removal (CPR):    0.884ns
  Clock Net Delay (Source):      1.448ns (routing 0.449ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.640ns (routing 0.504ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.279    -1.844 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.725    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.613 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.448    -0.165    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/xpm_cdc_array_single_inst/dest_clk
    SLICE_X17Y158        FDRE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/xpm_cdc_array_single_inst/syncstages_ff_reg[2][7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X17Y158        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.049    -0.116 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/xpm_cdc_array_single_inst/syncstages_ff_reg[2][7]/Q
                         net (fo=2, routed)           0.121     0.005    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/p_1_in19_in
    SLICE_X16Y155        FDRE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/dest_reg_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.770    -1.208 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.021    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.870 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.640     0.770    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/genblk6[1].sram_reg[1][17]
    SLICE_X16Y155        FDRE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/dest_reg_reg[7]/C
                         clock pessimism             -0.884    -0.114                     
    SLICE_X16Y155        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.035    -0.079    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/dest_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.079                     
                         arrival time                           0.005                     
  -------------------------------------------------------------------
                         slack                                  0.084                     

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/xpm_cdc_array_single_inst/syncstages_ff_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/usr_irq_req_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.057ns (31.843%)  route 0.122ns (68.157%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.767ns
    Source Clock Delay      (SCD):    -0.175ns
    Clock Pessimism Removal (CPR):    0.885ns
  Clock Net Delay (Source):      1.438ns (routing 0.449ns, distribution 0.989ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.504ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.279    -1.844 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.725    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.613 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.438    -0.175    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/xpm_cdc_array_single_inst/dest_clk
    SLICE_X13Y151        FDRE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/xpm_cdc_array_single_inst/syncstages_ff_reg[2][3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y151        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.049    -0.126 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/xpm_cdc_array_single_inst/syncstages_ff_reg[2][3]/Q
                         net (fo=2, routed)           0.105    -0.021    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/p_1_in7_in
    SLICE_X15Y151        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.008    -0.013 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/usr_irq_req_reg[3]_i_1/O
                         net (fo=1, routed)           0.017     0.004    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/usr_irq_req_reg[3]_i_1_n_0
    SLICE_X15Y151        FDRE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/usr_irq_req_reg_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.770    -1.208 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.021    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.870 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.637     0.767    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/genblk6[1].sram_reg[1][17]
    SLICE_X15Y151        FDRE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/usr_irq_req_reg_reg[3]/C
                         clock pessimism             -0.885    -0.118                     
    SLICE_X15Y151        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.035    -0.083    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/usr_irq_req_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.083                     
                         arrival time                           0.004                     
  -------------------------------------------------------------------
                         slack                                  0.087                     

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/xpm_cdc_array_single_inst/syncstages_ff_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/xpm_cdc_array_single_inst/syncstages_ff_reg[2][15]/D
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.049ns (31.818%)  route 0.105ns (68.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    -0.166ns
    Clock Pessimism Removal (CPR):    0.911ns
  Clock Net Delay (Source):      1.447ns (routing 0.449ns, distribution 0.998ns)
  Clock Net Delay (Destination): 1.644ns (routing 0.504ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.279    -1.844 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.725    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.613 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.447    -0.166    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/xpm_cdc_array_single_inst/dest_clk
    SLICE_X17Y156        FDRE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/xpm_cdc_array_single_inst/syncstages_ff_reg[1][15]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X17Y156        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.049    -0.117 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/xpm_cdc_array_single_inst/syncstages_ff_reg[1][15]/Q
                         net (fo=1, routed)           0.105    -0.012    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/xpm_cdc_array_single_inst/syncstages_ff[1][15]
    SLICE_X17Y156        FDRE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/xpm_cdc_array_single_inst/syncstages_ff_reg[2][15]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.770    -1.208 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.021    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.870 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.644     0.774    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/xpm_cdc_array_single_inst/dest_clk
    SLICE_X17Y156        FDRE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/xpm_cdc_array_single_inst/syncstages_ff_reg[2][15]/C
                         clock pessimism             -0.911    -0.138                     
    SLICE_X17Y156        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.035    -0.103    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/xpm_cdc_array_single_inst/syncstages_ff_reg[2][15]
  -------------------------------------------------------------------
                         required time                          0.103                     
                         arrival time                          -0.012                     
  -------------------------------------------------------------------
                         slack                                  0.091                     

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/xpm_cdc_array_single_inst/syncstages_ff_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/xpm_cdc_array_single_inst/syncstages_ff_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.049ns (31.818%)  route 0.105ns (68.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    -0.165ns
    Clock Pessimism Removal (CPR):    0.911ns
  Clock Net Delay (Source):      1.448ns (routing 0.449ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.645ns (routing 0.504ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.279    -1.844 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.725    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.613 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.448    -0.165    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/xpm_cdc_array_single_inst/dest_clk
    SLICE_X17Y158        FDRE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/xpm_cdc_array_single_inst/syncstages_ff_reg[1][7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X17Y158        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.049    -0.116 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/xpm_cdc_array_single_inst/syncstages_ff_reg[1][7]/Q
                         net (fo=1, routed)           0.105    -0.011    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/xpm_cdc_array_single_inst/syncstages_ff[1][7]
    SLICE_X17Y158        FDRE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/xpm_cdc_array_single_inst/syncstages_ff_reg[2][7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.770    -1.208 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.021    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.870 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.645     0.775    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/xpm_cdc_array_single_inst/dest_clk
    SLICE_X17Y158        FDRE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/xpm_cdc_array_single_inst/syncstages_ff_reg[2][7]/C
                         clock pessimism             -0.911    -0.137                     
    SLICE_X17Y158        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.035    -0.102    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/xpm_cdc_array_single_inst/syncstages_ff_reg[2][7]
  -------------------------------------------------------------------
                         required time                          0.102                     
                         arrival time                          -0.011                     
  -------------------------------------------------------------------
                         slack                                  0.091                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pluserclk0_bufg_in
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DPLL/CLKOUT0       n/a            0.934         4.000       3.066      DPLL_X1Y4      top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
Min Period        n/a     DPLL/CLKFB_DESKEW  n/a            0.934         4.000       3.066      DPLL_X1Y4      top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKFB_DESKEW
Min Period        n/a     BUFG_GT/I          n/a            0.934         4.000       3.066      BUFG_GT_X0Y45  top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/I
Min Period        n/a     FDCE/C             n/a            0.550         4.000       3.450      SLICE_X13Y160  top_i/blp/cips/inst/cpm_0/inst/dpll0_stable_cdc/arststages_ff_reg[0]/C
Min Period        n/a     FDCE/C             n/a            0.550         4.000       3.450      SLICE_X13Y160  top_i/blp/cips/inst/cpm_0/inst/dpll0_stable_cdc/arststages_ff_reg[1]/C
Min Period        n/a     FDRE/C             n/a            0.550         4.000       3.450      SLICE_X15Y151  top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/dest_reg_reg[0]/C
Min Period        n/a     FDRE/C             n/a            0.550         4.000       3.450      SLICE_X15Y151  top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/dest_reg_reg[10]/C
Min Period        n/a     FDRE/C             n/a            0.550         4.000       3.450      SLICE_X16Y155  top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/dest_reg_reg[11]/C
Min Period        n/a     FDRE/C             n/a            0.550         4.000       3.450      SLICE_X15Y151  top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/dest_reg_reg[12]/C
Min Period        n/a     FDRE/C             n/a            0.550         4.000       3.450      SLICE_X16Y155  top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/dest_reg_reg[13]/C
Low Pulse Width   Slow    DPLL/CLKFB_DESKEW  n/a            0.420         2.000       1.580      DPLL_X1Y4      top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKFB_DESKEW
Low Pulse Width   Fast    DPLL/CLKFB_DESKEW  n/a            0.420         2.000       1.580      DPLL_X1Y4      top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKFB_DESKEW
Low Pulse Width   Slow    BUFG_GT/I          n/a            0.380         2.000       1.620      BUFG_GT_X0Y45  top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/I
Low Pulse Width   Fast    BUFG_GT/I          n/a            0.380         2.000       1.620      BUFG_GT_X0Y45  top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/I
Low Pulse Width   Slow    FDCE/C             n/a            0.275         2.000       1.725      SLICE_X13Y160  top_i/blp/cips/inst/cpm_0/inst/dpll0_stable_cdc/arststages_ff_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.275         2.000       1.725      SLICE_X13Y160  top_i/blp/cips/inst/cpm_0/inst/dpll0_stable_cdc/arststages_ff_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.275         2.000       1.725      SLICE_X13Y160  top_i/blp/cips/inst/cpm_0/inst/dpll0_stable_cdc/arststages_ff_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.275         2.000       1.725      SLICE_X13Y160  top_i/blp/cips/inst/cpm_0/inst/dpll0_stable_cdc/arststages_ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.000       1.725      SLICE_X15Y151  top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/dest_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.000       1.725      SLICE_X15Y151  top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/dest_reg_reg[0]/C
High Pulse Width  Slow    DPLL/CLKFB_DESKEW  n/a            0.420         2.000       1.580      DPLL_X1Y4      top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKFB_DESKEW
High Pulse Width  Fast    DPLL/CLKFB_DESKEW  n/a            0.420         2.000       1.580      DPLL_X1Y4      top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKFB_DESKEW
High Pulse Width  Slow    BUFG_GT/I          n/a            0.380         2.000       1.620      BUFG_GT_X0Y45  top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/I
High Pulse Width  Fast    BUFG_GT/I          n/a            0.380         2.000       1.620      BUFG_GT_X0Y45  top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/I
High Pulse Width  Slow    FDCE/C             n/a            0.275         2.000       1.725      SLICE_X13Y160  top_i/blp/cips/inst/cpm_0/inst/dpll0_stable_cdc/arststages_ff_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.275         2.000       1.725      SLICE_X13Y160  top_i/blp/cips/inst/cpm_0/inst/dpll0_stable_cdc/arststages_ff_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.275         2.000       1.725      SLICE_X13Y160  top_i/blp/cips/inst/cpm_0/inst/dpll0_stable_cdc/arststages_ff_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.275         2.000       1.725      SLICE_X13Y160  top_i/blp/cips/inst/cpm_0/inst/dpll0_stable_cdc/arststages_ff_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.000       1.725      SLICE_X15Y151  top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/dest_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.000       1.725      SLICE_X15Y151  top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/dest_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
  To Clock:  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.721ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT }

Check Type        Corner  Lib Pin                             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     CPM_EXT/IFCPMEXTCLKRSTPCIE0USERCLK  n/a            2.558         4.000       1.442      CPM_EXT_X0Y0  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
Low Pulse Width   Slow    CPM_EXT/IFCPMEXTCLKRSTPCIE0USERCLK  n/a            1.279         2.000       0.721      CPM_EXT_X0Y0  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
Low Pulse Width   Fast    CPM_EXT/IFCPMEXTCLKRSTPCIE0USERCLK  n/a            1.279         2.000       0.721      CPM_EXT_X0Y0  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
High Pulse Width  Slow    CPM_EXT/IFCPMEXTCLKRSTPCIE0USERCLK  n/a            1.279         2.000       0.721      CPM_EXT_X0Y0  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
High Pulse Width  Fast    CPM_EXT/IFCPMEXTCLKRSTPCIE0USERCLK  n/a            1.279         2.000       0.721      CPM_EXT_X0Y0  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  XPIPE_GT_PIPECLK_0
  To Clock:  XPIPE_GT_PIPECLK_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.300ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         XPIPE_GT_PIPECLK_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTPIPECLK }

Check Type        Corner  Lib Pin                      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XPIPE_QUAD/XPIPE_GT_PIPECLK  n/a            2.000         4.000       2.000      XPIPE_QUAD_X0Y0  top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_PIPECLK
Low Pulse Width   Slow    XPIPE_QUAD/XPIPE_GT_PIPECLK  n/a            0.700         2.000       1.300      XPIPE_QUAD_X0Y0  top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_PIPECLK
Low Pulse Width   Fast    XPIPE_QUAD/XPIPE_GT_PIPECLK  n/a            0.700         2.000       1.300      XPIPE_QUAD_X0Y0  top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_PIPECLK
High Pulse Width  Slow    XPIPE_QUAD/XPIPE_GT_PIPECLK  n/a            0.700         2.000       1.300      XPIPE_QUAD_X0Y0  top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_PIPECLK
High Pulse Width  Fast    XPIPE_QUAD/XPIPE_GT_PIPECLK  n/a            0.700         2.000       1.300      XPIPE_QUAD_X0Y0  top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.221ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.221ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/MAXIGP2ACLK
                            (rising edge-triggered cell PS9 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_r_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.614ns  (logic 1.405ns (21.242%)  route 5.209ns (78.758%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.383ns = ( 13.383 - 10.000 ) 
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.159ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.317ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.401ns (routing 1.239ns, distribution 2.162ns)
  Clock Net Delay (Destination): 3.328ns (routing 1.073ns, distribution 2.255ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       3.401     3.504    static         top_i/blp/cips/inst/pspmc_0/inst/m_axi_lpd_aclk
    PS9_X0Y0             PS9                                          r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/MAXIGP2ACLK
  -------------------------------------------------------------------    ----------------------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP2ACLK_MAXIGP2ARADDR[25])
                                                      0.752     4.256 f  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/MAXIGP2ARADDR[25]
                         net (fo=1, routed)           1.572     5.828    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/D[44]
    SLICE_X3Y143         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.030     5.858 f  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[79]_INST_0_i_9/O
                         net (fo=2, routed)           0.449     6.307    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[79]_INST_0_i_9_n_0
    SLICE_X12Y141        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.075     6.382 f  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[79]_INST_0_i_4/O
                         net (fo=10, routed)          0.621     7.002    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[15]_1
    SLICE_X18Y148        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.028     7.030 r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_1/O
                         net (fo=2, routed)           0.233     7.263    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_axi.gen_read.s_axi_rid_i_reg[15]_0
    SLICE_X18Y149        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.055     7.318 r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.293     7.612    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X17Y156        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.124     7.736 r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=12, routed)          0.613     8.349    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X15Y160        LUT2 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.094     8.443 f  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rready_i_i_2/O
                         net (fo=3, routed)           0.592     9.035    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rready_i_i_2_n_0
    SLICE_X16Y157        LUT4 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.123     9.158 r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer[3]_i_1/O
                         net (fo=5, routed)           0.520     9.678    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer[3]_i_1_n_0
    SLICE_X15Y157        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.124     9.802 r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_r_state[1]_i_1/O
                         net (fo=2, routed)           0.316    10.118    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_state
    SLICE_X14Y157        FDRE                                         r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_r_state_reg[0]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS9_X0Y0             PS9                          0.000    10.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       3.328    13.383    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X14Y157        FDRE                                         r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_r_state_reg[0]/C
                         clock pessimism              0.204    13.587                     
                         clock uncertainty           -0.159    13.428                     
    SLICE_X14Y157        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.089    13.339    static           top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_r_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.339                     
                         arrival time                         -10.118                     
  -------------------------------------------------------------------
                         slack                                  3.221                     

Slack (MET) :             3.221ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/MAXIGP2ACLK
                            (rising edge-triggered cell PS9 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_r_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.614ns  (logic 1.405ns (21.242%)  route 5.209ns (78.758%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.383ns = ( 13.383 - 10.000 ) 
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.159ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.317ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.401ns (routing 1.239ns, distribution 2.162ns)
  Clock Net Delay (Destination): 3.328ns (routing 1.073ns, distribution 2.255ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       3.401     3.504    static         top_i/blp/cips/inst/pspmc_0/inst/m_axi_lpd_aclk
    PS9_X0Y0             PS9                                          r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/MAXIGP2ACLK
  -------------------------------------------------------------------    ----------------------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP2ACLK_MAXIGP2ARADDR[25])
                                                      0.752     4.256 f  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/MAXIGP2ARADDR[25]
                         net (fo=1, routed)           1.572     5.828    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/D[44]
    SLICE_X3Y143         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.030     5.858 f  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[79]_INST_0_i_9/O
                         net (fo=2, routed)           0.449     6.307    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[79]_INST_0_i_9_n_0
    SLICE_X12Y141        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.075     6.382 f  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[79]_INST_0_i_4/O
                         net (fo=10, routed)          0.621     7.002    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[15]_1
    SLICE_X18Y148        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.028     7.030 r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_1/O
                         net (fo=2, routed)           0.233     7.263    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_axi.gen_read.s_axi_rid_i_reg[15]_0
    SLICE_X18Y149        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.055     7.318 r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.293     7.612    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X17Y156        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.124     7.736 r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=12, routed)          0.613     8.349    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X15Y160        LUT2 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.094     8.443 f  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rready_i_i_2/O
                         net (fo=3, routed)           0.592     9.035    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rready_i_i_2_n_0
    SLICE_X16Y157        LUT4 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.123     9.158 r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer[3]_i_1/O
                         net (fo=5, routed)           0.520     9.678    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer[3]_i_1_n_0
    SLICE_X15Y157        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.124     9.802 r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_r_state[1]_i_1/O
                         net (fo=2, routed)           0.316    10.118    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_state
    SLICE_X14Y157        FDRE                                         r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_r_state_reg[1]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS9_X0Y0             PS9                          0.000    10.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       3.328    13.383    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X14Y157        FDRE                                         r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_r_state_reg[1]/C
                         clock pessimism              0.204    13.587                     
                         clock uncertainty           -0.159    13.428                     
    SLICE_X14Y157        FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.089    13.339    static           top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_r_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.339                     
                         arrival time                         -10.118                     
  -------------------------------------------------------------------
                         slack                                  3.221                     

Slack (MET) :             3.248ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/base_clocking/pl_reset_sync/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/xgq_u2a_0/inst/xrt_queue_v1_1_0_S00_AXI_sq_inst/irq_on_write_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.228ns  (logic 0.356ns (5.716%)  route 5.872ns (94.284%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.380ns = ( 13.380 - 10.000 ) 
    Source Clock Delay      (SCD):    3.835ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.159ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.317ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.732ns (routing 1.239ns, distribution 2.493ns)
  Clock Net Delay (Destination): 3.325ns (routing 1.073ns, distribution 2.252ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       3.732     3.835    static         top_i/blp/blp_logic/base_clocking/pl_reset_sync/U0/slowest_sync_clk
    SLICE_X5Y156         FDRE                                         r  static         top_i/blp/blp_logic/base_clocking/pl_reset_sync/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y156         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.091     3.926 f  static         top_i/blp/blp_logic/base_clocking/pl_reset_sync/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=2051, routed)        4.039     7.965    static         top_i/blp/blp_logic/xgq_u2a_0/inst/xrt_queue_v1_1_0_S00_AXI_sq_inst/s00_axi_aresetn
    SLICE_X14Y261        LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.134     8.099 r  static         top_i/blp/blp_logic/xgq_u2a_0/inst/xrt_queue_v1_1_0_S00_AXI_sq_inst/slv_reg3[31]_i_1/O
                         net (fo=260, routed)         1.264     9.362    static         top_i/blp/blp_logic/xgq_u2a_0/inst/xrt_queue_v1_1_0_S00_AXI_sq_inst/soft_reset_reg[0]
    SLICE_X7Y273         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.131     9.493 r  static         top_i/blp/blp_logic/xgq_u2a_0/inst/xrt_queue_v1_1_0_S00_AXI_sq_inst/irq_reg_write_i_1__0/O
                         net (fo=2, routed)           0.570    10.063    static         top_i/blp/blp_logic/xgq_u2a_0/inst/xrt_queue_v1_1_0_S00_AXI_sq_inst/irq_reg_write_i_1__0_n_0
    SLICE_X9Y266         FDRE                                         r  static         top_i/blp/blp_logic/xgq_u2a_0/inst/xrt_queue_v1_1_0_S00_AXI_sq_inst/irq_on_write_reg_reg/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS9_X0Y0             PS9                          0.000    10.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       3.325    13.380    static         top_i/blp/blp_logic/xgq_u2a_0/inst/xrt_queue_v1_1_0_S00_AXI_sq_inst/s00_axi_aclk
    SLICE_X9Y266         FDRE                                         r  static         top_i/blp/blp_logic/xgq_u2a_0/inst/xrt_queue_v1_1_0_S00_AXI_sq_inst/irq_on_write_reg_reg/C
                         clock pessimism              0.213    13.593                     
                         clock uncertainty           -0.159    13.435                     
    SLICE_X9Y266         FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.123    13.312    static           top_i/blp/blp_logic/xgq_u2a_0/inst/xrt_queue_v1_1_0_S00_AXI_sq_inst/irq_on_write_reg_reg
  -------------------------------------------------------------------
                         required time                         13.312                     
                         arrival time                         -10.063                     
  -------------------------------------------------------------------
                         slack                                  3.248                     

Slack (MET) :             3.453ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/base_clocking/pl_reset_sync/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/xgq_u2a_0/inst/xrt_queue_v1_1_0_S00_AXI_sq_inst/irq_reg_write_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.034ns  (logic 0.356ns (5.900%)  route 5.678ns (94.100%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.388ns = ( 13.388 - 10.000 ) 
    Source Clock Delay      (SCD):    3.835ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.159ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.317ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.732ns (routing 1.239ns, distribution 2.493ns)
  Clock Net Delay (Destination): 3.333ns (routing 1.073ns, distribution 2.260ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       3.732     3.835    static         top_i/blp/blp_logic/base_clocking/pl_reset_sync/U0/slowest_sync_clk
    SLICE_X5Y156         FDRE                                         r  static         top_i/blp/blp_logic/base_clocking/pl_reset_sync/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y156         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.091     3.926 f  static         top_i/blp/blp_logic/base_clocking/pl_reset_sync/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=2051, routed)        4.039     7.965    static         top_i/blp/blp_logic/xgq_u2a_0/inst/xrt_queue_v1_1_0_S00_AXI_sq_inst/s00_axi_aresetn
    SLICE_X14Y261        LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.134     8.099 r  static         top_i/blp/blp_logic/xgq_u2a_0/inst/xrt_queue_v1_1_0_S00_AXI_sq_inst/slv_reg3[31]_i_1/O
                         net (fo=260, routed)         1.264     9.362    static         top_i/blp/blp_logic/xgq_u2a_0/inst/xrt_queue_v1_1_0_S00_AXI_sq_inst/soft_reset_reg[0]
    SLICE_X7Y273         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.131     9.493 r  static         top_i/blp/blp_logic/xgq_u2a_0/inst/xrt_queue_v1_1_0_S00_AXI_sq_inst/irq_reg_write_i_1__0/O
                         net (fo=2, routed)           0.375     9.869    static         top_i/blp/blp_logic/xgq_u2a_0/inst/xrt_queue_v1_1_0_S00_AXI_sq_inst/irq_reg_write_i_1__0_n_0
    SLICE_X6Y271         FDRE                                         r  static         top_i/blp/blp_logic/xgq_u2a_0/inst/xrt_queue_v1_1_0_S00_AXI_sq_inst/irq_reg_write_reg/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS9_X0Y0             PS9                          0.000    10.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       3.333    13.388    static         top_i/blp/blp_logic/xgq_u2a_0/inst/xrt_queue_v1_1_0_S00_AXI_sq_inst/s00_axi_aclk
    SLICE_X6Y271         FDRE                                         r  static         top_i/blp/blp_logic/xgq_u2a_0/inst/xrt_queue_v1_1_0_S00_AXI_sq_inst/irq_reg_write_reg/C
                         clock pessimism              0.213    13.601                     
                         clock uncertainty           -0.159    13.443                     
    SLICE_X6Y271         FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.121    13.322    static           top_i/blp/blp_logic/xgq_u2a_0/inst/xrt_queue_v1_1_0_S00_AXI_sq_inst/irq_reg_write_reg
  -------------------------------------------------------------------
                         required time                         13.322                     
                         arrival time                          -9.869                     
  -------------------------------------------------------------------
                         slack                                  3.453                     

Slack (MET) :             3.541ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/MAXIGP2ACLK
                            (rising edge-triggered cell PS9 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.286ns  (logic 1.203ns (19.139%)  route 5.083ns (80.861%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.375ns = ( 13.375 - 10.000 ) 
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.159ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.317ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.401ns (routing 1.239ns, distribution 2.162ns)
  Clock Net Delay (Destination): 3.320ns (routing 1.073ns, distribution 2.247ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       3.401     3.504    static         top_i/blp/cips/inst/pspmc_0/inst/m_axi_lpd_aclk
    PS9_X0Y0             PS9                                          r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/MAXIGP2ACLK
  -------------------------------------------------------------------    ----------------------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP2ACLK_MAXIGP2ARADDR[25])
                                                      0.752     4.256 f  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/MAXIGP2ARADDR[25]
                         net (fo=1, routed)           1.572     5.828    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/D[44]
    SLICE_X3Y143         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.030     5.858 f  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[79]_INST_0_i_9/O
                         net (fo=2, routed)           0.449     6.307    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[79]_INST_0_i_9_n_0
    SLICE_X12Y141        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.075     6.382 f  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[79]_INST_0_i_4/O
                         net (fo=10, routed)          0.621     7.002    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[15]_1
    SLICE_X18Y148        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.028     7.030 r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_1/O
                         net (fo=2, routed)           0.233     7.263    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_axi.gen_read.s_axi_rid_i_reg[15]_0
    SLICE_X18Y149        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.055     7.318 r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.293     7.612    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X17Y156        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.124     7.736 r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=12, routed)          0.642     8.378    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X14Y158        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.048     8.426 r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_arid_i[2]_i_1/O
                         net (fo=22, routed)          0.577     9.003    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser
    SLICE_X16Y160        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.091     9.094 r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1/O
                         net (fo=12, routed)          0.696     9.790    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1_n_0
    SLICE_X15Y159        FDRE                                         r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[4]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS9_X0Y0             PS9                          0.000    10.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       3.320    13.375    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X15Y159        FDRE                                         r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[4]/C
                         clock pessimism              0.204    13.579                     
                         clock uncertainty           -0.159    13.420                     
    SLICE_X15Y159        FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.090    13.330    static           top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[4]
  -------------------------------------------------------------------
                         required time                         13.330                     
                         arrival time                          -9.790                     
  -------------------------------------------------------------------
                         slack                                  3.541                     

Slack (MET) :             3.541ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/MAXIGP2ACLK
                            (rising edge-triggered cell PS9 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.286ns  (logic 1.203ns (19.139%)  route 5.083ns (80.861%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.375ns = ( 13.375 - 10.000 ) 
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.159ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.317ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.401ns (routing 1.239ns, distribution 2.162ns)
  Clock Net Delay (Destination): 3.320ns (routing 1.073ns, distribution 2.247ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       3.401     3.504    static         top_i/blp/cips/inst/pspmc_0/inst/m_axi_lpd_aclk
    PS9_X0Y0             PS9                                          r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/MAXIGP2ACLK
  -------------------------------------------------------------------    ----------------------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP2ACLK_MAXIGP2ARADDR[25])
                                                      0.752     4.256 f  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/MAXIGP2ARADDR[25]
                         net (fo=1, routed)           1.572     5.828    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/D[44]
    SLICE_X3Y143         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.030     5.858 f  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[79]_INST_0_i_9/O
                         net (fo=2, routed)           0.449     6.307    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[79]_INST_0_i_9_n_0
    SLICE_X12Y141        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.075     6.382 f  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[79]_INST_0_i_4/O
                         net (fo=10, routed)          0.621     7.002    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[15]_1
    SLICE_X18Y148        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.028     7.030 r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_1/O
                         net (fo=2, routed)           0.233     7.263    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_axi.gen_read.s_axi_rid_i_reg[15]_0
    SLICE_X18Y149        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.055     7.318 r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.293     7.612    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X17Y156        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.124     7.736 r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=12, routed)          0.642     8.378    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X14Y158        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.048     8.426 r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_arid_i[2]_i_1/O
                         net (fo=22, routed)          0.577     9.003    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser
    SLICE_X16Y160        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.091     9.094 r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1/O
                         net (fo=12, routed)          0.696     9.790    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1_n_0
    SLICE_X15Y159        FDRE                                         r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[7]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS9_X0Y0             PS9                          0.000    10.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       3.320    13.375    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X15Y159        FDRE                                         r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[7]/C
                         clock pessimism              0.204    13.579                     
                         clock uncertainty           -0.159    13.420                     
    SLICE_X15Y159        FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.090    13.330    static           top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[7]
  -------------------------------------------------------------------
                         required time                         13.330                     
                         arrival time                          -9.790                     
  -------------------------------------------------------------------
                         slack                                  3.541                     

Slack (MET) :             3.543ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/MAXIGP2ACLK
                            (rising edge-triggered cell PS9 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 1.203ns (19.145%)  route 5.081ns (80.855%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.375ns = ( 13.375 - 10.000 ) 
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.159ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.317ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.401ns (routing 1.239ns, distribution 2.162ns)
  Clock Net Delay (Destination): 3.320ns (routing 1.073ns, distribution 2.247ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       3.401     3.504    static         top_i/blp/cips/inst/pspmc_0/inst/m_axi_lpd_aclk
    PS9_X0Y0             PS9                                          r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/MAXIGP2ACLK
  -------------------------------------------------------------------    ----------------------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP2ACLK_MAXIGP2ARADDR[25])
                                                      0.752     4.256 f  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/MAXIGP2ARADDR[25]
                         net (fo=1, routed)           1.572     5.828    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/D[44]
    SLICE_X3Y143         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.030     5.858 f  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[79]_INST_0_i_9/O
                         net (fo=2, routed)           0.449     6.307    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[79]_INST_0_i_9_n_0
    SLICE_X12Y141        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.075     6.382 f  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[79]_INST_0_i_4/O
                         net (fo=10, routed)          0.621     7.002    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[15]_1
    SLICE_X18Y148        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.028     7.030 r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_1/O
                         net (fo=2, routed)           0.233     7.263    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_axi.gen_read.s_axi_rid_i_reg[15]_0
    SLICE_X18Y149        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.055     7.318 r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.293     7.612    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X17Y156        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.124     7.736 r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=12, routed)          0.642     8.378    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X14Y158        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.048     8.426 r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_arid_i[2]_i_1/O
                         net (fo=22, routed)          0.577     9.003    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser
    SLICE_X16Y160        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.091     9.094 r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1/O
                         net (fo=12, routed)          0.694     9.788    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1_n_0
    SLICE_X15Y159        FDRE                                         r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[5]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS9_X0Y0             PS9                          0.000    10.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       3.320    13.375    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X15Y159        FDRE                                         r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[5]/C
                         clock pessimism              0.204    13.579                     
                         clock uncertainty           -0.159    13.420                     
    SLICE_X15Y159        FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.089    13.331    static           top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[5]
  -------------------------------------------------------------------
                         required time                         13.331                     
                         arrival time                          -9.788                     
  -------------------------------------------------------------------
                         slack                                  3.543                     

Slack (MET) :             3.543ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/MAXIGP2ACLK
                            (rising edge-triggered cell PS9 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 1.203ns (19.145%)  route 5.081ns (80.855%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.375ns = ( 13.375 - 10.000 ) 
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.159ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.317ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.401ns (routing 1.239ns, distribution 2.162ns)
  Clock Net Delay (Destination): 3.320ns (routing 1.073ns, distribution 2.247ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       3.401     3.504    static         top_i/blp/cips/inst/pspmc_0/inst/m_axi_lpd_aclk
    PS9_X0Y0             PS9                                          r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/MAXIGP2ACLK
  -------------------------------------------------------------------    ----------------------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP2ACLK_MAXIGP2ARADDR[25])
                                                      0.752     4.256 f  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/MAXIGP2ARADDR[25]
                         net (fo=1, routed)           1.572     5.828    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/D[44]
    SLICE_X3Y143         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.030     5.858 f  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[79]_INST_0_i_9/O
                         net (fo=2, routed)           0.449     6.307    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[79]_INST_0_i_9_n_0
    SLICE_X12Y141        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.075     6.382 f  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[79]_INST_0_i_4/O
                         net (fo=10, routed)          0.621     7.002    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[15]_1
    SLICE_X18Y148        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.028     7.030 r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_1/O
                         net (fo=2, routed)           0.233     7.263    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_axi.gen_read.s_axi_rid_i_reg[15]_0
    SLICE_X18Y149        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.055     7.318 r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.293     7.612    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X17Y156        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.124     7.736 r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=12, routed)          0.642     8.378    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X14Y158        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.048     8.426 r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_arid_i[2]_i_1/O
                         net (fo=22, routed)          0.577     9.003    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser
    SLICE_X16Y160        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.091     9.094 r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1/O
                         net (fo=12, routed)          0.694     9.788    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1_n_0
    SLICE_X15Y159        FDRE                                         r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[6]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS9_X0Y0             PS9                          0.000    10.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       3.320    13.375    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X15Y159        FDRE                                         r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[6]/C
                         clock pessimism              0.204    13.579                     
                         clock uncertainty           -0.159    13.420                     
    SLICE_X15Y159        FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.089    13.331    static           top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[6]
  -------------------------------------------------------------------
                         required time                         13.331                     
                         arrival time                          -9.788                     
  -------------------------------------------------------------------
                         slack                                  3.543                     

Slack (MET) :             3.570ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/MAXIGP2ACLK
                            (rising edge-triggered cell PS9 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 1.203ns (19.205%)  route 5.061ns (80.795%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.382ns = ( 13.382 - 10.000 ) 
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.159ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.317ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.401ns (routing 1.239ns, distribution 2.162ns)
  Clock Net Delay (Destination): 3.327ns (routing 1.073ns, distribution 2.254ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       3.401     3.504    static         top_i/blp/cips/inst/pspmc_0/inst/m_axi_lpd_aclk
    PS9_X0Y0             PS9                                          r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/MAXIGP2ACLK
  -------------------------------------------------------------------    ----------------------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP2ACLK_MAXIGP2ARADDR[25])
                                                      0.752     4.256 f  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/MAXIGP2ARADDR[25]
                         net (fo=1, routed)           1.572     5.828    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/D[44]
    SLICE_X3Y143         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.030     5.858 f  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[79]_INST_0_i_9/O
                         net (fo=2, routed)           0.449     6.307    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[79]_INST_0_i_9_n_0
    SLICE_X12Y141        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.075     6.382 f  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[79]_INST_0_i_4/O
                         net (fo=10, routed)          0.621     7.002    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[15]_1
    SLICE_X18Y148        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.028     7.030 r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_1/O
                         net (fo=2, routed)           0.233     7.263    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_axi.gen_read.s_axi_rid_i_reg[15]_0
    SLICE_X18Y149        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.055     7.318 r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.293     7.612    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X17Y156        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.124     7.736 r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=12, routed)          0.642     8.378    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X14Y158        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.048     8.426 r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_arid_i[2]_i_1/O
                         net (fo=22, routed)          0.577     9.003    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser
    SLICE_X16Y160        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.091     9.094 r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1/O
                         net (fo=12, routed)          0.674     9.768    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1_n_0
    SLICE_X15Y163        FDRE                                         r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[0]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS9_X0Y0             PS9                          0.000    10.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       3.327    13.382    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X15Y163        FDRE                                         r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[0]/C
                         clock pessimism              0.204    13.586                     
                         clock uncertainty           -0.159    13.427                     
    SLICE_X15Y163        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.089    13.338    static           top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[0]
  -------------------------------------------------------------------
                         required time                         13.338                     
                         arrival time                          -9.768                     
  -------------------------------------------------------------------
                         slack                                  3.570                     

Slack (MET) :             3.612ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/MAXIGP2ACLK
                            (rising edge-triggered cell PS9 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 1.281ns (20.586%)  route 4.942ns (79.414%))
  Logic Levels:           7  (LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.383ns = ( 13.383 - 10.000 ) 
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.159ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.317ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.401ns (routing 1.239ns, distribution 2.162ns)
  Clock Net Delay (Destination): 3.328ns (routing 1.073ns, distribution 2.255ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       3.401     3.504    static         top_i/blp/cips/inst/pspmc_0/inst/m_axi_lpd_aclk
    PS9_X0Y0             PS9                                          r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/MAXIGP2ACLK
  -------------------------------------------------------------------    ----------------------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP2ACLK_MAXIGP2ARADDR[25])
                                                      0.752     4.256 f  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/MAXIGP2ARADDR[25]
                         net (fo=1, routed)           1.572     5.828    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/D[44]
    SLICE_X3Y143         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.030     5.858 f  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[79]_INST_0_i_9/O
                         net (fo=2, routed)           0.449     6.307    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[79]_INST_0_i_9_n_0
    SLICE_X12Y141        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.075     6.382 f  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[79]_INST_0_i_4/O
                         net (fo=10, routed)          0.621     7.002    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[15]_1
    SLICE_X18Y148        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.028     7.030 r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_1/O
                         net (fo=2, routed)           0.233     7.263    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_axi.gen_read.s_axi_rid_i_reg[15]_0
    SLICE_X18Y149        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.055     7.318 r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.293     7.612    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X17Y156        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.124     7.736 r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=12, routed)          0.613     8.349    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X15Y160        LUT2 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.094     8.443 f  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rready_i_i_2/O
                         net (fo=3, routed)           0.592     9.035    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rready_i_i_2_n_0
    SLICE_X16Y157        LUT4 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.123     9.158 r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer[3]_i_1/O
                         net (fo=5, routed)           0.568     9.727    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer[3]_i_1_n_0
    SLICE_X14Y157        FDRE                                         r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer_reg[0]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS9_X0Y0             PS9                          0.000    10.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       3.328    13.383    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X14Y157        FDRE                                         r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer_reg[0]/C
                         clock pessimism              0.204    13.587                     
                         clock uncertainty           -0.159    13.428                     
    SLICE_X14Y157        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.090    13.338    static           top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer_reg[0]
  -------------------------------------------------------------------
                         required time                         13.338                     
                         arrival time                          -9.727                     
  -------------------------------------------------------------------
                         slack                                  3.612                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/xgq_m2r/inst/xrt_queue_v1_1_0_S00_AXI_cq_inst/slv_reg2_high_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/xgq_m2r/inst/xrt_queue_v1_1_0_S00_AXI_cq_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.072ns (25.986%)  route 0.205ns (74.014%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Net Delay (Source):      2.288ns (routing 0.704ns, distribution 1.584ns)
  Clock Net Delay (Destination): 2.664ns (routing 0.869ns, distribution 1.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       2.288     2.330    static         top_i/blp/blp_logic/xgq_m2r/inst/xrt_queue_v1_1_0_S00_AXI_cq_inst/s00_axi_aclk
    SLICE_X13Y193        FDRE                                         r  static         top_i/blp/blp_logic/xgq_m2r/inst/xrt_queue_v1_1_0_S00_AXI_cq_inst/slv_reg2_high_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y193        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.050     2.380 r  static         top_i/blp/blp_logic/xgq_m2r/inst/xrt_queue_v1_1_0_S00_AXI_cq_inst/slv_reg2_high_reg[3]/Q
                         net (fo=2, routed)           0.189     2.569    static         top_i/blp/blp_logic/xgq_m2r/inst/xrt_queue_v1_1_0_S00_AXI_cq_inst/slv_reg2_high[3]
    SLICE_X7Y184         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.022     2.591 r  static         top_i/blp/blp_logic/xgq_m2r/inst/xrt_queue_v1_1_0_S00_AXI_cq_inst/axi_rdata[3]_i_1__0/O
                         net (fo=1, routed)           0.016     2.607    static         top_i/blp/blp_logic/xgq_m2r/inst/xrt_queue_v1_1_0_S00_AXI_cq_inst/axi_rdata[3]_i_1__0_n_0
    SLICE_X7Y184         FDRE                                         r  static         top_i/blp/blp_logic/xgq_m2r/inst/xrt_queue_v1_1_0_S00_AXI_cq_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       2.664     2.744    static         top_i/blp/blp_logic/xgq_m2r/inst/xrt_queue_v1_1_0_S00_AXI_cq_inst/s00_axi_aclk
    SLICE_X7Y184         FDRE                                         r  static         top_i/blp/blp_logic/xgq_m2r/inst/xrt_queue_v1_1_0_S00_AXI_cq_inst/axi_rdata_reg[3]/C
                         clock pessimism             -0.203     2.541                     
    SLICE_X7Y184         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.035     2.576    static           top_i/blp/blp_logic/xgq_m2r/inst/xrt_queue_v1_1_0_S00_AXI_cq_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.576                     
                         arrival time                           2.607                     
  -------------------------------------------------------------------
                         slack                                  0.031                     

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/axi_blp_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/core_ctrl_reg_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/axi_blp_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/data_width_128.reg_rd_data_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.085ns (31.250%)  route 0.187ns (68.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Net Delay (Source):      2.288ns (routing 0.704ns, distribution 1.584ns)
  Clock Net Delay (Destination): 2.658ns (routing 0.869ns, distribution 1.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       2.288     2.330    static         top_i/blp/blp_logic/axi_blp_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X2Y186         FDRE                                         r  static         top_i/blp/blp_logic/axi_blp_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/core_ctrl_reg_reg[77]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y186         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.050     2.380 r  static         top_i/blp/blp_logic/axi_blp_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/core_ctrl_reg_reg[77]/Q
                         net (fo=1, routed)           0.163     2.543    static         top_i/blp/blp_logic/axi_blp_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/core_ctrl_reg[77]
    SLICE_X2Y190         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035     2.578 r  static         top_i/blp/blp_logic/axi_blp_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/data_width_128.reg_rd_data[77]_i_1/O
                         net (fo=1, routed)           0.024     2.602    static         top_i/blp/blp_logic/axi_blp_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/data_width_128.reg_rd_data[77]_i_1_n_0
    SLICE_X2Y190         FDRE                                         r  static         top_i/blp/blp_logic/axi_blp_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/data_width_128.reg_rd_data_reg[77]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       2.658     2.738    static         top_i/blp/blp_logic/axi_blp_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X2Y190         FDRE                                         r  static         top_i/blp/blp_logic/axi_blp_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/data_width_128.reg_rd_data_reg[77]/C
                         clock pessimism             -0.203     2.535                     
    SLICE_X2Y190         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.035     2.570    static           top_i/blp/blp_logic/axi_blp_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/data_width_128.reg_rd_data_reg[77]
  -------------------------------------------------------------------
                         required time                         -2.570                     
                         arrival time                           2.602                     
  -------------------------------------------------------------------
                         slack                                  0.032                     

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[3].reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.049ns (30.435%)  route 0.112ns (69.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.327ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Net Delay (Source):      2.285ns (routing 0.704ns, distribution 1.581ns)
  Clock Net Delay (Destination): 2.665ns (routing 0.869ns, distribution 1.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       2.285     2.327    static         top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y209         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y209         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.049     2.376 r  static         top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=1, routed)           0.112     2.488    static         top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/gpio_io_o[28]
    SLICE_X8Y209         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[3].reg1_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       2.665     2.745    static         top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y209         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[3].reg1_reg[3]/C
                         clock pessimism             -0.325     2.420                     
    SLICE_X8Y209         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.035     2.455    static           top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[3].reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.455                     
                         arrival time                           2.488                     
  -------------------------------------------------------------------
                         slack                                  0.034                     

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/inst/CLK_CORE_DRP_I/ram_clk_config_reg[13][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[66][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.049ns (30.599%)  route 0.111ns (69.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    2.324ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Net Delay (Source):      2.282ns (routing 0.704ns, distribution 1.578ns)
  Clock Net Delay (Destination): 2.662ns (routing 0.869ns, distribution 1.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       2.282     2.324    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X11Y163        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/inst/CLK_CORE_DRP_I/ram_clk_config_reg[13][13]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X11Y163        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     2.373 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/inst/CLK_CORE_DRP_I/ram_clk_config_reg[13][13]/Q
                         net (fo=2, routed)           0.111     2.485    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[66][15]_0[13]
    SLICE_X13Y163        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[66][13]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       2.662     2.742    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X13Y163        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[66][13]/C
                         clock pessimism             -0.327     2.415                     
    SLICE_X13Y163        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.035     2.450    static           top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[66][13]
  -------------------------------------------------------------------
                         required time                         -2.450                     
                         arrival time                           2.485                     
  -------------------------------------------------------------------
                         slack                                  0.034                     

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/inst/CLK_CORE_DRP_I/ram_clk_config_reg[15][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[68][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.050ns (31.142%)  route 0.111ns (68.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    2.332ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Net Delay (Source):      2.290ns (routing 0.704ns, distribution 1.586ns)
  Clock Net Delay (Destination): 2.670ns (routing 0.869ns, distribution 1.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       2.290     2.332    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X10Y170        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/inst/CLK_CORE_DRP_I/ram_clk_config_reg[15][14]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y170        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.050     2.382 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/inst/CLK_CORE_DRP_I/ram_clk_config_reg[15][14]/Q
                         net (fo=2, routed)           0.111     2.493    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[68][15]_0[14]
    SLICE_X12Y170        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[68][14]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       2.670     2.750    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X12Y170        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[68][14]/C
                         clock pessimism             -0.327     2.423                     
    SLICE_X12Y170        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.035     2.458    static           top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[68][14]
  -------------------------------------------------------------------
                         required time                         -2.458                     
                         arrival time                           2.493                     
  -------------------------------------------------------------------
                         slack                                  0.035                     

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[6].reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.049ns (30.247%)  route 0.113ns (69.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.327ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Net Delay (Source):      2.285ns (routing 0.704ns, distribution 1.581ns)
  Clock Net Delay (Destination): 2.665ns (routing 0.869ns, distribution 1.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       2.285     2.327    static         top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y209         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y209         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.049     2.376 r  static         top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=1, routed)           0.113     2.489    static         top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/gpio_io_o[25]
    SLICE_X8Y209         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[6].reg1_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       2.665     2.745    static         top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y209         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[6].reg1_reg[6]/C
                         clock pessimism             -0.325     2.420                     
    SLICE_X8Y209         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.035     2.455    static           top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[6].reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.455                     
                         arrival time                           2.489                     
  -------------------------------------------------------------------
                         slack                                  0.035                     

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_11_11/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    2.288ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Net Delay (Source):      2.246ns (routing 0.704ns, distribution 1.542ns)
  Clock Net Delay (Destination): 2.649ns (routing 0.869ns, distribution 1.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       2.246     2.288    static         top_i/blp/blp_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_11_11/WCLK
    SLICE_X19Y239        RAMS32                                       r  static         top_i/blp/blp_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_11_11/SP/CLK
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X19Y239        RAMS32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     2.398 r  static         top_i/blp/blp_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_11_11/SP/O
                         net (fo=1, routed)           0.017     2.415    static         top_i/blp/blp_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.douta_reg0[11]
    SLICE_X19Y239        FDRE                                         r  static         top_i/blp/blp_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[11]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       2.649     2.729    static         top_i/blp/blp_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/clka
    SLICE_X19Y239        FDRE                                         r  static         top_i/blp/blp_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[11]/C
                         clock pessimism             -0.384     2.345                     
    SLICE_X19Y239        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     2.380    static           top_i/blp/blp_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.380                     
                         arrival time                           2.415                     
  -------------------------------------------------------------------
                         slack                                  0.035                     

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_26_26/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    2.288ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Net Delay (Source):      2.246ns (routing 0.704ns, distribution 1.542ns)
  Clock Net Delay (Destination): 2.649ns (routing 0.869ns, distribution 1.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       2.246     2.288    static         top_i/blp/blp_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_26_26/WCLK
    SLICE_X17Y238        RAMS32                                       r  static         top_i/blp/blp_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_26_26/SP/CLK
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X17Y238        RAMS32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     2.398 r  static         top_i/blp/blp_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_26_26/SP/O
                         net (fo=1, routed)           0.017     2.415    static         top_i/blp/blp_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.douta_reg0[26]
    SLICE_X17Y238        FDRE                                         r  static         top_i/blp/blp_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[26]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       2.649     2.729    static         top_i/blp/blp_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/clka
    SLICE_X17Y238        FDRE                                         r  static         top_i/blp/blp_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[26]/C
                         clock pessimism             -0.384     2.345                     
    SLICE_X17Y238        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     2.380    static           top_i/blp/blp_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.380                     
                         arrival time                           2.415                     
  -------------------------------------------------------------------
                         slack                                  0.035                     

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[9].reg1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.050ns (30.675%)  route 0.113ns (69.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.327ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Net Delay (Source):      2.285ns (routing 0.704ns, distribution 1.581ns)
  Clock Net Delay (Destination): 2.665ns (routing 0.869ns, distribution 1.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       2.285     2.327    static         top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y209         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y209         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.050     2.377 r  static         top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=1, routed)           0.113     2.490    static         top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/gpio_io_o[22]
    SLICE_X8Y209         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[9].reg1_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       2.665     2.745    static         top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y209         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[9].reg1_reg[9]/C
                         clock pessimism             -0.325     2.420                     
    SLICE_X8Y209         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.035     2.455    static           top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[9].reg1_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.455                     
                         arrival time                           2.490                     
  -------------------------------------------------------------------
                         slack                                  0.036                     

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/axi_uart_apu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/axi_uart_apu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_13/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.114ns (87.692%)  route 0.016ns (12.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.722ns
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Net Delay (Source):      2.238ns (routing 0.704ns, distribution 1.534ns)
  Clock Net Delay (Destination): 2.642ns (routing 0.869ns, distribution 1.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       2.238     2.280    static         top_i/blp/blp_logic/axi_uart_apu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X11Y229        SRL16E                                       r  static         top_i/blp/blp_logic/axi_uart_apu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X11Y229        SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.114     2.394 r  static         top_i/blp/blp_logic/axi_uart_apu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/Q
                         net (fo=1, routed)           0.016     2.410    static         top_i/blp/blp_logic/axi_uart_apu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12_n_0
    SLICE_X11Y229        FDRE                                         r  static         top_i/blp/blp_logic/axi_uart_apu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_13/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       2.642     2.722    static         top_i/blp/blp_logic/axi_uart_apu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X11Y229        FDRE                                         r  static         top_i/blp/blp_logic/axi_uart_apu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_13/C
                         clock pessimism             -0.385     2.337                     
    SLICE_X11Y229        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.035     2.372    static           top_i/blp/blp_logic/axi_uart_apu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_13
  -------------------------------------------------------------------
                         required time                         -2.372                     
                         arrival time                           2.410                     
  -------------------------------------------------------------------
                         slack                                  0.038                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME5/DCLK      n/a            3.333         10.000      6.667      MMCM_X3Y0        top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/DCLK
Min Period        n/a     MMCME5/DCLK      n/a            3.333         10.000      6.667      MMCM_X1Y0        top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/DCLK
Min Period        n/a     PS9/MAXIGP0ACLK  n/a            2.857         10.000      7.143      PS9_X0Y0         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
Min Period        n/a     PS9/MAXIGP2ACLK  n/a            2.857         10.000      7.143      PS9_X0Y0         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/MAXIGP2ACLK
Min Period        n/a     NOC_NSU512/CLK   n/a            2.000         10.000      8.000      NOC_NSU512_X0Y4  top_i/blp/axi_noc_ic/inst/M00_AXI_nsu/bd_3e6f_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Min Period        n/a     NOC_NSU512/CLK   n/a            2.000         10.000      8.000      NOC_NSU512_X0Y5  top_i/blp/axi_noc_ic/inst/M01_AXI_nsu/bd_3e6f_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Min Period        n/a     NOC_NSU512/CLK   n/a            2.000         10.000      8.000      NOC_NSU512_X0Y6  top_i/blp/axi_noc_ic/inst/M02_AXI_nsu/bd_3e6f_M02_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Min Period        n/a     NOC_NSU512/CLK   n/a            2.000         10.000      8.000      NOC_NSU512_X0Y2  top_i/blp/axi_noc_ic/inst/M03_AXI_nsu/bd_3e6f_M03_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Min Period        n/a     NOC_NSU512/CLK   n/a            2.000         10.000      8.000      NOC_NSU512_X0Y3  top_i/blp/axi_noc_ic/inst/M04_AXI_nsu/bd_3e6f_M04_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Min Period        n/a     NOC_NMU512/CLK   n/a            2.000         10.000      8.000      NOC_NMU512_X0Y5  top_i/blp/axi_noc_mc/inst/S00_AXI_nmu/bd_0e6e_S00_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Low Pulse Width   Slow    MMCME5/DCLK      n/a            1.500         5.000       3.500      MMCM_X3Y0        top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/DCLK
Low Pulse Width   Fast    MMCME5/DCLK      n/a            1.500         5.000       3.500      MMCM_X3Y0        top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/DCLK
Low Pulse Width   Slow    MMCME5/DCLK      n/a            1.500         5.000       3.500      MMCM_X1Y0        top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/DCLK
Low Pulse Width   Fast    MMCME5/DCLK      n/a            1.500         5.000       3.500      MMCM_X1Y0        top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/DCLK
Low Pulse Width   Slow    PS9/MAXIGP0ACLK  n/a            1.429         5.000       3.571      PS9_X0Y0         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
Low Pulse Width   Fast    PS9/MAXIGP0ACLK  n/a            1.429         5.000       3.571      PS9_X0Y0         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
Low Pulse Width   Slow    PS9/MAXIGP2ACLK  n/a            1.429         5.000       3.571      PS9_X0Y0         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/MAXIGP2ACLK
Low Pulse Width   Fast    PS9/MAXIGP2ACLK  n/a            1.429         5.000       3.571      PS9_X0Y0         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/MAXIGP2ACLK
Low Pulse Width   Slow    NOC_NSU512/CLK   n/a            1.000         5.000       4.000      NOC_NSU512_X0Y4  top_i/blp/axi_noc_ic/inst/M00_AXI_nsu/bd_3e6f_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Low Pulse Width   Fast    NOC_NSU512/CLK   n/a            1.000         5.000       4.000      NOC_NSU512_X0Y4  top_i/blp/axi_noc_ic/inst/M00_AXI_nsu/bd_3e6f_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
High Pulse Width  Slow    MMCME5/DCLK      n/a            1.500         5.000       3.500      MMCM_X3Y0        top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/DCLK
High Pulse Width  Fast    MMCME5/DCLK      n/a            1.500         5.000       3.500      MMCM_X3Y0        top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/DCLK
High Pulse Width  Slow    MMCME5/DCLK      n/a            1.500         5.000       3.500      MMCM_X1Y0        top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/DCLK
High Pulse Width  Fast    MMCME5/DCLK      n/a            1.500         5.000       3.500      MMCM_X1Y0        top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/DCLK
High Pulse Width  Slow    PS9/MAXIGP0ACLK  n/a            1.429         5.000       3.571      PS9_X0Y0         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
High Pulse Width  Fast    PS9/MAXIGP0ACLK  n/a            1.429         5.000       3.571      PS9_X0Y0         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
High Pulse Width  Slow    PS9/MAXIGP2ACLK  n/a            1.429         5.000       3.571      PS9_X0Y0         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/MAXIGP2ACLK
High Pulse Width  Fast    PS9/MAXIGP2ACLK  n/a            1.429         5.000       3.571      PS9_X0Y0         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/MAXIGP2ACLK
High Pulse Width  Slow    NOC_NSU512/CLK   n/a            1.000         5.000       4.000      NOC_NSU512_X0Y4  top_i/blp/axi_noc_ic/inst/M00_AXI_nsu/bd_3e6f_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
High Pulse Width  Fast    NOC_NSU512/CLK   n/a            1.000         5.000       4.000      NOC_NSU512_X0Y4  top_i/blp/axi_noc_ic/inst/M00_AXI_nsu/bd_3e6f_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack       26.682ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.394ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.682ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[273]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_rdata_reg[28]/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_pl_1 rise@30.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.504ns (17.741%)  route 2.337ns (82.259%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.168ns = ( 37.168 - 30.000 ) 
    Source Clock Delay      (SCD):    8.038ns
    Clock Pessimism Removal (CPR):    0.692ns
  Clock Uncertainty:      0.178ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.356ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.369ns (routing 0.402ns, distribution 1.967ns)
  Clock Net Delay (Destination): 2.113ns (routing 0.362ns, distribution 1.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1307, routed)        2.369     8.038    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X12Y186        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[273]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X12Y186        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.092     8.130 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[273]/Q
                         net (fo=2, routed)           0.265     8.395    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_normal_area.fifo_node_payld_dout[273]
    SLICE_X10Y188        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.092     8.487 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[1]_INST_0/O
                         net (fo=1, routed)           0.299     8.786    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X9Y186         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.141     8.927 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.295     9.222    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/s_axi_arvalid
    SLICE_X11Y185        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.051     9.273 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/m_axi_arvalid_INST_0/O
                         net (fo=36, routed)          0.820    10.093    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_arvalid
    SLICE_X5Y204         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.128    10.221 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_rdata[31]_i_1/O
                         net (fo=28, routed)          0.658    10.879    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_rdata[31]_i_1_n_0
    SLICE_X8Y198         FDSE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_rdata_reg[28]/S
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                     30.000    30.000 r                 
    PS9_X0Y0             PS9                          0.000    30.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000    35.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    35.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1307, routed)        2.113    37.168    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_aclk
    SLICE_X8Y198         FDSE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_rdata_reg[28]/C
                         clock pessimism              0.692    37.860                     
                         clock uncertainty           -0.178    37.682                     
    SLICE_X8Y198         FDSE (Setup_BFF2_SLICEL_C_S)
                                                     -0.121    37.561    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         37.561                     
                         arrival time                         -10.879                     
  -------------------------------------------------------------------
                         slack                                 26.682                     

Slack (MET) :             26.682ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[273]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_rdata_reg[30]/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_pl_1 rise@30.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.504ns (17.741%)  route 2.337ns (82.259%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.168ns = ( 37.168 - 30.000 ) 
    Source Clock Delay      (SCD):    8.038ns
    Clock Pessimism Removal (CPR):    0.692ns
  Clock Uncertainty:      0.178ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.356ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.369ns (routing 0.402ns, distribution 1.967ns)
  Clock Net Delay (Destination): 2.113ns (routing 0.362ns, distribution 1.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1307, routed)        2.369     8.038    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X12Y186        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[273]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X12Y186        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.092     8.130 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[273]/Q
                         net (fo=2, routed)           0.265     8.395    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_normal_area.fifo_node_payld_dout[273]
    SLICE_X10Y188        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.092     8.487 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[1]_INST_0/O
                         net (fo=1, routed)           0.299     8.786    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X9Y186         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.141     8.927 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.295     9.222    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/s_axi_arvalid
    SLICE_X11Y185        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.051     9.273 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/m_axi_arvalid_INST_0/O
                         net (fo=36, routed)          0.820    10.093    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_arvalid
    SLICE_X5Y204         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.128    10.221 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_rdata[31]_i_1/O
                         net (fo=28, routed)          0.658    10.879    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_rdata[31]_i_1_n_0
    SLICE_X8Y198         FDSE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_rdata_reg[30]/S
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                     30.000    30.000 r                 
    PS9_X0Y0             PS9                          0.000    30.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000    35.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    35.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1307, routed)        2.113    37.168    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_aclk
    SLICE_X8Y198         FDSE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_rdata_reg[30]/C
                         clock pessimism              0.692    37.860                     
                         clock uncertainty           -0.178    37.682                     
    SLICE_X8Y198         FDSE (Setup_AFF2_SLICEL_C_S)
                                                     -0.121    37.561    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         37.561                     
                         arrival time                         -10.879                     
  -------------------------------------------------------------------
                         slack                                 26.682                     

Slack (MET) :             26.682ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[273]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_rdata_reg[31]/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_pl_1 rise@30.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.504ns (17.741%)  route 2.337ns (82.259%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.168ns = ( 37.168 - 30.000 ) 
    Source Clock Delay      (SCD):    8.038ns
    Clock Pessimism Removal (CPR):    0.692ns
  Clock Uncertainty:      0.178ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.356ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.369ns (routing 0.402ns, distribution 1.967ns)
  Clock Net Delay (Destination): 2.113ns (routing 0.362ns, distribution 1.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1307, routed)        2.369     8.038    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X12Y186        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[273]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X12Y186        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.092     8.130 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[273]/Q
                         net (fo=2, routed)           0.265     8.395    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_normal_area.fifo_node_payld_dout[273]
    SLICE_X10Y188        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.092     8.487 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[1]_INST_0/O
                         net (fo=1, routed)           0.299     8.786    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X9Y186         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.141     8.927 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.295     9.222    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/s_axi_arvalid
    SLICE_X11Y185        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.051     9.273 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/m_axi_arvalid_INST_0/O
                         net (fo=36, routed)          0.820    10.093    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_arvalid
    SLICE_X5Y204         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.128    10.221 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_rdata[31]_i_1/O
                         net (fo=28, routed)          0.658    10.879    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_rdata[31]_i_1_n_0
    SLICE_X8Y198         FDSE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_rdata_reg[31]/S
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                     30.000    30.000 r                 
    PS9_X0Y0             PS9                          0.000    30.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000    35.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    35.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1307, routed)        2.113    37.168    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_aclk
    SLICE_X8Y198         FDSE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_rdata_reg[31]/C
                         clock pessimism              0.692    37.860                     
                         clock uncertainty           -0.178    37.682                     
    SLICE_X8Y198         FDSE (Setup_DFF2_SLICEL_C_S)
                                                     -0.121    37.561    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         37.561                     
                         arrival time                         -10.879                     
  -------------------------------------------------------------------
                         slack                                 26.682                     

Slack (MET) :             26.682ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[273]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_rdata_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_pl_1 rise@30.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.504ns (17.741%)  route 2.337ns (82.259%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.168ns = ( 37.168 - 30.000 ) 
    Source Clock Delay      (SCD):    8.038ns
    Clock Pessimism Removal (CPR):    0.692ns
  Clock Uncertainty:      0.178ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.356ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.369ns (routing 0.402ns, distribution 1.967ns)
  Clock Net Delay (Destination): 2.113ns (routing 0.362ns, distribution 1.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1307, routed)        2.369     8.038    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X12Y186        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[273]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X12Y186        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.092     8.130 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[273]/Q
                         net (fo=2, routed)           0.265     8.395    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_normal_area.fifo_node_payld_dout[273]
    SLICE_X10Y188        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.092     8.487 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[1]_INST_0/O
                         net (fo=1, routed)           0.299     8.786    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X9Y186         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.141     8.927 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.295     9.222    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/s_axi_arvalid
    SLICE_X11Y185        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.051     9.273 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/m_axi_arvalid_INST_0/O
                         net (fo=36, routed)          0.820    10.093    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_arvalid
    SLICE_X5Y204         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.128    10.221 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_rdata[31]_i_1/O
                         net (fo=28, routed)          0.658    10.879    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_rdata[31]_i_1_n_0
    SLICE_X8Y198         FDSE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_rdata_reg[3]/S
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                     30.000    30.000 r                 
    PS9_X0Y0             PS9                          0.000    30.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000    35.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    35.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1307, routed)        2.113    37.168    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_aclk
    SLICE_X8Y198         FDSE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_rdata_reg[3]/C
                         clock pessimism              0.692    37.860                     
                         clock uncertainty           -0.178    37.682                     
    SLICE_X8Y198         FDSE (Setup_FFF2_SLICEL_C_S)
                                                     -0.121    37.561    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         37.561                     
                         arrival time                         -10.879                     
  -------------------------------------------------------------------
                         slack                                 26.682                     

Slack (MET) :             26.682ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[273]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_rdata_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_pl_1 rise@30.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.504ns (17.741%)  route 2.337ns (82.259%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.168ns = ( 37.168 - 30.000 ) 
    Source Clock Delay      (SCD):    8.038ns
    Clock Pessimism Removal (CPR):    0.692ns
  Clock Uncertainty:      0.178ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.356ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.369ns (routing 0.402ns, distribution 1.967ns)
  Clock Net Delay (Destination): 2.113ns (routing 0.362ns, distribution 1.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1307, routed)        2.369     8.038    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X12Y186        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[273]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X12Y186        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.092     8.130 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[273]/Q
                         net (fo=2, routed)           0.265     8.395    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_normal_area.fifo_node_payld_dout[273]
    SLICE_X10Y188        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.092     8.487 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[1]_INST_0/O
                         net (fo=1, routed)           0.299     8.786    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X9Y186         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.141     8.927 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.295     9.222    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/s_axi_arvalid
    SLICE_X11Y185        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.051     9.273 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/m_axi_arvalid_INST_0/O
                         net (fo=36, routed)          0.820    10.093    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_arvalid
    SLICE_X5Y204         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.128    10.221 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_rdata[31]_i_1/O
                         net (fo=28, routed)          0.658    10.879    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_rdata[31]_i_1_n_0
    SLICE_X8Y198         FDSE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_rdata_reg[4]/S
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                     30.000    30.000 r                 
    PS9_X0Y0             PS9                          0.000    30.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000    35.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    35.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1307, routed)        2.113    37.168    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_aclk
    SLICE_X8Y198         FDSE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_rdata_reg[4]/C
                         clock pessimism              0.692    37.860                     
                         clock uncertainty           -0.178    37.682                     
    SLICE_X8Y198         FDSE (Setup_HFF2_SLICEL_C_S)
                                                     -0.121    37.561    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         37.561                     
                         arrival time                         -10.879                     
  -------------------------------------------------------------------
                         slack                                 26.682                     

Slack (MET) :             26.682ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[273]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_rdata_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_pl_1 rise@30.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.504ns (17.741%)  route 2.337ns (82.259%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.168ns = ( 37.168 - 30.000 ) 
    Source Clock Delay      (SCD):    8.038ns
    Clock Pessimism Removal (CPR):    0.692ns
  Clock Uncertainty:      0.178ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.356ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.369ns (routing 0.402ns, distribution 1.967ns)
  Clock Net Delay (Destination): 2.113ns (routing 0.362ns, distribution 1.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1307, routed)        2.369     8.038    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X12Y186        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[273]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X12Y186        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.092     8.130 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[273]/Q
                         net (fo=2, routed)           0.265     8.395    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_normal_area.fifo_node_payld_dout[273]
    SLICE_X10Y188        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.092     8.487 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[1]_INST_0/O
                         net (fo=1, routed)           0.299     8.786    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X9Y186         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.141     8.927 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.295     9.222    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/s_axi_arvalid
    SLICE_X11Y185        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.051     9.273 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/m_axi_arvalid_INST_0/O
                         net (fo=36, routed)          0.820    10.093    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_arvalid
    SLICE_X5Y204         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.128    10.221 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_rdata[31]_i_1/O
                         net (fo=28, routed)          0.658    10.879    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_rdata[31]_i_1_n_0
    SLICE_X8Y198         FDSE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_rdata_reg[5]/S
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                     30.000    30.000 r                 
    PS9_X0Y0             PS9                          0.000    30.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000    35.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    35.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1307, routed)        2.113    37.168    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_aclk
    SLICE_X8Y198         FDSE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_rdata_reg[5]/C
                         clock pessimism              0.692    37.860                     
                         clock uncertainty           -0.178    37.682                     
    SLICE_X8Y198         FDSE (Setup_CFF2_SLICEL_C_S)
                                                     -0.121    37.561    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         37.561                     
                         arrival time                         -10.879                     
  -------------------------------------------------------------------
                         slack                                 26.682                     

Slack (MET) :             26.682ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[273]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_rdata_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_pl_1 rise@30.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.504ns (17.741%)  route 2.337ns (82.259%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.168ns = ( 37.168 - 30.000 ) 
    Source Clock Delay      (SCD):    8.038ns
    Clock Pessimism Removal (CPR):    0.692ns
  Clock Uncertainty:      0.178ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.356ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.369ns (routing 0.402ns, distribution 1.967ns)
  Clock Net Delay (Destination): 2.113ns (routing 0.362ns, distribution 1.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1307, routed)        2.369     8.038    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X12Y186        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[273]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X12Y186        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.092     8.130 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[273]/Q
                         net (fo=2, routed)           0.265     8.395    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_normal_area.fifo_node_payld_dout[273]
    SLICE_X10Y188        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.092     8.487 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[1]_INST_0/O
                         net (fo=1, routed)           0.299     8.786    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X9Y186         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.141     8.927 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.295     9.222    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/s_axi_arvalid
    SLICE_X11Y185        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.051     9.273 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/m_axi_arvalid_INST_0/O
                         net (fo=36, routed)          0.820    10.093    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_arvalid
    SLICE_X5Y204         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.128    10.221 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_rdata[31]_i_1/O
                         net (fo=28, routed)          0.658    10.879    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_rdata[31]_i_1_n_0
    SLICE_X8Y198         FDSE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_rdata_reg[6]/S
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                     30.000    30.000 r                 
    PS9_X0Y0             PS9                          0.000    30.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000    35.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    35.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1307, routed)        2.113    37.168    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_aclk
    SLICE_X8Y198         FDSE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_rdata_reg[6]/C
                         clock pessimism              0.692    37.860                     
                         clock uncertainty           -0.178    37.682                     
    SLICE_X8Y198         FDSE (Setup_EFF2_SLICEL_C_S)
                                                     -0.121    37.561    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/s_axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         37.561                     
                         arrival time                         -10.879                     
  -------------------------------------------------------------------
                         slack                                 26.682                     

Slack (MET) :             26.729ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_pl_1 rise@30.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.855ns  (logic 0.691ns (24.199%)  route 2.164ns (75.801%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.158ns = ( 37.158 - 30.000 ) 
    Source Clock Delay      (SCD):    8.043ns
    Clock Pessimism Removal (CPR):    0.770ns
  Clock Uncertainty:      0.178ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.356ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.374ns (routing 0.402ns, distribution 1.972ns)
  Clock Net Delay (Destination): 2.103ns (routing 0.362ns, distribution 1.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1307, routed)        2.374     8.043    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/s_sc_aclk
    SLICE_X16Y187        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X16Y187        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.092     8.135 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r_reg/Q
                         net (fo=1, routed)           0.478     8.613    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r
    SLICE_X15Y187        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.128     8.741 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=4, routed)           0.478     9.219    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_bvalid
    SLICE_X15Y186        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.124     9.343 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bvalid_i_i_8/O
                         net (fo=1, routed)           0.225     9.568    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bvalid_i_i_8_n_0
    SLICE_X15Y185        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.119     9.687 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bvalid_i_i_5/O
                         net (fo=1, routed)           0.245     9.932    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bvalid_i_i_5_n_0
    SLICE_X15Y185        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.087    10.019 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bvalid_i_i_2/O
                         net (fo=3, routed)           0.258    10.277    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bvalid_i30_in
    SLICE_X15Y187        LUT5 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.141    10.418 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1/O
                         net (fo=9, routed)           0.480    10.898    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0
    SLICE_X15Y184        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt_reg[0]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                     30.000    30.000 r                 
    PS9_X0Y0             PS9                          0.000    30.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000    35.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    35.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1307, routed)        2.103    37.158    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X15Y184        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt_reg[0]/C
                         clock pessimism              0.770    37.928                     
                         clock uncertainty           -0.178    37.750                     
    SLICE_X15Y184        FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.123    37.627    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         37.627                     
                         arrival time                         -10.898                     
  -------------------------------------------------------------------
                         slack                                 26.729                     

Slack (MET) :             26.729ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_pl_1 rise@30.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.855ns  (logic 0.691ns (24.199%)  route 2.164ns (75.801%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.158ns = ( 37.158 - 30.000 ) 
    Source Clock Delay      (SCD):    8.043ns
    Clock Pessimism Removal (CPR):    0.770ns
  Clock Uncertainty:      0.178ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.356ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.374ns (routing 0.402ns, distribution 1.972ns)
  Clock Net Delay (Destination): 2.103ns (routing 0.362ns, distribution 1.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1307, routed)        2.374     8.043    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/s_sc_aclk
    SLICE_X16Y187        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X16Y187        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.092     8.135 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r_reg/Q
                         net (fo=1, routed)           0.478     8.613    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r
    SLICE_X15Y187        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.128     8.741 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=4, routed)           0.478     9.219    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_bvalid
    SLICE_X15Y186        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.124     9.343 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bvalid_i_i_8/O
                         net (fo=1, routed)           0.225     9.568    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bvalid_i_i_8_n_0
    SLICE_X15Y185        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.119     9.687 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bvalid_i_i_5/O
                         net (fo=1, routed)           0.245     9.932    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bvalid_i_i_5_n_0
    SLICE_X15Y185        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.087    10.019 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bvalid_i_i_2/O
                         net (fo=3, routed)           0.258    10.277    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bvalid_i30_in
    SLICE_X15Y187        LUT5 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.141    10.418 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1/O
                         net (fo=9, routed)           0.480    10.898    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0
    SLICE_X15Y184        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt_reg[1]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                     30.000    30.000 r                 
    PS9_X0Y0             PS9                          0.000    30.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000    35.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    35.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1307, routed)        2.103    37.158    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X15Y184        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt_reg[1]/C
                         clock pessimism              0.770    37.928                     
                         clock uncertainty           -0.178    37.750                     
    SLICE_X15Y184        FDRE (Setup_FFF2_SLICEM_C_R)
                                                     -0.123    37.627    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         37.627                     
                         arrival time                         -10.898                     
  -------------------------------------------------------------------
                         slack                                 26.729                     

Slack (MET) :             26.729ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_pl_1 rise@30.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.855ns  (logic 0.691ns (24.199%)  route 2.164ns (75.801%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.158ns = ( 37.158 - 30.000 ) 
    Source Clock Delay      (SCD):    8.043ns
    Clock Pessimism Removal (CPR):    0.770ns
  Clock Uncertainty:      0.178ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.356ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.374ns (routing 0.402ns, distribution 1.972ns)
  Clock Net Delay (Destination): 2.103ns (routing 0.362ns, distribution 1.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1307, routed)        2.374     8.043    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/s_sc_aclk
    SLICE_X16Y187        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X16Y187        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.092     8.135 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r_reg/Q
                         net (fo=1, routed)           0.478     8.613    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r
    SLICE_X15Y187        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.128     8.741 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=4, routed)           0.478     9.219    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_bvalid
    SLICE_X15Y186        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.124     9.343 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bvalid_i_i_8/O
                         net (fo=1, routed)           0.225     9.568    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bvalid_i_i_8_n_0
    SLICE_X15Y185        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.119     9.687 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bvalid_i_i_5/O
                         net (fo=1, routed)           0.245     9.932    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bvalid_i_i_5_n_0
    SLICE_X15Y185        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.087    10.019 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bvalid_i_i_2/O
                         net (fo=3, routed)           0.258    10.277    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bvalid_i30_in
    SLICE_X15Y187        LUT5 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.141    10.418 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1/O
                         net (fo=9, routed)           0.480    10.898    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0
    SLICE_X15Y184        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt_reg[2]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                     30.000    30.000 r                 
    PS9_X0Y0             PS9                          0.000    30.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000    35.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    35.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1307, routed)        2.103    37.158    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X15Y184        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt_reg[2]/C
                         clock pessimism              0.770    37.928                     
                         clock uncertainty           -0.178    37.750                     
    SLICE_X15Y184        FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.123    37.627    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         37.627                     
                         arrival time                         -10.898                     
  -------------------------------------------------------------------
                         slack                                 26.729                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser_reg[sc_route][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.069ns (35.548%)  route 0.125ns (64.452%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.322ns
    Source Clock Delay      (SCD):    6.498ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Net Delay (Source):      1.456ns (routing 0.240ns, distribution 1.216ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.280ns, distribution 1.396ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1307, routed)        1.456     6.498    static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X11Y189        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[19]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X11Y189        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.049     6.547 r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[19]/Q
                         net (fo=3, routed)           0.108     6.656    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_mmu/inst/s_axi_aruser[1]
    SLICE_X11Y187        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.020     6.676 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_aruser[3]_INST_0/O
                         net (fo=1, routed)           0.017     6.693    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_aruser[2]
    SLICE_X11Y187        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser_reg[sc_route][3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1307, routed)        1.676     7.322    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X11Y187        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser_reg[sc_route][3]/C
                         clock pessimism             -0.683     6.639                     
    SLICE_X11Y187        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.035     6.674    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser_reg[sc_route][3]
  -------------------------------------------------------------------
                         required time                         -6.674                     
                         arrival time                           6.693                     
  -------------------------------------------------------------------
                         slack                                  0.019                     

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_size_mask_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.072ns (34.951%)  route 0.134ns (65.049%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.325ns
    Source Clock Delay      (SCD):    6.501ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Net Delay (Source):      1.459ns (routing 0.240ns, distribution 1.219ns)
  Clock Net Delay (Destination): 1.679ns (routing 0.280ns, distribution 1.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1307, routed)        1.459     6.501    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X13Y189        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_size_mask_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y189        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.050     6.551 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_size_mask_reg[0]/Q
                         net (fo=1, routed)           0.118     6.669    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/p_0_in[0]
    SLICE_X13Y185        LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.022     6.691 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[0]_i_1/O
                         net (fo=1, routed)           0.016     6.707    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[0]
    SLICE_X13Y185        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1307, routed)        1.679     7.325    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X13Y185        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[0]/C
                         clock pessimism             -0.683     6.642                     
    SLICE_X13Y185        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.035     6.677    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.677                     
                         arrival time                           6.707                     
  -------------------------------------------------------------------
                         slack                                  0.031                     

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_wready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.080ns (36.863%)  route 0.137ns (63.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.334ns
    Source Clock Delay      (SCD):    6.499ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Net Delay (Source):      1.457ns (routing 0.240ns, distribution 1.217ns)
  Clock Net Delay (Destination): 1.688ns (routing 0.280ns, distribution 1.408ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1307, routed)        1.457     6.499    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X13Y185        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_wready_i_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y185        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     6.547 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_wready_i_reg/Q
                         net (fo=3, routed)           0.113     6.660    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_split/m_axi_wready
    SLICE_X13Y189        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.032     6.692 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_split/gen_wroute_reg.wroute_valid_i_i_1/O
                         net (fo=1, routed)           0.024     6.716    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_split_n_0
    SLICE_X13Y189        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_valid_i_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1307, routed)        1.688     7.334    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_mmu/inst/aclk
    SLICE_X13Y189        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_valid_i_reg/C
                         clock pessimism             -0.683     6.651                     
    SLICE_X13Y189        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.034     6.685    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -6.685                     
                         arrival time                           6.716                     
  -------------------------------------------------------------------
                         slack                                  0.032                     

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (31.013%)  route 0.109ns (68.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.327ns
    Source Clock Delay      (SCD):    6.495ns
    Clock Pessimism Removal (CPR):    0.743ns
  Clock Net Delay (Source):      1.453ns (routing 0.240ns, distribution 1.213ns)
  Clock Net Delay (Destination): 1.681ns (routing 0.280ns, distribution 1.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1307, routed)        1.453     6.495    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X10Y206        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y206        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.049     6.544 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[5]/Q
                         net (fo=1, routed)           0.109     6.653    static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_in[28]
    SLICE_X12Y206        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1307, routed)        1.681     7.327    static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X12Y206        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]/C
                         clock pessimism             -0.743     6.584                     
    SLICE_X12Y206        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.035     6.619    static           top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]
  -------------------------------------------------------------------
                         required time                         -6.619                     
                         arrival time                           6.653                     
  -------------------------------------------------------------------
                         slack                                  0.034                     

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser_reg[sc_route][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.081ns (38.549%)  route 0.129ns (61.451%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.322ns
    Source Clock Delay      (SCD):    6.498ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Net Delay (Source):      1.456ns (routing 0.240ns, distribution 1.216ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.280ns, distribution 1.396ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1307, routed)        1.456     6.498    static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X11Y189        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[19]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X11Y189        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.049     6.547 f  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[19]/Q
                         net (fo=3, routed)           0.105     6.653    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_mmu/inst/s_axi_aruser[1]
    SLICE_X11Y187        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.032     6.685 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_aruser[1]_INST_0/O
                         net (fo=1, routed)           0.024     6.709    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_aruser[0]
    SLICE_X11Y187        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser_reg[sc_route][1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1307, routed)        1.676     7.322    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X11Y187        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser_reg[sc_route][1]/C
                         clock pessimism             -0.683     6.639                     
    SLICE_X11Y187        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.034     6.673    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser_reg[sc_route][1]
  -------------------------------------------------------------------
                         required time                         -6.673                     
                         arrival time                           6.709                     
  -------------------------------------------------------------------
                         slack                                  0.036                     

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.050ns (32.258%)  route 0.105ns (67.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.325ns
    Source Clock Delay      (SCD):    6.499ns
    Clock Pessimism Removal (CPR):    0.743ns
  Clock Net Delay (Source):      1.457ns (routing 0.240ns, distribution 1.217ns)
  Clock Net Delay (Destination): 1.679ns (routing 0.280ns, distribution 1.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1307, routed)        1.457     6.499    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X8Y205         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[10]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X8Y205         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.050     6.549 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[10]/Q
                         net (fo=1, routed)           0.105     6.654    static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_in[33]
    SLICE_X6Y205         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1307, routed)        1.679     7.325    static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X6Y205         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]/C
                         clock pessimism             -0.743     6.582                     
    SLICE_X6Y205         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.035     6.617    static           top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]
  -------------------------------------------------------------------
                         required time                         -6.617                     
                         arrival time                           6.654                     
  -------------------------------------------------------------------
                         slack                                  0.037                     

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_size_mask_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.070ns (32.558%)  route 0.145ns (67.442%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.325ns
    Source Clock Delay      (SCD):    6.501ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Net Delay (Source):      1.459ns (routing 0.240ns, distribution 1.219ns)
  Clock Net Delay (Destination): 1.679ns (routing 0.280ns, distribution 1.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1307, routed)        1.459     6.501    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X13Y189        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_size_mask_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y189        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     6.550 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_size_mask_reg[1]/Q
                         net (fo=1, routed)           0.121     6.671    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/p_0_in[1]
    SLICE_X13Y185        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.021     6.692 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[1]_i_1/O
                         net (fo=1, routed)           0.024     6.716    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[1]
    SLICE_X13Y185        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1307, routed)        1.679     7.325    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X13Y185        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[1]/C
                         clock pessimism             -0.683     6.642                     
    SLICE_X13Y185        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.035     6.677    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.677                     
                         arrival time                           6.716                     
  -------------------------------------------------------------------
                         slack                                  0.040                     

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/ref_clk_cntr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/s_axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.057ns (33.701%)  route 0.112ns (66.299%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.337ns
    Source Clock Delay      (SCD):    6.499ns
    Clock Pessimism Removal (CPR):    0.743ns
  Clock Net Delay (Source):      1.457ns (routing 0.240ns, distribution 1.217ns)
  Clock Net Delay (Destination): 1.691ns (routing 0.280ns, distribution 1.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1307, routed)        1.457     6.499    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/s_axi_aclk
    SLICE_X10Y199        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/ref_clk_cntr_reg[13]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y199        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     6.548 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/ref_clk_cntr_reg[13]/Q
                         net (fo=4, routed)           0.097     6.645    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/ref_clk_cntr_reg[13]
    SLICE_X12Y199        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.008     6.653 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/s_axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.015     6.668    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/s_axi_rdata[13]_i_1_n_0
    SLICE_X12Y199        FDSE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/s_axi_rdata_reg[13]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1307, routed)        1.691     7.337    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/s_axi_aclk
    SLICE_X12Y199        FDSE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/s_axi_rdata_reg[13]/C
                         clock pessimism             -0.743     6.594                     
    SLICE_X12Y199        FDSE (Hold_AFF2_SLICEL_C_D)
                                                      0.035     6.629    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/s_axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -6.629                     
                         arrival time                           6.668                     
  -------------------------------------------------------------------
                         slack                                  0.040                     

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser_reg[sc_route][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.092ns (41.986%)  route 0.127ns (58.014%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.322ns
    Source Clock Delay      (SCD):    6.498ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Net Delay (Source):      1.456ns (routing 0.240ns, distribution 1.216ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.280ns, distribution 1.396ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1307, routed)        1.456     6.498    static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X11Y189        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[19]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X11Y189        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.049     6.547 f  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[19]/Q
                         net (fo=3, routed)           0.105     6.653    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_mmu/inst/s_axi_aruser[1]
    SLICE_X11Y187        LUT2 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.043     6.696 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_aruser[2]_INST_0/O
                         net (fo=1, routed)           0.022     6.718    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_aruser[1]
    SLICE_X11Y187        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser_reg[sc_route][2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1307, routed)        1.676     7.322    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X11Y187        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser_reg[sc_route][2]/C
                         clock pessimism             -0.683     6.639                     
    SLICE_X11Y187        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.035     6.674    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser_reg[sc_route][2]
  -------------------------------------------------------------------
                         required time                         -6.674                     
                         arrival time                           6.718                     
  -------------------------------------------------------------------
                         slack                                  0.044                     

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_reg.s_write_cmd_vacancy_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.080ns (34.930%)  route 0.149ns (65.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.343ns
    Source Clock Delay      (SCD):    6.512ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Net Delay (Source):      1.470ns (routing 0.240ns, distribution 1.230ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.280ns, distribution 1.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1307, routed)        1.470     6.512    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/aclk
    SLICE_X16Y188        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X16Y188        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     6.562 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg[1]/Q
                         net (fo=2, routed)           0.134     6.697    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/p_0_in
    SLICE_X16Y185        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.030     6.727 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_reg.s_write_cmd_vacancy_i_i_2/O
                         net (fo=1, routed)           0.015     6.742    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_reg.s_write_cmd_vacancy_i_i_2_n_0
    SLICE_X16Y185        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_reg.s_write_cmd_vacancy_i_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1307, routed)        1.697     7.343    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/aclk
    SLICE_X16Y185        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_reg.s_write_cmd_vacancy_i_reg/C
                         clock pessimism             -0.683     6.660                     
    SLICE_X16Y185        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.035     6.695    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_reg.s_write_cmd_vacancy_i_reg
  -------------------------------------------------------------------
                         required time                         -6.695                     
                         arrival time                           6.742                     
  -------------------------------------------------------------------
                         slack                                  0.046                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_1
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1] }

Check Type        Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SRL16E/CLK     n/a            1.213         30.000      28.787     SLICE_X19Y196  top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK     n/a            1.213         30.000      28.787     SLICE_X19Y196  top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/clk_map/psr_aclk1/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK     n/a            1.213         30.000      28.787     SLICE_X1Y185   top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK     n/a            1.213         30.000      28.787     SLICE_X17Y183  top_i/blp/blp_logic/ulp_clocking/frequency_counters/psreset_aclk_freerun/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     MMCME5/CLKIN1  n/a            0.934         30.000      29.066     MMCM_X3Y0      top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Min Period        n/a     MMCME5/CLKIN1  n/a            0.934         30.000      29.066     MMCM_X1Y0      top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Min Period        n/a     BUFG_PS/I      n/a            0.934         30.000      29.066     BUFG_PS_X0Y7   top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/I
Min Period        n/a     FDRE/C         n/a            0.550         30.000      29.450     SLICE_X11Y202  top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C         n/a            0.550         30.000      29.450     SLICE_X16Y198  top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/clk_map/psr0/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C         n/a            0.550         30.000      29.450     SLICE_X16Y198  top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/clk_map/psr0/U0/EXT_LPF/lpf_int_reg/C
Max Period        n/a     MMCME5/CLKIN1  n/a            100.000       30.000      70.000     MMCM_X3Y0      top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Max Period        n/a     MMCME5/CLKIN1  n/a            100.000       30.000      70.000     MMCM_X1Y0      top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK     n/a            0.606         15.000      14.394     SLICE_X19Y196  top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK     n/a            0.606         15.000      14.394     SLICE_X19Y196  top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK     n/a            0.606         15.000      14.394     SLICE_X19Y196  top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/clk_map/psr_aclk1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK     n/a            0.606         15.000      14.394     SLICE_X19Y196  top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/clk_map/psr_aclk1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK     n/a            0.606         15.000      14.394     SLICE_X1Y185   top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK     n/a            0.606         15.000      14.394     SLICE_X1Y185   top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK     n/a            0.606         15.000      14.394     SLICE_X17Y183  top_i/blp/blp_logic/ulp_clocking/frequency_counters/psreset_aclk_freerun/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK     n/a            0.606         15.000      14.394     SLICE_X17Y183  top_i/blp/blp_logic/ulp_clocking/frequency_counters/psreset_aclk_freerun/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    MMCME5/CLKIN1  n/a            0.391         15.000      14.609     MMCM_X3Y0      top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Low Pulse Width   Fast    MMCME5/CLKIN1  n/a            0.391         15.000      14.609     MMCM_X3Y0      top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
High Pulse Width  Slow    SRL16E/CLK     n/a            0.606         15.000      14.394     SLICE_X19Y196  top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK     n/a            0.606         15.000      14.394     SLICE_X19Y196  top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK     n/a            0.606         15.000      14.394     SLICE_X19Y196  top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/clk_map/psr_aclk1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK     n/a            0.606         15.000      14.394     SLICE_X19Y196  top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/clk_map/psr_aclk1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK     n/a            0.606         15.000      14.394     SLICE_X1Y185   top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK     n/a            0.606         15.000      14.394     SLICE_X1Y185   top_i/blp/blp_logic/ulp_clocking/frequency_counters/axi_sc_ctrl_mgmt_freq/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK     n/a            0.606         15.000      14.394     SLICE_X17Y183  top_i/blp/blp_logic/ulp_clocking/frequency_counters/psreset_aclk_freerun/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK     n/a            0.606         15.000      14.394     SLICE_X17Y183  top_i/blp/blp_logic/ulp_clocking/frequency_counters/psreset_aclk_freerun/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    MMCME5/CLKIN1  n/a            0.391         15.000      14.609     MMCM_X3Y0      top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
High Pulse Width  Fast    MMCME5/CLKIN1  n/a            0.391         15.000      14.609     MMCM_X3Y0      top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_kernel_00_unbuffered_net
  To Clock:  clk_kernel_00_unbuffered_net

Setup :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_422/ap_ce_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_396/reg_0_0_read_1_reg_217_pp0_iter1_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_kernel_00_unbuffered_net rise@3.333ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.092ns (3.063%)  route 2.912ns (96.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.286ns = ( 12.619 - 3.333 ) 
    Source Clock Delay      (SCD):    10.451ns
    Clock Pessimism Removal (CPR):    1.115ns
  Clock Uncertainty:      0.108ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.215ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.176ns (routing 1.294ns, distribution 1.882ns)
  Clock Net Delay (Destination): 2.882ns (routing 1.117ns, distribution 1.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        1.102     6.771    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     6.822 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.375     7.197    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     7.275 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      3.176    10.451    boundary                            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_422/ap_clk
    SLICE_X166Y10        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_422/ap_ce_reg_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X166Y10        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.092    10.543 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_422/ap_ce_reg_reg/Q
                         net (fo=727, routed)         2.912    13.455    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_396/ap_ce_reg_alias
    SLICE_X142Y50        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_396/reg_0_0_read_1_reg_217_pp0_iter1_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      3.333     3.333 r                                      
    PS9_X0Y0             PS9                          0.000     3.333 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     8.333    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     8.388 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.966     9.354    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.349 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.325     9.674    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     9.737 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      2.882    12.619    boundary                            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_396/ap_clk
    SLICE_X142Y50        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_396/reg_0_0_read_1_reg_217_pp0_iter1_reg_reg[4]/C
                         clock pessimism              1.115    13.734                                            
                         clock uncertainty           -0.108    13.626                                            
    SLICE_X142Y50        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.090    13.536    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_396/reg_0_0_read_1_reg_217_pp0_iter1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         13.536                                            
                         arrival time                         -13.455                                            
  -------------------------------------------------------------------
                         slack                                  0.082                                            

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_422/ap_ce_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_396/reg_0_0_read_1_reg_217_pp0_iter1_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_kernel_00_unbuffered_net rise@3.333ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.092ns (3.063%)  route 2.912ns (96.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.286ns = ( 12.619 - 3.333 ) 
    Source Clock Delay      (SCD):    10.451ns
    Clock Pessimism Removal (CPR):    1.115ns
  Clock Uncertainty:      0.108ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.215ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.176ns (routing 1.294ns, distribution 1.882ns)
  Clock Net Delay (Destination): 2.882ns (routing 1.117ns, distribution 1.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        1.102     6.771    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     6.822 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.375     7.197    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     7.275 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      3.176    10.451    boundary                            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_422/ap_clk
    SLICE_X166Y10        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_422/ap_ce_reg_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X166Y10        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.092    10.543 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_422/ap_ce_reg_reg/Q
                         net (fo=727, routed)         2.912    13.455    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_396/ap_ce_reg_alias
    SLICE_X142Y50        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_396/reg_0_0_read_1_reg_217_pp0_iter1_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      3.333     3.333 r                                      
    PS9_X0Y0             PS9                          0.000     3.333 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     8.333    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     8.388 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.966     9.354    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.349 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.325     9.674    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     9.737 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      2.882    12.619    boundary                            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_396/ap_clk
    SLICE_X142Y50        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_396/reg_0_0_read_1_reg_217_pp0_iter1_reg_reg[9]/C
                         clock pessimism              1.115    13.734                                            
                         clock uncertainty           -0.108    13.626                                            
    SLICE_X142Y50        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.090    13.536    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_396/reg_0_0_read_1_reg_217_pp0_iter1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         13.536                                            
                         arrival time                         -13.455                                            
  -------------------------------------------------------------------
                         slack                                  0.082                                            

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_422/ap_ce_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_396/reg_0_0_read_1_reg_217_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_kernel_00_unbuffered_net rise@3.333ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.092ns (3.063%)  route 2.912ns (96.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.286ns = ( 12.619 - 3.333 ) 
    Source Clock Delay      (SCD):    10.451ns
    Clock Pessimism Removal (CPR):    1.115ns
  Clock Uncertainty:      0.108ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.215ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.176ns (routing 1.294ns, distribution 1.882ns)
  Clock Net Delay (Destination): 2.882ns (routing 1.117ns, distribution 1.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        1.102     6.771    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     6.822 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.375     7.197    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     7.275 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      3.176    10.451    boundary                            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_422/ap_clk
    SLICE_X166Y10        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_422/ap_ce_reg_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X166Y10        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.092    10.543 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_422/ap_ce_reg_reg/Q
                         net (fo=727, routed)         2.912    13.455    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_396/ap_ce_reg_alias
    SLICE_X142Y50        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_396/reg_0_0_read_1_reg_217_reg[4]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      3.333     3.333 r                                      
    PS9_X0Y0             PS9                          0.000     3.333 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     8.333    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     8.388 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.966     9.354    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.349 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.325     9.674    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     9.737 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      2.882    12.619    boundary                            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_396/ap_clk
    SLICE_X142Y50        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_396/reg_0_0_read_1_reg_217_reg[4]/C
                         clock pessimism              1.115    13.734                                            
                         clock uncertainty           -0.108    13.626                                            
    SLICE_X142Y50        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.090    13.536    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_396/reg_0_0_read_1_reg_217_reg[4]
  -------------------------------------------------------------------
                         required time                         13.536                                            
                         arrival time                         -13.455                                            
  -------------------------------------------------------------------
                         slack                                  0.082                                            

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_422/ap_ce_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_396/reg_0_0_read_1_reg_217_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_kernel_00_unbuffered_net rise@3.333ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.092ns (3.063%)  route 2.912ns (96.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.286ns = ( 12.619 - 3.333 ) 
    Source Clock Delay      (SCD):    10.451ns
    Clock Pessimism Removal (CPR):    1.115ns
  Clock Uncertainty:      0.108ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.215ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.176ns (routing 1.294ns, distribution 1.882ns)
  Clock Net Delay (Destination): 2.882ns (routing 1.117ns, distribution 1.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        1.102     6.771    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     6.822 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.375     7.197    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     7.275 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      3.176    10.451    boundary                            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_422/ap_clk
    SLICE_X166Y10        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_422/ap_ce_reg_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X166Y10        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.092    10.543 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_422/ap_ce_reg_reg/Q
                         net (fo=727, routed)         2.912    13.455    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_396/ap_ce_reg_alias
    SLICE_X142Y50        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_396/reg_0_0_read_1_reg_217_reg[9]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      3.333     3.333 r                                      
    PS9_X0Y0             PS9                          0.000     3.333 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     8.333    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     8.388 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.966     9.354    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.349 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.325     9.674    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     9.737 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      2.882    12.619    boundary                            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_396/ap_clk
    SLICE_X142Y50        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_396/reg_0_0_read_1_reg_217_reg[9]/C
                         clock pessimism              1.115    13.734                                            
                         clock uncertainty           -0.108    13.626                                            
    SLICE_X142Y50        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.090    13.536    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_396/reg_0_0_read_1_reg_217_reg[9]
  -------------------------------------------------------------------
                         required time                         13.536                                            
                         arrival time                         -13.455                                            
  -------------------------------------------------------------------
                         slack                                  0.082                                            

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_422/ap_ce_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_474/reg_0_2_read_1_reg_207_pp0_iter1_reg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_kernel_00_unbuffered_net rise@3.333ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.092ns (3.066%)  route 2.909ns (96.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.287ns = ( 12.620 - 3.333 ) 
    Source Clock Delay      (SCD):    10.451ns
    Clock Pessimism Removal (CPR):    1.115ns
  Clock Uncertainty:      0.108ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.215ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.176ns (routing 1.294ns, distribution 1.882ns)
  Clock Net Delay (Destination): 2.883ns (routing 1.117ns, distribution 1.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        1.102     6.771    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     6.822 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.375     7.197    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     7.275 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      3.176    10.451    boundary                            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_422/ap_clk
    SLICE_X166Y10        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_422/ap_ce_reg_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X166Y10        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.092    10.543 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_422/ap_ce_reg_reg/Q
                         net (fo=727, routed)         2.909    13.452    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_474/ap_ce_reg_alias
    SLICE_X140Y50        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_474/reg_0_2_read_1_reg_207_pp0_iter1_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      3.333     3.333 r                                      
    PS9_X0Y0             PS9                          0.000     3.333 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     8.333    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     8.388 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.966     9.354    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.349 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.325     9.674    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     9.737 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      2.883    12.620    boundary                            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_474/ap_clk
    SLICE_X140Y50        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_474/reg_0_2_read_1_reg_207_pp0_iter1_reg_reg[22]/C
                         clock pessimism              1.115    13.735                                            
                         clock uncertainty           -0.108    13.627                                            
    SLICE_X140Y50        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.087    13.540    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_474/reg_0_2_read_1_reg_207_pp0_iter1_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         13.540                                            
                         arrival time                         -13.452                                            
  -------------------------------------------------------------------
                         slack                                  0.089                                            

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_422/ap_ce_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_474/reg_0_2_read_1_reg_207_pp0_iter1_reg_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_kernel_00_unbuffered_net rise@3.333ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.092ns (3.066%)  route 2.909ns (96.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.287ns = ( 12.620 - 3.333 ) 
    Source Clock Delay      (SCD):    10.451ns
    Clock Pessimism Removal (CPR):    1.115ns
  Clock Uncertainty:      0.108ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.215ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.176ns (routing 1.294ns, distribution 1.882ns)
  Clock Net Delay (Destination): 2.883ns (routing 1.117ns, distribution 1.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        1.102     6.771    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     6.822 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.375     7.197    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     7.275 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      3.176    10.451    boundary                            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_422/ap_clk
    SLICE_X166Y10        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_422/ap_ce_reg_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X166Y10        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.092    10.543 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_422/ap_ce_reg_reg/Q
                         net (fo=727, routed)         2.909    13.452    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_474/ap_ce_reg_alias
    SLICE_X140Y50        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_474/reg_0_2_read_1_reg_207_pp0_iter1_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      3.333     3.333 r                                      
    PS9_X0Y0             PS9                          0.000     3.333 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     8.333    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     8.388 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.966     9.354    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.349 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.325     9.674    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     9.737 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      2.883    12.620    boundary                            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_474/ap_clk
    SLICE_X140Y50        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_474/reg_0_2_read_1_reg_207_pp0_iter1_reg_reg[24]/C
                         clock pessimism              1.115    13.735                                            
                         clock uncertainty           -0.108    13.627                                            
    SLICE_X140Y50        FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.087    13.540    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_474/reg_0_2_read_1_reg_207_pp0_iter1_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         13.540                                            
                         arrival time                         -13.452                                            
  -------------------------------------------------------------------
                         slack                                  0.089                                            

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_422/ap_ce_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_474/reg_0_2_read_1_reg_207_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_kernel_00_unbuffered_net rise@3.333ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.092ns (3.066%)  route 2.909ns (96.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.287ns = ( 12.620 - 3.333 ) 
    Source Clock Delay      (SCD):    10.451ns
    Clock Pessimism Removal (CPR):    1.115ns
  Clock Uncertainty:      0.108ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.215ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.176ns (routing 1.294ns, distribution 1.882ns)
  Clock Net Delay (Destination): 2.883ns (routing 1.117ns, distribution 1.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        1.102     6.771    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     6.822 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.375     7.197    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     7.275 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      3.176    10.451    boundary                            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_422/ap_clk
    SLICE_X166Y10        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_422/ap_ce_reg_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X166Y10        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.092    10.543 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_422/ap_ce_reg_reg/Q
                         net (fo=727, routed)         2.909    13.452    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_474/ap_ce_reg_alias
    SLICE_X140Y50        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_474/reg_0_2_read_1_reg_207_reg[22]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      3.333     3.333 r                                      
    PS9_X0Y0             PS9                          0.000     3.333 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     8.333    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     8.388 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.966     9.354    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.349 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.325     9.674    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     9.737 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      2.883    12.620    boundary                            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_474/ap_clk
    SLICE_X140Y50        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_474/reg_0_2_read_1_reg_207_reg[22]/C
                         clock pessimism              1.115    13.735                                            
                         clock uncertainty           -0.108    13.627                                            
    SLICE_X140Y50        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.087    13.540    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_474/reg_0_2_read_1_reg_207_reg[22]
  -------------------------------------------------------------------
                         required time                         13.540                                            
                         arrival time                         -13.452                                            
  -------------------------------------------------------------------
                         slack                                  0.089                                            

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_422/ap_ce_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_474/reg_0_2_read_1_reg_207_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_kernel_00_unbuffered_net rise@3.333ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.092ns (3.066%)  route 2.909ns (96.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.287ns = ( 12.620 - 3.333 ) 
    Source Clock Delay      (SCD):    10.451ns
    Clock Pessimism Removal (CPR):    1.115ns
  Clock Uncertainty:      0.108ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.215ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.176ns (routing 1.294ns, distribution 1.882ns)
  Clock Net Delay (Destination): 2.883ns (routing 1.117ns, distribution 1.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        1.102     6.771    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     6.822 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.375     7.197    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     7.275 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      3.176    10.451    boundary                            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_422/ap_clk
    SLICE_X166Y10        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_422/ap_ce_reg_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X166Y10        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.092    10.543 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_422/ap_ce_reg_reg/Q
                         net (fo=727, routed)         2.909    13.452    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_474/ap_ce_reg_alias
    SLICE_X140Y50        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_474/reg_0_2_read_1_reg_207_reg[24]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      3.333     3.333 r                                      
    PS9_X0Y0             PS9                          0.000     3.333 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     8.333    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     8.388 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.966     9.354    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.349 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.325     9.674    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     9.737 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      2.883    12.620    boundary                            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_474/ap_clk
    SLICE_X140Y50        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_474/reg_0_2_read_1_reg_207_reg[24]/C
                         clock pessimism              1.115    13.735                                            
                         clock uncertainty           -0.108    13.627                                            
    SLICE_X140Y50        FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.087    13.540    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_474/reg_0_2_read_1_reg_207_reg[24]
  -------------------------------------------------------------------
                         required time                         13.540                                            
                         arrival time                         -13.452                                            
  -------------------------------------------------------------------
                         slack                                  0.089                                            

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_422/ap_ce_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_396/reg_0_0_read_1_reg_217_pp0_iter1_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_kernel_00_unbuffered_net rise@3.333ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.092ns (3.068%)  route 2.907ns (96.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.286ns = ( 12.619 - 3.333 ) 
    Source Clock Delay      (SCD):    10.451ns
    Clock Pessimism Removal (CPR):    1.115ns
  Clock Uncertainty:      0.108ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.215ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.176ns (routing 1.294ns, distribution 1.882ns)
  Clock Net Delay (Destination): 2.882ns (routing 1.117ns, distribution 1.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        1.102     6.771    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     6.822 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.375     7.197    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     7.275 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      3.176    10.451    boundary                            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_422/ap_clk
    SLICE_X166Y10        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_422/ap_ce_reg_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X166Y10        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.092    10.543 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_422/ap_ce_reg_reg/Q
                         net (fo=727, routed)         2.907    13.450    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_396/ap_ce_reg_alias
    SLICE_X142Y50        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_396/reg_0_0_read_1_reg_217_pp0_iter1_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      3.333     3.333 r                                      
    PS9_X0Y0             PS9                          0.000     3.333 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     8.333    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     8.388 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.966     9.354    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.349 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.325     9.674    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     9.737 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      2.882    12.619    boundary                            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_396/ap_clk
    SLICE_X142Y50        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_396/reg_0_0_read_1_reg_217_pp0_iter1_reg_reg[6]/C
                         clock pessimism              1.115    13.734                                            
                         clock uncertainty           -0.108    13.626                                            
    SLICE_X142Y50        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.087    13.539    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_396/reg_0_0_read_1_reg_217_pp0_iter1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         13.539                                            
                         arrival time                         -13.450                                            
  -------------------------------------------------------------------
                         slack                                  0.090                                            

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_422/ap_ce_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_396/reg_0_0_read_1_reg_217_pp0_iter1_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_kernel_00_unbuffered_net rise@3.333ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.092ns (3.068%)  route 2.907ns (96.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.286ns = ( 12.619 - 3.333 ) 
    Source Clock Delay      (SCD):    10.451ns
    Clock Pessimism Removal (CPR):    1.115ns
  Clock Uncertainty:      0.108ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.215ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.176ns (routing 1.294ns, distribution 1.882ns)
  Clock Net Delay (Destination): 2.882ns (routing 1.117ns, distribution 1.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        1.102     6.771    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     6.822 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.375     7.197    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     7.275 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      3.176    10.451    boundary                            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_422/ap_clk
    SLICE_X166Y10        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_422/ap_ce_reg_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X166Y10        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.092    10.543 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_422/ap_ce_reg_reg/Q
                         net (fo=727, routed)         2.907    13.450    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_396/ap_ce_reg_alias
    SLICE_X142Y50        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_396/reg_0_0_read_1_reg_217_pp0_iter1_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      3.333     3.333 r                                      
    PS9_X0Y0             PS9                          0.000     3.333 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     8.333    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     8.388 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.966     9.354    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.349 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.325     9.674    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     9.737 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      2.882    12.619    boundary                            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_396/ap_clk
    SLICE_X142Y50        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_396/reg_0_0_read_1_reg_217_pp0_iter1_reg_reg[8]/C
                         clock pessimism              1.115    13.734                                            
                         clock uncertainty           -0.108    13.626                                            
    SLICE_X142Y50        FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.087    13.539    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_11_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_396/reg_0_0_read_1_reg_217_pp0_iter1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         13.539                                            
                         arrival time                         -13.450                                            
  -------------------------------------------------------------------
                         slack                                  0.090                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/reg_0_4_read_1_reg_197_pp0_iter1_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U37/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/FPM_EXPINT[0]
                            (rising edge-triggered cell DSP_FPM_PIPEREG clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_00_unbuffered_net rise@0.000ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.169ns (51.524%)  route 0.159ns (48.476%))
  Logic Levels:           3  (DSP_FP_INMUX=1 DSP_FP_INREG=1 DSP_FPM_STAGE0=1)
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.216ns
    Source Clock Delay      (SCD):    7.907ns
    Clock Pessimism Removal (CPR):    1.070ns
  Clock Net Delay (Source):      2.000ns (routing 0.787ns, distribution 1.213ns)
  Clock Net Delay (Destination): 2.389ns (routing 0.978ns, distribution 1.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.638     5.680    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.646 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.216     5.862    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.907 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      2.000     7.907    boundary                            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/ap_clk
    SLICE_X124Y285       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/reg_0_4_read_1_reg_197_pp0_iter1_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X124Y285       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     7.957 f  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/reg_0_4_read_1_reg_197_pp0_iter1_reg_reg[16]/Q
                         net (fo=1, routed)           0.159     8.116    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U37/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/A_MAN[16]
    DSP_X2Y141           DSP_FP_INREG (Prop_DSP_FP_INREG_DSPFP_A_MAN[16]_A2_DATA[16])
                                                      0.094     8.210 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U37/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST/A2_DATA[16]
                         net (fo=1, routed)           0.000     8.210    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U37/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG.A2_DATA<16>
    DSP_X2Y141           DSP_FP_INMUX (Prop_DSP_FP_INMUX_DSPFP_A2_DATA[16]_A_MAN_DATA[16])
                                                      0.011     8.221 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U37/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST/A_MAN_DATA[16]
                         net (fo=1, routed)           0.000     8.221    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U37/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX.A_MAN_DATA<16>
    DSP_X2Y141           DSP_FPM_STAGE0 (Prop_DSP_FPM_STAGE0_DSPFP_A_MAN_DATA[16]_FPM_EXPINT[0])
                                                      0.014     8.235 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U37/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST/FPM_EXPINT[0]
                         net (fo=1, routed)           0.000     8.235    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U37/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0.FPM_EXPINT<0>
    DSP_X2Y141           DSP_FPM_PIPEREG                              r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U37/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/FPM_EXPINT[0]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.765     6.411    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.440 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.273     6.713    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.774 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      2.389     9.163    boundary                            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U37/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/CLK
    DSP_X2Y141           DSP_FP_SRCMX_OPTINV (Prop_SRCFPMXINV_DSPFP_CLK_NAT_CLK)
                                                      0.053     9.216 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U37/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_SRCMX_OPTINV_INST/CLK
                         net (fo=6, routed)           0.000     9.216    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U37/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_SRCMX_OPTINV.CLK
    DSP_X2Y141           DSP_FPM_PIPEREG                              r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U37/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/CLK
                         clock pessimism             -1.070     8.146                                            
    DSP_X2Y141           DSP_FPM_PIPEREG (Hold_DSP_FPM_PIPEREG_DSPFP_CLK_FPM_EXPINT[0])
                                                      0.079     8.225    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U37/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST
  -------------------------------------------------------------------
                         required time                         -8.225                                            
                         arrival time                           8.235                                            
  -------------------------------------------------------------------
                         slack                                  0.010                                            

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/reg_0_4_read_1_reg_197_pp0_iter1_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U37/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/FPM_EXPINT[10]
                            (rising edge-triggered cell DSP_FPM_PIPEREG clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_00_unbuffered_net rise@0.000ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.169ns (51.524%)  route 0.159ns (48.476%))
  Logic Levels:           3  (DSP_FP_INMUX=1 DSP_FP_INREG=1 DSP_FPM_STAGE0=1)
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.216ns
    Source Clock Delay      (SCD):    7.907ns
    Clock Pessimism Removal (CPR):    1.070ns
  Clock Net Delay (Source):      2.000ns (routing 0.787ns, distribution 1.213ns)
  Clock Net Delay (Destination): 2.389ns (routing 0.978ns, distribution 1.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.638     5.680    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.646 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.216     5.862    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.907 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      2.000     7.907    boundary                            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/ap_clk
    SLICE_X124Y285       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/reg_0_4_read_1_reg_197_pp0_iter1_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X124Y285       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     7.957 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/reg_0_4_read_1_reg_197_pp0_iter1_reg_reg[16]/Q
                         net (fo=1, routed)           0.159     8.116    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U37/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/A_MAN[16]
    DSP_X2Y141           DSP_FP_INREG (Prop_DSP_FP_INREG_DSPFP_A_MAN[16]_A2_DATA[16])
                                                      0.094     8.210 f  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U37/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST/A2_DATA[16]
                         net (fo=1, routed)           0.000     8.210    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U37/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG.A2_DATA<16>
    DSP_X2Y141           DSP_FP_INMUX (Prop_DSP_FP_INMUX_DSPFP_A2_DATA[16]_A_MAN_DATA[16])
                                                      0.011     8.221 f  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U37/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST/A_MAN_DATA[16]
                         net (fo=1, routed)           0.000     8.221    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U37/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX.A_MAN_DATA<16>
    DSP_X2Y141           DSP_FPM_STAGE0 (Prop_DSP_FPM_STAGE0_DSPFP_A_MAN_DATA[16]_FPM_EXPINT[10])
                                                      0.014     8.235 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U37/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST/FPM_EXPINT[10]
                         net (fo=1, routed)           0.000     8.235    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U37/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0.FPM_EXPINT<10>
    DSP_X2Y141           DSP_FPM_PIPEREG                              r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U37/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/FPM_EXPINT[10]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.765     6.411    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.440 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.273     6.713    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.774 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      2.389     9.163    boundary                            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U37/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/CLK
    DSP_X2Y141           DSP_FP_SRCMX_OPTINV (Prop_SRCFPMXINV_DSPFP_CLK_NAT_CLK)
                                                      0.053     9.216 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U37/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_SRCMX_OPTINV_INST/CLK
                         net (fo=6, routed)           0.000     9.216    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U37/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_SRCMX_OPTINV.CLK
    DSP_X2Y141           DSP_FPM_PIPEREG                              r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U37/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/CLK
                         clock pessimism             -1.070     8.146                                            
    DSP_X2Y141           DSP_FPM_PIPEREG (Hold_DSP_FPM_PIPEREG_DSPFP_CLK_FPM_EXPINT[10])
                                                      0.079     8.225    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U37/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST
  -------------------------------------------------------------------
                         required time                         -8.225                                            
                         arrival time                           8.235                                            
  -------------------------------------------------------------------
                         slack                                  0.010                                            

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/reg_0_4_read_1_reg_197_pp0_iter1_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U37/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/FPM_EXPINT[11]
                            (rising edge-triggered cell DSP_FPM_PIPEREG clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_00_unbuffered_net rise@0.000ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.169ns (51.524%)  route 0.159ns (48.476%))
  Logic Levels:           3  (DSP_FP_INMUX=1 DSP_FP_INREG=1 DSP_FPM_STAGE0=1)
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.216ns
    Source Clock Delay      (SCD):    7.907ns
    Clock Pessimism Removal (CPR):    1.070ns
  Clock Net Delay (Source):      2.000ns (routing 0.787ns, distribution 1.213ns)
  Clock Net Delay (Destination): 2.389ns (routing 0.978ns, distribution 1.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.638     5.680    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.646 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.216     5.862    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.907 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      2.000     7.907    boundary                            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/ap_clk
    SLICE_X124Y285       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/reg_0_4_read_1_reg_197_pp0_iter1_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X124Y285       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     7.957 f  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/reg_0_4_read_1_reg_197_pp0_iter1_reg_reg[16]/Q
                         net (fo=1, routed)           0.159     8.116    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U37/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/A_MAN[16]
    DSP_X2Y141           DSP_FP_INREG (Prop_DSP_FP_INREG_DSPFP_A_MAN[16]_A2_DATA[16])
                                                      0.094     8.210 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U37/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST/A2_DATA[16]
                         net (fo=1, routed)           0.000     8.210    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U37/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG.A2_DATA<16>
    DSP_X2Y141           DSP_FP_INMUX (Prop_DSP_FP_INMUX_DSPFP_A2_DATA[16]_A_MAN_DATA[16])
                                                      0.011     8.221 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U37/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST/A_MAN_DATA[16]
                         net (fo=1, routed)           0.000     8.221    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U37/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX.A_MAN_DATA<16>
    DSP_X2Y141           DSP_FPM_STAGE0 (Prop_DSP_FPM_STAGE0_DSPFP_A_MAN_DATA[16]_FPM_EXPINT[11])
                                                      0.014     8.235 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U37/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST/FPM_EXPINT[11]
                         net (fo=1, routed)           0.000     8.235    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U37/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0.FPM_EXPINT<11>
    DSP_X2Y141           DSP_FPM_PIPEREG                              r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U37/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/FPM_EXPINT[11]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.765     6.411    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.440 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.273     6.713    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.774 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      2.389     9.163    boundary                            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U37/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/CLK
    DSP_X2Y141           DSP_FP_SRCMX_OPTINV (Prop_SRCFPMXINV_DSPFP_CLK_NAT_CLK)
                                                      0.053     9.216 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U37/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_SRCMX_OPTINV_INST/CLK
                         net (fo=6, routed)           0.000     9.216    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U37/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_SRCMX_OPTINV.CLK
    DSP_X2Y141           DSP_FPM_PIPEREG                              r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U37/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/CLK
                         clock pessimism             -1.070     8.146                                            
    DSP_X2Y141           DSP_FPM_PIPEREG (Hold_DSP_FPM_PIPEREG_DSPFP_CLK_FPM_EXPINT[11])
                                                      0.079     8.225    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_15_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_448/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U37/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST
  -------------------------------------------------------------------
                         required time                         -8.225                                            
                         arrival time                           8.235                                            
  -------------------------------------------------------------------
                         slack                                  0.010                                            

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_4_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/ap_phi_reg_pp0_iter14_arg1_tmpConvWrite2_0_in_reg_313_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_4_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/ap_phi_reg_pp0_iter15_arg1_tmpConvWrite2_0_in_reg_313_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_00_unbuffered_net rise@0.000ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.059ns (25.652%)  route 0.171ns (74.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.229ns
    Source Clock Delay      (SCD):    7.987ns
    Clock Pessimism Removal (CPR):    1.058ns
  Clock Net Delay (Source):      2.080ns (routing 0.787ns, distribution 1.293ns)
  Clock Net Delay (Destination): 2.455ns (routing 0.978ns, distribution 1.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.638     5.680    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.646 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.216     5.862    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.907 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      2.080     7.987    boundary                            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_4_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/ap_clk
    SLICE_X116Y185       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_4_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/ap_phi_reg_pp0_iter14_arg1_tmpConvWrite2_0_in_reg_313_reg[4]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X116Y185       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     8.036 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_4_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/ap_phi_reg_pp0_iter14_arg1_tmpConvWrite2_0_in_reg_313_reg[4]/Q
                         net (fo=1, routed)           0.147     8.183    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_4_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_396/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U39/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/ap_phi_reg_pp0_iter15_arg1_tmpConvWrite2_0_in_reg_313_reg[31][4]
    SLICE_X116Y197       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.010     8.193 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_4_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_396/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U39/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/ap_phi_reg_pp0_iter15_arg1_tmpConvWrite2_0_in_reg_313[4]_i_1__3/O
                         net (fo=1, routed)           0.024     8.217    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_4_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_396_n_96
    SLICE_X116Y197       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_4_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/ap_phi_reg_pp0_iter15_arg1_tmpConvWrite2_0_in_reg_313_reg[4]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.765     6.411    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.440 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.273     6.713    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.774 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      2.455     9.229    boundary                            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_4_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/ap_clk
    SLICE_X116Y197       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_4_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/ap_phi_reg_pp0_iter15_arg1_tmpConvWrite2_0_in_reg_313_reg[4]/C
                         clock pessimism             -1.058     8.171                                            
    SLICE_X116Y197       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.035     8.206    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_4_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/ap_phi_reg_pp0_iter15_arg1_tmpConvWrite2_0_in_reg_313_reg[4]
  -------------------------------------------------------------------
                         required time                         -8.206                                            
                         arrival time                           8.217                                            
  -------------------------------------------------------------------
                         slack                                  0.011                                            

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_8_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/p_Val2_3_fu_184_reg[150]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_8_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/t_2_reg_1927_pp0_iter3_reg_reg[150]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_kernel_00_unbuffered_net rise@0.000ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.069ns (15.416%)  route 0.379ns (84.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.463ns
    Source Clock Delay      (SCD):    9.024ns
    Clock Pessimism Removal (CPR):    1.086ns
  Clock Net Delay (Source):      2.620ns (routing 1.117ns, distribution 1.503ns)
  Clock Net Delay (Destination): 3.188ns (routing 1.294ns, distribution 1.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     5.055 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.966     6.021    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     6.016 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.325     6.341    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     6.404 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      2.620     9.024    boundary                            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_8_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/ap_clk
    SLICE_X237Y133       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_8_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/p_Val2_3_fu_184_reg[150]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X237Y133       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.069     9.093 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_8_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/p_Val2_3_fu_184_reg[150]/Q
                         net (fo=2, routed)           0.379     9.471    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_8_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/p_Val2_3_fu_184_reg_n_5_[150]
    SLICE_X261Y120       SRL16E                                       r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_8_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/t_2_reg_1927_pp0_iter3_reg_reg[150]_srl2/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        1.102     6.771    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     6.822 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.375     7.197    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     7.275 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      3.188    10.463    boundary                            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_8_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/ap_clk
    SLICE_X261Y120       SRL16E                                       r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_8_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/t_2_reg_1927_pp0_iter3_reg_reg[150]_srl2/CLK
                         clock pessimism             -1.086     9.377                                            
    SLICE_X261Y120       SRL16E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.083     9.460    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_8_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/t_2_reg_1927_pp0_iter3_reg_reg[150]_srl2
  -------------------------------------------------------------------
                         required time                         -9.460                                            
                         arrival time                           9.471                                            
  -------------------------------------------------------------------
                         slack                                  0.012                                            

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/reg_0_2_read_1_reg_207_pp0_iter1_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U38/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/FPM_EXPINT[0]
                            (rising edge-triggered cell DSP_FPM_PIPEREG clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_00_unbuffered_net rise@0.000ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.169ns (43.782%)  route 0.217ns (56.218%))
  Logic Levels:           3  (DSP_FP_INMUX=1 DSP_FP_INREG=1 DSP_FPM_STAGE0=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.160ns
    Source Clock Delay      (SCD):    7.772ns
    Clock Pessimism Removal (CPR):    1.094ns
  Clock Net Delay (Source):      1.865ns (routing 0.787ns, distribution 1.078ns)
  Clock Net Delay (Destination): 2.333ns (routing 0.978ns, distribution 1.355ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.638     5.680    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.646 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.216     5.862    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.907 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      1.865     7.772    boundary                            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/ap_clk
    SLICE_X246Y174       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/reg_0_2_read_1_reg_207_pp0_iter1_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X246Y174       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.050     7.822 f  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/reg_0_2_read_1_reg_207_pp0_iter1_reg_reg[10]/Q
                         net (fo=1, routed)           0.217     8.039    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U38/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/A_MAN[10]
    DSP_X10Y87           DSP_FP_INREG (Prop_DSP_FP_INREG_DSPFP_A_MAN[10]_A2_DATA[10])
                                                      0.094     8.133 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U38/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     8.133    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U38/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG.A2_DATA<10>
    DSP_X10Y87           DSP_FP_INMUX (Prop_DSP_FP_INMUX_DSPFP_A2_DATA[10]_A_MAN_DATA[10])
                                                      0.011     8.144 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U38/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST/A_MAN_DATA[10]
                         net (fo=1, routed)           0.000     8.144    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U38/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX.A_MAN_DATA<10>
    DSP_X10Y87           DSP_FPM_STAGE0 (Prop_DSP_FPM_STAGE0_DSPFP_A_MAN_DATA[10]_FPM_EXPINT[0])
                                                      0.014     8.158 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U38/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST/FPM_EXPINT[0]
                         net (fo=1, routed)           0.000     8.158    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U38/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0.FPM_EXPINT<0>
    DSP_X10Y87           DSP_FPM_PIPEREG                              r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U38/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/FPM_EXPINT[0]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.765     6.411    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.440 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.273     6.713    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.774 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      2.333     9.107    boundary                            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U38/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/CLK
    DSP_X10Y87           DSP_FP_SRCMX_OPTINV (Prop_SRCFPMXINV_DSPFP_CLK_NAT_CLK)
                                                      0.053     9.160 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U38/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_SRCMX_OPTINV_INST/CLK
                         net (fo=6, routed)           0.000     9.160    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U38/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_SRCMX_OPTINV.CLK
    DSP_X10Y87           DSP_FPM_PIPEREG                              r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U38/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/CLK
                         clock pessimism             -1.094     8.066                                            
    DSP_X10Y87           DSP_FPM_PIPEREG (Hold_DSP_FPM_PIPEREG_DSPFP_CLK_FPM_EXPINT[0])
                                                      0.079     8.145    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U38/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST
  -------------------------------------------------------------------
                         required time                         -8.145                                            
                         arrival time                           8.158                                            
  -------------------------------------------------------------------
                         slack                                  0.013                                            

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/reg_0_2_read_1_reg_207_pp0_iter1_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U38/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/FPM_EXPINT[10]
                            (rising edge-triggered cell DSP_FPM_PIPEREG clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_00_unbuffered_net rise@0.000ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.169ns (43.782%)  route 0.217ns (56.218%))
  Logic Levels:           3  (DSP_FP_INMUX=1 DSP_FP_INREG=1 DSP_FPM_STAGE0=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.160ns
    Source Clock Delay      (SCD):    7.772ns
    Clock Pessimism Removal (CPR):    1.094ns
  Clock Net Delay (Source):      1.865ns (routing 0.787ns, distribution 1.078ns)
  Clock Net Delay (Destination): 2.333ns (routing 0.978ns, distribution 1.355ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.638     5.680    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.646 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.216     5.862    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.907 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      1.865     7.772    boundary                            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/ap_clk
    SLICE_X246Y174       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/reg_0_2_read_1_reg_207_pp0_iter1_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X246Y174       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.050     7.822 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/reg_0_2_read_1_reg_207_pp0_iter1_reg_reg[10]/Q
                         net (fo=1, routed)           0.217     8.039    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U38/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/A_MAN[10]
    DSP_X10Y87           DSP_FP_INREG (Prop_DSP_FP_INREG_DSPFP_A_MAN[10]_A2_DATA[10])
                                                      0.094     8.133 f  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U38/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     8.133    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U38/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG.A2_DATA<10>
    DSP_X10Y87           DSP_FP_INMUX (Prop_DSP_FP_INMUX_DSPFP_A2_DATA[10]_A_MAN_DATA[10])
                                                      0.011     8.144 f  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U38/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST/A_MAN_DATA[10]
                         net (fo=1, routed)           0.000     8.144    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U38/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX.A_MAN_DATA<10>
    DSP_X10Y87           DSP_FPM_STAGE0 (Prop_DSP_FPM_STAGE0_DSPFP_A_MAN_DATA[10]_FPM_EXPINT[10])
                                                      0.014     8.158 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U38/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST/FPM_EXPINT[10]
                         net (fo=1, routed)           0.000     8.158    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U38/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0.FPM_EXPINT<10>
    DSP_X10Y87           DSP_FPM_PIPEREG                              r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U38/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/FPM_EXPINT[10]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.765     6.411    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.440 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.273     6.713    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.774 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      2.333     9.107    boundary                            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U38/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/CLK
    DSP_X10Y87           DSP_FP_SRCMX_OPTINV (Prop_SRCFPMXINV_DSPFP_CLK_NAT_CLK)
                                                      0.053     9.160 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U38/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_SRCMX_OPTINV_INST/CLK
                         net (fo=6, routed)           0.000     9.160    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U38/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_SRCMX_OPTINV.CLK
    DSP_X10Y87           DSP_FPM_PIPEREG                              r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U38/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/CLK
                         clock pessimism             -1.094     8.066                                            
    DSP_X10Y87           DSP_FPM_PIPEREG (Hold_DSP_FPM_PIPEREG_DSPFP_CLK_FPM_EXPINT[10])
                                                      0.079     8.145    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U38/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST
  -------------------------------------------------------------------
                         required time                         -8.145                                            
                         arrival time                           8.158                                            
  -------------------------------------------------------------------
                         slack                                  0.013                                            

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/reg_0_2_read_1_reg_207_pp0_iter1_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U38/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/FPM_EXPINT[11]
                            (rising edge-triggered cell DSP_FPM_PIPEREG clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_00_unbuffered_net rise@0.000ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.169ns (43.782%)  route 0.217ns (56.218%))
  Logic Levels:           3  (DSP_FP_INMUX=1 DSP_FP_INREG=1 DSP_FPM_STAGE0=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.160ns
    Source Clock Delay      (SCD):    7.772ns
    Clock Pessimism Removal (CPR):    1.094ns
  Clock Net Delay (Source):      1.865ns (routing 0.787ns, distribution 1.078ns)
  Clock Net Delay (Destination): 2.333ns (routing 0.978ns, distribution 1.355ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.638     5.680    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.646 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.216     5.862    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.907 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      1.865     7.772    boundary                            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/ap_clk
    SLICE_X246Y174       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/reg_0_2_read_1_reg_207_pp0_iter1_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X246Y174       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.050     7.822 f  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/reg_0_2_read_1_reg_207_pp0_iter1_reg_reg[10]/Q
                         net (fo=1, routed)           0.217     8.039    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U38/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/A_MAN[10]
    DSP_X10Y87           DSP_FP_INREG (Prop_DSP_FP_INREG_DSPFP_A_MAN[10]_A2_DATA[10])
                                                      0.094     8.133 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U38/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     8.133    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U38/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG.A2_DATA<10>
    DSP_X10Y87           DSP_FP_INMUX (Prop_DSP_FP_INMUX_DSPFP_A2_DATA[10]_A_MAN_DATA[10])
                                                      0.011     8.144 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U38/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST/A_MAN_DATA[10]
                         net (fo=1, routed)           0.000     8.144    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U38/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX.A_MAN_DATA<10>
    DSP_X10Y87           DSP_FPM_STAGE0 (Prop_DSP_FPM_STAGE0_DSPFP_A_MAN_DATA[10]_FPM_EXPINT[11])
                                                      0.014     8.158 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U38/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST/FPM_EXPINT[11]
                         net (fo=1, routed)           0.000     8.158    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U38/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0.FPM_EXPINT<11>
    DSP_X10Y87           DSP_FPM_PIPEREG                              r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U38/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/FPM_EXPINT[11]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.765     6.411    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.440 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.273     6.713    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.774 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      2.333     9.107    boundary                            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U38/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/CLK
    DSP_X10Y87           DSP_FP_SRCMX_OPTINV (Prop_SRCFPMXINV_DSPFP_CLK_NAT_CLK)
                                                      0.053     9.160 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U38/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_SRCMX_OPTINV_INST/CLK
                         net (fo=6, routed)           0.000     9.160    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U38/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_SRCMX_OPTINV.CLK
    DSP_X10Y87           DSP_FPM_PIPEREG                              r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U38/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST/CLK
                         clock pessimism             -1.094     8.066                                            
    DSP_X10Y87           DSP_FPM_PIPEREG (Hold_DSP_FPM_PIPEREG_DSPFP_CLK_FPM_EXPINT[11])
                                                      0.079     8.145    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_14_U0/grp_stencilRun_fu_156/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_U38/kernel_outerloop_0_fmadd_32ns_32ns_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST
  -------------------------------------------------------------------
                         required time                         -8.145                                            
                         arrival time                           8.158                                            
  -------------------------------------------------------------------
                         slack                                  0.013                                            

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_i/ulp/datamover_outerloop_0_1/inst/gmem1_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_bram_6/CLKARDCLKU
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/ulp/datamover_outerloop_0_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][483]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_kernel_00_unbuffered_net rise@0.000ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.117ns (46.988%)  route 0.132ns (53.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.512ns
    Source Clock Delay      (SCD):    9.198ns
    Clock Pessimism Removal (CPR):    1.167ns
  Clock Net Delay (Source):      2.794ns (routing 1.117ns, distribution 1.677ns)
  Clock Net Delay (Destination): 3.237ns (routing 1.294ns, distribution 1.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     5.055 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.966     6.021    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     6.016 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.325     6.341    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     6.404 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      2.794     9.198    boundary                            top_i/ulp/datamover_outerloop_0_1/inst/gmem1_m_axi_U/store_unit/buff_wdata/U_fifo_mem/ap_clk
    RAMB36_X4Y60         RAMB36E5_INT                                 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/datamover_outerloop_0_1/inst/gmem1_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_bram_6/CLKARDCLKU
  -------------------------------------------------------------------    -------------------------------------------------------
    RAMB36_X4Y60         RAMB36E5_INT (Prop_RAMB36_CLKARDCLKU_DOUTBDOUT[15])
                                                      0.117     9.315 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/datamover_outerloop_0_1/inst/gmem1_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_bram_6/DOUTBDOUT[15]
                         net (fo=1, routed)           0.132     9.447    reconfigurable                      top_i/ulp/datamover_outerloop_0_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/in[483]
    SLICE_X133Y239       SRLC32E                                      r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/datamover_outerloop_0_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][483]_srl32/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        1.102     6.771    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     6.822 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.375     7.197    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     7.275 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      3.237    10.512    boundary                            top_i/ulp/datamover_outerloop_0_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X133Y239       SRLC32E                                      r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/datamover_outerloop_0_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][483]_srl32/CLK
                         clock pessimism             -1.167     9.345                                            
    SLICE_X133Y239       SRLC32E (Hold_E6LUT_SLICEM_CLK_D)
                                                      0.088     9.433    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/datamover_outerloop_0_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][483]_srl32
  -------------------------------------------------------------------
                         required time                         -9.433                                            
                         arrival time                           9.447                                            
  -------------------------------------------------------------------
                         slack                                  0.013                                            

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_17_U0/grp_stencilRun_fu_84/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/reg_0_1_read_int_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_17_U0/grp_stencilRun_fu_84/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmul_32ns_32ns_32_3_primitive_dsp_0_U32/kernel_outerloop_0_fmul_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/MULT.OP/i_prim.OP/i_prim/DSP_FPM_PIPEREG_INST/FPM_EXPINT[0]
                            (rising edge-triggered cell DSP_FPM_PIPEREG clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_00_unbuffered_net rise@0.000ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.169ns (46.162%)  route 0.197ns (53.837%))
  Logic Levels:           3  (DSP_FP_INMUX=1 DSP_FP_INREG=1 DSP_FPM_STAGE0=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.143ns
    Source Clock Delay      (SCD):    7.775ns
    Clock Pessimism Removal (CPR):    1.094ns
  Clock Net Delay (Source):      1.868ns (routing 0.787ns, distribution 1.081ns)
  Clock Net Delay (Destination): 2.316ns (routing 0.978ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.638     5.680    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.646 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.216     5.862    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.907 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      1.868     7.775    boundary                            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_17_U0/grp_stencilRun_fu_84/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/ap_clk
    SLICE_X258Y263       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_17_U0/grp_stencilRun_fu_84/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/reg_0_1_read_int_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X258Y263       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.050     7.825 f  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_17_U0/grp_stencilRun_fu_84/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/reg_0_1_read_int_reg_reg[16]/Q
                         net (fo=3, routed)           0.197     8.023    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_17_U0/grp_stencilRun_fu_84/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmul_32ns_32ns_32_3_primitive_dsp_0_U32/kernel_outerloop_0_fmul_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/MULT.OP/i_prim.OP/i_prim/A_MAN[16]
    DSP_X11Y131          DSP_FP_INREG (Prop_DSP_FP_INREG_DSPFP_A_MAN[16]_A2_DATA[16])
                                                      0.094     8.117 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_17_U0/grp_stencilRun_fu_84/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmul_32ns_32ns_32_3_primitive_dsp_0_U32/kernel_outerloop_0_fmul_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/MULT.OP/i_prim.OP/i_prim/DSP_FP_INREG_INST/A2_DATA[16]
                         net (fo=1, routed)           0.000     8.117    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_17_U0/grp_stencilRun_fu_84/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmul_32ns_32ns_32_3_primitive_dsp_0_U32/kernel_outerloop_0_fmul_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/MULT.OP/i_prim.OP/i_prim/DSP_FP_INREG.A2_DATA<16>
    DSP_X11Y131          DSP_FP_INMUX (Prop_DSP_FP_INMUX_DSPFP_A2_DATA[16]_A_MAN_DATA[16])
                                                      0.011     8.128 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_17_U0/grp_stencilRun_fu_84/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmul_32ns_32ns_32_3_primitive_dsp_0_U32/kernel_outerloop_0_fmul_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/MULT.OP/i_prim.OP/i_prim/DSP_FP_INMUX_INST/A_MAN_DATA[16]
                         net (fo=1, routed)           0.000     8.128    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_17_U0/grp_stencilRun_fu_84/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmul_32ns_32ns_32_3_primitive_dsp_0_U32/kernel_outerloop_0_fmul_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/MULT.OP/i_prim.OP/i_prim/DSP_FP_INMUX.A_MAN_DATA<16>
    DSP_X11Y131          DSP_FPM_STAGE0 (Prop_DSP_FPM_STAGE0_DSPFP_A_MAN_DATA[16]_FPM_EXPINT[0])
                                                      0.014     8.142 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_17_U0/grp_stencilRun_fu_84/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmul_32ns_32ns_32_3_primitive_dsp_0_U32/kernel_outerloop_0_fmul_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/MULT.OP/i_prim.OP/i_prim/DSP_FPM_STAGE0_INST/FPM_EXPINT[0]
                         net (fo=1, routed)           0.000     8.142    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_17_U0/grp_stencilRun_fu_84/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmul_32ns_32ns_32_3_primitive_dsp_0_U32/kernel_outerloop_0_fmul_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/MULT.OP/i_prim.OP/i_prim/DSP_FPM_STAGE0.FPM_EXPINT<0>
    DSP_X11Y131          DSP_FPM_PIPEREG                              r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_17_U0/grp_stencilRun_fu_84/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmul_32ns_32ns_32_3_primitive_dsp_0_U32/kernel_outerloop_0_fmul_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/MULT.OP/i_prim.OP/i_prim/DSP_FPM_PIPEREG_INST/FPM_EXPINT[0]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.765     6.411    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.440 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.273     6.713    static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.774 r  static                              top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      2.316     9.090    boundary                            top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_17_U0/grp_stencilRun_fu_84/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmul_32ns_32ns_32_3_primitive_dsp_0_U32/kernel_outerloop_0_fmul_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/MULT.OP/i_prim.OP/i_prim/CLK
    DSP_X11Y131          DSP_FP_SRCMX_OPTINV (Prop_SRCFPMXINV_DSPFP_CLK_NAT_CLK)
                                                      0.053     9.143 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_17_U0/grp_stencilRun_fu_84/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmul_32ns_32ns_32_3_primitive_dsp_0_U32/kernel_outerloop_0_fmul_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/MULT.OP/i_prim.OP/i_prim/DSP_FP_SRCMX_OPTINV_INST/CLK
                         net (fo=6, routed)           0.000     9.143    reconfigurable                      top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_17_U0/grp_stencilRun_fu_84/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmul_32ns_32ns_32_3_primitive_dsp_0_U32/kernel_outerloop_0_fmul_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/MULT.OP/i_prim.OP/i_prim/DSP_FP_SRCMX_OPTINV.CLK
    DSP_X11Y131          DSP_FPM_PIPEREG                              r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_17_U0/grp_stencilRun_fu_84/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmul_32ns_32ns_32_3_primitive_dsp_0_U32/kernel_outerloop_0_fmul_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/MULT.OP/i_prim.OP/i_prim/DSP_FPM_PIPEREG_INST/CLK
                         clock pessimism             -1.094     8.049                                            
    DSP_X11Y131          DSP_FPM_PIPEREG (Hold_DSP_FPM_PIPEREG_DSPFP_CLK_FPM_EXPINT[0])
                                                      0.079     8.128    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/kernel_outerloop_0_1/inst/grp_kernel_outerloop_0_dataflow_region_fu_158/joint_PE_outerloop_0_17_U0/grp_stencilRun_fu_84/grp_stencilRun_Pipeline_VITIS_LOOP_165_1_fu_100/grp_kernel_jac2D_kernel_stencil_core_fu_461/fmul_32ns_32ns_32_3_primitive_dsp_0_U32/kernel_outerloop_0_fmul_32ns_32ns_32_3_primitive_dsp_0_ip_u/inst/i_synth/MULT.OP/i_prim.OP/i_prim/DSP_FPM_PIPEREG_INST
  -------------------------------------------------------------------
                         required time                         -8.128                                            
                         arrival time                           8.142                                            
  -------------------------------------------------------------------
                         slack                                  0.014                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_kernel_00_unbuffered_net
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0 }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     NOC_NMU512/CLK  n/a            2.000         3.333       1.333      NOC_NMU512_X1Y6  top_i/ulp/axi_noc_kernel0/inst/S00_AXI_nmu/bd_0ad1_S00_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Min Period        n/a     NOC_NMU512/CLK  n/a            2.000         3.333       1.333      NOC_NMU512_X1Y5  top_i/ulp/axi_noc_kernel0/inst/S01_AXI_nmu/bd_0ad1_S01_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Min Period        n/a     URAM288E5/CLK   n/a            1.818         3.333       1.515      URAM288_X3Y79    top_i/ulp/buffer_datamover_outerloop_0_1_arg0_axis_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Min Period        n/a     URAM288E5/CLK   n/a            1.818         3.333       1.515      URAM288_X3Y80    top_i/ulp/buffer_datamover_outerloop_0_1_arg0_axis_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Min Period        n/a     URAM288E5/CLK   n/a            1.818         3.333       1.515      URAM288_X3Y71    top_i/ulp/buffer_datamover_outerloop_0_1_arg0_axis_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10/CLK
Min Period        n/a     URAM288E5/CLK   n/a            1.818         3.333       1.515      URAM288_X3Y72    top_i/ulp/buffer_datamover_outerloop_0_1_arg0_axis_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_11/CLK
Min Period        n/a     URAM288E5/CLK   n/a            1.818         3.333       1.515      URAM288_X3Y75    top_i/ulp/buffer_datamover_outerloop_0_1_arg0_axis_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_12/CLK
Min Period        n/a     URAM288E5/CLK   n/a            1.818         3.333       1.515      URAM288_X3Y76    top_i/ulp/buffer_datamover_outerloop_0_1_arg0_axis_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_13/CLK
Min Period        n/a     URAM288E5/CLK   n/a            1.818         3.333       1.515      URAM288_X3Y82    top_i/ulp/buffer_datamover_outerloop_0_1_arg0_axis_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_14/CLK
Min Period        n/a     URAM288E5/CLK   n/a            1.818         3.333       1.515      URAM288_X2Y76    top_i/ulp/buffer_datamover_outerloop_0_1_arg0_axis_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
Low Pulse Width   Slow    NOC_NMU512/CLK  n/a            1.000         1.667       0.667      NOC_NMU512_X1Y6  top_i/ulp/axi_noc_kernel0/inst/S00_AXI_nmu/bd_0ad1_S00_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Low Pulse Width   Fast    NOC_NMU512/CLK  n/a            1.000         1.667       0.667      NOC_NMU512_X1Y6  top_i/ulp/axi_noc_kernel0/inst/S00_AXI_nmu/bd_0ad1_S00_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Low Pulse Width   Slow    NOC_NMU512/CLK  n/a            1.000         1.667       0.667      NOC_NMU512_X1Y5  top_i/ulp/axi_noc_kernel0/inst/S01_AXI_nmu/bd_0ad1_S01_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Low Pulse Width   Fast    NOC_NMU512/CLK  n/a            1.000         1.667       0.667      NOC_NMU512_X1Y5  top_i/ulp/axi_noc_kernel0/inst/S01_AXI_nmu/bd_0ad1_S01_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Low Pulse Width   Slow    URAM288E5/CLK   n/a            0.666         1.667       1.001      URAM288_X3Y79    top_i/ulp/buffer_datamover_outerloop_0_1_arg0_axis_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Low Pulse Width   Fast    URAM288E5/CLK   n/a            0.666         1.667       1.001      URAM288_X3Y79    top_i/ulp/buffer_datamover_outerloop_0_1_arg0_axis_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Low Pulse Width   Slow    URAM288E5/CLK   n/a            0.666         1.667       1.001      URAM288_X3Y80    top_i/ulp/buffer_datamover_outerloop_0_1_arg0_axis_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Low Pulse Width   Fast    URAM288E5/CLK   n/a            0.666         1.667       1.001      URAM288_X3Y80    top_i/ulp/buffer_datamover_outerloop_0_1_arg0_axis_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Low Pulse Width   Slow    URAM288E5/CLK   n/a            0.666         1.667       1.001      URAM288_X3Y71    top_i/ulp/buffer_datamover_outerloop_0_1_arg0_axis_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10/CLK
Low Pulse Width   Fast    URAM288E5/CLK   n/a            0.666         1.667       1.001      URAM288_X3Y71    top_i/ulp/buffer_datamover_outerloop_0_1_arg0_axis_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10/CLK
High Pulse Width  Slow    NOC_NMU512/CLK  n/a            1.000         1.667       0.667      NOC_NMU512_X1Y6  top_i/ulp/axi_noc_kernel0/inst/S00_AXI_nmu/bd_0ad1_S00_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
High Pulse Width  Fast    NOC_NMU512/CLK  n/a            1.000         1.667       0.667      NOC_NMU512_X1Y6  top_i/ulp/axi_noc_kernel0/inst/S00_AXI_nmu/bd_0ad1_S00_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
High Pulse Width  Slow    NOC_NMU512/CLK  n/a            1.000         1.667       0.667      NOC_NMU512_X1Y5  top_i/ulp/axi_noc_kernel0/inst/S01_AXI_nmu/bd_0ad1_S01_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
High Pulse Width  Fast    NOC_NMU512/CLK  n/a            1.000         1.667       0.667      NOC_NMU512_X1Y5  top_i/ulp/axi_noc_kernel0/inst/S01_AXI_nmu/bd_0ad1_S01_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
High Pulse Width  Slow    URAM288E5/CLK   n/a            0.666         1.667       1.001      URAM288_X3Y79    top_i/ulp/buffer_datamover_outerloop_0_1_arg0_axis_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
High Pulse Width  Fast    URAM288E5/CLK   n/a            0.666         1.667       1.001      URAM288_X3Y79    top_i/ulp/buffer_datamover_outerloop_0_1_arg0_axis_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
High Pulse Width  Slow    URAM288E5/CLK   n/a            0.666         1.667       1.001      URAM288_X3Y80    top_i/ulp/buffer_datamover_outerloop_0_1_arg0_axis_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
High Pulse Width  Fast    URAM288E5/CLK   n/a            0.666         1.667       1.001      URAM288_X3Y80    top_i/ulp/buffer_datamover_outerloop_0_1_arg0_axis_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
High Pulse Width  Slow    URAM288E5/CLK   n/a            0.666         1.667       1.001      URAM288_X3Y71    top_i/ulp/buffer_datamover_outerloop_0_1_arg0_axis_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10/CLK
High Pulse Width  Fast    URAM288E5/CLK   n/a            0.666         1.667       1.001      URAM288_X3Y71    top_i/ulp/buffer_datamover_outerloop_0_1_arg0_axis_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_kernel_01_unbuffered_net
  To Clock:  clk_kernel_01_unbuffered_net

Setup :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.394ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (MaxDelay Path 1.429ns)
  Data Path Delay:        0.925ns  (logic 0.120ns (12.972%)  route 0.805ns (87.028%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.111ns
    Source Clock Delay      (SCD):    11.470ns
    Clock Pessimism Removal (CPR):    1.258ns
  Clock Uncertainty:      0.083ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.165ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.960ns (routing 1.480ns, distribution 2.480ns)
  Clock Net Delay (Destination): 3.505ns (routing 1.279ns, distribution 2.226ns)
  Timing Exception:       MaxDelay Path 1.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        1.288     6.957    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     7.008 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.424     7.432    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     7.510 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=143, routed)         3.960    11.470    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_Out_Cont_Int
    SLICE_X12Y159        FDSE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X12Y159        FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.091    11.561 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[6]/Q
                         net (fo=2, routed)           0.474    12.035    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int[6]
    SLICE_X3Y162         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.029    12.064 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim[7]_i_1/O
                         net (fo=8, routed)           0.331    12.395    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim0
    SLICE_X3Y162         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim_reg[0]/R
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    1.429     1.429                   
    PS9_X0Y0             PS9                          0.000     1.429 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     6.429    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     6.484 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        1.125     7.609    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     7.604 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.368     7.972    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.035 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=143, routed)         3.505    11.540    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_Out_Cont_Int
    SLICE_X3Y162         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim_reg[0]/C
                         clock pessimism              1.258    12.798                     
                         clock uncertainty           -0.083    12.715                     
    SLICE_X3Y162         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.123    12.592    static           top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim_reg[0]
  -------------------------------------------------------------------
                         required time                         12.592                     
                         arrival time                         -12.395                     
  -------------------------------------------------------------------
                         slack                                  0.197                     

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (MaxDelay Path 1.429ns)
  Data Path Delay:        0.925ns  (logic 0.120ns (12.972%)  route 0.805ns (87.028%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.111ns
    Source Clock Delay      (SCD):    11.470ns
    Clock Pessimism Removal (CPR):    1.258ns
  Clock Uncertainty:      0.083ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.165ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.960ns (routing 1.480ns, distribution 2.480ns)
  Clock Net Delay (Destination): 3.505ns (routing 1.279ns, distribution 2.226ns)
  Timing Exception:       MaxDelay Path 1.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        1.288     6.957    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     7.008 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.424     7.432    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     7.510 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=143, routed)         3.960    11.470    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_Out_Cont_Int
    SLICE_X12Y159        FDSE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X12Y159        FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.091    11.561 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[6]/Q
                         net (fo=2, routed)           0.474    12.035    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int[6]
    SLICE_X3Y162         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.029    12.064 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim[7]_i_1/O
                         net (fo=8, routed)           0.331    12.395    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim0
    SLICE_X3Y162         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim_reg[1]/R
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    1.429     1.429                   
    PS9_X0Y0             PS9                          0.000     1.429 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     6.429    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     6.484 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        1.125     7.609    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     7.604 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.368     7.972    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.035 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=143, routed)         3.505    11.540    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_Out_Cont_Int
    SLICE_X3Y162         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim_reg[1]/C
                         clock pessimism              1.258    12.798                     
                         clock uncertainty           -0.083    12.715                     
    SLICE_X3Y162         FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.123    12.592    static           top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim_reg[1]
  -------------------------------------------------------------------
                         required time                         12.592                     
                         arrival time                         -12.395                     
  -------------------------------------------------------------------
                         slack                                  0.197                     

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (MaxDelay Path 1.429ns)
  Data Path Delay:        0.925ns  (logic 0.120ns (12.972%)  route 0.805ns (87.028%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.111ns
    Source Clock Delay      (SCD):    11.470ns
    Clock Pessimism Removal (CPR):    1.258ns
  Clock Uncertainty:      0.083ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.165ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.960ns (routing 1.480ns, distribution 2.480ns)
  Clock Net Delay (Destination): 3.505ns (routing 1.279ns, distribution 2.226ns)
  Timing Exception:       MaxDelay Path 1.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        1.288     6.957    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     7.008 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.424     7.432    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     7.510 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=143, routed)         3.960    11.470    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_Out_Cont_Int
    SLICE_X12Y159        FDSE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X12Y159        FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.091    11.561 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[6]/Q
                         net (fo=2, routed)           0.474    12.035    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int[6]
    SLICE_X3Y162         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.029    12.064 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim[7]_i_1/O
                         net (fo=8, routed)           0.331    12.395    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim0
    SLICE_X3Y162         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim_reg[2]/R
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    1.429     1.429                   
    PS9_X0Y0             PS9                          0.000     1.429 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     6.429    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     6.484 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        1.125     7.609    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     7.604 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.368     7.972    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.035 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=143, routed)         3.505    11.540    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_Out_Cont_Int
    SLICE_X3Y162         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim_reg[2]/C
                         clock pessimism              1.258    12.798                     
                         clock uncertainty           -0.083    12.715                     
    SLICE_X3Y162         FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.123    12.592    static           top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim_reg[2]
  -------------------------------------------------------------------
                         required time                         12.592                     
                         arrival time                         -12.395                     
  -------------------------------------------------------------------
                         slack                                  0.197                     

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (MaxDelay Path 1.429ns)
  Data Path Delay:        0.925ns  (logic 0.120ns (12.972%)  route 0.805ns (87.028%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.111ns
    Source Clock Delay      (SCD):    11.470ns
    Clock Pessimism Removal (CPR):    1.258ns
  Clock Uncertainty:      0.083ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.165ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.960ns (routing 1.480ns, distribution 2.480ns)
  Clock Net Delay (Destination): 3.505ns (routing 1.279ns, distribution 2.226ns)
  Timing Exception:       MaxDelay Path 1.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        1.288     6.957    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     7.008 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.424     7.432    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     7.510 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=143, routed)         3.960    11.470    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_Out_Cont_Int
    SLICE_X12Y159        FDSE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X12Y159        FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.091    11.561 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[6]/Q
                         net (fo=2, routed)           0.474    12.035    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int[6]
    SLICE_X3Y162         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.029    12.064 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim[7]_i_1/O
                         net (fo=8, routed)           0.331    12.395    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim0
    SLICE_X3Y162         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim_reg[3]/R
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    1.429     1.429                   
    PS9_X0Y0             PS9                          0.000     1.429 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     6.429    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     6.484 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        1.125     7.609    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     7.604 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.368     7.972    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.035 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=143, routed)         3.505    11.540    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_Out_Cont_Int
    SLICE_X3Y162         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim_reg[3]/C
                         clock pessimism              1.258    12.798                     
                         clock uncertainty           -0.083    12.715                     
    SLICE_X3Y162         FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.123    12.592    static           top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim_reg[3]
  -------------------------------------------------------------------
                         required time                         12.592                     
                         arrival time                         -12.395                     
  -------------------------------------------------------------------
                         slack                                  0.197                     

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (MaxDelay Path 1.429ns)
  Data Path Delay:        0.925ns  (logic 0.120ns (12.972%)  route 0.805ns (87.028%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.111ns
    Source Clock Delay      (SCD):    11.470ns
    Clock Pessimism Removal (CPR):    1.258ns
  Clock Uncertainty:      0.083ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.165ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.960ns (routing 1.480ns, distribution 2.480ns)
  Clock Net Delay (Destination): 3.505ns (routing 1.279ns, distribution 2.226ns)
  Timing Exception:       MaxDelay Path 1.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        1.288     6.957    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     7.008 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.424     7.432    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     7.510 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=143, routed)         3.960    11.470    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_Out_Cont_Int
    SLICE_X12Y159        FDSE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X12Y159        FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.091    11.561 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[6]/Q
                         net (fo=2, routed)           0.474    12.035    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int[6]
    SLICE_X3Y162         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.029    12.064 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim[7]_i_1/O
                         net (fo=8, routed)           0.331    12.395    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim0
    SLICE_X3Y162         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim_reg[4]/R
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    1.429     1.429                   
    PS9_X0Y0             PS9                          0.000     1.429 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     6.429    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     6.484 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        1.125     7.609    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     7.604 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.368     7.972    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.035 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=143, routed)         3.505    11.540    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_Out_Cont_Int
    SLICE_X3Y162         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim_reg[4]/C
                         clock pessimism              1.258    12.798                     
                         clock uncertainty           -0.083    12.715                     
    SLICE_X3Y162         FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.123    12.592    static           top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim_reg[4]
  -------------------------------------------------------------------
                         required time                         12.592                     
                         arrival time                         -12.395                     
  -------------------------------------------------------------------
                         slack                                  0.197                     

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (MaxDelay Path 1.429ns)
  Data Path Delay:        0.925ns  (logic 0.120ns (12.972%)  route 0.805ns (87.028%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.111ns
    Source Clock Delay      (SCD):    11.470ns
    Clock Pessimism Removal (CPR):    1.258ns
  Clock Uncertainty:      0.083ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.165ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.960ns (routing 1.480ns, distribution 2.480ns)
  Clock Net Delay (Destination): 3.505ns (routing 1.279ns, distribution 2.226ns)
  Timing Exception:       MaxDelay Path 1.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        1.288     6.957    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     7.008 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.424     7.432    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     7.510 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=143, routed)         3.960    11.470    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_Out_Cont_Int
    SLICE_X12Y159        FDSE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X12Y159        FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.091    11.561 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[6]/Q
                         net (fo=2, routed)           0.474    12.035    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int[6]
    SLICE_X3Y162         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.029    12.064 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim[7]_i_1/O
                         net (fo=8, routed)           0.331    12.395    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim0
    SLICE_X3Y162         FDSE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim_reg[5]/S
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    1.429     1.429                   
    PS9_X0Y0             PS9                          0.000     1.429 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     6.429    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     6.484 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        1.125     7.609    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     7.604 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.368     7.972    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.035 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=143, routed)         3.505    11.540    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_Out_Cont_Int
    SLICE_X3Y162         FDSE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim_reg[5]/C
                         clock pessimism              1.258    12.798                     
                         clock uncertainty           -0.083    12.715                     
    SLICE_X3Y162         FDSE (Setup_CFF2_SLICEM_C_S)
                                                     -0.123    12.592    static           top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim_reg[5]
  -------------------------------------------------------------------
                         required time                         12.592                     
                         arrival time                         -12.395                     
  -------------------------------------------------------------------
                         slack                                  0.197                     

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (MaxDelay Path 1.429ns)
  Data Path Delay:        0.925ns  (logic 0.120ns (12.972%)  route 0.805ns (87.028%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.111ns
    Source Clock Delay      (SCD):    11.470ns
    Clock Pessimism Removal (CPR):    1.258ns
  Clock Uncertainty:      0.083ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.165ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.960ns (routing 1.480ns, distribution 2.480ns)
  Clock Net Delay (Destination): 3.505ns (routing 1.279ns, distribution 2.226ns)
  Timing Exception:       MaxDelay Path 1.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        1.288     6.957    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     7.008 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.424     7.432    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     7.510 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=143, routed)         3.960    11.470    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_Out_Cont_Int
    SLICE_X12Y159        FDSE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X12Y159        FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.091    11.561 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[6]/Q
                         net (fo=2, routed)           0.474    12.035    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int[6]
    SLICE_X3Y162         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.029    12.064 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim[7]_i_1/O
                         net (fo=8, routed)           0.331    12.395    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim0
    SLICE_X3Y162         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim_reg[6]/R
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    1.429     1.429                   
    PS9_X0Y0             PS9                          0.000     1.429 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     6.429    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     6.484 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        1.125     7.609    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     7.604 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.368     7.972    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.035 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=143, routed)         3.505    11.540    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_Out_Cont_Int
    SLICE_X3Y162         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim_reg[6]/C
                         clock pessimism              1.258    12.798                     
                         clock uncertainty           -0.083    12.715                     
    SLICE_X3Y162         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.123    12.592    static           top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim_reg[6]
  -------------------------------------------------------------------
                         required time                         12.592                     
                         arrival time                         -12.395                     
  -------------------------------------------------------------------
                         slack                                  0.197                     

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (MaxDelay Path 1.429ns)
  Data Path Delay:        0.925ns  (logic 0.120ns (12.972%)  route 0.805ns (87.028%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.111ns
    Source Clock Delay      (SCD):    11.470ns
    Clock Pessimism Removal (CPR):    1.258ns
  Clock Uncertainty:      0.083ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.165ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.960ns (routing 1.480ns, distribution 2.480ns)
  Clock Net Delay (Destination): 3.505ns (routing 1.279ns, distribution 2.226ns)
  Timing Exception:       MaxDelay Path 1.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        1.288     6.957    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     7.008 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.424     7.432    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     7.510 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=143, routed)         3.960    11.470    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_Out_Cont_Int
    SLICE_X12Y159        FDSE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X12Y159        FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.091    11.561 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[6]/Q
                         net (fo=2, routed)           0.474    12.035    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int[6]
    SLICE_X3Y162         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.029    12.064 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim[7]_i_1/O
                         net (fo=8, routed)           0.331    12.395    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim0
    SLICE_X3Y162         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim_reg[7]/R
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    1.429     1.429                   
    PS9_X0Y0             PS9                          0.000     1.429 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     6.429    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     6.484 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        1.125     7.609    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     7.604 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.368     7.972    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.035 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=143, routed)         3.505    11.540    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_Out_Cont_Int
    SLICE_X3Y162         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim_reg[7]/C
                         clock pessimism              1.258    12.798                     
                         clock uncertainty           -0.083    12.715                     
    SLICE_X3Y162         FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.123    12.592    static           top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_Lim_reg[7]
  -------------------------------------------------------------------
                         required time                         12.592                     
                         arrival time                         -12.395                     
  -------------------------------------------------------------------
                         slack                                  0.197                     

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_done/syncstages_ff_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (MaxDelay Path 1.429ns)
  Data Path Delay:        0.877ns  (logic 0.120ns (13.685%)  route 0.757ns (86.315%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.046ns
    Source Clock Delay      (SCD):    11.396ns
    Clock Pessimism Removal (CPR):    1.259ns
  Clock Uncertainty:      0.083ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.165ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.876ns (routing 1.402ns, distribution 2.474ns)
  Clock Net Delay (Destination): 3.433ns (routing 1.206ns, distribution 2.227ns)
  Timing Exception:       MaxDelay Path 1.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        1.288     6.957    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     7.008 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.434     7.442    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     7.520 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=39, routed)          3.876    11.396    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_done/dest_clk
    SLICE_X14Y212        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_done/syncstages_ff_reg[2][0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y212        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.092    11.488 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_done/syncstages_ff_reg[2][0]/Q
                         net (fo=1, routed)           0.267    11.755    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/done_synced_1
    SLICE_X10Y208        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.028    11.783 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr[1][0]_i_1/O
                         net (fo=32, routed)          0.490    12.273    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr[1][0]_i_1_n_0
    SLICE_X5Y201         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][14]/CE
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    1.429     1.429                   
    PS9_X0Y0             PS9                          0.000     1.429 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     6.429    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     6.484 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        1.125     7.609    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     7.604 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.375     7.979    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.042 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=39, routed)          3.433    11.475    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/test_clk1
    SLICE_X5Y201         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][14]/C
                         clock pessimism              1.259    12.734                     
                         clock uncertainty           -0.083    12.651                     
    SLICE_X5Y201         FDCE (Setup_GFF_SLICEM_C_CE)
                                                     -0.090    12.561    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][14]
  -------------------------------------------------------------------
                         required time                         12.561                     
                         arrival time                         -12.273                     
  -------------------------------------------------------------------
                         slack                                  0.288                     

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_done/syncstages_ff_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (MaxDelay Path 1.429ns)
  Data Path Delay:        0.877ns  (logic 0.120ns (13.685%)  route 0.757ns (86.315%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.046ns
    Source Clock Delay      (SCD):    11.396ns
    Clock Pessimism Removal (CPR):    1.259ns
  Clock Uncertainty:      0.083ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.165ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.876ns (routing 1.402ns, distribution 2.474ns)
  Clock Net Delay (Destination): 3.433ns (routing 1.206ns, distribution 2.227ns)
  Timing Exception:       MaxDelay Path 1.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        1.288     6.957    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     7.008 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.434     7.442    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     7.520 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=39, routed)          3.876    11.396    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_done/dest_clk
    SLICE_X14Y212        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_done/syncstages_ff_reg[2][0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y212        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.092    11.488 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_done/syncstages_ff_reg[2][0]/Q
                         net (fo=1, routed)           0.267    11.755    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/done_synced_1
    SLICE_X10Y208        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.028    11.783 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr[1][0]_i_1/O
                         net (fo=32, routed)          0.490    12.273    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr[1][0]_i_1_n_0
    SLICE_X5Y201         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][15]/CE
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    1.429     1.429                   
    PS9_X0Y0             PS9                          0.000     1.429 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     6.429    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     6.484 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        1.125     7.609    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     7.604 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.375     7.979    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.042 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=39, routed)          3.433    11.475    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/test_clk1
    SLICE_X5Y201         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][15]/C
                         clock pessimism              1.259    12.734                     
                         clock uncertainty           -0.083    12.651                     
    SLICE_X5Y201         FDCE (Setup_HFF_SLICEM_C_CE)
                                                     -0.090    12.561    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][15]
  -------------------------------------------------------------------
                         required time                         12.561                     
                         arrival time                         -12.273                     
  -------------------------------------------------------------------
                         slack                                  0.288                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_1/inst/FDRE.FDRElp[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_2/inst/FDRE.FDRElp[0].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_01_unbuffered_net rise@0.000ns - clk_kernel_01_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.049ns (32.237%)  route 0.103ns (67.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.836ns
    Source Clock Delay      (SCD):    8.511ns
    Clock Pessimism Removal (CPR):    1.297ns
  Clock Net Delay (Source):      2.460ns (routing 0.914ns, distribution 1.546ns)
  Clock Net Delay (Destination): 2.874ns (routing 1.135ns, distribution 1.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.754     5.796    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.762 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.244     6.006    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     6.051 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=143, routed)         2.460     8.511    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_1/inst/clk
    SLICE_X9Y142         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_1/inst/FDRE.FDRElp[0].FDRE_inst/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X9Y142         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     8.560 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_1/inst/FDRE.FDRElp[0].FDRE_inst/Q
                         net (fo=1, routed)           0.103     8.663    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_2/inst/D[0]
    SLICE_X9Y142         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_2/inst/FDRE.FDRElp[0].FDRE_inst/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.918     6.564    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.593 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.308     6.901    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.962 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=143, routed)         2.874     9.836    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_2/inst/clk
    SLICE_X9Y142         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_2/inst/FDRE.FDRElp[0].FDRE_inst/C
                         clock pessimism             -1.297     8.539                     
    SLICE_X9Y142         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     8.574    static           top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_2/inst/FDRE.FDRElp[0].FDRE_inst
  -------------------------------------------------------------------
                         required time                         -8.574                     
                         arrival time                           8.663                     
  -------------------------------------------------------------------
                         slack                                  0.089                     

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/LCK_CDC/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/LCK_CDC/arststages_ff_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_01_unbuffered_net rise@0.000ns - clk_kernel_01_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.049ns (32.237%)  route 0.103ns (67.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.872ns
    Source Clock Delay      (SCD):    8.538ns
    Clock Pessimism Removal (CPR):    1.306ns
  Clock Net Delay (Source):      2.487ns (routing 0.914ns, distribution 1.573ns)
  Clock Net Delay (Destination): 2.910ns (routing 1.135ns, distribution 1.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.754     5.796    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.762 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.244     6.006    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     6.051 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=143, routed)         2.487     8.538    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/LCK_CDC/dest_clk
    SLICE_X17Y165        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/LCK_CDC/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X17Y165        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     8.587 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/LCK_CDC/arststages_ff_reg[2]/Q
                         net (fo=1, routed)           0.103     8.690    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/LCK_CDC/arststages_ff[2]
    SLICE_X17Y165        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/LCK_CDC/arststages_ff_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.918     6.564    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.593 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.308     6.901    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.962 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=143, routed)         2.910     9.872    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/LCK_CDC/dest_clk
    SLICE_X17Y165        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/LCK_CDC/arststages_ff_reg[3]/C
                         clock pessimism             -1.306     8.566                     
    SLICE_X17Y165        FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     8.601    static           top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/LCK_CDC/arststages_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -8.601                     
                         arrival time                           8.690                     
  -------------------------------------------------------------------
                         slack                                  0.089                     

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].cdc_done/syncstages_ff_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].cdc_done/syncstages_ff_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_01_unbuffered_net rise@0.000ns - clk_kernel_01_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.049ns (31.818%)  route 0.105ns (68.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.857ns
    Source Clock Delay      (SCD):    8.528ns
    Clock Pessimism Removal (CPR):    1.301ns
  Clock Net Delay (Source):      2.477ns (routing 0.914ns, distribution 1.563ns)
  Clock Net Delay (Destination): 2.895ns (routing 1.135ns, distribution 1.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.754     5.796    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.762 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.244     6.006    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     6.051 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=143, routed)         2.477     8.528    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].cdc_done/dest_clk
    SLICE_X9Y204         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].cdc_done/syncstages_ff_reg[1][0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X9Y204         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.049     8.577 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].cdc_done/syncstages_ff_reg[1][0]/Q
                         net (fo=1, routed)           0.105     8.682    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].cdc_done/syncstages_ff[1]
    SLICE_X9Y204         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].cdc_done/syncstages_ff_reg[2][0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.918     6.564    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.593 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.308     6.901    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.962 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=143, routed)         2.895     9.857    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].cdc_done/dest_clk
    SLICE_X9Y204         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].cdc_done/syncstages_ff_reg[2][0]/C
                         clock pessimism             -1.301     8.556                     
    SLICE_X9Y204         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.035     8.591    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].cdc_done/syncstages_ff_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -8.591                     
                         arrival time                           8.682                     
  -------------------------------------------------------------------
                         slack                                  0.091                     

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_01_unbuffered_net rise@0.000ns - clk_kernel_01_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.049ns (31.818%)  route 0.105ns (68.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.858ns
    Source Clock Delay      (SCD):    8.529ns
    Clock Pessimism Removal (CPR):    1.301ns
  Clock Net Delay (Source):      2.478ns (routing 0.914ns, distribution 1.564ns)
  Clock Net Delay (Destination): 2.896ns (routing 1.135ns, distribution 1.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.754     5.796    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.762 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.244     6.006    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     6.051 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=143, routed)         2.478     8.529    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X5Y192         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y192         FDPE (Prop_HFF_SLICEM_C_Q)
                                                      0.049     8.578 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[1]/Q
                         net (fo=1, routed)           0.105     8.683    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].cdc_rst_cn0/arststages_ff[1]
    SLICE_X5Y192         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.918     6.564    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.593 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.308     6.901    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.962 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=143, routed)         2.896     9.858    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X5Y192         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                         clock pessimism             -1.301     8.557                     
    SLICE_X5Y192         FDPE (Hold_GFF_SLICEM_C_D)
                                                      0.035     8.592    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         -8.592                     
                         arrival time                           8.683                     
  -------------------------------------------------------------------
                         slack                                  0.091                     

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_01_unbuffered_net rise@0.000ns - clk_kernel_01_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.049ns (31.818%)  route 0.105ns (68.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.845ns
    Source Clock Delay      (SCD):    8.519ns
    Clock Pessimism Removal (CPR):    1.298ns
  Clock Net Delay (Source):      2.468ns (routing 0.914ns, distribution 1.554ns)
  Clock Net Delay (Destination): 2.883ns (routing 1.135ns, distribution 1.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.754     5.796    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.762 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.244     6.006    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     6.051 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=143, routed)         2.468     8.519    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X5Y153         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y153         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.049     8.568 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.105     8.673    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2
    SLICE_X5Y153         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.918     6.564    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.593 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.308     6.901    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.962 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=143, routed)         2.883     9.845    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X5Y153         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism             -1.298     8.547                     
    SLICE_X5Y153         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.035     8.582    static           top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                         -8.582                     
                         arrival time                           8.673                     
  -------------------------------------------------------------------
                         slack                                  0.091                     

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ETG.ETSE_CDC/syncstages_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ETG.ETSE_CDC/syncstages_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_01_unbuffered_net rise@0.000ns - clk_kernel_01_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.049ns (31.613%)  route 0.106ns (68.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.842ns
    Source Clock Delay      (SCD):    8.516ns
    Clock Pessimism Removal (CPR):    1.298ns
  Clock Net Delay (Source):      2.465ns (routing 0.914ns, distribution 1.551ns)
  Clock Net Delay (Destination): 2.880ns (routing 1.135ns, distribution 1.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.754     5.796    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.762 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.244     6.006    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     6.051 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=143, routed)         2.465     8.516    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ETG.ETSE_CDC/dest_clk
    SLICE_X3Y153         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ETG.ETSE_CDC/syncstages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y153         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     8.565 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ETG.ETSE_CDC/syncstages_ff_reg[2]/Q
                         net (fo=1, routed)           0.106     8.671    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ETG.ETSE_CDC/syncstages_ff[2]
    SLICE_X3Y153         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ETG.ETSE_CDC/syncstages_ff_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.918     6.564    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.593 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.308     6.901    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.962 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=143, routed)         2.880     9.842    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ETG.ETSE_CDC/dest_clk
    SLICE_X3Y153         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ETG.ETSE_CDC/syncstages_ff_reg[3]/C
                         clock pessimism             -1.298     8.544                     
    SLICE_X3Y153         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     8.579    static           top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ETG.ETSE_CDC/syncstages_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -8.579                     
                         arrival time                           8.671                     
  -------------------------------------------------------------------
                         slack                                  0.092                     

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_01_unbuffered_net rise@0.000ns - clk_kernel_01_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.049ns (31.613%)  route 0.106ns (68.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.813ns
    Source Clock Delay      (SCD):    8.485ns
    Clock Pessimism Removal (CPR):    1.300ns
  Clock Net Delay (Source):      2.429ns (routing 0.867ns, distribution 1.562ns)
  Clock Net Delay (Destination): 2.842ns (routing 1.084ns, distribution 1.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.754     5.796    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.762 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.249     6.011    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     6.056 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=39, routed)          2.429     8.485    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X3Y191         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y191         FDPE (Prop_HFF_SLICEM_C_Q)
                                                      0.049     8.534 r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[1]/Q
                         net (fo=1, routed)           0.106     8.640    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/arststages_ff[1]
    SLICE_X3Y191         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.918     6.564    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.593 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.317     6.910    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.971 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=39, routed)          2.842     9.813    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X3Y191         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                         clock pessimism             -1.300     8.513                     
    SLICE_X3Y191         FDPE (Hold_GFF_SLICEM_C_D)
                                                      0.035     8.548    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         -8.548                     
                         arrival time                           8.640                     
  -------------------------------------------------------------------
                         slack                                  0.092                     

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/SRT_CDC/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/SRT_CDC/arststages_ff_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_01_unbuffered_net rise@0.000ns - clk_kernel_01_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (31.013%)  route 0.109ns (68.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.856ns
    Source Clock Delay      (SCD):    8.528ns
    Clock Pessimism Removal (CPR):    1.300ns
  Clock Net Delay (Source):      2.477ns (routing 0.914ns, distribution 1.563ns)
  Clock Net Delay (Destination): 2.894ns (routing 1.135ns, distribution 1.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.754     5.796    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.762 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.244     6.006    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     6.051 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=143, routed)         2.477     8.528    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/SRT_CDC/dest_clk
    SLICE_X15Y164        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/SRT_CDC/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y164        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     8.577 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/SRT_CDC/arststages_ff_reg[2]/Q
                         net (fo=1, routed)           0.109     8.686    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/SRT_CDC/arststages_ff[2]
    SLICE_X15Y164        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/SRT_CDC/arststages_ff_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.918     6.564    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.593 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.308     6.901    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.962 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=143, routed)         2.894     9.856    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/SRT_CDC/dest_clk
    SLICE_X15Y164        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/SRT_CDC/arststages_ff_reg[3]/C
                         clock pessimism             -1.300     8.556                     
    SLICE_X15Y164        FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     8.591    static           top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/SRT_CDC/arststages_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -8.591                     
                         arrival time                           8.686                     
  -------------------------------------------------------------------
                         slack                                  0.095                     

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/UP_CDC/syncstages_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/UP_CDC/syncstages_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_01_unbuffered_net rise@0.000ns - clk_kernel_01_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.050ns (31.250%)  route 0.110ns (68.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.876ns
    Source Clock Delay      (SCD):    8.542ns
    Clock Pessimism Removal (CPR):    1.306ns
  Clock Net Delay (Source):      2.491ns (routing 0.914ns, distribution 1.577ns)
  Clock Net Delay (Destination): 2.914ns (routing 1.135ns, distribution 1.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.754     5.796    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.762 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.244     6.006    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     6.051 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=143, routed)         2.491     8.542    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/UP_CDC/dest_clk
    SLICE_X16Y165        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/UP_CDC/syncstages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X16Y165        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.050     8.592 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/UP_CDC/syncstages_ff_reg[2]/Q
                         net (fo=1, routed)           0.110     8.702    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/UP_CDC/syncstages_ff[2]
    SLICE_X16Y165        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/UP_CDC/syncstages_ff_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.918     6.564    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.593 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.308     6.901    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.962 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=143, routed)         2.914     9.876    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/UP_CDC/dest_clk
    SLICE_X16Y165        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/UP_CDC/syncstages_ff_reg[3]/C
                         clock pessimism             -1.306     8.570                     
    SLICE_X16Y165        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.035     8.605    static           top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/UP_CDC/syncstages_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -8.605                     
                         arrival time                           8.702                     
  -------------------------------------------------------------------
                         slack                                  0.097                     

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_01_unbuffered_net rise@0.000ns - clk_kernel_01_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.050ns (31.250%)  route 0.110ns (68.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.841ns
    Source Clock Delay      (SCD):    8.515ns
    Clock Pessimism Removal (CPR):    1.298ns
  Clock Net Delay (Source):      2.464ns (routing 0.914ns, distribution 1.550ns)
  Clock Net Delay (Destination): 2.879ns (routing 1.135ns, distribution 1.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.754     5.796    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.762 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.244     6.006    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     6.051 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=143, routed)         2.464     8.515    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X12Y141        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X12Y141        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.050     8.565 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=1, routed)           0.110     8.675    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3
    SLICE_X12Y141        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.918     6.564    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.593 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.308     6.901    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.962 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=143, routed)         2.879     9.841    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X12Y141        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                         clock pessimism             -1.298     8.543                     
    SLICE_X12Y141        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.035     8.578    static           top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4
  -------------------------------------------------------------------
                         required time                         -8.578                     
                         arrival time                           8.675                     
  -------------------------------------------------------------------
                         slack                                  0.097                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_kernel_01_unbuffered_net
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0 }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SRL16E/CLK      n/a            1.213         2.000       0.787      SLICE_X19Y145  top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     MMCME5/CLKOUT0  n/a            0.934         2.000       1.066      MMCM_X1Y0      top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
Min Period        n/a     BUFGCE/I        n/a            0.934         2.000       1.066      BUFGCE_X1Y8    top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ECCLK/I
Min Period        n/a     BUFGCE/I        n/a            0.934         2.000       1.066      BUFGCE_X1Y15   top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ICCLK/I
Min Period        n/a     BUFGCE/I        n/a            0.934         2.000       1.066      BUFGCE_X1Y18   top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/VGC.FCLK/I
Min Period        n/a     FDRE/C          n/a            0.550         2.000       1.450      SLICE_X3Y153   top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Ext_Tog_En_SW_ret_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         2.000       1.450      SLICE_X14Y158  top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Ext_Tog_Out_int_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         2.000       1.450      SLICE_X14Y156  top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Gate_Div_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         2.000       1.450      SLICE_X14Y156  top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Gate_Fast_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         2.000       1.450      SLICE_X12Y141  top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Last_Ext_Tog_In_reg/C
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.606         1.000       0.394      SLICE_X19Y145  top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.606         1.000       0.394      SLICE_X19Y145  top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    BUFGCE/I        n/a            0.380         1.000       0.620      BUFGCE_X1Y8    top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ECCLK/I
Low Pulse Width   Fast    BUFGCE/I        n/a            0.380         1.000       0.620      BUFGCE_X1Y8    top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ECCLK/I
Low Pulse Width   Slow    BUFGCE/I        n/a            0.380         1.000       0.620      BUFGCE_X1Y15   top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ICCLK/I
Low Pulse Width   Fast    BUFGCE/I        n/a            0.380         1.000       0.620      BUFGCE_X1Y15   top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ICCLK/I
Low Pulse Width   Slow    BUFGCE/I        n/a            0.380         1.000       0.620      BUFGCE_X1Y18   top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/VGC.FCLK/I
Low Pulse Width   Fast    BUFGCE/I        n/a            0.380         1.000       0.620      BUFGCE_X1Y18   top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/VGC.FCLK/I
Low Pulse Width   Slow    FDRE/C          n/a            0.275         1.000       0.725      SLICE_X3Y153   top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Ext_Tog_En_SW_ret_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         1.000       0.725      SLICE_X3Y153   top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Ext_Tog_En_SW_ret_reg/C
High Pulse Width  Slow    SRL16E/CLK      n/a            0.606         1.000       0.394      SLICE_X19Y145  top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.606         1.000       0.394      SLICE_X19Y145  top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    BUFGCE/I        n/a            0.380         1.000       0.620      BUFGCE_X1Y8    top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ECCLK/I
High Pulse Width  Fast    BUFGCE/I        n/a            0.380         1.000       0.620      BUFGCE_X1Y8    top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ECCLK/I
High Pulse Width  Slow    BUFGCE/I        n/a            0.380         1.000       0.620      BUFGCE_X1Y15   top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ICCLK/I
High Pulse Width  Fast    BUFGCE/I        n/a            0.380         1.000       0.620      BUFGCE_X1Y15   top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ICCLK/I
High Pulse Width  Slow    BUFGCE/I        n/a            0.380         1.000       0.620      BUFGCE_X1Y18   top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/VGC.FCLK/I
High Pulse Width  Fast    BUFGCE/I        n/a            0.380         1.000       0.620      BUFGCE_X1Y18   top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/VGC.FCLK/I
High Pulse Width  Slow    FDRE/C          n/a            0.275         1.000       0.725      SLICE_X3Y153   top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Ext_Tog_En_SW_ret_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         1.000       0.725      SLICE_X3Y153   top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Ext_Tog_En_SW_ret_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_2
  To Clock:  clk_pl_2

Setup :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
                            (rising edge-triggered cell NOC_NSU512 clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[6].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 1.151ns (32.662%)  route 2.373ns (67.338%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 6.762 - 4.000 ) 
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.119ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.238ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.146ns (routing 1.239ns, distribution 1.907ns)
  Clock Net Delay (Destination): 2.707ns (routing 1.073ns, distribution 1.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        3.146     3.249    boundary                            top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/aclk
    NOC_NSU512_X1Y4      NOC_NSU512                                   r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
  -------------------------------------------------------------------    -------------------------------------------------------
    NOC_NSU512_X1Y4      NOC_NSU512 (Prop_NSU_NOC_NSU512_CLK_IF_NOC_AXI_ARLEN[2])
                                                      0.595     3.844 f  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/IF_NOC_AXI_ARLEN[2]
                         net (fo=2, routed)           0.406     4.250    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/D[49]
    SLICE_X157Y223       LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.124     4.374 f  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[141]_INST_0/O
                         net (fo=20, routed)          0.494     4.868    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/s_axi_arlen[2]
    SLICE_X160Y224       LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.048     4.916 f  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/m_vector_i[1127]_i_12/O
                         net (fo=1, routed)           0.225     5.141    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/m_vector_i[1127]_i_12_n_0
    SLICE_X161Y224       LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.094     5.235 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/m_vector_i[1127]_i_7/O
                         net (fo=3, routed)           0.422     5.657    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[5].srl_nx1/skid_buffer_reg[1127]
    SLICE_X162Y225       LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.029     5.686 f  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[5].srl_nx1/m_vector_i[1127]_i_4/O
                         net (fo=9, routed)           0.203     5.889    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[7].srl_nx1/gen_pipelined.mesg_reg_reg[7]_2
    SLICE_X163Y226       LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.120     6.009 f  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[7].srl_nx1/m_vector_i[1132]_i_2/O
                         net (fo=8, routed)           0.205     6.214    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[6].srl_nx1/gen_pipelined.mesg_reg[6]_i_1__0/I3
    SLICE_X163Y226       LUT5 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.141     6.355 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[6].srl_nx1/gen_pipelined.mesg_reg[6]_i_1__0/LUT5/O
                         net (fo=3, routed)           0.418     6.773    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[6].srl_nx1/conv_arlen[0]
    SLICE_X153Y228       SRLC32E                                      r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[6].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                                      
    PS9_X0Y0             PS9                          0.000     4.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     4.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     4.055 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        2.707     6.762    boundary                            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[6].srl_nx1/aclk
    SLICE_X153Y228       SRLC32E                                      r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[6].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism              0.325     7.087                                            
                         clock uncertainty           -0.119     6.968                                            
    SLICE_X153Y228       SRLC32E (Setup_E6LUT_SLICEM_CLK_D)
                                                     -0.018     6.950    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[6].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                          6.950                                            
                         arrival time                          -6.773                                            
  -------------------------------------------------------------------
                         slack                                  0.177                                            

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
                            (rising edge-triggered cell NOC_NSU512 clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[5].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 1.135ns (32.683%)  route 2.338ns (67.317%))
  Logic Levels:           6  (LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 6.762 - 4.000 ) 
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.119ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.238ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.146ns (routing 1.239ns, distribution 1.907ns)
  Clock Net Delay (Destination): 2.707ns (routing 1.073ns, distribution 1.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        3.146     3.249    boundary                            top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/aclk
    NOC_NSU512_X1Y4      NOC_NSU512                                   r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
  -------------------------------------------------------------------    -------------------------------------------------------
    NOC_NSU512_X1Y4      NOC_NSU512 (Prop_NSU_NOC_NSU512_CLK_IF_NOC_AXI_ARLEN[2])
                                                      0.595     3.844 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/IF_NOC_AXI_ARLEN[2]
                         net (fo=2, routed)           0.406     4.250    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/D[49]
    SLICE_X157Y223       LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.124     4.374 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[141]_INST_0/O
                         net (fo=20, routed)          0.494     4.868    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/s_axi_arlen[2]
    SLICE_X160Y224       LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.048     4.916 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/m_vector_i[1127]_i_12/O
                         net (fo=1, routed)           0.225     5.141    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/m_vector_i[1127]_i_12_n_0
    SLICE_X161Y224       LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.094     5.235 f  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/m_vector_i[1127]_i_7/O
                         net (fo=3, routed)           0.422     5.657    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[5].srl_nx1/skid_buffer_reg[1127]
    SLICE_X162Y225       LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.029     5.686 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[5].srl_nx1/m_vector_i[1127]_i_4/O
                         net (fo=9, routed)           0.195     5.881    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[5].srl_nx1/m_vector_i[1127]_i_11_0
    SLICE_X161Y225       LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.119     6.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[5].srl_nx1/m_vector_i[1130]_i_3/O
                         net (fo=4, routed)           0.236     6.236    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[5].srl_nx1/gen_pipelined.mesg_reg[5]_i_1__0/I1
    SLICE_X161Y226       LUT5 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.126     6.362 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[5].srl_nx1/gen_pipelined.mesg_reg[5]_i_1__0/LUT5/O
                         net (fo=3, routed)           0.360     6.722    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[5].srl_nx1/conv_arlen[0]
    SLICE_X153Y228       SRLC32E                                      r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[5].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                                      
    PS9_X0Y0             PS9                          0.000     4.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     4.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     4.055 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        2.707     6.762    boundary                            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[5].srl_nx1/aclk
    SLICE_X153Y228       SRLC32E                                      r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[5].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism              0.325     7.087                                            
                         clock uncertainty           -0.119     6.968                                            
    SLICE_X153Y228       SRLC32E (Setup_G6LUT_SLICEM_CLK_D)
                                                     -0.021     6.947    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[5].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                          6.947                                            
                         arrival time                          -6.722                                            
  -------------------------------------------------------------------
                         slack                                  0.225                                            

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
                            (rising edge-triggered cell NOC_NSU512 clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[6].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 1.151ns (33.448%)  route 2.290ns (66.552%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 6.765 - 4.000 ) 
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.119ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.238ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.146ns (routing 1.239ns, distribution 1.907ns)
  Clock Net Delay (Destination): 2.710ns (routing 1.073ns, distribution 1.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        3.146     3.249    boundary                            top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/aclk
    NOC_NSU512_X1Y4      NOC_NSU512                                   r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
  -------------------------------------------------------------------    -------------------------------------------------------
    NOC_NSU512_X1Y4      NOC_NSU512 (Prop_NSU_NOC_NSU512_CLK_IF_NOC_AXI_ARLEN[2])
                                                      0.595     3.844 f  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/IF_NOC_AXI_ARLEN[2]
                         net (fo=2, routed)           0.406     4.250    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/D[49]
    SLICE_X157Y223       LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.124     4.374 f  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[141]_INST_0/O
                         net (fo=20, routed)          0.494     4.868    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/s_axi_arlen[2]
    SLICE_X160Y224       LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.048     4.916 f  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/m_vector_i[1127]_i_12/O
                         net (fo=1, routed)           0.225     5.141    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/m_vector_i[1127]_i_12_n_0
    SLICE_X161Y224       LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.094     5.235 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/m_vector_i[1127]_i_7/O
                         net (fo=3, routed)           0.422     5.657    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[5].srl_nx1/skid_buffer_reg[1127]
    SLICE_X162Y225       LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.029     5.686 f  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[5].srl_nx1/m_vector_i[1127]_i_4/O
                         net (fo=9, routed)           0.203     5.889    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[7].srl_nx1/gen_pipelined.mesg_reg_reg[7]_2
    SLICE_X163Y226       LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.120     6.009 f  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[7].srl_nx1/m_vector_i[1132]_i_2/O
                         net (fo=8, routed)           0.205     6.214    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[6].srl_nx1/gen_pipelined.mesg_reg[6]_i_1__0/I3
    SLICE_X163Y226       LUT5 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.141     6.355 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[6].srl_nx1/gen_pipelined.mesg_reg[6]_i_1__0/LUT5/O
                         net (fo=3, routed)           0.335     6.690    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[6].srl_nx1/conv_arlen[0]
    SLICE_X153Y226       SRLC32E                                      r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[6].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                                      
    PS9_X0Y0             PS9                          0.000     4.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     4.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     4.055 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        2.710     6.765    boundary                            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[6].srl_nx1/aclk
    SLICE_X153Y226       SRLC32E                                      r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[6].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism              0.325     7.090                                            
                         clock uncertainty           -0.119     6.971                                            
    SLICE_X153Y226       SRLC32E (Setup_C6LUT_SLICEM_CLK_D)
                                                     -0.018     6.953    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[6].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                          6.953                                            
                         arrival time                          -6.690                                            
  -------------------------------------------------------------------
                         slack                                  0.263                                            

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
                            (rising edge-triggered cell NOC_NSU512 clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[1130]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 1.135ns (32.240%)  route 2.386ns (67.760%))
  Logic Levels:           6  (LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 6.822 - 4.000 ) 
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.119ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.238ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.146ns (routing 1.239ns, distribution 1.907ns)
  Clock Net Delay (Destination): 2.767ns (routing 1.073ns, distribution 1.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        3.146     3.249    boundary                            top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/aclk
    NOC_NSU512_X1Y4      NOC_NSU512                                   r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
  -------------------------------------------------------------------    -------------------------------------------------------
    NOC_NSU512_X1Y4      NOC_NSU512 (Prop_NSU_NOC_NSU512_CLK_IF_NOC_AXI_ARLEN[2])
                                                      0.595     3.844 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/IF_NOC_AXI_ARLEN[2]
                         net (fo=2, routed)           0.406     4.250    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/D[49]
    SLICE_X157Y223       LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.124     4.374 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[141]_INST_0/O
                         net (fo=20, routed)          0.494     4.868    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/s_axi_arlen[2]
    SLICE_X160Y224       LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.048     4.916 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/m_vector_i[1127]_i_12/O
                         net (fo=1, routed)           0.225     5.141    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/m_vector_i[1127]_i_12_n_0
    SLICE_X161Y224       LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.094     5.235 f  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/m_vector_i[1127]_i_7/O
                         net (fo=3, routed)           0.422     5.657    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[5].srl_nx1/skid_buffer_reg[1127]
    SLICE_X162Y225       LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.029     5.686 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[5].srl_nx1/m_vector_i[1127]_i_4/O
                         net (fo=9, routed)           0.195     5.881    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[5].srl_nx1/m_vector_i[1127]_i_11_0
    SLICE_X161Y225       LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.119     6.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[5].srl_nx1/m_vector_i[1130]_i_3/O
                         net (fo=4, routed)           0.236     6.236    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[5].srl_nx1/gen_pipelined.mesg_reg[5]_i_1__0/I1
    SLICE_X161Y226       LUT5 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.126     6.362 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[5].srl_nx1/gen_pipelined.mesg_reg[5]_i_1__0/LUT5/O
                         net (fo=3, routed)           0.408     6.770    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/D[33]
    SLICE_X160Y226       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[1130]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                                      
    PS9_X0Y0             PS9                          0.000     4.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     4.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     4.055 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        2.767     6.822    boundary                            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/aclk
    SLICE_X160Y226       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[1130]/C
                         clock pessimism              0.325     7.147                                            
                         clock uncertainty           -0.119     7.028                                            
    SLICE_X160Y226       FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.008     7.036    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[1130]
  -------------------------------------------------------------------
                         required time                          7.036                                            
                         arrival time                          -6.770                                            
  -------------------------------------------------------------------
                         slack                                  0.266                                            

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
                            (rising edge-triggered cell NOC_NSU512 clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[3].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.427ns  (logic 1.090ns (31.810%)  route 2.337ns (68.190%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 6.762 - 4.000 ) 
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.119ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.238ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.146ns (routing 1.239ns, distribution 1.907ns)
  Clock Net Delay (Destination): 2.707ns (routing 1.073ns, distribution 1.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        3.146     3.249    boundary                            top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/aclk
    NOC_NSU512_X1Y4      NOC_NSU512                                   r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
  -------------------------------------------------------------------    -------------------------------------------------------
    NOC_NSU512_X1Y4      NOC_NSU512 (Prop_NSU_NOC_NSU512_CLK_IF_NOC_AXI_ARSIZE[2])
                                                      0.616     3.865 f  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/IF_NOC_AXI_ARSIZE[2]
                         net (fo=2, routed)           0.466     4.331    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/D[24]
    SLICE_X156Y223       LUT4 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.092     4.423 f  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[138]_INST_0/O
                         net (fo=42, routed)          0.455     4.878    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arsize[2]
    SLICE_X164Y225       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.080     4.958 f  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i[1075]_i_2__0/O
                         net (fo=14, routed)          0.454     5.412    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1027]
    SLICE_X159Y224       LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.061     5.473 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i[1131]_i_4/O
                         net (fo=18, routed)          0.357     5.830    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i[1075]_i_3__0_0
    SLICE_X164Y225       LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.122     5.952 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/shift_reg_reg[0]_srl32_i_5__5/O
                         net (fo=1, routed)           0.213     6.165    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/shift_reg_reg[0]_srl32_i_5__5_n_0
    SLICE_X163Y225       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.119     6.284 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/shift_reg_reg[0]_srl32_i_1__36/O
                         net (fo=6, routed)           0.392     6.676    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[3].srl_nx1/gen_pipelined.mesg_reg_reg[3][0]
    SLICE_X153Y228       SRLC32E                                      r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[3].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                                      
    PS9_X0Y0             PS9                          0.000     4.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     4.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     4.055 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        2.707     6.762    boundary                            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[3].srl_nx1/aclk
    SLICE_X153Y228       SRLC32E                                      r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[3].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism              0.325     7.087                                            
                         clock uncertainty           -0.119     6.968                                            
    SLICE_X153Y228       SRLC32E (Setup_D6LUT_SLICEM_CLK_D)
                                                     -0.017     6.951    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[3].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                          6.951                                            
                         arrival time                          -6.676                                            
  -------------------------------------------------------------------
                         slack                                  0.275                                            

Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
                            (rising edge-triggered cell NOC_NSU512 clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[5].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.426ns  (logic 1.135ns (33.128%)  route 2.291ns (66.872%))
  Logic Levels:           6  (LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 6.765 - 4.000 ) 
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.119ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.238ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.146ns (routing 1.239ns, distribution 1.907ns)
  Clock Net Delay (Destination): 2.710ns (routing 1.073ns, distribution 1.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        3.146     3.249    boundary                            top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/aclk
    NOC_NSU512_X1Y4      NOC_NSU512                                   r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
  -------------------------------------------------------------------    -------------------------------------------------------
    NOC_NSU512_X1Y4      NOC_NSU512 (Prop_NSU_NOC_NSU512_CLK_IF_NOC_AXI_ARLEN[2])
                                                      0.595     3.844 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/IF_NOC_AXI_ARLEN[2]
                         net (fo=2, routed)           0.406     4.250    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/D[49]
    SLICE_X157Y223       LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.124     4.374 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[141]_INST_0/O
                         net (fo=20, routed)          0.494     4.868    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/s_axi_arlen[2]
    SLICE_X160Y224       LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.048     4.916 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/m_vector_i[1127]_i_12/O
                         net (fo=1, routed)           0.225     5.141    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/m_vector_i[1127]_i_12_n_0
    SLICE_X161Y224       LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.094     5.235 f  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/m_vector_i[1127]_i_7/O
                         net (fo=3, routed)           0.422     5.657    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[5].srl_nx1/skid_buffer_reg[1127]
    SLICE_X162Y225       LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.029     5.686 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[5].srl_nx1/m_vector_i[1127]_i_4/O
                         net (fo=9, routed)           0.195     5.881    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[5].srl_nx1/m_vector_i[1127]_i_11_0
    SLICE_X161Y225       LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.119     6.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[5].srl_nx1/m_vector_i[1130]_i_3/O
                         net (fo=4, routed)           0.236     6.236    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[5].srl_nx1/gen_pipelined.mesg_reg[5]_i_1__0/I1
    SLICE_X161Y226       LUT5 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.126     6.362 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[5].srl_nx1/gen_pipelined.mesg_reg[5]_i_1__0/LUT5/O
                         net (fo=3, routed)           0.313     6.675    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[5].srl_nx1/conv_arlen[0]
    SLICE_X153Y226       SRLC32E                                      r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[5].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                                      
    PS9_X0Y0             PS9                          0.000     4.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     4.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     4.055 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        2.710     6.765    boundary                            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[5].srl_nx1/aclk
    SLICE_X153Y226       SRLC32E                                      r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[5].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism              0.325     7.090                                            
                         clock uncertainty           -0.119     6.971                                            
    SLICE_X153Y226       SRLC32E (Setup_E6LUT_SLICEM_CLK_D)
                                                     -0.018     6.953    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[5].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                          6.953                                            
                         arrival time                          -6.675                                            
  -------------------------------------------------------------------
                         slack                                  0.278                                            

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
                            (rising edge-triggered cell NOC_NSU512 clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[7].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 1.084ns (31.741%)  route 2.331ns (68.259%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 6.765 - 4.000 ) 
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.119ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.238ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.146ns (routing 1.239ns, distribution 1.907ns)
  Clock Net Delay (Destination): 2.710ns (routing 1.073ns, distribution 1.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        3.146     3.249    boundary                            top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/aclk
    NOC_NSU512_X1Y4      NOC_NSU512                                   r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
  -------------------------------------------------------------------    -------------------------------------------------------
    NOC_NSU512_X1Y4      NOC_NSU512 (Prop_NSU_NOC_NSU512_CLK_IF_NOC_AXI_ARLEN[2])
                                                      0.595     3.844 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/IF_NOC_AXI_ARLEN[2]
                         net (fo=2, routed)           0.406     4.250    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/D[49]
    SLICE_X157Y223       LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.124     4.374 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[141]_INST_0/O
                         net (fo=20, routed)          0.494     4.868    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/s_axi_arlen[2]
    SLICE_X160Y224       LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.048     4.916 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/m_vector_i[1127]_i_12/O
                         net (fo=1, routed)           0.225     5.141    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/m_vector_i[1127]_i_12_n_0
    SLICE_X161Y224       LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.094     5.235 f  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/m_vector_i[1127]_i_7/O
                         net (fo=3, routed)           0.422     5.657    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[5].srl_nx1/skid_buffer_reg[1127]
    SLICE_X162Y225       LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.029     5.686 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[5].srl_nx1/m_vector_i[1127]_i_4/O
                         net (fo=9, routed)           0.203     5.889    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[7].srl_nx1/gen_pipelined.mesg_reg_reg[7]_2
    SLICE_X163Y226       LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.120     6.009 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[7].srl_nx1/m_vector_i[1132]_i_2/O
                         net (fo=8, routed)           0.292     6.301    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[7].srl_nx1/shift_reg_reg[0]_srl32_i_3__16
    SLICE_X159Y225       LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.074     6.375 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[7].srl_nx1/shift_reg_reg[0]_srl32_i_1__40/O
                         net (fo=3, routed)           0.289     6.664    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[7].srl_nx1/conv_arlen[0]
    SLICE_X153Y226       SRLC32E                                      r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[7].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                                      
    PS9_X0Y0             PS9                          0.000     4.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     4.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     4.055 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        2.710     6.765    boundary                            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[7].srl_nx1/aclk
    SLICE_X153Y226       SRLC32E                                      r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[7].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism              0.325     7.090                                            
                         clock uncertainty           -0.119     6.971                                            
    SLICE_X153Y226       SRLC32E (Setup_A6LUT_SLICEM_CLK_D)
                                                     -0.014     6.957    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[7].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                          6.957                                            
                         arrival time                          -6.664                                            
  -------------------------------------------------------------------
                         slack                                  0.293                                            

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
                            (rising edge-triggered cell NOC_NSU512 clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[7].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 1.084ns (31.795%)  route 2.325ns (68.205%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 6.761 - 4.000 ) 
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.119ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.238ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.146ns (routing 1.239ns, distribution 1.907ns)
  Clock Net Delay (Destination): 2.706ns (routing 1.073ns, distribution 1.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        3.146     3.249    boundary                            top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/aclk
    NOC_NSU512_X1Y4      NOC_NSU512                                   r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
  -------------------------------------------------------------------    -------------------------------------------------------
    NOC_NSU512_X1Y4      NOC_NSU512 (Prop_NSU_NOC_NSU512_CLK_IF_NOC_AXI_ARLEN[2])
                                                      0.595     3.844 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/IF_NOC_AXI_ARLEN[2]
                         net (fo=2, routed)           0.406     4.250    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/D[49]
    SLICE_X157Y223       LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.124     4.374 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[141]_INST_0/O
                         net (fo=20, routed)          0.494     4.868    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/s_axi_arlen[2]
    SLICE_X160Y224       LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.048     4.916 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/m_vector_i[1127]_i_12/O
                         net (fo=1, routed)           0.225     5.141    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/m_vector_i[1127]_i_12_n_0
    SLICE_X161Y224       LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.094     5.235 f  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/m_vector_i[1127]_i_7/O
                         net (fo=3, routed)           0.422     5.657    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[5].srl_nx1/skid_buffer_reg[1127]
    SLICE_X162Y225       LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.029     5.686 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[5].srl_nx1/m_vector_i[1127]_i_4/O
                         net (fo=9, routed)           0.203     5.889    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[7].srl_nx1/gen_pipelined.mesg_reg_reg[7]_2
    SLICE_X163Y226       LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.120     6.009 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[7].srl_nx1/m_vector_i[1132]_i_2/O
                         net (fo=8, routed)           0.292     6.301    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[7].srl_nx1/shift_reg_reg[0]_srl32_i_3__16
    SLICE_X159Y225       LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.074     6.375 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[7].srl_nx1/shift_reg_reg[0]_srl32_i_1__40/O
                         net (fo=3, routed)           0.283     6.658    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[7].srl_nx1/conv_arlen[0]
    SLICE_X155Y228       SRLC32E                                      r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[7].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                                      
    PS9_X0Y0             PS9                          0.000     4.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     4.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     4.055 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        2.706     6.761    boundary                            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[7].srl_nx1/aclk
    SLICE_X155Y228       SRLC32E                                      r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[7].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism              0.325     7.086                                            
                         clock uncertainty           -0.119     6.967                                            
    SLICE_X155Y228       SRLC32E (Setup_B6LUT_SLICEM_CLK_D)
                                                     -0.015     6.952    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[7].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                          6.952                                            
                         arrival time                          -6.658                                            
  -------------------------------------------------------------------
                         slack                                  0.294                                            

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
                            (rising edge-triggered cell NOC_NSU512 clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[184]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 1.065ns (30.828%)  route 2.390ns (69.172%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.808ns = ( 6.808 - 4.000 ) 
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.119ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.238ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.146ns (routing 1.239ns, distribution 1.907ns)
  Clock Net Delay (Destination): 2.753ns (routing 1.073ns, distribution 1.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        3.146     3.249    boundary                            top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/aclk
    NOC_NSU512_X1Y4      NOC_NSU512                                   r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
  -------------------------------------------------------------------    -------------------------------------------------------
    NOC_NSU512_X1Y4      NOC_NSU512 (Prop_NSU_NOC_NSU512_CLK_IF_NOC_AXI_ARSIZE[2])
                                                      0.616     3.865 f  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/IF_NOC_AXI_ARSIZE[2]
                         net (fo=2, routed)           0.466     4.331    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/D[24]
    SLICE_X156Y223       LUT4 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.092     4.423 f  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[138]_INST_0/O
                         net (fo=42, routed)          0.455     4.878    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arsize[2]
    SLICE_X164Y225       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.080     4.958 f  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i[1075]_i_2__0/O
                         net (fo=14, routed)          0.454     5.412    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1027]
    SLICE_X159Y224       LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.061     5.473 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i[1131]_i_4/O
                         net (fo=18, routed)          0.363     5.836    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i[1075]_i_3__0_0
    SLICE_X163Y225       LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.082     5.918 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[185]_i_3__0/O
                         net (fo=2, routed)           0.283     6.201    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[185]_i_3__0_n_0
    SLICE_X162Y225       LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.052     6.253 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[184]_i_1__0/O
                         net (fo=2, routed)           0.324     6.577    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/conv_aruser_i[cascade][last_offset][5]
    SLICE_X161Y227       LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.082     6.659 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i[184]_i_1/O
                         net (fo=1, routed)           0.045     6.704    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i[184]_i_1_n_0
    SLICE_X161Y227       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[184]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                                      
    PS9_X0Y0             PS9                          0.000     4.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     4.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     4.055 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        2.753     6.808    boundary                            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/aclk
    SLICE_X161Y227       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[184]/C
                         clock pessimism              0.325     7.133                                            
                         clock uncertainty           -0.119     7.014                                            
    SLICE_X161Y227       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.006     7.020    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[184]
  -------------------------------------------------------------------
                         required time                          7.020                                            
                         arrival time                          -6.704                                            
  -------------------------------------------------------------------
                         slack                                  0.316                                            

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
                            (rising edge-triggered cell NOC_NSU512 clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[3].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 1.090ns (32.177%)  route 2.298ns (67.823%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 6.765 - 4.000 ) 
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.119ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.238ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.146ns (routing 1.239ns, distribution 1.907ns)
  Clock Net Delay (Destination): 2.710ns (routing 1.073ns, distribution 1.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        3.146     3.249    boundary                            top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/aclk
    NOC_NSU512_X1Y4      NOC_NSU512                                   r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
  -------------------------------------------------------------------    -------------------------------------------------------
    NOC_NSU512_X1Y4      NOC_NSU512 (Prop_NSU_NOC_NSU512_CLK_IF_NOC_AXI_ARSIZE[2])
                                                      0.616     3.865 f  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/IF_NOC_AXI_ARSIZE[2]
                         net (fo=2, routed)           0.466     4.331    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/D[24]
    SLICE_X156Y223       LUT4 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.092     4.423 f  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[138]_INST_0/O
                         net (fo=42, routed)          0.455     4.878    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arsize[2]
    SLICE_X164Y225       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.080     4.958 f  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i[1075]_i_2__0/O
                         net (fo=14, routed)          0.454     5.412    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1027]
    SLICE_X159Y224       LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.061     5.473 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i[1131]_i_4/O
                         net (fo=18, routed)          0.357     5.830    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i[1075]_i_3__0_0
    SLICE_X164Y225       LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.122     5.952 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/shift_reg_reg[0]_srl32_i_5__5/O
                         net (fo=1, routed)           0.213     6.165    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/shift_reg_reg[0]_srl32_i_5__5_n_0
    SLICE_X163Y225       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.119     6.284 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/shift_reg_reg[0]_srl32_i_1__36/O
                         net (fo=6, routed)           0.353     6.637    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[3].srl_nx1/conv_arlen[0]
    SLICE_X153Y226       SRLC32E                                      r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[3].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                                      
    PS9_X0Y0             PS9                          0.000     4.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     4.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     4.055 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        2.710     6.765    boundary                            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[3].srl_nx1/aclk
    SLICE_X153Y226       SRLC32E                                      r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[3].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism              0.325     7.090                                            
                         clock uncertainty           -0.119     6.971                                            
    SLICE_X153Y226       SRLC32E (Setup_B6LUT_SLICEM_CLK_D)
                                                     -0.015     6.956    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[3].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                          6.956                                            
                         arrival time                          -6.637                                            
  -------------------------------------------------------------------
                         slack                                  0.319                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[675]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.048ns (21.525%)  route 0.175ns (78.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Net Delay (Source):      1.882ns (routing 0.704ns, distribution 1.178ns)
  Clock Net Delay (Destination): 2.258ns (routing 0.869ns, distribution 1.389ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        1.882     1.924    boundary                            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/aclk
    SLICE_X149Y226       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[675]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X149Y226       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     1.972 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[675]/Q
                         net (fo=1, routed)           0.175     2.147    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/DIB1
    SLICE_X143Y226       RAMD32                                       r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMB_D1/I
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        2.258     2.338    boundary                            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/WCLK
    SLICE_X143Y226       RAMD32                                       r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMB_D1/CLK
                         clock pessimism             -0.264     2.075                                            
    SLICE_X143Y226       RAMD32 (Hold_B6LUT_SLICEM_CLK_I)
                                                      0.054     2.129    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.129                                            
                         arrival time                           2.147                                            
  -------------------------------------------------------------------
                         slack                                  0.019                                            

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[443]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_152/RAMD/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.049ns (21.973%)  route 0.174ns (78.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Net Delay (Source):      1.887ns (routing 0.704ns, distribution 1.183ns)
  Clock Net Delay (Destination): 2.259ns (routing 0.869ns, distribution 1.390ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        1.887     1.929    boundary                            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/aclk
    SLICE_X153Y216       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[443]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X153Y216       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.049     1.978 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[443]/Q
                         net (fo=1, routed)           0.174     2.152    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_152/DID0
    SLICE_X145Y217       RAMD32                                       r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_152/RAMD/I
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        2.259     2.339    boundary                            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_152/WCLK
    SLICE_X145Y217       RAMD32                                       r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_152/RAMD/CLK
                         clock pessimism             -0.264     2.075                                            
    SLICE_X145Y217       RAMD32 (Hold_D5LUT_SLICEM_CLK_I)
                                                      0.052     2.127    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_152/RAMD
  -------------------------------------------------------------------
                         required time                         -2.127                                            
                         arrival time                           2.152                                            
  -------------------------------------------------------------------
                         slack                                  0.025                                            

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[674]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.048ns (20.690%)  route 0.184ns (79.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Net Delay (Source):      1.882ns (routing 0.704ns, distribution 1.178ns)
  Clock Net Delay (Destination): 2.258ns (routing 0.869ns, distribution 1.389ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        1.882     1.924    boundary                            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/aclk
    SLICE_X149Y226       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[674]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X149Y226       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.972 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[674]/Q
                         net (fo=1, routed)           0.184     2.156    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/DIB0
    SLICE_X143Y226       RAMD32                                       r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMB/I
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        2.258     2.338    boundary                            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/WCLK
    SLICE_X143Y226       RAMD32                                       r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMB/CLK
                         clock pessimism             -0.264     2.075                                            
    SLICE_X143Y226       RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.054     2.129    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMB
  -------------------------------------------------------------------
                         required time                         -2.129                                            
                         arrival time                           2.156                                            
  -------------------------------------------------------------------
                         slack                                  0.028                                            

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[241].srl_nx1/shift_reg_reg[0]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[241]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.111ns (86.719%)  route 0.017ns (13.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Net Delay (Source):      1.867ns (routing 0.704ns, distribution 1.163ns)
  Clock Net Delay (Destination): 2.226ns (routing 0.869ns, distribution 1.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        1.867     1.909    boundary                            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[241].srl_nx1/aclk
    SLICE_X149Y185       SRLC32E                                      r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[241].srl_nx1/shift_reg_reg[0]_srl32/CLK
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X149Y185       SRLC32E (Prop_E6LUT_SLICEM_CLK_Q)
                                                      0.111     2.020 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[241].srl_nx1/shift_reg_reg[0]_srl32/Q
                         net (fo=1, routed)           0.017     2.037    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/srl_q[241]
    SLICE_X149Y185       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[241]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        2.226     2.306    boundary                            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X149Y185       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[241]/C
                         clock pessimism             -0.340     1.966                                            
    SLICE_X149Y185       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.035     2.001    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[241]
  -------------------------------------------------------------------
                         required time                         -2.001                                            
                         arrival time                           2.037                                            
  -------------------------------------------------------------------
                         slack                                  0.036                                            

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[355].srl_nx1/shift_reg_reg[0]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[355]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.111ns (86.719%)  route 0.017ns (13.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Net Delay (Source):      1.869ns (routing 0.704ns, distribution 1.165ns)
  Clock Net Delay (Destination): 2.242ns (routing 0.869ns, distribution 1.373ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        1.869     1.911    boundary                            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[355].srl_nx1/aclk
    SLICE_X151Y189       SRLC32E                                      r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[355].srl_nx1/shift_reg_reg[0]_srl32/CLK
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X151Y189       SRLC32E (Prop_E6LUT_SLICEM_CLK_Q)
                                                      0.111     2.022 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[355].srl_nx1/shift_reg_reg[0]_srl32/Q
                         net (fo=1, routed)           0.017     2.039    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/srl_q[355]
    SLICE_X151Y189       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[355]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        2.242     2.322    boundary                            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X151Y189       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[355]/C
                         clock pessimism             -0.354     1.968                                            
    SLICE_X151Y189       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.035     2.003    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[355]
  -------------------------------------------------------------------
                         required time                         -2.003                                            
                         arrival time                           2.039                                            
  -------------------------------------------------------------------
                         slack                                  0.036                                            

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[358].srl_nx1/shift_reg_reg[0]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[358]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.111ns (86.719%)  route 0.017ns (13.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Net Delay (Source):      1.867ns (routing 0.704ns, distribution 1.163ns)
  Clock Net Delay (Destination): 2.226ns (routing 0.869ns, distribution 1.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        1.867     1.909    boundary                            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[358].srl_nx1/aclk
    SLICE_X149Y185       SRLC32E                                      r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[358].srl_nx1/shift_reg_reg[0]_srl32/CLK
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X149Y185       SRLC32E (Prop_G6LUT_SLICEM_CLK_Q)
                                                      0.111     2.020 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[358].srl_nx1/shift_reg_reg[0]_srl32/Q
                         net (fo=1, routed)           0.017     2.037    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/srl_q[358]
    SLICE_X149Y185       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[358]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        2.226     2.306    boundary                            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X149Y185       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[358]/C
                         clock pessimism             -0.340     1.966                                            
    SLICE_X149Y185       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     2.001    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[358]
  -------------------------------------------------------------------
                         required time                         -2.001                                            
                         arrival time                           2.037                                            
  -------------------------------------------------------------------
                         slack                                  0.036                                            

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[361].srl_nx1/shift_reg_reg[0]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[361]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.111ns (86.719%)  route 0.017ns (13.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Net Delay (Source):      1.869ns (routing 0.704ns, distribution 1.165ns)
  Clock Net Delay (Destination): 2.242ns (routing 0.869ns, distribution 1.373ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        1.869     1.911    boundary                            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[361].srl_nx1/aclk
    SLICE_X151Y189       SRLC32E                                      r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[361].srl_nx1/shift_reg_reg[0]_srl32/CLK
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X151Y189       SRLC32E (Prop_G6LUT_SLICEM_CLK_Q)
                                                      0.111     2.022 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[361].srl_nx1/shift_reg_reg[0]_srl32/Q
                         net (fo=1, routed)           0.017     2.039    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/srl_q[361]
    SLICE_X151Y189       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[361]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        2.242     2.322    boundary                            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X151Y189       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[361]/C
                         clock pessimism             -0.354     1.968                                            
    SLICE_X151Y189       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     2.003    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[361]
  -------------------------------------------------------------------
                         required time                         -2.003                                            
                         arrival time                           2.039                                            
  -------------------------------------------------------------------
                         slack                                  0.036                                            

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[466].srl_nx1/shift_reg_reg[0]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[466]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.111ns (86.719%)  route 0.017ns (13.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Net Delay (Source):      1.937ns (routing 0.704ns, distribution 1.233ns)
  Clock Net Delay (Destination): 2.306ns (routing 0.869ns, distribution 1.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        1.937     1.979    boundary                            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[466].srl_nx1/aclk
    SLICE_X127Y222       SRLC32E                                      r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[466].srl_nx1/shift_reg_reg[0]_srl32/CLK
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X127Y222       SRLC32E (Prop_E6LUT_SLICEM_CLK_Q)
                                                      0.111     2.090 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[466].srl_nx1/shift_reg_reg[0]_srl32/Q
                         net (fo=1, routed)           0.017     2.107    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/srl_q[466]
    SLICE_X127Y222       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[466]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        2.306     2.386    boundary                            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X127Y222       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[466]/C
                         clock pessimism             -0.350     2.036                                            
    SLICE_X127Y222       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.035     2.071    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[466]
  -------------------------------------------------------------------
                         required time                         -2.071                                            
                         arrival time                           2.107                                            
  -------------------------------------------------------------------
                         slack                                  0.036                                            

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[473].srl_nx1/shift_reg_reg[0]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[473]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.111ns (86.719%)  route 0.017ns (13.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Net Delay (Source):      1.937ns (routing 0.704ns, distribution 1.233ns)
  Clock Net Delay (Destination): 2.306ns (routing 0.869ns, distribution 1.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        1.937     1.979    boundary                            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[473].srl_nx1/aclk
    SLICE_X127Y222       SRLC32E                                      r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[473].srl_nx1/shift_reg_reg[0]_srl32/CLK
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X127Y222       SRLC32E (Prop_G6LUT_SLICEM_CLK_Q)
                                                      0.111     2.090 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[473].srl_nx1/shift_reg_reg[0]_srl32/Q
                         net (fo=1, routed)           0.017     2.107    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/srl_q[473]
    SLICE_X127Y222       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[473]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        2.306     2.386    boundary                            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X127Y222       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[473]/C
                         clock pessimism             -0.350     2.036                                            
    SLICE_X127Y222       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     2.071    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[473]
  -------------------------------------------------------------------
                         required time                         -2.071                                            
                         arrival time                           2.107                                            
  -------------------------------------------------------------------
                         slack                                  0.036                                            

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[537].srl_nx1/shift_reg_reg[0]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[537]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.111ns (86.719%)  route 0.017ns (13.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Net Delay (Source):      1.923ns (routing 0.704ns, distribution 1.219ns)
  Clock Net Delay (Destination): 2.289ns (routing 0.869ns, distribution 1.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        1.923     1.965    boundary                            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[537].srl_nx1/aclk
    SLICE_X143Y228       SRLC32E                                      r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[537].srl_nx1/shift_reg_reg[0]_srl32/CLK
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X143Y228       SRLC32E (Prop_E6LUT_SLICEM_CLK_Q)
                                                      0.111     2.076 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[537].srl_nx1/shift_reg_reg[0]_srl32/Q
                         net (fo=1, routed)           0.017     2.093    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/srl_q[537]
    SLICE_X143Y228       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[537]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        2.289     2.369    boundary                            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X143Y228       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[537]/C
                         clock pessimism             -0.347     2.022                                            
    SLICE_X143Y228       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.035     2.057    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[537]
  -------------------------------------------------------------------
                         required time                         -2.057                                            
                         arrival time                           2.093                                            
  -------------------------------------------------------------------
                         slack                                  0.036                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2] }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     NOC_NSU512/CLK  n/a            2.000         4.000       2.000      NOC_NSU512_X0Y1  top_i/ulp/axi_noc_h2c/inst/M00_AXI_nsu/bd_0dc7_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Min Period        n/a     NOC_NSU512/CLK  n/a            2.000         4.000       2.000      NOC_NSU512_X1Y4  top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.213         4.000       2.787      SLICE_X19Y146    top_i/blp/blp_logic/base_clocking/pl_pcie_reset_gpio_sync/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.213         4.000       2.787      SLICE_X117Y233   top_i/ulp/axi_sc_plram/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.213         4.000       2.787      SLICE_X119Y235   top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRLC32E/CLK     n/a            1.213         4.000       2.787      SLICE_X153Y225   top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl32/CLK
Min Period        n/a     SRLC32E/CLK     n/a            1.213         4.000       2.787      SLICE_X153Y226   top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl32/CLK
Min Period        n/a     SRLC32E/CLK     n/a            1.213         4.000       2.787      SLICE_X153Y224   top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl32/CLK
Min Period        n/a     SRLC32E/CLK     n/a            1.213         4.000       2.787      SLICE_X153Y224   top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[12].srl_nx1/shift_reg_reg[0]_srl32/CLK
Min Period        n/a     SRLC32E/CLK     n/a            1.213         4.000       2.787      SLICE_X153Y224   top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[13].srl_nx1/shift_reg_reg[0]_srl32/CLK
Low Pulse Width   Slow    NOC_NSU512/CLK  n/a            1.000         2.000       1.000      NOC_NSU512_X0Y1  top_i/ulp/axi_noc_h2c/inst/M00_AXI_nsu/bd_0dc7_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Low Pulse Width   Fast    NOC_NSU512/CLK  n/a            1.000         2.000       1.000      NOC_NSU512_X0Y1  top_i/ulp/axi_noc_h2c/inst/M00_AXI_nsu/bd_0dc7_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Low Pulse Width   Slow    NOC_NSU512/CLK  n/a            1.000         2.000       1.000      NOC_NSU512_X1Y4  top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Low Pulse Width   Fast    NOC_NSU512/CLK  n/a            1.000         2.000       1.000      NOC_NSU512_X1Y4  top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.606         2.000       1.394      SLICE_X19Y146    top_i/blp/blp_logic/base_clocking/pl_pcie_reset_gpio_sync/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.606         2.000       1.394      SLICE_X19Y146    top_i/blp/blp_logic/base_clocking/pl_pcie_reset_gpio_sync/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.606         2.000       1.394      SLICE_X117Y233   top_i/ulp/axi_sc_plram/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.606         2.000       1.394      SLICE_X117Y233   top_i/ulp/axi_sc_plram/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.606         2.000       1.394      SLICE_X119Y235   top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.606         2.000       1.394      SLICE_X119Y235   top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    NOC_NSU512/CLK  n/a            1.000         2.000       1.000      NOC_NSU512_X0Y1  top_i/ulp/axi_noc_h2c/inst/M00_AXI_nsu/bd_0dc7_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
High Pulse Width  Fast    NOC_NSU512/CLK  n/a            1.000         2.000       1.000      NOC_NSU512_X0Y1  top_i/ulp/axi_noc_h2c/inst/M00_AXI_nsu/bd_0dc7_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
High Pulse Width  Slow    NOC_NSU512/CLK  n/a            1.000         2.000       1.000      NOC_NSU512_X1Y4  top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
High Pulse Width  Fast    NOC_NSU512/CLK  n/a            1.000         2.000       1.000      NOC_NSU512_X1Y4  top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.606         2.000       1.394      SLICE_X19Y146    top_i/blp/blp_logic/base_clocking/pl_pcie_reset_gpio_sync/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.606         2.000       1.394      SLICE_X19Y146    top_i/blp/blp_logic/base_clocking/pl_pcie_reset_gpio_sync/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.606         2.000       1.394      SLICE_X117Y233   top_i/ulp/axi_sc_plram/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.606         2.000       1.394      SLICE_X117Y233   top_i/ulp/axi_sc_plram/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.606         2.000       1.394      SLICE_X119Y235   top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.606         2.000       1.394      SLICE_X119Y235   top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dpll0_clkout1
  To Clock:  dpll0_clkout1

Setup :            0  Failing Endpoints,  Worst Slack        1.368ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.368ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll0_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll0_clkout1 rise@3.200ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        1.665ns  (logic 0.473ns (28.407%)  route 1.192ns (71.593%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 4.880 - 3.200 ) 
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.127ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.253ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.518ns (routing 0.170ns, distribution 1.348ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.151ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.246     0.246    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.455 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.518     1.973    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y146        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y146        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     2.065 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/Q
                         net (fo=9, routed)           0.479     2.544    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]
    SLICE_X9Y147         LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.076     2.620 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[5]_i_2/O
                         net (fo=2, routed)           0.163     2.783    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[5]_i_2_n_0
    SLICE_X8Y147         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.088     2.871 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[9]_i_2/O
                         net (fo=6, routed)           0.243     3.114    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[9]_i_2_n_0
    SLICE_X11Y147        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.088     3.202 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[10]_i_2/O
                         net (fo=1, routed)           0.245     3.447    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_cnt_reg[10]
    SLICE_X10Y147        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.129     3.576 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_cnt[10]_i_1/O
                         net (fo=1, routed)           0.062     3.638    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en_n_4
    SLICE_X10Y147        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[10]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      3.200     3.200 r                 
    DPLL_X1Y4            DPLL                         0.000     3.200 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.168     3.368    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     3.528 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.352     4.880    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y147        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[10]/C
                         clock pessimism              0.246     5.126                     
                         clock uncertainty           -0.127     4.999                     
    SLICE_X10Y147        FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.007     5.006    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          5.006                     
                         arrival time                          -3.638                     
  -------------------------------------------------------------------
                         slack                                  1.368                     

Slack (MET) :             1.516ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll0_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll0_clkout1 rise@3.200ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        1.518ns  (logic 0.398ns (26.217%)  route 1.120ns (73.783%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 4.880 - 3.200 ) 
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.127ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.253ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.518ns (routing 0.170ns, distribution 1.348ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.151ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.246     0.246    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.455 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.518     1.973    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y146        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y146        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     2.065 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/Q
                         net (fo=9, routed)           0.479     2.544    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]
    SLICE_X9Y147         LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.076     2.620 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[5]_i_2/O
                         net (fo=2, routed)           0.163     2.783    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[5]_i_2_n_0
    SLICE_X8Y147         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.088     2.871 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[9]_i_2/O
                         net (fo=6, routed)           0.252     3.123    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[9]_i_2_n_0
    SLICE_X11Y147        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.050     3.173 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[14]_i_2/O
                         net (fo=4, routed)           0.182     3.355    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_cnt_reg[13]
    SLICE_X10Y147        LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.092     3.447 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_cnt[11]_i_1/O
                         net (fo=1, routed)           0.044     3.491    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en_n_3
    SLICE_X10Y147        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[11]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      3.200     3.200 r                 
    DPLL_X1Y4            DPLL                         0.000     3.200 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.168     3.368    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     3.528 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.352     4.880    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y147        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[11]/C
                         clock pessimism              0.246     5.126                     
                         clock uncertainty           -0.127     4.999                     
    SLICE_X10Y147        FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.008     5.007    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          5.007                     
                         arrival time                          -3.491                     
  -------------------------------------------------------------------
                         slack                                  1.516                     

Slack (MET) :             1.527ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll0_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll0_clkout1 rise@3.200ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        1.507ns  (logic 0.380ns (25.216%)  route 1.127ns (74.784%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 4.880 - 3.200 ) 
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.127ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.253ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.518ns (routing 0.170ns, distribution 1.348ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.151ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.246     0.246    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.455 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.518     1.973    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y146        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y146        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     2.065 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/Q
                         net (fo=9, routed)           0.479     2.544    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]
    SLICE_X9Y147         LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.076     2.620 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[5]_i_2/O
                         net (fo=2, routed)           0.163     2.783    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[5]_i_2_n_0
    SLICE_X8Y147         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.088     2.871 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[9]_i_2/O
                         net (fo=6, routed)           0.252     3.123    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[9]_i_2_n_0
    SLICE_X11Y147        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.050     3.173 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[14]_i_2/O
                         net (fo=4, routed)           0.175     3.348    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_cnt_reg[13]
    SLICE_X10Y147        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.074     3.422 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_cnt[12]_i_1/O
                         net (fo=1, routed)           0.058     3.480    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en_n_2
    SLICE_X10Y147        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[12]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      3.200     3.200 r                 
    DPLL_X1Y4            DPLL                         0.000     3.200 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.168     3.368    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     3.528 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.352     4.880    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y147        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[12]/C
                         clock pessimism              0.246     5.126                     
                         clock uncertainty           -0.127     4.999                     
    SLICE_X10Y147        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.008     5.007    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          5.007                     
                         arrival time                          -3.480                     
  -------------------------------------------------------------------
                         slack                                  1.527                     

Slack (MET) :             1.533ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll0_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll0_clkout1 rise@3.200ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        1.500ns  (logic 0.386ns (25.734%)  route 1.114ns (74.266%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 4.880 - 3.200 ) 
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.127ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.253ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.518ns (routing 0.170ns, distribution 1.348ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.151ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.246     0.246    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.455 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.518     1.973    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y146        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y146        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     2.065 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/Q
                         net (fo=9, routed)           0.479     2.544    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]
    SLICE_X9Y147         LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.076     2.620 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[5]_i_2/O
                         net (fo=2, routed)           0.163     2.783    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[5]_i_2_n_0
    SLICE_X8Y147         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.088     2.871 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[9]_i_2/O
                         net (fo=6, routed)           0.252     3.123    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[9]_i_2_n_0
    SLICE_X11Y147        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.050     3.173 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[14]_i_2/O
                         net (fo=4, routed)           0.175     3.348    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_cnt_reg[13]
    SLICE_X10Y147        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.080     3.428 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_cnt[13]_i_1/O
                         net (fo=1, routed)           0.045     3.473    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en_n_1
    SLICE_X10Y147        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[13]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      3.200     3.200 r                 
    DPLL_X1Y4            DPLL                         0.000     3.200 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.168     3.368    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     3.528 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.352     4.880    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y147        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[13]/C
                         clock pessimism              0.246     5.126                     
                         clock uncertainty           -0.127     4.999                     
    SLICE_X10Y147        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.007     5.006    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          5.006                     
                         arrival time                          -3.473                     
  -------------------------------------------------------------------
                         slack                                  1.533                     

Slack (MET) :             1.539ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll0_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll0_clkout1 rise@3.200ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.354ns (23.677%)  route 1.141ns (76.323%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 4.880 - 3.200 ) 
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.127ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.253ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.518ns (routing 0.170ns, distribution 1.348ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.151ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.246     0.246    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.455 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.518     1.973    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y146        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y146        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     2.065 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/Q
                         net (fo=9, routed)           0.479     2.544    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]
    SLICE_X9Y147         LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.076     2.620 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[5]_i_2/O
                         net (fo=2, routed)           0.163     2.783    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[5]_i_2_n_0
    SLICE_X8Y147         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.088     2.871 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[9]_i_2/O
                         net (fo=6, routed)           0.252     3.123    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[9]_i_2_n_0
    SLICE_X11Y147        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.050     3.173 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[14]_i_2/O
                         net (fo=4, routed)           0.183     3.356    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_cnt_reg[13]
    SLICE_X10Y147        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.048     3.404 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_cnt[14]_i_1/O
                         net (fo=1, routed)           0.064     3.468    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/p_0_in[14]
    SLICE_X10Y147        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[14]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      3.200     3.200 r                 
    DPLL_X1Y4            DPLL                         0.000     3.200 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.168     3.368    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     3.528 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.352     4.880    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y147        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[14]/C
                         clock pessimism              0.246     5.126                     
                         clock uncertainty           -0.127     4.999                     
    SLICE_X10Y147        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.008     5.007    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          5.007                     
                         arrival time                          -3.468                     
  -------------------------------------------------------------------
                         slack                                  1.539                     

Slack (MET) :             1.623ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll0_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll0_clkout1 rise@3.200ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.377ns (26.502%)  route 1.046ns (73.498%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 4.878 - 3.200 ) 
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.127ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.253ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.518ns (routing 0.170ns, distribution 1.348ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.151ns, distribution 1.199ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.246     0.246    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.455 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.518     1.973    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y146        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y146        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     2.065 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/Q
                         net (fo=9, routed)           0.479     2.544    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]
    SLICE_X9Y147         LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.076     2.620 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[5]_i_2/O
                         net (fo=2, routed)           0.163     2.783    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[5]_i_2_n_0
    SLICE_X8Y147         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.088     2.871 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[9]_i_2/O
                         net (fo=6, routed)           0.359     3.230    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_cnt_reg[9]
    SLICE_X10Y146        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.121     3.351 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_cnt[6]_i_1/O
                         net (fo=1, routed)           0.045     3.396    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en_n_8
    SLICE_X10Y146        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      3.200     3.200 r                 
    DPLL_X1Y4            DPLL                         0.000     3.200 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.168     3.368    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     3.528 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.350     4.878    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y146        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[6]/C
                         clock pessimism              0.260     5.138                     
                         clock uncertainty           -0.127     5.011                     
    SLICE_X10Y146        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.007     5.018    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          5.018                     
                         arrival time                          -3.396                     
  -------------------------------------------------------------------
                         slack                                  1.623                     

Slack (MET) :             1.705ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll0_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll0_clkout1 rise@3.200ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.384ns (28.914%)  route 0.944ns (71.086%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 4.880 - 3.200 ) 
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.127ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.253ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.518ns (routing 0.170ns, distribution 1.348ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.151ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.246     0.246    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.455 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.518     1.973    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y146        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y146        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     2.065 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/Q
                         net (fo=9, routed)           0.479     2.544    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]
    SLICE_X9Y147         LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.076     2.620 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[5]_i_2/O
                         net (fo=2, routed)           0.163     2.783    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[5]_i_2_n_0
    SLICE_X8Y147         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.088     2.871 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[9]_i_2/O
                         net (fo=6, routed)           0.250     3.121    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_cnt_reg[9]
    SLICE_X10Y147        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.128     3.249 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_cnt[9]_i_1/O
                         net (fo=1, routed)           0.052     3.301    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en_n_5
    SLICE_X10Y147        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      3.200     3.200 r                 
    DPLL_X1Y4            DPLL                         0.000     3.200 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.168     3.368    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     3.528 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.352     4.880    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y147        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[9]/C
                         clock pessimism              0.246     5.126                     
                         clock uncertainty           -0.127     4.999                     
    SLICE_X10Y147        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.007     5.006    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          5.006                     
                         arrival time                          -3.301                     
  -------------------------------------------------------------------
                         slack                                  1.705                     

Slack (MET) :             1.725ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll0_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll0_clkout1 rise@3.200ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.375ns (28.369%)  route 0.947ns (71.631%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 4.878 - 3.200 ) 
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.127ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.253ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.518ns (routing 0.170ns, distribution 1.348ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.151ns, distribution 1.199ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.246     0.246    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.455 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.518     1.973    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y146        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y146        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     2.065 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/Q
                         net (fo=9, routed)           0.479     2.544    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]
    SLICE_X9Y147         LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.076     2.620 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[5]_i_2/O
                         net (fo=2, routed)           0.163     2.783    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[5]_i_2_n_0
    SLICE_X8Y147         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.088     2.871 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[9]_i_2/O
                         net (fo=6, routed)           0.236     3.107    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_cnt_reg[9]
    SLICE_X10Y146        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.119     3.226 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_cnt[7]_i_1/O
                         net (fo=1, routed)           0.069     3.295    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en_n_7
    SLICE_X10Y146        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      3.200     3.200 r                 
    DPLL_X1Y4            DPLL                         0.000     3.200 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.168     3.368    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     3.528 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.350     4.878    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y146        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[7]/C
                         clock pessimism              0.260     5.138                     
                         clock uncertainty           -0.127     5.011                     
    SLICE_X10Y146        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.008     5.019    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          5.019                     
                         arrival time                          -3.295                     
  -------------------------------------------------------------------
                         slack                                  1.725                     

Slack (MET) :             1.744ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll0_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll0_clkout1 rise@3.200ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        1.302ns  (logic 0.379ns (29.112%)  route 0.923ns (70.888%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 4.878 - 3.200 ) 
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.127ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.253ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.518ns (routing 0.170ns, distribution 1.348ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.151ns, distribution 1.199ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.246     0.246    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.455 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.518     1.973    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y146        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y146        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     2.065 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/Q
                         net (fo=9, routed)           0.479     2.544    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]
    SLICE_X9Y147         LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.076     2.620 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[5]_i_2/O
                         net (fo=2, routed)           0.163     2.783    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[5]_i_2_n_0
    SLICE_X8Y147         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.088     2.871 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[9]_i_2/O
                         net (fo=6, routed)           0.236     3.107    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_cnt_reg[9]
    SLICE_X10Y146        LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.123     3.230 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_cnt[8]_i_1/O
                         net (fo=1, routed)           0.045     3.275    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en_n_6
    SLICE_X10Y146        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[8]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      3.200     3.200 r                 
    DPLL_X1Y4            DPLL                         0.000     3.200 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.168     3.368    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     3.528 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.350     4.878    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y146        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[8]/C
                         clock pessimism              0.260     5.138                     
                         clock uncertainty           -0.127     5.011                     
    SLICE_X10Y146        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.007     5.018    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          5.018                     
                         arrival time                          -3.275                     
  -------------------------------------------------------------------
                         slack                                  1.744                     

Slack (MET) :             1.968ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll0_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll0_clkout1 rise@3.200ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.255ns (23.639%)  route 0.824ns (76.361%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 4.878 - 3.200 ) 
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.127ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.253ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.518ns (routing 0.170ns, distribution 1.348ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.151ns, distribution 1.199ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.246     0.246    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.455 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.518     1.973    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y146        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y146        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     2.065 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/Q
                         net (fo=9, routed)           0.479     2.544    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]
    SLICE_X9Y147         LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.076     2.620 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[5]_i_2/O
                         net (fo=2, routed)           0.287     2.907    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_cnt_reg[5]
    SLICE_X10Y146        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.087     2.994 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_cnt[5]_i_1/O
                         net (fo=1, routed)           0.058     3.052    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en_n_9
    SLICE_X10Y146        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      3.200     3.200 r                 
    DPLL_X1Y4            DPLL                         0.000     3.200 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.168     3.368    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     3.528 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.350     4.878    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y146        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[5]/C
                         clock pessimism              0.260     5.138                     
                         clock uncertainty           -0.127     5.011                     
    SLICE_X10Y146        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.008     5.019    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          5.019                     
                         arrival time                          -3.052                     
  -------------------------------------------------------------------
                         slack                                  1.968                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll0_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_clkout1 rise@0.000ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.050ns (31.447%)  route 0.109ns (68.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Net Delay (Source):      0.952ns (routing 0.106ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.122ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.117     0.117    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.229 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.952     1.181    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_dclk
    SLICE_X10Y147        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y147        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     1.231 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[0]/Q
                         net (fo=1, routed)           0.109     1.340    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg[0]
    SLICE_X10Y147        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.184     0.184    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.335 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.093     1.428    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_dclk
    SLICE_X10Y147        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[1]/C
                         clock pessimism             -0.219     1.209                     
    SLICE_X10Y147        FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.035     1.244    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.244                     
                         arrival time                           1.340                     
  -------------------------------------------------------------------
                         slack                                  0.096                     

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll0_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_clkout1 rise@0.000ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.049ns (29.341%)  route 0.118ns (70.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.418ns
    Source Clock Delay      (SCD):    1.171ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Net Delay (Source):      0.942ns (routing 0.106ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.122ns, distribution 0.961ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.117     0.117    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.229 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.942     1.171    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X1Y145         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y145         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.220 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[0]/Q
                         net (fo=1, routed)           0.118     1.338    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg[0]
    SLICE_X1Y145         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.184     0.184    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.335 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.083     1.418    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X1Y145         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[1]/C
                         clock pessimism             -0.219     1.199                     
    SLICE_X1Y145         FDCE (Hold_AFF2_SLICEM_C_D)
                                                      0.035     1.234    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.234                     
                         arrival time                           1.338                     
  -------------------------------------------------------------------
                         slack                                  0.104                     

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll0_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_clkout1 rise@0.000ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.084ns (42.007%)  route 0.116ns (57.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Net Delay (Source):      0.951ns (routing 0.106ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.122ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.117     0.117    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.229 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.951     1.180    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y146        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y146        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.050     1.230 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/Q
                         net (fo=9, routed)           0.101     1.331    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/Q[0]
    SLICE_X10Y147        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.034     1.365 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_cnt[4]_i_1/O
                         net (fo=1, routed)           0.015     1.380    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en_n_10
    SLICE_X10Y147        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.184     0.184    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.335 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.093     1.428    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y147        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]/C
                         clock pessimism             -0.201     1.227                     
    SLICE_X10Y147        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.035     1.262    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.262                     
                         arrival time                           1.380                     
  -------------------------------------------------------------------
                         slack                                  0.118                     

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll0_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_clkout1 rise@0.000ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.084ns (42.542%)  route 0.113ns (57.458%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Net Delay (Source):      0.951ns (routing 0.106ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.122ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.117     0.117    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.229 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.951     1.180    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y146        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y146        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.050     1.230 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[7]/Q
                         net (fo=8, routed)           0.096     1.326    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/Q[7]
    SLICE_X10Y146        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.034     1.360 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_cnt[7]_i_1/O
                         net (fo=1, routed)           0.017     1.377    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en_n_7
    SLICE_X10Y146        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.184     0.184    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.335 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.092     1.427    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y146        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[7]/C
                         clock pessimism             -0.219     1.208                     
    SLICE_X10Y146        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.035     1.243    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.243                     
                         arrival time                           1.377                     
  -------------------------------------------------------------------
                         slack                                  0.134                     

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll0_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_clkout1 rise@0.000ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.050ns (25.253%)  route 0.148ns (74.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Net Delay (Source):      0.952ns (routing 0.106ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.122ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.117     0.117    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.229 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.952     1.181    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_dclk
    SLICE_X10Y147        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y147        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     1.231 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.148     1.379    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg[1]
    SLICE_X10Y147        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.184     0.184    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.335 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.093     1.428    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_dclk
    SLICE_X10Y147        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[2]/C
                         clock pessimism             -0.219     1.209                     
    SLICE_X10Y147        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.035     1.244    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.244                     
                         arrival time                           1.379                     
  -------------------------------------------------------------------
                         slack                                  0.135                     

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll0_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_clkout1 rise@0.000ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.079ns (39.411%)  route 0.121ns (60.589%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Net Delay (Source):      0.951ns (routing 0.106ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.122ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.117     0.117    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.229 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.951     1.180    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y146        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y146        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.049     1.229 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[8]/Q
                         net (fo=7, routed)           0.100     1.329    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/Q[8]
    SLICE_X10Y146        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.030     1.359 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_cnt[8]_i_1/O
                         net (fo=1, routed)           0.021     1.380    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en_n_6
    SLICE_X10Y146        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[8]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.184     0.184    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.335 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.092     1.427    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y146        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[8]/C
                         clock pessimism             -0.219     1.208                     
    SLICE_X10Y146        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.035     1.243    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.243                     
                         arrival time                           1.380                     
  -------------------------------------------------------------------
                         slack                                  0.137                     

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll0_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_clkout1 rise@0.000ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.050ns (23.019%)  route 0.167ns (76.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Net Delay (Source):      0.952ns (routing 0.106ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.122ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.117     0.117    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.229 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.952     1.181    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_dclk
    SLICE_X10Y147        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y147        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.231 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[2]/Q
                         net (fo=17, routed)          0.167     1.398    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_en
    SLICE_X10Y146        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.184     0.184    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.335 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.092     1.427    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y146        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/C
                         clock pessimism             -0.201     1.226                     
    SLICE_X10Y146        FDCE (Hold_BFF2_SLICEL_C_CE)
                                                      0.033     1.259    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.259                     
                         arrival time                           1.398                     
  -------------------------------------------------------------------
                         slack                                  0.139                     

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll0_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_clkout1 rise@0.000ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.050ns (23.019%)  route 0.167ns (76.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Net Delay (Source):      0.952ns (routing 0.106ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.122ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.117     0.117    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.229 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.952     1.181    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_dclk
    SLICE_X10Y147        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y147        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.231 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[2]/Q
                         net (fo=17, routed)          0.167     1.398    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_en
    SLICE_X10Y146        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[1]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.184     0.184    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.335 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.092     1.427    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y146        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[1]/C
                         clock pessimism             -0.201     1.226                     
    SLICE_X10Y146        FDCE (Hold_BFF_SLICEL_C_CE)
                                                      0.033     1.259    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.259                     
                         arrival time                           1.398                     
  -------------------------------------------------------------------
                         slack                                  0.139                     

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll0_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_clkout1 rise@0.000ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.050ns (23.019%)  route 0.167ns (76.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Net Delay (Source):      0.952ns (routing 0.106ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.122ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.117     0.117    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.229 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.952     1.181    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_dclk
    SLICE_X10Y147        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y147        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.231 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[2]/Q
                         net (fo=17, routed)          0.167     1.398    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_en
    SLICE_X10Y146        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[2]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.184     0.184    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.335 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.092     1.427    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y146        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[2]/C
                         clock pessimism             -0.201     1.226                     
    SLICE_X10Y146        FDCE (Hold_AFF2_SLICEL_C_CE)
                                                      0.033     1.259    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.259                     
                         arrival time                           1.398                     
  -------------------------------------------------------------------
                         slack                                  0.139                     

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll0_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_clkout1 rise@0.000ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.050ns (23.019%)  route 0.167ns (76.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Net Delay (Source):      0.952ns (routing 0.106ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.122ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.117     0.117    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.229 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.952     1.181    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_dclk
    SLICE_X10Y147        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y147        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.231 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[2]/Q
                         net (fo=17, routed)          0.167     1.398    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_en
    SLICE_X10Y146        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[3]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.184     0.184    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.335 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.092     1.427    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y146        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[3]/C
                         clock pessimism             -0.201     1.226                     
    SLICE_X10Y146        FDCE (Hold_AFF_SLICEL_C_CE)
                                                      0.033     1.259    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.259                     
                         arrival time                           1.398                     
  -------------------------------------------------------------------
                         slack                                  0.139                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dpll0_clkout1
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1 }

Check Type        Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DPLL/CLKOUT1  n/a            0.934         3.200       2.266      DPLL_X1Y4      top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
Min Period        n/a     BUFG_GT/I     n/a            0.934         3.200       2.266      BUFG_GT_X0Y44  top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/I
Min Period        n/a     FDCE/C        n/a            0.550         3.200       2.650      SLICE_X10Y146  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/C
Min Period        n/a     FDCE/C        n/a            0.550         3.200       2.650      SLICE_X10Y147  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[10]/C
Min Period        n/a     FDCE/C        n/a            0.550         3.200       2.650      SLICE_X10Y147  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[11]/C
Min Period        n/a     FDCE/C        n/a            0.550         3.200       2.650      SLICE_X10Y147  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[12]/C
Min Period        n/a     FDCE/C        n/a            0.550         3.200       2.650      SLICE_X10Y147  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[13]/C
Min Period        n/a     FDCE/C        n/a            0.550         3.200       2.650      SLICE_X10Y147  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[14]/C
Min Period        n/a     FDCE/C        n/a            0.550         3.200       2.650      SLICE_X10Y146  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[1]/C
Min Period        n/a     FDCE/C        n/a            0.550         3.200       2.650      SLICE_X10Y146  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[2]/C
Low Pulse Width   Slow    BUFG_GT/I     n/a            0.380         1.600       1.220      BUFG_GT_X0Y44  top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/I
Low Pulse Width   Fast    BUFG_GT/I     n/a            0.380         1.600       1.220      BUFG_GT_X0Y44  top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/I
Low Pulse Width   Slow    FDCE/C        n/a            0.275         1.600       1.325      SLICE_X10Y146  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C        n/a            0.275         1.600       1.325      SLICE_X10Y146  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C        n/a            0.275         1.600       1.325      SLICE_X10Y147  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C        n/a            0.275         1.600       1.325      SLICE_X10Y147  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C        n/a            0.275         1.600       1.325      SLICE_X10Y147  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C        n/a            0.275         1.600       1.325      SLICE_X10Y147  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C        n/a            0.275         1.600       1.325      SLICE_X10Y147  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C        n/a            0.275         1.600       1.325      SLICE_X10Y147  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[12]/C
High Pulse Width  Slow    BUFG_GT/I     n/a            0.380         1.600       1.220      BUFG_GT_X0Y44  top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/I
High Pulse Width  Fast    BUFG_GT/I     n/a            0.380         1.600       1.220      BUFG_GT_X0Y44  top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/I
High Pulse Width  Slow    FDCE/C        n/a            0.275         1.600       1.325      SLICE_X10Y146  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C        n/a            0.275         1.600       1.325      SLICE_X10Y146  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C        n/a            0.275         1.600       1.325      SLICE_X10Y147  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C        n/a            0.275         1.600       1.325      SLICE_X10Y147  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C        n/a            0.275         1.600       1.325      SLICE_X10Y147  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C        n/a            0.275         1.600       1.325      SLICE_X10Y147  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C        n/a            0.275         1.600       1.325      SLICE_X10Y147  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C        n/a            0.275         1.600       1.325      SLICE_X10Y147  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk0_0_clk_p
  To Clock:  sys_clk0_0_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk0_0_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk0_0_clk_p }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPLL/CLKIN  n/a            1.250         5.000       3.750      XPLL_X8Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Max Period        n/a     XPLL/CLKIN  n/a            10.000        5.000       5.000      XPLL_X8Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X8Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X8Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Slow    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X8Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Fast    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X8Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  bank1_clkout0
  To Clock:  bank1_clkout0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_clkout0
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0 }

Check Type        Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPLL/CLKIN    n/a            1.250         1.250       0.000      XPLL_X6Y0   top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Min Period        n/a     XPLL/CLKOUT0  n/a            1.250         1.250       0.000      XPLL_X8Y0   top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
Min Period        n/a     XPLL/CLKIN    n/a            1.250         1.250       0.000      XPLL_X10Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.250       8.750      XPLL_X6Y0   top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.250       8.750      XPLL_X10Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X6Y0   top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X6Y0   top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X10Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X10Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X6Y0   top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X6Y0   top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X10Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X10Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[0]
  To Clock:  pll_clktoxphy[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[0]
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X27Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X28Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X29Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X30Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X32Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X33Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X34Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X35Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X31Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[8].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X6Y0   top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X27Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X27Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X28Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X28Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X29Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X29Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X30Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X30Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X32Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X32Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X27Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X27Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X28Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X28Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X29Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X29Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X30Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X30Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X32Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X32Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[2]
  To Clock:  pll_clktoxphy[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[2]
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X45Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X46Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X47Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X48Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X50Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X51Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X10Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X45Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X45Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X46Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X46Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X47Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X47Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X48Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X48Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X50Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X50Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X45Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X45Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X46Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X46Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X47Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X47Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X48Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X48Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X50Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X50Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  bank1_xpll0_fifo_rd_clk
  To Clock:  bank1_xpll0_fifo_rd_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_xpll0_fifo_rd_clk
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPLL/CLKOUT2      n/a            1.250         1.250       0.000      XPLL_X8Y0   top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X27Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X28Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X29Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X30Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X32Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X33Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X34Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X35Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X31Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[8].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X27Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X27Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X28Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X28Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X29Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X29Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X30Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X30Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X32Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X32Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X27Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X27Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X28Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X28Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X29Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X29Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X30Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X30Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X32Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X32Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  mc_clk_xpll
  To Clock:  mc_clk_xpll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mc_clk_xpll
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1 }

Check Type  Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period  n/a     XPLL/CLKOUT1  n/a            1.250         1.250       0.000      XPLL_X8Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_xpll
  To Clock:  pll_clk_xpll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_xpll
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X36Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X37Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X38Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X39Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X41Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X42Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X43Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X44Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X8Y0   top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X36Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X36Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X37Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X37Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X38Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X38Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X39Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X39Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X41Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X41Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X36Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X36Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X37Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X37Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X38Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X38Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X39Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X39Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X41Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X41Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk0_1_clk_p
  To Clock:  sys_clk0_1_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk0_1_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk0_1_clk_p }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPLL/CLKIN  n/a            1.250         5.000       3.750      XPLL_X14Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Max Period        n/a     XPLL/CLKIN  n/a            10.000        5.000       5.000      XPLL_X14Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X14Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X14Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Slow    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X14Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Fast    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X14Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  bank1_clkout0_1
  To Clock:  bank1_clkout0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_clkout0_1
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0 }

Check Type        Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPLL/CLKIN    n/a            1.250         1.250       0.000      XPLL_X12Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Min Period        n/a     XPLL/CLKOUT0  n/a            1.250         1.250       0.000      XPLL_X14Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
Min Period        n/a     XPLL/CLKIN    n/a            1.250         1.250       0.000      XPLL_X16Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.250       8.750      XPLL_X12Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.250       8.750      XPLL_X16Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X12Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X12Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X16Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X16Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X12Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X12Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X16Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X16Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[0]_1
  To Clock:  pll_clktoxphy[0]_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[0]_1
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X54Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X55Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X56Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X57Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X59Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X60Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X61Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X62Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X58Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[8].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X12Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X54Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X54Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X55Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X55Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X56Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X56Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X57Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X57Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X59Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X59Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X54Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X54Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X55Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X55Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X56Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X56Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X57Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X57Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X59Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X59Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[2]_1
  To Clock:  pll_clktoxphy[2]_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[2]_1
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X72Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X73Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X74Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X75Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X77Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X78Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X16Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X72Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X72Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X73Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X73Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X74Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X74Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X75Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X75Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X77Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X77Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X72Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X72Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X73Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X73Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X74Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X74Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X75Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X75Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X77Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X77Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  bank1_xpll0_fifo_rd_clk_1
  To Clock:  bank1_xpll0_fifo_rd_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_xpll0_fifo_rd_clk_1
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPLL/CLKOUT2      n/a            1.250         1.250       0.000      XPLL_X14Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X54Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X55Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X56Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X57Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X59Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X60Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X61Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X62Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X58Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[8].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X54Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X54Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X55Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X55Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X56Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X56Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X57Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X57Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X59Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X59Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X54Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X54Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X55Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X55Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X56Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X56Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X57Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X57Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X59Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X59Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  mc_clk_xpll_1
  To Clock:  mc_clk_xpll_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mc_clk_xpll_1
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1 }

Check Type  Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period  n/a     XPLL/CLKOUT1  n/a            1.250         1.250       0.000      XPLL_X14Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_xpll_1
  To Clock:  pll_clk_xpll_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_xpll_1
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X63Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X64Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X65Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X66Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X68Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X69Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X70Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X71Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X14Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X63Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X63Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X64Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X64Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X65Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X65Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X66Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X66Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X68Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X68Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X63Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X63Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X64Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X64Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X65Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X65Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X66Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X66Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X68Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X68Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk0_2_clk_p
  To Clock:  sys_clk0_2_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk0_2_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk0_2_clk_p }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPLL/CLKIN  n/a            1.250         5.000       3.750      XPLL_X20Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Max Period        n/a     XPLL/CLKIN  n/a            10.000        5.000       5.000      XPLL_X20Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X20Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X20Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Slow    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X20Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Fast    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X20Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  bank1_clkout0_2
  To Clock:  bank1_clkout0_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_clkout0_2
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0 }

Check Type        Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPLL/CLKIN    n/a            1.250         1.250       0.000      XPLL_X18Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Min Period        n/a     XPLL/CLKOUT0  n/a            1.250         1.250       0.000      XPLL_X20Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
Min Period        n/a     XPLL/CLKIN    n/a            1.250         1.250       0.000      XPLL_X22Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.250       8.750      XPLL_X18Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.250       8.750      XPLL_X22Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X18Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X18Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X22Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X22Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X18Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X18Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X22Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X22Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[0]_2
  To Clock:  pll_clktoxphy[0]_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[0]_2
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X81Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X82Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X83Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X84Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X86Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X87Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X88Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X89Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X85Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[8].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X18Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X81Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X81Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X82Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X82Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X83Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X83Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X84Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X84Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X86Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X86Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X81Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X81Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X82Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X82Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X83Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X83Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X84Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X84Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X86Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X86Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[2]_2
  To Clock:  pll_clktoxphy[2]_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[2]_2
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X99Y0   top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X100Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X101Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X102Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X104Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X105Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X22Y0   top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X99Y0   top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X99Y0   top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X100Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X100Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X101Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X101Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X102Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X102Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X104Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X104Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X99Y0   top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X99Y0   top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X100Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X100Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X101Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X101Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X102Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X102Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X104Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X104Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  bank1_xpll0_fifo_rd_clk_2
  To Clock:  bank1_xpll0_fifo_rd_clk_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_xpll0_fifo_rd_clk_2
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPLL/CLKOUT2      n/a            1.250         1.250       0.000      XPLL_X20Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X81Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X82Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X83Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X84Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X86Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X87Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X88Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X89Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X85Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[8].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X81Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X81Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X82Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X82Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X83Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X83Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X84Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X84Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X86Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X86Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X81Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X81Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X82Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X82Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X83Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X83Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X84Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X84Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X86Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X86Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  mc_clk_xpll_2
  To Clock:  mc_clk_xpll_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mc_clk_xpll_2
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1 }

Check Type  Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period  n/a     XPLL/CLKOUT1  n/a            1.250         1.250       0.000      XPLL_X20Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_xpll_2
  To Clock:  pll_clk_xpll_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_xpll_2
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X90Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X91Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X92Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X93Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X95Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X96Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X97Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X98Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X20Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X90Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X90Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X91Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X91Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X92Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X92Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X93Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X93Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X95Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X95Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X90Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X90Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X91Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X91Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X92Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X92Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X93Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X93Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X95Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X95Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk0_3_clk_p
  To Clock:  sys_clk0_3_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk0_3_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk0_3_clk_p }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPLL/CLKIN  n/a            1.250         5.000       3.750      XPLL_X2Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Max Period        n/a     XPLL/CLKIN  n/a            10.000        5.000       5.000      XPLL_X2Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X2Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X2Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Slow    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X2Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Fast    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X2Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  bank1_clkout0_3
  To Clock:  bank1_clkout0_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_clkout0_3
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0 }

Check Type        Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPLL/CLKIN    n/a            1.250         1.250       0.000      XPLL_X0Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Min Period        n/a     XPLL/CLKOUT0  n/a            1.250         1.250       0.000      XPLL_X2Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
Min Period        n/a     XPLL/CLKIN    n/a            1.250         1.250       0.000      XPLL_X4Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.250       8.750      XPLL_X0Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.250       8.750      XPLL_X4Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X0Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X0Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X4Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X4Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X0Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X0Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X4Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X4Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[0]_3
  To Clock:  pll_clktoxphy[0]_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[0]_3
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X0Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X1Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X2Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X3Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X5Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X6Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X7Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X8Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X4Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[8].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X0Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X0Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X0Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X1Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X1Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X2Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X2Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X3Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X3Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X5Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X5Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X0Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X0Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X1Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X1Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X2Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X2Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X3Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X3Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X5Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X5Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[2]_3
  To Clock:  pll_clktoxphy[2]_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[2]_3
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X18Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X19Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X20Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X21Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X23Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X24Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X4Y0   top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X18Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X18Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X19Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X19Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X20Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X20Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X21Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X21Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X23Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X23Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X18Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X18Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X19Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X19Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X20Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X20Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X21Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X21Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X23Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X23Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  bank1_xpll0_fifo_rd_clk_3
  To Clock:  bank1_xpll0_fifo_rd_clk_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_xpll0_fifo_rd_clk_3
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPLL/CLKOUT2      n/a            1.250         1.250       0.000      XPLL_X2Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X0Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X1Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X2Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X3Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X5Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X6Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X7Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X8Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X4Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[8].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X0Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X0Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X1Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X1Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X2Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X2Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X3Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X3Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X5Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X5Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X0Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X0Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X1Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X1Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X2Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X2Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X3Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X3Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X5Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X5Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  mc_clk_xpll_3
  To Clock:  mc_clk_xpll_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mc_clk_xpll_3
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1 }

Check Type  Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period  n/a     XPLL/CLKOUT1  n/a            1.250         1.250       0.000      XPLL_X2Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_xpll_3
  To Clock:  pll_clk_xpll_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_xpll_3
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X9Y0   top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X10Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X11Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X12Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X14Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X15Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X16Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X17Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X2Y0   top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X9Y0   top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X9Y0   top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X10Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X10Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X11Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X11Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X12Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X12Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X14Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X14Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X9Y0   top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X9Y0   top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X10Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X10Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X11Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X11Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X12Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X12Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X14Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X14Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pluserclk0_bufg_in
  To Clock:  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT

Setup :            0  Failing Endpoints,  Worst Slack        0.784ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][8]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[309]
                            (rising edge-triggered cell CPM_MAIN clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.090ns (4.803%)  route 1.784ns (95.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.338ns = ( 4.338 - 4.000 ) 
    Source Clock Delay      (SCD):    1.051ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.480ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Source):      2.308ns (routing 0.739ns, distribution 1.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.475    -1.716 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.466    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.257 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.308     1.051    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X15Y152        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][8]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y152        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.090     1.141 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][8]/Q
                         net (fo=1, routed)           1.784     2.925    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFPCIE0PLRQAXISAXISRQTDATA[309]
    CPM_MAIN_X0Y0        CPM_MAIN                                     r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[309]
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
                         clock pessimism              0.357     4.695                     
                         clock uncertainty           -0.480     4.215                     
    CPM_MAIN_X0Y0        CPM_MAIN (Setup_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_IFPCIE0PLRQAXISAXISRQTDATA[309])
                                                     -0.506     3.709    static           top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST
  -------------------------------------------------------------------
                         required time                          3.709                     
                         arrival time                          -2.925                     
  -------------------------------------------------------------------
                         slack                                  0.784                     

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][10]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[311]
                            (rising edge-triggered cell CPM_MAIN clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.090ns (5.022%)  route 1.702ns (94.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.338ns = ( 4.338 - 4.000 ) 
    Source Clock Delay      (SCD):    1.072ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.480ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Source):      2.329ns (routing 0.739ns, distribution 1.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.475    -1.716 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.466    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.257 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.329     1.072    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X16Y151        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][10]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X16Y151        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     1.162 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][10]/Q
                         net (fo=1, routed)           1.702     2.864    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFPCIE0PLRQAXISAXISRQTDATA[311]
    CPM_MAIN_X0Y0        CPM_MAIN                                     r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[311]
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
                         clock pessimism              0.357     4.695                     
                         clock uncertainty           -0.480     4.215                     
    CPM_MAIN_X0Y0        CPM_MAIN (Setup_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_IFPCIE0PLRQAXISAXISRQTDATA[311])
                                                     -0.562     3.653    static           top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST
  -------------------------------------------------------------------
                         required time                          3.653                     
                         arrival time                          -2.864                     
  -------------------------------------------------------------------
                         slack                                  0.788                     

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[h2c_byp_in][ch][0]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[130]
                            (rising edge-triggered cell CPM_MAIN clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        1.734ns  (logic 0.092ns (5.306%)  route 1.642ns (94.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.338ns = ( 4.338 - 4.000 ) 
    Source Clock Delay      (SCD):    1.072ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.480ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Source):      2.329ns (routing 0.739ns, distribution 1.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.475    -1.716 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.466    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.257 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.329     1.072    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X16Y151        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[h2c_byp_in][ch][0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X16Y151        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.092     1.164 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[h2c_byp_in][ch][0]/Q
                         net (fo=1, routed)           1.642     2.806    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFPCIE0PLRQAXISAXISRQTDATA[130]
    CPM_MAIN_X0Y0        CPM_MAIN                                     r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[130]
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
                         clock pessimism              0.357     4.695                     
                         clock uncertainty           -0.480     4.215                     
    CPM_MAIN_X0Y0        CPM_MAIN (Setup_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_IFPCIE0PLRQAXISAXISRQTDATA[130])
                                                     -0.520     3.695    static           top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST
  -------------------------------------------------------------------
                         required time                          3.695                     
                         arrival time                          -2.806                     
  -------------------------------------------------------------------
                         slack                                  0.888                     

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[dma_reset]/C
                            (rising edge-triggered cell FDPE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLCCAXISAXISCCTUSER[0]
                            (rising edge-triggered cell CPM_MAIN clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 0.092ns (5.346%)  route 1.629ns (94.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.338ns = ( 4.338 - 4.000 ) 
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.480ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Source):      2.297ns (routing 0.739ns, distribution 1.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.475    -1.716 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.466    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.257 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.297     1.040    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X18Y144        FDPE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[dma_reset]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X18Y144        FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.092     1.132 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[dma_reset]/Q
                         net (fo=1, routed)           1.629     2.761    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFPCIE0PLCCAXISAXISCCTUSER[0]
    CPM_MAIN_X0Y0        CPM_MAIN                                     r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLCCAXISAXISCCTUSER[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
                         clock pessimism              0.357     4.695                     
                         clock uncertainty           -0.480     4.215                     
    CPM_MAIN_X0Y0        CPM_MAIN (Setup_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_IFPCIE0PLCCAXISAXISCCTUSER[0])
                                                     -0.550     3.665    static           top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST
  -------------------------------------------------------------------
                         required time                          3.665                     
                         arrival time                          -2.761                     
  -------------------------------------------------------------------
                         slack                                  0.904                     

Slack (MET) :             0.907ns  (required time - arrival time)
  Source:                 top_i/blp/pcie_vsec/U0/read_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMPCIEA0CFGHPICFGEXTREADDATA[24]
                            (rising edge-triggered cell CPM_MAIN clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.091ns (4.904%)  route 1.765ns (95.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.338ns = ( 4.338 - 4.000 ) 
    Source Clock Delay      (SCD):    1.061ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.480ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Source):      2.318ns (routing 0.739ns, distribution 1.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.475    -1.716 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.466    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.257 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.318     1.061    static         top_i/blp/pcie_vsec/U0/user_clk
    SLICE_X17Y162        FDRE                                         r  static         top_i/blp/pcie_vsec/U0/read_data_reg[24]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X17Y162        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.091     1.152 r  static         top_i/blp/pcie_vsec/U0/read_data_reg[24]/Q
                         net (fo=2, routed)           1.765     2.916    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMPCIEA0CFGHPICFGEXTREADDATA[24]
    CPM_MAIN_X0Y0        CPM_MAIN                                     r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMPCIEA0CFGHPICFGEXTREADDATA[24]
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
                         clock pessimism              0.357     4.695                     
                         clock uncertainty           -0.480     4.215                     
    CPM_MAIN_X0Y0        CPM_MAIN (Setup_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_IFCPMPCIEA0CFGHPICFGEXTREADDATA[24])
                                                     -0.391     3.824    static           top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST
  -------------------------------------------------------------------
                         required time                          3.824                     
                         arrival time                          -2.916                     
  -------------------------------------------------------------------
                         slack                                  0.907                     

Slack (MET) :             0.940ns  (required time - arrival time)
  Source:                 top_i/blp/pcie_vsec/U0/read_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMPCIEA0CFGHPICFGEXTREADDATA[12]
                            (rising edge-triggered cell CPM_MAIN clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        1.829ns  (logic 0.090ns (4.920%)  route 1.739ns (95.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.338ns = ( 4.338 - 4.000 ) 
    Source Clock Delay      (SCD):    1.061ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.480ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Source):      2.318ns (routing 0.739ns, distribution 1.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.475    -1.716 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.466    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.257 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.318     1.061    static         top_i/blp/pcie_vsec/U0/user_clk
    SLICE_X17Y162        FDRE                                         r  static         top_i/blp/pcie_vsec/U0/read_data_reg[25]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X17Y162        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.090     1.151 r  static         top_i/blp/pcie_vsec/U0/read_data_reg[25]/Q
                         net (fo=2, routed)           1.739     2.890    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMPCIEA0CFGHPICFGEXTREADDATA[12]
    CPM_MAIN_X0Y0        CPM_MAIN                                     r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMPCIEA0CFGHPICFGEXTREADDATA[12]
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
                         clock pessimism              0.357     4.695                     
                         clock uncertainty           -0.480     4.215                     
    CPM_MAIN_X0Y0        CPM_MAIN (Setup_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_IFCPMPCIEA0CFGHPICFGEXTREADDATA[12])
                                                     -0.385     3.830    static           top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST
  -------------------------------------------------------------------
                         required time                          3.830                     
                         arrival time                          -2.890                     
  -------------------------------------------------------------------
                         slack                                  0.940                     

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[dma_mgmt_req][vld]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[336]
                            (rising edge-triggered cell CPM_MAIN clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        1.637ns  (logic 0.091ns (5.559%)  route 1.546ns (94.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.338ns = ( 4.338 - 4.000 ) 
    Source Clock Delay      (SCD):    1.072ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.480ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Source):      2.329ns (routing 0.739ns, distribution 1.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.475    -1.716 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.466    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.257 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.329     1.072    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X16Y151        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[dma_mgmt_req][vld]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X16Y151        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     1.163 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[dma_mgmt_req][vld]/Q
                         net (fo=1, routed)           1.546     2.709    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFPCIE0PLRQAXISAXISRQTDATA[336]
    CPM_MAIN_X0Y0        CPM_MAIN                                     r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[336]
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
                         clock pessimism              0.357     4.695                     
                         clock uncertainty           -0.480     4.215                     
    CPM_MAIN_X0Y0        CPM_MAIN (Setup_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_IFPCIE0PLRQAXISAXISRQTDATA[336])
                                                     -0.546     3.669    static           top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST
  -------------------------------------------------------------------
                         required time                          3.669                     
                         arrival time                          -2.709                     
  -------------------------------------------------------------------
                         slack                                  0.959                     

Slack (MET) :             0.978ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[h2c_axis_cmp][1]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[339]
                            (rising edge-triggered cell CPM_MAIN clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.091ns (5.502%)  route 1.563ns (94.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.338ns = ( 4.338 - 4.000 ) 
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.480ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Source):      2.297ns (routing 0.739ns, distribution 1.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.475    -1.716 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.466    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.257 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.297     1.040    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X18Y144        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[h2c_axis_cmp][1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X18Y144        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     1.131 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[h2c_axis_cmp][1]/Q
                         net (fo=1, routed)           1.563     2.694    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFPCIE0PLRQAXISAXISRQTDATA[339]
    CPM_MAIN_X0Y0        CPM_MAIN                                     r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[339]
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
                         clock pessimism              0.357     4.695                     
                         clock uncertainty           -0.480     4.215                     
    CPM_MAIN_X0Y0        CPM_MAIN (Setup_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_IFPCIE0PLRQAXISAXISRQTDATA[339])
                                                     -0.543     3.672    static           top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST
  -------------------------------------------------------------------
                         required time                          3.672                     
                         arrival time                          -2.694                     
  -------------------------------------------------------------------
                         slack                                  0.978                     

Slack (MET) :             0.982ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][1]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[302]
                            (rising edge-triggered cell CPM_MAIN clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.091ns (5.430%)  route 1.585ns (94.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.338ns = ( 4.338 - 4.000 ) 
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.480ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Source):      2.330ns (routing 0.739ns, distribution 1.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.475    -1.716 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.466    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.257 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.330     1.073    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X16Y157        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X16Y157        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.091     1.164 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][1]/Q
                         net (fo=1, routed)           1.585     2.749    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFPCIE0PLRQAXISAXISRQTDATA[302]
    CPM_MAIN_X0Y0        CPM_MAIN                                     r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[302]
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
                         clock pessimism              0.357     4.695                     
                         clock uncertainty           -0.480     4.215                     
    CPM_MAIN_X0Y0        CPM_MAIN (Setup_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_IFPCIE0PLRQAXISAXISRQTDATA[302])
                                                     -0.484     3.731    static           top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST
  -------------------------------------------------------------------
                         required time                          3.731                     
                         arrival time                          -2.749                     
  -------------------------------------------------------------------
                         slack                                  0.982                     

Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[dma_mgmt_cpl][crd]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[318]
                            (rising edge-triggered cell CPM_MAIN clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.091ns (5.716%)  route 1.501ns (94.284%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.338ns = ( 4.338 - 4.000 ) 
    Source Clock Delay      (SCD):    1.072ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.480ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Source):      2.329ns (routing 0.739ns, distribution 1.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.475    -1.716 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.466    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.257 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.329     1.072    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X16Y151        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[dma_mgmt_cpl][crd]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X16Y151        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.091     1.163 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[dma_mgmt_cpl][crd]/Q
                         net (fo=1, routed)           1.501     2.664    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFPCIE0PLRQAXISAXISRQTDATA[318]
    CPM_MAIN_X0Y0        CPM_MAIN                                     r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[318]
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
                         clock pessimism              0.357     4.695                     
                         clock uncertainty           -0.480     4.215                     
    CPM_MAIN_X0Y0        CPM_MAIN (Setup_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_IFPCIE0PLRQAXISAXISRQTDATA[318])
                                                     -0.552     3.663    static           top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST
  -------------------------------------------------------------------
                         required time                          3.663                     
                         arrival time                          -2.664                     
  -------------------------------------------------------------------
                         slack                                  0.998                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[h2c_axis_cmp][2]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[340]
                            (rising edge-triggered cell CPM_MAIN clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.050ns (7.937%)  route 0.580ns (92.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    -0.175ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.480ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Source):      1.438ns (routing 0.449ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.279    -1.844 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.725    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.613 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.438    -0.175    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X15Y152        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[h2c_axis_cmp][2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y152        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.050    -0.125 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[h2c_axis_cmp][2]/Q
                         net (fo=1, routed)           0.580     0.455    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFPCIE0PLRQAXISAXISRQTDATA[340]
    CPM_MAIN_X0Y0        CPM_MAIN                                     r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[340]
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
                         clock pessimism             -0.303     0.017                     
                         clock uncertainty            0.480     0.497                     
    CPM_MAIN_X0Y0        CPM_MAIN (Hold_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_IFPCIE0PLRQAXISAXISRQTDATA[340])
                                                     -0.055     0.442    static           top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST
  -------------------------------------------------------------------
                         required time                         -0.442                     
                         arrival time                           0.455                     
  -------------------------------------------------------------------
                         slack                                  0.013                     

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 top_i/blp/pcie_vsec/U0/read_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMPCIEA0CFGHPICFGEXTREADDATA[1]
                            (rising edge-triggered cell CPM_MAIN clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.049ns (7.668%)  route 0.590ns (92.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    -0.164ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.480ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Source):      1.449ns (routing 0.449ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.279    -1.844 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.725    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.613 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.449    -0.164    static         top_i/blp/pcie_vsec/U0/user_clk
    SLICE_X17Y162        FDRE                                         r  static         top_i/blp/pcie_vsec/U0/read_data_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X17Y162        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.049    -0.115 r  static         top_i/blp/pcie_vsec/U0/read_data_reg[1]/Q
                         net (fo=1, routed)           0.590     0.475    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMPCIEA0CFGHPICFGEXTREADDATA[1]
    CPM_MAIN_X0Y0        CPM_MAIN                                     r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMPCIEA0CFGHPICFGEXTREADDATA[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
                         clock pessimism             -0.303     0.017                     
                         clock uncertainty            0.480     0.497                     
    CPM_MAIN_X0Y0        CPM_MAIN (Hold_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_IFCPMPCIEA0CFGHPICFGEXTREADDATA[1])
                                                     -0.038     0.459    static           top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST
  -------------------------------------------------------------------
                         required time                         -0.459                     
                         arrival time                           0.475                     
  -------------------------------------------------------------------
                         slack                                  0.016                     

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 top_i/blp/pcie_vsec/U0/read_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMPCIEA0CFGHPICFGEXTREADDATAVALID
                            (rising edge-triggered cell CPM_MAIN clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.049ns (8.305%)  route 0.541ns (91.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    -0.166ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.480ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Source):      1.447ns (routing 0.449ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.279    -1.844 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.725    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.613 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.447    -0.166    static         top_i/blp/pcie_vsec/U0/user_clk
    SLICE_X17Y156        FDRE                                         r  static         top_i/blp/pcie_vsec/U0/read_data_valid_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X17Y156        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.049    -0.117 r  static         top_i/blp/pcie_vsec/U0/read_data_valid_reg/Q
                         net (fo=1, routed)           0.541     0.424    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMPCIEA0CFGHPICFGEXTREADDATAVALID
    CPM_MAIN_X0Y0        CPM_MAIN                                     r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMPCIEA0CFGHPICFGEXTREADDATAVALID
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
                         clock pessimism             -0.303     0.017                     
                         clock uncertainty            0.480     0.497                     
    CPM_MAIN_X0Y0        CPM_MAIN (Hold_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_IFCPMPCIEA0CFGHPICFGEXTREADDATAVALID)
                                                     -0.096     0.401    static           top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST
  -------------------------------------------------------------------
                         required time                         -0.401                     
                         arrival time                           0.424                     
  -------------------------------------------------------------------
                         slack                                  0.023                     

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[h2c_axis_cmp][3]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[341]
                            (rising edge-triggered cell CPM_MAIN clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.050ns (7.704%)  route 0.599ns (92.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    -0.170ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.480ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Source):      1.443ns (routing 0.449ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.279    -1.844 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.725    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.613 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.443    -0.170    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X14Y152        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[h2c_axis_cmp][3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y152        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.050    -0.120 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[h2c_axis_cmp][3]/Q
                         net (fo=1, routed)           0.599     0.479    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFPCIE0PLRQAXISAXISRQTDATA[341]
    CPM_MAIN_X0Y0        CPM_MAIN                                     r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[341]
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
                         clock pessimism             -0.303     0.017                     
                         clock uncertainty            0.480     0.497                     
    CPM_MAIN_X0Y0        CPM_MAIN (Hold_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_IFPCIE0PLRQAXISAXISRQTDATA[341])
                                                     -0.056     0.441    static           top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST
  -------------------------------------------------------------------
                         required time                         -0.441                     
                         arrival time                           0.479                     
  -------------------------------------------------------------------
                         slack                                  0.038                     

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][3]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[304]
                            (rising edge-triggered cell CPM_MAIN clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.049ns (7.413%)  route 0.612ns (92.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    -0.175ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.480ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Source):      1.438ns (routing 0.449ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.279    -1.844 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.725    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.613 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.438    -0.175    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X15Y152        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y152        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.049    -0.126 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][3]/Q
                         net (fo=1, routed)           0.612     0.486    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFPCIE0PLRQAXISAXISRQTDATA[304]
    CPM_MAIN_X0Y0        CPM_MAIN                                     r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[304]
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
                         clock pessimism             -0.303     0.017                     
                         clock uncertainty            0.480     0.497                     
    CPM_MAIN_X0Y0        CPM_MAIN (Hold_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_IFPCIE0PLRQAXISAXISRQTDATA[304])
                                                     -0.051     0.446    static           top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST
  -------------------------------------------------------------------
                         required time                         -0.446                     
                         arrival time                           0.486                     
  -------------------------------------------------------------------
                         slack                                  0.040                     

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][12]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[313]
                            (rising edge-triggered cell CPM_MAIN clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.049ns (7.238%)  route 0.628ns (92.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    -0.175ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.480ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Source):      1.438ns (routing 0.449ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.279    -1.844 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.725    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.613 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.438    -0.175    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X15Y152        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][12]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y152        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049    -0.126 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][12]/Q
                         net (fo=1, routed)           0.628     0.502    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFPCIE0PLRQAXISAXISRQTDATA[313]
    CPM_MAIN_X0Y0        CPM_MAIN                                     r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[313]
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
                         clock pessimism             -0.303     0.017                     
                         clock uncertainty            0.480     0.497                     
    CPM_MAIN_X0Y0        CPM_MAIN (Hold_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_IFPCIE0PLRQAXISAXISRQTDATA[313])
                                                     -0.043     0.454    static           top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST
  -------------------------------------------------------------------
                         required time                         -0.454                     
                         arrival time                           0.502                     
  -------------------------------------------------------------------
                         slack                                  0.048                     

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[vdm][crdt]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[337]
                            (rising edge-triggered cell CPM_MAIN clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.050ns (7.236%)  route 0.641ns (92.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    -0.175ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.480ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Source):      1.438ns (routing 0.449ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.279    -1.844 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.725    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.613 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.438    -0.175    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X15Y152        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[vdm][crdt]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y152        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050    -0.125 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[vdm][crdt]/Q
                         net (fo=1, routed)           0.641     0.516    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFPCIE0PLRQAXISAXISRQTDATA[337]
    CPM_MAIN_X0Y0        CPM_MAIN                                     r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[337]
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
                         clock pessimism             -0.303     0.017                     
                         clock uncertainty            0.480     0.497                     
    CPM_MAIN_X0Y0        CPM_MAIN (Hold_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_IFPCIE0PLRQAXISAXISRQTDATA[337])
                                                     -0.048     0.449    static           top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST
  -------------------------------------------------------------------
                         required time                         -0.449                     
                         arrival time                           0.516                     
  -------------------------------------------------------------------
                         slack                                  0.067                     

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][9]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[310]
                            (rising edge-triggered cell CPM_MAIN clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.050ns (7.236%)  route 0.641ns (92.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    -0.171ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.480ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Source):      1.442ns (routing 0.449ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.279    -1.844 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.725    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.613 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.442    -0.171    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X14Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y153        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050    -0.121 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][9]/Q
                         net (fo=1, routed)           0.641     0.520    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFPCIE0PLRQAXISAXISRQTDATA[310]
    CPM_MAIN_X0Y0        CPM_MAIN                                     r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[310]
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
                         clock pessimism             -0.303     0.017                     
                         clock uncertainty            0.480     0.497                     
    CPM_MAIN_X0Y0        CPM_MAIN (Hold_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_IFPCIE0PLRQAXISAXISRQTDATA[310])
                                                     -0.046     0.451    static           top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST
  -------------------------------------------------------------------
                         required time                         -0.451                     
                         arrival time                           0.520                     
  -------------------------------------------------------------------
                         slack                                  0.069                     

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][0]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[301]
                            (rising edge-triggered cell CPM_MAIN clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.049ns (7.292%)  route 0.623ns (92.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    -0.164ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.480ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Source):      1.449ns (routing 0.449ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.279    -1.844 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.725    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.613 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.449    -0.164    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X16Y151        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X16Y151        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.049    -0.115 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][0]/Q
                         net (fo=1, routed)           0.623     0.508    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFPCIE0PLRQAXISAXISRQTDATA[301]
    CPM_MAIN_X0Y0        CPM_MAIN                                     r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[301]
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
                         clock pessimism             -0.303     0.017                     
                         clock uncertainty            0.480     0.497                     
    CPM_MAIN_X0Y0        CPM_MAIN (Hold_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_IFPCIE0PLRQAXISAXISRQTDATA[301])
                                                     -0.070     0.427    static           top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST
  -------------------------------------------------------------------
                         required time                         -0.427                     
                         arrival time                           0.508                     
  -------------------------------------------------------------------
                         slack                                  0.081                     

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][4]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[305]
                            (rising edge-triggered cell CPM_MAIN clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.049ns (6.990%)  route 0.652ns (93.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    -0.175ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.480ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Source):      1.438ns (routing 0.449ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.279    -1.844 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.725    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.613 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.438    -0.175    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X15Y152        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y152        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.049    -0.126 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][4]/Q
                         net (fo=1, routed)           0.652     0.526    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFPCIE0PLRQAXISAXISRQTDATA[305]
    CPM_MAIN_X0Y0        CPM_MAIN                                     r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[305]
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
                         clock pessimism             -0.303     0.017                     
                         clock uncertainty            0.480     0.497                     
    CPM_MAIN_X0Y0        CPM_MAIN (Hold_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_IFPCIE0PLRQAXISAXISRQTDATA[305])
                                                     -0.056     0.441    static           top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST
  -------------------------------------------------------------------
                         required time                         -0.441                     
                         arrival time                           0.526                     
  -------------------------------------------------------------------
                         slack                                  0.085                     





---------------------------------------------------------------------------------------------------
From Clock:  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
  To Clock:  pluserclk0_bufg_in

Setup :            0  Failing Endpoints,  Worst Slack        0.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/pcie_vsec/U0/read_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.982ns (34.682%)  route 1.849ns (65.318%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.064ns = ( 3.936 - 4.000 ) 
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 2.091ns (routing 0.677ns, distribution 1.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.200     0.212 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.215 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.031     0.246    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGEXTREGISTERNUMBER[0])
                                                      0.893     1.139 f  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGEXTREGISTERNUMBER[0]
                         net (fo=4, routed)           1.785     2.924    static         top_i/blp/pcie_vsec/U0/read_data[1]_i_1/I2
    SLICE_X17Y162        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.089     3.013 r  static         top_i/blp/pcie_vsec/U0/read_data[1]_i_1/LUT6/O
                         net (fo=1, routed)           0.064     3.077    static         top_i/blp/pcie_vsec/U0/p_1_out[1]
    SLICE_X17Y162        FDRE                                         r  static         top_i/blp/pcie_vsec/U0/read_data_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.101     1.514 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.685    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.091     3.936    static         top_i/blp/pcie_vsec/U0/user_clk
    SLICE_X17Y162        FDRE                                         r  static         top_i/blp/pcie_vsec/U0/read_data_reg[1]/C
                         clock pessimism              0.269     4.205                     
                         clock uncertainty           -0.600     3.605                     
    SLICE_X17Y162        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.007     3.612    static           top_i/blp/pcie_vsec/U0/read_data_reg[1]
  -------------------------------------------------------------------
                         required time                          3.612                     
                         arrival time                          -3.077                     
  -------------------------------------------------------------------
                         slack                                  0.534                     

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/pcie_vsec/U0/read_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.987ns (35.031%)  route 1.830ns (64.969%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.064ns = ( 3.936 - 4.000 ) 
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 2.091ns (routing 0.677ns, distribution 1.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.200     0.212 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.215 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.031     0.246    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGEXTREGISTERNUMBER[0])
                                                      0.893     1.139 f  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGEXTREGISTERNUMBER[0]
                         net (fo=4, routed)           1.785     2.924    static         top_i/blp/pcie_vsec/U0/read_data[1]_i_1/I2
    SLICE_X17Y162        LUT5 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.094     3.018 r  static         top_i/blp/pcie_vsec/U0/read_data[1]_i_1/LUT5/O
                         net (fo=1, routed)           0.045     3.063    static         top_i/blp/pcie_vsec/U0/p_1_out[16]
    SLICE_X17Y162        FDRE                                         r  static         top_i/blp/pcie_vsec/U0/read_data_reg[16]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.101     1.514 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.685    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.091     3.936    static         top_i/blp/pcie_vsec/U0/user_clk
    SLICE_X17Y162        FDRE                                         r  static         top_i/blp/pcie_vsec/U0/read_data_reg[16]/C
                         clock pessimism              0.269     4.205                     
                         clock uncertainty           -0.600     3.605                     
    SLICE_X17Y162        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.007     3.612    static           top_i/blp/pcie_vsec/U0/read_data_reg[16]
  -------------------------------------------------------------------
                         required time                          3.612                     
                         arrival time                          -3.063                     
  -------------------------------------------------------------------
                         slack                                  0.548                     

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/pcie_vsec/U0/read_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 1.003ns (36.204%)  route 1.767ns (63.796%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.064ns = ( 3.936 - 4.000 ) 
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 2.091ns (routing 0.677ns, distribution 1.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.200     0.212 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.215 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.031     0.246    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGEXTREGISTERNUMBER[1])
                                                      0.915     1.161 f  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGEXTREGISTERNUMBER[1]
                         net (fo=4, routed)           1.697     2.858    static         top_i/blp/pcie_vsec/U0/register_number[1]
    SLICE_X17Y162        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     2.946 r  static         top_i/blp/pcie_vsec/U0/read_data[24]_i_1/O
                         net (fo=1, routed)           0.070     3.016    static         top_i/blp/pcie_vsec/U0/p_1_out[24]
    SLICE_X17Y162        FDRE                                         r  static         top_i/blp/pcie_vsec/U0/read_data_reg[24]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.101     1.514 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.685    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.091     3.936    static         top_i/blp/pcie_vsec/U0/user_clk
    SLICE_X17Y162        FDRE                                         r  static         top_i/blp/pcie_vsec/U0/read_data_reg[24]/C
                         clock pessimism              0.269     4.205                     
                         clock uncertainty           -0.600     3.605                     
    SLICE_X17Y162        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.007     3.612    static           top_i/blp/pcie_vsec/U0/read_data_reg[24]
  -------------------------------------------------------------------
                         required time                          3.612                     
                         arrival time                          -3.016                     
  -------------------------------------------------------------------
                         slack                                  0.595                     

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/dest_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 0.901ns (34.177%)  route 1.735ns (65.823%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.062ns = ( 3.938 - 4.000 ) 
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 2.093ns (routing 0.677ns, distribution 1.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.200     0.212 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.215 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.031     0.246    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1])
                                                      0.825     1.071 f  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
                         net (fo=4, routed)           0.972     2.043    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
    SLICE_X15Y155        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.076     2.119 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/user_reset_i_1/O
                         net (fo=32, routed)          0.763     2.882    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/user_reset_int
    SLICE_X16Y155        FDRE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/dest_reg_reg[11]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.101     1.514 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.685    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.093     3.938    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/genblk6[1].sram_reg[1][17]
    SLICE_X16Y155        FDRE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/dest_reg_reg[11]/C
                         clock pessimism              0.269     4.207                     
                         clock uncertainty           -0.600     3.607                     
    SLICE_X16Y155        FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.121     3.486    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/dest_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          3.486                     
                         arrival time                          -2.882                     
  -------------------------------------------------------------------
                         slack                                  0.603                     

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/dest_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 0.901ns (34.177%)  route 1.735ns (65.823%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.062ns = ( 3.938 - 4.000 ) 
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 2.093ns (routing 0.677ns, distribution 1.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.200     0.212 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.215 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.031     0.246    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1])
                                                      0.825     1.071 f  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
                         net (fo=4, routed)           0.972     2.043    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
    SLICE_X15Y155        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.076     2.119 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/user_reset_i_1/O
                         net (fo=32, routed)          0.763     2.882    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/user_reset_int
    SLICE_X16Y155        FDRE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/dest_reg_reg[13]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.101     1.514 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.685    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.093     3.938    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/genblk6[1].sram_reg[1][17]
    SLICE_X16Y155        FDRE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/dest_reg_reg[13]/C
                         clock pessimism              0.269     4.207                     
                         clock uncertainty           -0.600     3.607                     
    SLICE_X16Y155        FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.121     3.486    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/dest_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          3.486                     
                         arrival time                          -2.882                     
  -------------------------------------------------------------------
                         slack                                  0.603                     

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/dest_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 0.901ns (34.177%)  route 1.735ns (65.823%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.062ns = ( 3.938 - 4.000 ) 
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 2.093ns (routing 0.677ns, distribution 1.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.200     0.212 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.215 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.031     0.246    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1])
                                                      0.825     1.071 f  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
                         net (fo=4, routed)           0.972     2.043    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
    SLICE_X15Y155        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.076     2.119 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/user_reset_i_1/O
                         net (fo=32, routed)          0.763     2.882    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/user_reset_int
    SLICE_X16Y155        FDRE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/dest_reg_reg[1]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.101     1.514 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.685    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.093     3.938    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/genblk6[1].sram_reg[1][17]
    SLICE_X16Y155        FDRE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/dest_reg_reg[1]/C
                         clock pessimism              0.269     4.207                     
                         clock uncertainty           -0.600     3.607                     
    SLICE_X16Y155        FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.121     3.486    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/dest_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.486                     
                         arrival time                          -2.882                     
  -------------------------------------------------------------------
                         slack                                  0.603                     

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/dest_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 0.901ns (34.177%)  route 1.735ns (65.823%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.062ns = ( 3.938 - 4.000 ) 
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 2.093ns (routing 0.677ns, distribution 1.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.200     0.212 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.215 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.031     0.246    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1])
                                                      0.825     1.071 f  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
                         net (fo=4, routed)           0.972     2.043    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
    SLICE_X15Y155        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.076     2.119 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/user_reset_i_1/O
                         net (fo=32, routed)          0.763     2.882    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/user_reset_int
    SLICE_X16Y155        FDRE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/dest_reg_reg[7]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.101     1.514 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.685    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.093     3.938    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/genblk6[1].sram_reg[1][17]
    SLICE_X16Y155        FDRE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/dest_reg_reg[7]/C
                         clock pessimism              0.269     4.207                     
                         clock uncertainty           -0.600     3.607                     
    SLICE_X16Y155        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.121     3.486    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/dest_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          3.486                     
                         arrival time                          -2.882                     
  -------------------------------------------------------------------
                         slack                                  0.603                     

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/dest_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 0.901ns (34.177%)  route 1.735ns (65.823%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.062ns = ( 3.938 - 4.000 ) 
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 2.093ns (routing 0.677ns, distribution 1.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.200     0.212 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.215 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.031     0.246    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1])
                                                      0.825     1.071 f  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
                         net (fo=4, routed)           0.972     2.043    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
    SLICE_X15Y155        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.076     2.119 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/user_reset_i_1/O
                         net (fo=32, routed)          0.763     2.882    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/user_reset_int
    SLICE_X16Y155        FDRE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/dest_reg_reg[8]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.101     1.514 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.685    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.093     3.938    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/genblk6[1].sram_reg[1][17]
    SLICE_X16Y155        FDRE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/dest_reg_reg[8]/C
                         clock pessimism              0.269     4.207                     
                         clock uncertainty           -0.600     3.607                     
    SLICE_X16Y155        FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.121     3.486    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/dest_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          3.486                     
                         arrival time                          -2.882                     
  -------------------------------------------------------------------
                         slack                                  0.603                     

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/usr_irq_req_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 0.901ns (34.177%)  route 1.735ns (65.823%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.062ns = ( 3.938 - 4.000 ) 
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 2.093ns (routing 0.677ns, distribution 1.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.200     0.212 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.215 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.031     0.246    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1])
                                                      0.825     1.071 f  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
                         net (fo=4, routed)           0.972     2.043    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
    SLICE_X15Y155        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.076     2.119 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/user_reset_i_1/O
                         net (fo=32, routed)          0.763     2.882    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/user_reset_int
    SLICE_X16Y155        FDRE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/usr_irq_req_reg_reg[11]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.101     1.514 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.685    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.093     3.938    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/genblk6[1].sram_reg[1][17]
    SLICE_X16Y155        FDRE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/usr_irq_req_reg_reg[11]/C
                         clock pessimism              0.269     4.207                     
                         clock uncertainty           -0.600     3.607                     
    SLICE_X16Y155        FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.121     3.486    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/usr_irq_req_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          3.486                     
                         arrival time                          -2.882                     
  -------------------------------------------------------------------
                         slack                                  0.603                     

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/usr_irq_req_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 0.901ns (34.177%)  route 1.735ns (65.823%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.062ns = ( 3.938 - 4.000 ) 
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 2.093ns (routing 0.677ns, distribution 1.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.200     0.212 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.215 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.031     0.246    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1])
                                                      0.825     1.071 f  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
                         net (fo=4, routed)           0.972     2.043    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
    SLICE_X15Y155        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.076     2.119 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/user_reset_i_1/O
                         net (fo=32, routed)          0.763     2.882    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/user_reset_int
    SLICE_X16Y155        FDRE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/usr_irq_req_reg_reg[13]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.101     1.514 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.685    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.093     3.938    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/genblk6[1].sram_reg[1][17]
    SLICE_X16Y155        FDRE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/usr_irq_req_reg_reg[13]/C
                         clock pessimism              0.269     4.207                     
                         clock uncertainty           -0.600     3.607                     
    SLICE_X16Y155        FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.121     3.486    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/usr_irq_req_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          3.486                     
                         arrival time                          -2.882                     
  -------------------------------------------------------------------
                         slack                                  0.603                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[h2c_byp_in][crdt_ch][0]/D
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.364ns (31.005%)  route 0.810ns (68.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.767ns
    Source Clock Delay      (SCD):    0.118ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 1.637ns (routing 0.504ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.098     0.102 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.105 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.013     0.118    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0UNIFIEDCQAXISAXISCQTDATA[438])
                                                      0.364     0.482 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0UNIFIEDCQAXISAXISCQTDATA[438]
                         net (fo=1, routed)           0.810     1.292    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out[h2c_byp_in][crdt_ch][0]
    SLICE_X14Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[h2c_byp_in][crdt_ch][0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.770    -1.208 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.021    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.870 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.637     0.767    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X14Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[h2c_byp_in][crdt_ch][0]/C
                         clock pessimism             -0.221     0.546                     
                         clock uncertainty            0.600     1.146                     
    SLICE_X14Y153        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.035     1.181    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[h2c_byp_in][crdt_ch][0]
  -------------------------------------------------------------------
                         required time                         -1.181                     
                         arrival time                           1.292                     
  -------------------------------------------------------------------
                         slack                                  0.111                     

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[irq_out][ack][9]/D
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.400ns (33.727%)  route 0.786ns (66.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.767ns
    Source Clock Delay      (SCD):    0.118ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 1.637ns (routing 0.504ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.098     0.102 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.105 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.013     0.118    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGLPOCFGFUNCTIONSTATUS[5])
                                                      0.400     0.518 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGLPOCFGFUNCTIONSTATUS[5]
                         net (fo=1, routed)           0.786     1.304    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out[irq_out][ack][9]
    SLICE_X14Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[irq_out][ack][9]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.770    -1.208 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.021    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.870 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.637     0.767    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X14Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[irq_out][ack][9]/C
                         clock pessimism             -0.221     0.546                     
                         clock uncertainty            0.600     1.146                     
    SLICE_X14Y153        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.035     1.181    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[irq_out][ack][9]
  -------------------------------------------------------------------
                         required time                         -1.181                     
                         arrival time                           1.304                     
  -------------------------------------------------------------------
                         slack                                  0.123                     

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[irq_out][ack][3]/D
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.315ns (26.471%)  route 0.875ns (73.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.767ns
    Source Clock Delay      (SCD):    0.118ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 1.637ns (routing 0.504ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.098     0.102 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.105 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.013     0.118    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGLPOCFGFUNCTIONPOWERSTATE[11])
                                                      0.315     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGLPOCFGFUNCTIONPOWERSTATE[11]
                         net (fo=1, routed)           0.875     1.308    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out[irq_out][ack][3]
    SLICE_X14Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[irq_out][ack][3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.770    -1.208 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.021    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.870 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.637     0.767    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X14Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[irq_out][ack][3]/C
                         clock pessimism             -0.221     0.546                     
                         clock uncertainty            0.600     1.146                     
    SLICE_X14Y153        FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.035     1.181    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[irq_out][ack][3]
  -------------------------------------------------------------------
                         required time                         -1.181                     
                         arrival time                           1.308                     
  -------------------------------------------------------------------
                         slack                                  0.127                     

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[h2c_byp_in][crdt]/D
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.379ns (31.795%)  route 0.813ns (68.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.767ns
    Source Clock Delay      (SCD):    0.118ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 1.637ns (routing 0.504ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.098     0.102 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.105 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.013     0.118    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0UNIFIEDCQAXISAXISCQTDATA[440])
                                                      0.379     0.497 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0UNIFIEDCQAXISAXISCQTDATA[440]
                         net (fo=1, routed)           0.813     1.310    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out[h2c_byp_in][crdt]
    SLICE_X14Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[h2c_byp_in][crdt]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.770    -1.208 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.021    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.870 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.637     0.767    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X14Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[h2c_byp_in][crdt]/C
                         clock pessimism             -0.221     0.546                     
                         clock uncertainty            0.600     1.146                     
    SLICE_X14Y153        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.035     1.181    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[h2c_byp_in][crdt]
  -------------------------------------------------------------------
                         required time                         -1.181                     
                         arrival time                           1.310                     
  -------------------------------------------------------------------
                         slack                                  0.129                     

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[h2c_axis][tch][0]/D
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.375ns (31.224%)  route 0.826ns (68.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.772ns
    Source Clock Delay      (SCD):    0.118ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 1.642ns (routing 0.504ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.098     0.102 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.105 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.013     0.118    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0UNIFIEDCQAXISAXISCQTDATA[429])
                                                      0.375     0.493 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0UNIFIEDCQAXISAXISCQTDATA[429]
                         net (fo=1, routed)           0.826     1.319    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out[h2c_axis][tch][0]
    SLICE_X14Y152        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[h2c_axis][tch][0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.770    -1.208 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.021    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.870 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.642     0.772    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X14Y152        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[h2c_axis][tch][0]/C
                         clock pessimism             -0.221     0.551                     
                         clock uncertainty            0.600     1.152                     
    SLICE_X14Y152        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.035     1.187    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[h2c_axis][tch][0]
  -------------------------------------------------------------------
                         required time                         -1.187                     
                         arrival time                           1.319                     
  -------------------------------------------------------------------
                         slack                                  0.132                     

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[h2c_axis][tuser][0]/D
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.368ns (29.894%)  route 0.863ns (70.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.767ns
    Source Clock Delay      (SCD):    0.118ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 1.637ns (routing 0.504ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.098     0.102 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.105 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.013     0.118    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0UNIFIEDCQAXISAXISCQTUSER[65])
                                                      0.368     0.486 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0UNIFIEDCQAXISAXISCQTUSER[65]
                         net (fo=1, routed)           0.863     1.349    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out[h2c_axis][tuser][0]
    SLICE_X15Y152        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[h2c_axis][tuser][0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.770    -1.208 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.021    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.870 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.637     0.767    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X15Y152        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[h2c_axis][tuser][0]/C
                         clock pessimism             -0.221     0.546                     
                         clock uncertainty            0.600     1.146                     
    SLICE_X15Y152        FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.035     1.181    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[h2c_axis][tuser][0]
  -------------------------------------------------------------------
                         required time                         -1.181                     
                         arrival time                           1.349                     
  -------------------------------------------------------------------
                         slack                                  0.168                     

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[irq_out][ack][2]/D
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.400ns (32.441%)  route 0.833ns (67.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.767ns
    Source Clock Delay      (SCD):    0.118ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 1.637ns (routing 0.504ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.098     0.102 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.105 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.013     0.118    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGLPOCFGFUNCTIONPOWERSTATE[10])
                                                      0.400     0.518 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGLPOCFGFUNCTIONPOWERSTATE[10]
                         net (fo=1, routed)           0.833     1.351    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out[irq_out][ack][2]
    SLICE_X14Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[irq_out][ack][2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.770    -1.208 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.021    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.870 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.637     0.767    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X14Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[irq_out][ack][2]/C
                         clock pessimism             -0.221     0.546                     
                         clock uncertainty            0.600     1.146                     
    SLICE_X14Y153        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.035     1.181    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[irq_out][ack][2]
  -------------------------------------------------------------------
                         required time                         -1.181                     
                         arrival time                           1.351                     
  -------------------------------------------------------------------
                         slack                                  0.170                     

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/pcie_vsec/U0/read_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        1.244ns  (logic 0.428ns (34.405%)  route 0.816ns (65.595%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.771ns
    Source Clock Delay      (SCD):    0.118ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 1.641ns (routing 0.504ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.098     0.102 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.105 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.013     0.118    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGEXTFUNCTIONNUMBER[0])
                                                      0.419     0.537 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGEXTFUNCTIONNUMBER[0]
                         net (fo=1, routed)           0.792     1.329    static         top_i/blp/pcie_vsec/U0/read_data[1]_i_1/I5
    SLICE_X17Y162        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.009     1.338 r  static         top_i/blp/pcie_vsec/U0/read_data[1]_i_1/LUT6/O
                         net (fo=1, routed)           0.024     1.362    static         top_i/blp/pcie_vsec/U0/p_1_out[1]
    SLICE_X17Y162        FDRE                                         r  static         top_i/blp/pcie_vsec/U0/read_data_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.770    -1.208 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.021    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.870 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.641     0.771    static         top_i/blp/pcie_vsec/U0/user_clk
    SLICE_X17Y162        FDRE                                         r  static         top_i/blp/pcie_vsec/U0/read_data_reg[1]/C
                         clock pessimism             -0.221     0.550                     
                         clock uncertainty            0.600     1.151                     
    SLICE_X17Y162        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.035     1.186    static           top_i/blp/pcie_vsec/U0/read_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.186                     
                         arrival time                           1.362                     
  -------------------------------------------------------------------
                         slack                                  0.176                     

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[h2c_axis][tch][1]/D
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.386ns (30.979%)  route 0.860ns (69.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.772ns
    Source Clock Delay      (SCD):    0.118ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 1.642ns (routing 0.504ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.098     0.102 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.105 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.013     0.118    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0UNIFIEDCQAXISAXISCQTDATA[430])
                                                      0.386     0.504 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0UNIFIEDCQAXISAXISCQTDATA[430]
                         net (fo=1, routed)           0.860     1.364    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out[h2c_axis][tch][1]
    SLICE_X14Y152        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[h2c_axis][tch][1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.770    -1.208 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.021    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.870 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.642     0.772    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X14Y152        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[h2c_axis][tch][1]/C
                         clock pessimism             -0.221     0.551                     
                         clock uncertainty            0.600     1.152                     
    SLICE_X14Y152        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.035     1.187    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[h2c_axis][tch][1]
  -------------------------------------------------------------------
                         required time                         -1.187                     
                         arrival time                           1.364                     
  -------------------------------------------------------------------
                         slack                                  0.177                     

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[irq_out][ack][12]/D
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.379ns (30.320%)  route 0.871ns (69.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.767ns
    Source Clock Delay      (SCD):    0.118ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 1.637ns (routing 0.504ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.098     0.102 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.105 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.013     0.118    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGLPOCFGFUNCTIONSTATUS[8])
                                                      0.379     0.497 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGLPOCFGFUNCTIONSTATUS[8]
                         net (fo=1, routed)           0.871     1.368    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out[irq_out][ack][12]
    SLICE_X14Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[irq_out][ack][12]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.770    -1.208 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.021    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.870 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.637     0.767    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X14Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[irq_out][ack][12]/C
                         clock pessimism             -0.221     0.546                     
                         clock uncertainty            0.600     1.146                     
    SLICE_X14Y153        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.035     1.181    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[irq_out][ack][12]
  -------------------------------------------------------------------
                         required time                         -1.181                     
                         arrival time                           1.368                     
  -------------------------------------------------------------------
                         slack                                  0.187                     





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack       28.864ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.864ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.142ns  (logic 0.092ns (8.056%)  route 1.050ns (91.944%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y207                                      0.000     0.000 r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]/C
    SLICE_X6Y207         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     0.092 r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]/Q
                         net (fo=1, routed)           1.050     1.142    static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[48]
    SLICE_X5Y208         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   30.000    30.000                   
    SLICE_X5Y208         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.006    30.006    static           top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]
  -------------------------------------------------------------------
                         required time                         30.006                     
                         arrival time                          -1.142                     
  -------------------------------------------------------------------
                         slack                                 28.864                     

Slack (MET) :             28.889ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.118ns  (logic 0.089ns (7.961%)  route 1.029ns (92.039%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X9Y202                                      0.000     0.000 r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]/C
    SLICE_X9Y202         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.089     0.089 r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]/Q
                         net (fo=1, routed)           1.029     1.118    static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[46]
    SLICE_X8Y190         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   30.000    30.000                   
    SLICE_X8Y190         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.007    30.007    static           top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]
  -------------------------------------------------------------------
                         required time                         30.007                     
                         arrival time                          -1.118                     
  -------------------------------------------------------------------
                         slack                                 28.889                     

Slack (MET) :             29.064ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.944ns  (logic 0.091ns (9.640%)  route 0.853ns (90.360%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X9Y202                                      0.000     0.000 r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]/C
    SLICE_X9Y202         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]/Q
                         net (fo=1, routed)           0.853     0.944    static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[38]
    SLICE_X8Y190         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   30.000    30.000                   
    SLICE_X8Y190         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.008    30.008    static           top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]
  -------------------------------------------------------------------
                         required time                         30.008                     
                         arrival time                          -0.944                     
  -------------------------------------------------------------------
                         slack                                 29.064                     

Slack (MET) :             29.079ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.929ns  (logic 0.092ns (9.903%)  route 0.837ns (90.097%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X8Y204                                      0.000     0.000 r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]/C
    SLICE_X8Y204         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]/Q
                         net (fo=1, routed)           0.837     0.929    static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[37]
    SLICE_X8Y207         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   30.000    30.000                   
    SLICE_X8Y207         FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.008    30.008    static           top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]
  -------------------------------------------------------------------
                         required time                         30.008                     
                         arrival time                          -0.929                     
  -------------------------------------------------------------------
                         slack                                 29.079                     

Slack (MET) :             29.332ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.676ns  (logic 0.091ns (13.462%)  route 0.585ns (86.538%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X11Y200                                     0.000     0.000 r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]/C
    SLICE_X11Y200        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]/Q
                         net (fo=1, routed)           0.585     0.676    static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[24]
    SLICE_X8Y190         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   30.000    30.000                   
    SLICE_X8Y190         FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.008    30.008    static           top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]
  -------------------------------------------------------------------
                         required time                         30.008                     
                         arrival time                          -0.676                     
  -------------------------------------------------------------------
                         slack                                 29.332                     

Slack (MET) :             29.358ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.649ns  (logic 0.092ns (14.176%)  route 0.557ns (85.824%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y186                                      0.000     0.000 r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[8]/C
    SLICE_X4Y186         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.557     0.649    static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[8]
    SLICE_X5Y179         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   30.000    30.000                   
    SLICE_X5Y179         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.007    30.007    static           top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         30.007                     
                         arrival time                          -0.649                     
  -------------------------------------------------------------------
                         slack                                 29.358                     

Slack (MET) :             29.365ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.643ns  (logic 0.089ns (13.841%)  route 0.554ns (86.159%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X11Y200                                     0.000     0.000 r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]/C
    SLICE_X11Y200        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.089     0.089 r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]/Q
                         net (fo=1, routed)           0.554     0.643    static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[21]
    SLICE_X8Y190         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   30.000    30.000                   
    SLICE_X8Y190         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.008    30.008    static           top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]
  -------------------------------------------------------------------
                         required time                         30.008                     
                         arrival time                          -0.643                     
  -------------------------------------------------------------------
                         slack                                 29.365                     

Slack (MET) :             29.370ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.638ns  (logic 0.090ns (14.107%)  route 0.548ns (85.893%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X7Y207                                      0.000     0.000 r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]/C
    SLICE_X7Y207         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.090     0.090 r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]/Q
                         net (fo=1, routed)           0.548     0.638    static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[47]
    SLICE_X8Y207         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   30.000    30.000                   
    SLICE_X8Y207         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.008    30.008    static           top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]
  -------------------------------------------------------------------
                         required time                         30.008                     
                         arrival time                          -0.638                     
  -------------------------------------------------------------------
                         slack                                 29.370                     

Slack (MET) :             29.386ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.622ns  (logic 0.090ns (14.469%)  route 0.532ns (85.531%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X9Y205                                      0.000     0.000 r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]/C
    SLICE_X9Y205         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.090     0.090 r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]/Q
                         net (fo=1, routed)           0.532     0.622    static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[52]
    SLICE_X8Y207         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   30.000    30.000                   
    SLICE_X8Y207         FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.008    30.008    static           top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]
  -------------------------------------------------------------------
                         required time                         30.008                     
                         arrival time                          -0.622                     
  -------------------------------------------------------------------
                         slack                                 29.386                     

Slack (MET) :             29.441ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.567ns  (logic 0.090ns (15.873%)  route 0.477ns (84.127%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X9Y202                                      0.000     0.000 r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]/C
    SLICE_X9Y202         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.090     0.090 r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]/Q
                         net (fo=1, routed)           0.477     0.567    static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[51]
    SLICE_X6Y192         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   30.000    30.000                   
    SLICE_X6Y192         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.008    30.008    static           top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]
  -------------------------------------------------------------------
                         required time                         30.008                     
                         arrival time                          -0.567                     
  -------------------------------------------------------------------
                         slack                                 29.441                     





---------------------------------------------------------------------------------------------------
From Clock:  clk_kernel_00_unbuffered_net
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack       29.102ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.102ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.905ns  (logic 0.091ns (10.055%)  route 0.814ns (89.945%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X62Y248                                     0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]/C
    SLICE_X62Y248        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.091     0.091 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]/Q
                         net (fo=1, routed)           0.814     0.905    reconfigurable                      top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[47]
    SLICE_X39Y246        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                   30.000    30.000                                        
    SLICE_X39Y246        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.007    30.007    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]
  -------------------------------------------------------------------
                         required time                         30.007                                            
                         arrival time                          -0.905                                            
  -------------------------------------------------------------------
                         slack                                 29.102                                            

Slack (MET) :             29.144ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_ic_user/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/ulp/axi_ic_user/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.862ns  (logic 0.090ns (10.441%)  route 0.772ns (89.559%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X60Y246                                     0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]/C
    SLICE_X60Y246        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.090     0.090 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]/Q
                         net (fo=1, routed)           0.772     0.862    reconfigurable                      top_i/ulp/axi_ic_user/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[47]
    SLICE_X39Y246        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                   30.000    30.000                                        
    SLICE_X39Y246        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.006    30.006    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_ic_user/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]
  -------------------------------------------------------------------
                         required time                         30.006                                            
                         arrival time                          -0.862                                            
  -------------------------------------------------------------------
                         slack                                 29.144                                            

Slack (MET) :             29.154ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.853ns  (logic 0.092ns (10.785%)  route 0.761ns (89.215%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X50Y248                                     0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]/C
    SLICE_X50Y248        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.092     0.092 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]/Q
                         net (fo=1, routed)           0.761     0.853    reconfigurable                      top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[27]
    SLICE_X37Y246        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                   30.000    30.000                                        
    SLICE_X37Y246        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.007    30.007    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]
  -------------------------------------------------------------------
                         required time                         30.007                                            
                         arrival time                          -0.853                                            
  -------------------------------------------------------------------
                         slack                                 29.154                                            

Slack (MET) :             29.171ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_ic_user/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/ulp/axi_ic_user/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.836ns  (logic 0.092ns (11.005%)  route 0.744ns (88.995%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X60Y246                                     0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]/C
    SLICE_X60Y246        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.092     0.092 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]/Q
                         net (fo=1, routed)           0.744     0.836    reconfigurable                      top_i/ulp/axi_ic_user/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[26]
    SLICE_X37Y246        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                   30.000    30.000                                        
    SLICE_X37Y246        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.007    30.007    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_ic_user/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]
  -------------------------------------------------------------------
                         required time                         30.007                                            
                         arrival time                          -0.836                                            
  -------------------------------------------------------------------
                         slack                                 29.171                                            

Slack (MET) :             29.173ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_ic_user/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/ulp/axi_ic_user/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.834ns  (logic 0.092ns (11.031%)  route 0.742ns (88.969%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X62Y246                                     0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]/C
    SLICE_X62Y246        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]/Q
                         net (fo=1, routed)           0.742     0.834    reconfigurable                      top_i/ulp/axi_ic_user/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[52]
    SLICE_X41Y247        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                   30.000    30.000                                        
    SLICE_X41Y247        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.007    30.007    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_ic_user/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]
  -------------------------------------------------------------------
                         required time                         30.007                                            
                         arrival time                          -0.834                                            
  -------------------------------------------------------------------
                         slack                                 29.173                                            

Slack (MET) :             29.184ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.822ns  (logic 0.092ns (11.192%)  route 0.730ns (88.808%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X62Y248                                     0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[53]/C
    SLICE_X62Y248        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[53]/Q
                         net (fo=1, routed)           0.730     0.822    reconfigurable                      top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[53]
    SLICE_X43Y246        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[53]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                   30.000    30.000                                        
    SLICE_X43Y246        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.006    30.006    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[53]
  -------------------------------------------------------------------
                         required time                         30.006                                            
                         arrival time                          -0.822                                            
  -------------------------------------------------------------------
                         slack                                 29.184                                            

Slack (MET) :             29.185ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.823ns  (logic 0.091ns (11.057%)  route 0.732ns (88.943%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X62Y248                                     0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]/C
    SLICE_X62Y248        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.091     0.091 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]/Q
                         net (fo=1, routed)           0.732     0.823    reconfigurable                      top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[40]
    SLICE_X42Y245        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                   30.000    30.000                                        
    SLICE_X42Y245        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.008    30.008    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]
  -------------------------------------------------------------------
                         required time                         30.008                                            
                         arrival time                          -0.823                                            
  -------------------------------------------------------------------
                         slack                                 29.185                                            

Slack (MET) :             29.189ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_ic_user/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/ulp/axi_ic_user/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.817ns  (logic 0.091ns (11.138%)  route 0.726ns (88.862%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X62Y245                                     0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]/C
    SLICE_X62Y245        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.091     0.091 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]/Q
                         net (fo=1, routed)           0.726     0.817    reconfigurable                      top_i/ulp/axi_ic_user/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[22]
    SLICE_X43Y247        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                   30.000    30.000                                        
    SLICE_X43Y247        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.006    30.006    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_ic_user/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]
  -------------------------------------------------------------------
                         required time                         30.006                                            
                         arrival time                          -0.817                                            
  -------------------------------------------------------------------
                         slack                                 29.189                                            

Slack (MET) :             29.203ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_ic_user/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/ulp/axi_ic_user/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.804ns  (logic 0.091ns (11.318%)  route 0.713ns (88.682%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X62Y246                                     0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]/C
    SLICE_X62Y246        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     0.091 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]/Q
                         net (fo=1, routed)           0.713     0.804    reconfigurable                      top_i/ulp/axi_ic_user/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[38]
    SLICE_X41Y247        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                   30.000    30.000                                        
    SLICE_X41Y247        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.007    30.007    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_ic_user/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]
  -------------------------------------------------------------------
                         required time                         30.007                                            
                         arrival time                          -0.804                                            
  -------------------------------------------------------------------
                         slack                                 29.203                                            

Slack (MET) :             29.209ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_ic_user/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/ulp/axi_ic_user/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.798ns  (logic 0.091ns (11.404%)  route 0.707ns (88.596%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X60Y246                                     0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]/C
    SLICE_X60Y246        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.091     0.091 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]/Q
                         net (fo=1, routed)           0.707     0.798    reconfigurable                      top_i/ulp/axi_ic_user/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[34]
    SLICE_X39Y246        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                   30.000    30.000                                        
    SLICE_X39Y246        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.007    30.007    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_ic_user/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]
  -------------------------------------------------------------------
                         required time                         30.007                                            
                         arrival time                          -0.798                                            
  -------------------------------------------------------------------
                         slack                                 29.209                                            





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack       89.360ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             89.360ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.000ns  (MaxDelay Path 90.000ns)
  Data Path Delay:        0.648ns  (logic 0.089ns (13.735%)  route 0.559ns (86.265%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 90.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y179                                      0.000     0.000 r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]/C
    SLICE_X5Y179         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.089     0.089 r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]/Q
                         net (fo=1, routed)           0.559     0.648    static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[23]
    SLICE_X10Y185        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   90.000    90.000                   
    SLICE_X10Y185        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.008    90.008    static           top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]
  -------------------------------------------------------------------
                         required time                         90.008                     
                         arrival time                          -0.648                     
  -------------------------------------------------------------------
                         slack                                 89.360                     

Slack (MET) :             89.392ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.000ns  (MaxDelay Path 90.000ns)
  Data Path Delay:        0.616ns  (logic 0.091ns (14.773%)  route 0.525ns (85.227%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 90.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y179                                      0.000     0.000 r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[49]/C
    SLICE_X5Y179         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.091     0.091 r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[49]/Q
                         net (fo=1, routed)           0.525     0.616    static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[49]
    SLICE_X10Y185        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[49]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   90.000    90.000                   
    SLICE_X10Y185        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.008    90.008    static           top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[49]
  -------------------------------------------------------------------
                         required time                         90.008                     
                         arrival time                          -0.616                     
  -------------------------------------------------------------------
                         slack                                 89.392                     

Slack (MET) :             89.420ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.000ns  (MaxDelay Path 90.000ns)
  Data Path Delay:        0.587ns  (logic 0.091ns (15.503%)  route 0.496ns (84.497%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 90.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y179                                      0.000     0.000 r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]/C
    SLICE_X5Y179         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.091     0.091 r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]/Q
                         net (fo=1, routed)           0.496     0.587    static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[22]
    SLICE_X4Y186         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   90.000    90.000                   
    SLICE_X4Y186         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.007    90.007    static           top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]
  -------------------------------------------------------------------
                         required time                         90.007                     
                         arrival time                          -0.587                     
  -------------------------------------------------------------------
                         slack                                 89.420                     

Slack (MET) :             89.422ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.000ns  (MaxDelay Path 90.000ns)
  Data Path Delay:        0.585ns  (logic 0.090ns (15.385%)  route 0.495ns (84.615%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 90.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y179                                      0.000     0.000 r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]/C
    SLICE_X5Y179         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     0.090 r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]/Q
                         net (fo=1, routed)           0.495     0.585    static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[40]
    SLICE_X4Y186         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   90.000    90.000                   
    SLICE_X4Y186         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.007    90.007    static           top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]
  -------------------------------------------------------------------
                         required time                         90.007                     
                         arrival time                          -0.585                     
  -------------------------------------------------------------------
                         slack                                 89.422                     

Slack (MET) :             89.461ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.000ns  (MaxDelay Path 90.000ns)
  Data Path Delay:        0.545ns  (logic 0.090ns (16.514%)  route 0.455ns (83.486%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 90.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y181                                     0.000     0.000 r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[19]/C
    SLICE_X13Y181        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.090     0.090 r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[19]/Q
                         net (fo=1, routed)           0.455     0.545    static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[19]
    SLICE_X11Y189        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[19]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   90.000    90.000                   
    SLICE_X11Y189        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.006    90.006    static           top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[19]
  -------------------------------------------------------------------
                         required time                         90.006                     
                         arrival time                          -0.545                     
  -------------------------------------------------------------------
                         slack                                 89.461                     

Slack (MET) :             89.467ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[221]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[221]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.000ns  (MaxDelay Path 90.000ns)
  Data Path Delay:        0.539ns  (logic 0.091ns (16.883%)  route 0.448ns (83.117%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 90.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y181                                     0.000     0.000 r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[221]/C
    SLICE_X13Y181        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.091     0.091 r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[221]/Q
                         net (fo=1, routed)           0.448     0.539    static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[221]
    SLICE_X13Y190        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[221]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   90.000    90.000                   
    SLICE_X13Y190        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.006    90.006    static           top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[221]
  -------------------------------------------------------------------
                         required time                         90.006                     
                         arrival time                          -0.539                     
  -------------------------------------------------------------------
                         slack                                 89.467                     

Slack (MET) :             89.480ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.000ns  (MaxDelay Path 90.000ns)
  Data Path Delay:        0.527ns  (logic 0.091ns (17.268%)  route 0.436ns (82.732%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 90.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y181                                     0.000     0.000 r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/C
    SLICE_X13Y181        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/Q
                         net (fo=1, routed)           0.436     0.527    static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[218]
    SLICE_X13Y190        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   90.000    90.000                   
    SLICE_X13Y190        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.007    90.007    static           top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]
  -------------------------------------------------------------------
                         required time                         90.007                     
                         arrival time                          -0.527                     
  -------------------------------------------------------------------
                         slack                                 89.480                     

Slack (MET) :             89.482ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.000ns  (MaxDelay Path 90.000ns)
  Data Path Delay:        0.526ns  (logic 0.091ns (17.300%)  route 0.435ns (82.700%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 90.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y179                                      0.000     0.000 r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]/C
    SLICE_X5Y179         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.091     0.091 r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]/Q
                         net (fo=1, routed)           0.435     0.526    static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[31]
    SLICE_X4Y186         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   90.000    90.000                   
    SLICE_X4Y186         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.008    90.008    static           top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]
  -------------------------------------------------------------------
                         required time                         90.008                     
                         arrival time                          -0.526                     
  -------------------------------------------------------------------
                         slack                                 89.482                     

Slack (MET) :             89.496ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.000ns  (MaxDelay Path 90.000ns)
  Data Path Delay:        0.511ns  (logic 0.090ns (17.613%)  route 0.421ns (82.387%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 90.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y181                                     0.000     0.000 r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/C
    SLICE_X13Y181        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.090     0.090 r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/Q
                         net (fo=1, routed)           0.421     0.511    static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[219]
    SLICE_X13Y190        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   90.000    90.000                   
    SLICE_X13Y190        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.007    90.007    static           top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]
  -------------------------------------------------------------------
                         required time                         90.007                     
                         arrival time                          -0.511                     
  -------------------------------------------------------------------
                         slack                                 89.496                     

Slack (MET) :             89.542ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.000ns  (MaxDelay Path 90.000ns)
  Data Path Delay:        0.465ns  (logic 0.091ns (19.570%)  route 0.374ns (80.430%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 90.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y181                                     0.000     0.000 r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/C
    SLICE_X13Y181        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/Q
                         net (fo=1, routed)           0.374     0.465    static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[220]
    SLICE_X13Y190        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   90.000    90.000                   
    SLICE_X13Y190        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.007    90.007    static           top_i/blp/blp_logic/ulp_clocking/axi_sc_ctrl_mgmt_top/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]
  -------------------------------------------------------------------
                         required time                         90.007                     
                         arrival time                          -0.465                     
  -------------------------------------------------------------------
                         slack                                 89.542                     





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_kernel_00_unbuffered_net

Setup :            0  Failing Endpoints,  Worst Slack        2.756ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.756ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_ic_user/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/ulp/axi_ic_user/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.584ns  (logic 0.090ns (15.411%)  route 0.494ns (84.589%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X104Y251                                    0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[103]/C
    SLICE_X104Y251       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.090     0.090 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[103]/Q
                         net (fo=1, routed)           0.494     0.584    reconfigurable                      top_i/ulp/axi_ic_user/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[103]
    SLICE_X104Y249       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[103]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    3.333     3.333                                        
    SLICE_X104Y249       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.007     3.340    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_ic_user/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[103]
  -------------------------------------------------------------------
                         required time                          3.340                                            
                         arrival time                          -0.584                                            
  -------------------------------------------------------------------
                         slack                                  2.756                                            

Slack (MET) :             2.811ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.530ns  (logic 0.090ns (16.981%)  route 0.440ns (83.019%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X110Y254                                    0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[106]/C
    SLICE_X110Y254       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     0.090 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[106]/Q
                         net (fo=1, routed)           0.440     0.530    reconfigurable                      top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[106]
    SLICE_X110Y255       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[106]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    3.333     3.333                                        
    SLICE_X110Y255       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.008     3.341    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[106]
  -------------------------------------------------------------------
                         required time                          3.341                                            
                         arrival time                          -0.530                                            
  -------------------------------------------------------------------
                         slack                                  2.811                                            

Slack (MET) :             2.819ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/ulp/axi_ic_user/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.521ns  (logic 0.092ns (17.658%)  route 0.429ns (82.342%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X104Y251                                    0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[101]/C
    SLICE_X104Y251       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[101]/Q
                         net (fo=1, routed)           0.429     0.521    reconfigurable                      top_i/ulp/axi_ic_user/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[101]
    SLICE_X108Y251       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[101]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    3.333     3.333                                        
    SLICE_X108Y251       FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.007     3.340    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[101]
  -------------------------------------------------------------------
                         required time                          3.340                                            
                         arrival time                          -0.521                                            
  -------------------------------------------------------------------
                         slack                                  2.819                                            

Slack (MET) :             2.864ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.477ns  (logic 0.091ns (19.078%)  route 0.386ns (80.922%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X110Y254                                    0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[102]/C
    SLICE_X110Y254       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.091     0.091 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[102]/Q
                         net (fo=1, routed)           0.386     0.477    reconfigurable                      top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[102]
    SLICE_X110Y255       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[102]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    3.333     3.333                                        
    SLICE_X110Y255       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.008     3.341    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[102]
  -------------------------------------------------------------------
                         required time                          3.341                                            
                         arrival time                          -0.477                                            
  -------------------------------------------------------------------
                         slack                                  2.864                                            

Slack (MET) :             2.865ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[105]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.475ns  (logic 0.092ns (19.368%)  route 0.383ns (80.632%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X110Y254                                    0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[105]/C
    SLICE_X110Y254       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[105]/Q
                         net (fo=1, routed)           0.383     0.475    reconfigurable                      top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[105]
    SLICE_X110Y255       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[105]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    3.333     3.333                                        
    SLICE_X110Y255       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.007     3.340    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[105]
  -------------------------------------------------------------------
                         required time                          3.340                                            
                         arrival time                          -0.475                                            
  -------------------------------------------------------------------
                         slack                                  2.865                                            

Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[105]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/ulp/axi_ic_user/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.469ns  (logic 0.092ns (19.616%)  route 0.377ns (80.384%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X104Y251                                    0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[105]/C
    SLICE_X104Y251       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[105]/Q
                         net (fo=1, routed)           0.377     0.469    reconfigurable                      top_i/ulp/axi_ic_user/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[105]
    SLICE_X108Y251       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[105]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    3.333     3.333                                        
    SLICE_X108Y251       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.007     3.340    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[105]
  -------------------------------------------------------------------
                         required time                          3.340                                            
                         arrival time                          -0.469                                            
  -------------------------------------------------------------------
                         slack                                  2.871                                            

Slack (MET) :             2.876ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_ic_user/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/ulp/axi_ic_user/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.465ns  (logic 0.091ns (19.570%)  route 0.374ns (80.430%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X103Y250                                    0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[101]/C
    SLICE_X103Y250       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[101]/Q
                         net (fo=1, routed)           0.374     0.465    reconfigurable                      top_i/ulp/axi_ic_user/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[101]
    SLICE_X104Y250       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[101]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    3.333     3.333                                        
    SLICE_X104Y250       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.008     3.341    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_ic_user/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[101]
  -------------------------------------------------------------------
                         required time                          3.341                                            
                         arrival time                          -0.465                                            
  -------------------------------------------------------------------
                         slack                                  2.876                                            

Slack (MET) :             2.891ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.449ns  (logic 0.093ns (20.713%)  route 0.356ns (79.287%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X110Y254                                    0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[103]/C
    SLICE_X110Y254       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.093     0.093 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[103]/Q
                         net (fo=1, routed)           0.356     0.449    reconfigurable                      top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[103]
    SLICE_X110Y255       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[103]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    3.333     3.333                                        
    SLICE_X110Y255       FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.007     3.340    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[103]
  -------------------------------------------------------------------
                         required time                          3.340                                            
                         arrival time                          -0.449                                            
  -------------------------------------------------------------------
                         slack                                  2.891                                            

Slack (MET) :             2.898ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/ulp/axi_ic_user/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.443ns  (logic 0.091ns (20.542%)  route 0.352ns (79.458%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X104Y251                                    0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[106]/C
    SLICE_X104Y251       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.091     0.091 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[106]/Q
                         net (fo=1, routed)           0.352     0.443    reconfigurable                      top_i/ulp/axi_ic_user/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[106]
    SLICE_X108Y251       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[106]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    3.333     3.333                                        
    SLICE_X108Y251       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.008     3.341    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[106]
  -------------------------------------------------------------------
                         required time                          3.341                                            
                         arrival time                          -0.443                                            
  -------------------------------------------------------------------
                         slack                                  2.898                                            

Slack (MET) :             2.908ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.432ns  (logic 0.092ns (21.296%)  route 0.340ns (78.704%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X110Y254                                    0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[101]/C
    SLICE_X110Y254       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[101]/Q
                         net (fo=1, routed)           0.340     0.432    reconfigurable                      top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[101]
    SLICE_X110Y255       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[101]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    3.333     3.333                                        
    SLICE_X110Y255       FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.007     3.340    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[101]
  -------------------------------------------------------------------
                         required time                          3.340                                            
                         arrival time                          -0.432                                            
  -------------------------------------------------------------------
                         slack                                  2.908                                            





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_2
  To Clock:  clk_kernel_00_unbuffered_net

Setup :            0  Failing Endpoints,  Worst Slack        3.264ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.264ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.743ns  (logic 0.091ns (12.248%)  route 0.652ns (87.752%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X126Y228                                    0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
    SLICE_X126Y228       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.091     0.091 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.652     0.743    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X122Y228       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    4.000     4.000                                        
    SLICE_X122Y228       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.007     4.007    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.007                                            
                         arrival time                          -0.743                                            
  -------------------------------------------------------------------
                         slack                                  3.264                                            

Slack (MET) :             3.292ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.715ns  (logic 0.091ns (12.727%)  route 0.624ns (87.273%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X126Y228                                    0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
    SLICE_X126Y228       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     0.091 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.624     0.715    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X124Y226       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    4.000     4.000                                        
    SLICE_X124Y226       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.007     4.007    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          4.007                                            
                         arrival time                          -0.715                                            
  -------------------------------------------------------------------
                         slack                                  3.292                                            

Slack (MET) :             3.335ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.671ns  (logic 0.091ns (13.562%)  route 0.580ns (86.438%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X151Y233                                    0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X151Y233       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.580     0.671    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X153Y235       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    4.000     4.000                                        
    SLICE_X153Y235       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.006     4.006    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.006                                            
                         arrival time                          -0.671                                            
  -------------------------------------------------------------------
                         slack                                  3.335                                            

Slack (MET) :             3.386ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.621ns  (logic 0.090ns (14.493%)  route 0.531ns (85.507%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X126Y228                                    0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
    SLICE_X126Y228       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     0.090 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.531     0.621    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[4]
    SLICE_X124Y231       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    4.000     4.000                                        
    SLICE_X124Y231       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.007     4.007    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          4.007                                            
                         arrival time                          -0.621                                            
  -------------------------------------------------------------------
                         slack                                  3.386                                            

Slack (MET) :             3.406ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.600ns  (logic 0.091ns (15.167%)  route 0.509ns (84.833%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X154Y203                                    0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
    SLICE_X154Y203       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.091     0.091 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.509     0.600    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X155Y203       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    4.000     4.000                                        
    SLICE_X155Y203       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.006     4.006    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.006                                            
                         arrival time                          -0.600                                            
  -------------------------------------------------------------------
                         slack                                  3.406                                            

Slack (MET) :             3.414ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.593ns  (logic 0.092ns (15.514%)  route 0.501ns (84.486%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X158Y233                                    0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
    SLICE_X158Y233       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.501     0.593    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[0]
    SLICE_X158Y235       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    4.000     4.000                                        
    SLICE_X158Y235       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.007     4.007    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.007                                            
                         arrival time                          -0.593                                            
  -------------------------------------------------------------------
                         slack                                  3.414                                            

Slack (MET) :             3.432ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.574ns  (logic 0.090ns (15.679%)  route 0.484ns (84.321%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X151Y233                                    0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
    SLICE_X151Y233       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.090     0.090 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.484     0.574    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X151Y232       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    4.000     4.000                                        
    SLICE_X151Y232       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.006     4.006    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          4.006                                            
                         arrival time                          -0.574                                            
  -------------------------------------------------------------------
                         slack                                  3.432                                            

Slack (MET) :             3.438ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.568ns  (logic 0.092ns (16.197%)  route 0.476ns (83.803%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X127Y229                                    0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
    SLICE_X127Y229       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.092     0.092 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.476     0.568    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X129Y230       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    4.000     4.000                                        
    SLICE_X129Y230       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.006     4.006    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.006                                            
                         arrival time                          -0.568                                            
  -------------------------------------------------------------------
                         slack                                  3.438                                            

Slack (MET) :             3.441ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.566ns  (logic 0.092ns (16.254%)  route 0.474ns (83.746%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X160Y228                                    0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
    SLICE_X160Y228       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.474     0.566    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X164Y229       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    4.000     4.000                                        
    SLICE_X164Y229       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.007     4.007    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.007                                            
                         arrival time                          -0.566                                            
  -------------------------------------------------------------------
                         slack                                  3.441                                            

Slack (MET) :             3.444ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.563ns  (logic 0.090ns (15.986%)  route 0.473ns (84.014%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X162Y233                                    0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
    SLICE_X162Y233       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     0.090 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.473     0.563    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X164Y234       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    4.000     4.000                                        
    SLICE_X164Y234       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.007     4.007    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.007                                            
                         arrival time                          -0.563                                            
  -------------------------------------------------------------------
                         slack                                  3.444                                            





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_kernel_01_unbuffered_net

Setup :            0  Failing Endpoints,  Worst Slack        8.485ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.485ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.523ns  (logic 0.090ns (5.908%)  route 1.433ns (94.092%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X9Y217                                      0.000     0.000 r  static         top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
    SLICE_X9Y217         FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.090     0.090 r  static         top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=4, routed)           1.433     1.523    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_In[4]
    SLICE_X12Y159        FDSE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X12Y159        FDSE (Setup_BFF_SLICEL_C_D)
                                                      0.008    10.008    static           top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[4]
  -------------------------------------------------------------------
                         required time                         10.008                     
                         arrival time                          -1.523                     
  -------------------------------------------------------------------
                         slack                                  8.485                     

Slack (MET) :             8.490ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.518ns  (logic 0.091ns (5.994%)  route 1.427ns (94.006%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X9Y217                                      0.000     0.000 r  static         top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
    SLICE_X9Y217         FDSE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  static         top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=4, routed)           1.427     1.518    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_In[3]
    SLICE_X12Y159        FDSE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X12Y159        FDSE (Setup_CFF2_SLICEL_C_D)
                                                      0.008    10.008    static           top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[3]
  -------------------------------------------------------------------
                         required time                         10.008                     
                         arrival time                          -1.518                     
  -------------------------------------------------------------------
                         slack                                  8.490                     

Slack (MET) :             8.530ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.477ns  (logic 0.089ns (6.024%)  route 1.388ns (93.976%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X9Y210                                      0.000     0.000 r  static         top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
    SLICE_X9Y210         FDSE (Prop_EFF2_SLICEM_C_Q)
                                                      0.089     0.089 r  static         top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=4, routed)           1.388     1.477    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_In[6]
    SLICE_X12Y159        FDSE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X12Y159        FDSE (Setup_DFF_SLICEL_C_D)
                                                      0.007    10.007    static           top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[6]
  -------------------------------------------------------------------
                         required time                         10.007                     
                         arrival time                          -1.477                     
  -------------------------------------------------------------------
                         slack                                  8.530                     

Slack (MET) :             8.569ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.439ns  (logic 0.090ns (6.254%)  route 1.349ns (93.746%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X9Y217                                      0.000     0.000 r  static         top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
    SLICE_X9Y217         FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.090     0.090 r  static         top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=4, routed)           1.349     1.439    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_In[2]
    SLICE_X12Y159        FDSE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X12Y159        FDSE (Setup_AFF2_SLICEL_C_D)
                                                      0.008    10.008    static           top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[2]
  -------------------------------------------------------------------
                         required time                         10.008                     
                         arrival time                          -1.439                     
  -------------------------------------------------------------------
                         slack                                  8.569                     

Slack (MET) :             8.598ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.410ns  (logic 0.091ns (6.452%)  route 1.319ns (93.548%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X9Y210                                      0.000     0.000 r  static         top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
    SLICE_X9Y210         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.091     0.091 r  static         top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=12, routed)          1.319     1.410    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_In[7]
    SLICE_X12Y159        FDSE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X12Y159        FDSE (Setup_DFF2_SLICEL_C_D)
                                                      0.008    10.008    static           top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[7]
  -------------------------------------------------------------------
                         required time                         10.008                     
                         arrival time                          -1.410                     
  -------------------------------------------------------------------
                         slack                                  8.598                     

Slack (MET) :             8.704ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.304ns  (logic 0.091ns (6.977%)  route 1.213ns (93.023%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X9Y210                                      0.000     0.000 r  static         top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
    SLICE_X9Y210         FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.091     0.091 r  static         top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/Q
                         net (fo=4, routed)           1.213     1.304    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_In[5]
    SLICE_X12Y159        FDSE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X12Y159        FDSE (Setup_BFF2_SLICEL_C_D)
                                                      0.008    10.008    static           top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[5]
  -------------------------------------------------------------------
                         required time                         10.008                     
                         arrival time                          -1.304                     
  -------------------------------------------------------------------
                         slack                                  8.704                     

Slack (MET) :             9.008ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.000ns  (logic 0.091ns (9.099%)  route 0.909ns (90.901%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X9Y217                                      0.000     0.000 r  static         top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
    SLICE_X9Y217         FDSE (Prop_BFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  static         top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=4, routed)           0.909     1.000    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_In[1]
    SLICE_X12Y159        FDSE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X12Y159        FDSE (Setup_AFF_SLICEL_C_D)
                                                      0.008    10.008    static           top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[1]
  -------------------------------------------------------------------
                         required time                         10.008                     
                         arrival time                          -1.000                     
  -------------------------------------------------------------------
                         slack                                  9.008                     

Slack (MET) :             9.083ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.924ns  (logic 0.091ns (9.853%)  route 0.833ns (90.147%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X7Y217                                      0.000     0.000 r  static         top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
    SLICE_X7Y217         FDSE (Prop_GFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  static         top_i/blp/blp_logic/ulp_clocking/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           0.833     0.924    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_In[0]
    SLICE_X12Y159        FDSE                                         r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X12Y159        FDSE (Setup_CFF_SLICEL_C_D)
                                                      0.007    10.007    static           top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[0]
  -------------------------------------------------------------------
                         required time                         10.007                     
                         arrival time                          -0.924                     
  -------------------------------------------------------------------
                         slack                                  9.083                     





---------------------------------------------------------------------------------------------------
From Clock:  clk_kernel_00_unbuffered_net
  To Clock:  clk_pl_2

Setup :            0  Failing Endpoints,  Worst Slack        2.661ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.661ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.679ns  (logic 0.090ns (13.255%)  route 0.589ns (86.745%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X151Y232                                    0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
    SLICE_X151Y232       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.090     0.090 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.589     0.679    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X150Y232       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    3.333     3.333                                        
    SLICE_X150Y232       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.007     3.340    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          3.340                                            
                         arrival time                          -0.679                                            
  -------------------------------------------------------------------
                         slack                                  2.661                                            

Slack (MET) :             2.686ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.653ns  (logic 0.092ns (14.089%)  route 0.561ns (85.911%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X160Y233                                    0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X160Y233       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.561     0.653    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X161Y234       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    3.333     3.333                                        
    SLICE_X161Y234       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.006     3.339    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.339                                            
                         arrival time                          -0.653                                            
  -------------------------------------------------------------------
                         slack                                  2.686                                            

Slack (MET) :             2.707ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.632ns  (logic 0.091ns (14.399%)  route 0.541ns (85.601%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X151Y232                                    0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
    SLICE_X151Y232       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.541     0.632    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X149Y231       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    3.333     3.333                                        
    SLICE_X149Y231       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.006     3.339    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.339                                            
                         arrival time                          -0.632                                            
  -------------------------------------------------------------------
                         slack                                  2.707                                            

Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.605ns  (logic 0.093ns (15.372%)  route 0.512ns (84.628%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X124Y230                                    0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
    SLICE_X124Y230       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.093     0.093 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.512     0.605    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X126Y228       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    3.333     3.333                                        
    SLICE_X126Y228       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.007     3.340    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.340                                            
                         arrival time                          -0.605                                            
  -------------------------------------------------------------------
                         slack                                  2.735                                            

Slack (MET) :             2.755ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.585ns  (logic 0.091ns (15.556%)  route 0.494ns (84.444%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X160Y229                                    0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
    SLICE_X160Y229       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.091     0.091 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.494     0.585    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[4]
    SLICE_X162Y230       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    3.333     3.333                                        
    SLICE_X162Y230       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.007     3.340    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          3.340                                            
                         arrival time                          -0.585                                            
  -------------------------------------------------------------------
                         slack                                  2.755                                            

Slack (MET) :             2.761ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.578ns  (logic 0.091ns (15.744%)  route 0.487ns (84.256%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X124Y230                                    0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
    SLICE_X124Y230       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.091     0.091 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.487     0.578    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X125Y230       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    3.333     3.333                                        
    SLICE_X125Y230       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.006     3.339    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.339                                            
                         arrival time                          -0.578                                            
  -------------------------------------------------------------------
                         slack                                  2.761                                            

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.575ns  (logic 0.091ns (15.826%)  route 0.484ns (84.174%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X162Y234                                    0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
    SLICE_X162Y234       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.091     0.091 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.484     0.575    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X161Y235       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    3.333     3.333                                        
    SLICE_X161Y235       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.006     3.339    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.339                                            
                         arrival time                          -0.575                                            
  -------------------------------------------------------------------
                         slack                                  2.764                                            

Slack (MET) :             2.778ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.561ns  (logic 0.092ns (16.399%)  route 0.469ns (83.601%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X160Y229                                    0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
    SLICE_X160Y229       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.469     0.561    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X165Y230       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    3.333     3.333                                        
    SLICE_X165Y230       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.006     3.339    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.339                                            
                         arrival time                          -0.561                                            
  -------------------------------------------------------------------
                         slack                                  2.778                                            

Slack (MET) :             2.791ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.548ns  (logic 0.092ns (16.788%)  route 0.456ns (83.212%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X122Y224                                    0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
    SLICE_X122Y224       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.456     0.548    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[0]
    SLICE_X125Y225       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    3.333     3.333                                        
    SLICE_X125Y225       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.006     3.339    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.339                                            
                         arrival time                          -0.548                                            
  -------------------------------------------------------------------
                         slack                                  2.791                                            

Slack (MET) :             2.792ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.548ns  (logic 0.091ns (16.606%)  route 0.457ns (83.394%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X124Y230                                    0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
    SLICE_X124Y230       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     0.091 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.457     0.548    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X126Y231       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    3.333     3.333                                        
    SLICE_X126Y231       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.007     3.340    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          3.340                                            
                         arrival time                          -0.548                                            
  -------------------------------------------------------------------
                         slack                                  2.792                                            





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_kernel_00_unbuffered_net
  To Clock:  clk_kernel_00_unbuffered_net

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].test_clk_cntr_reg[1][10]/CLR
                            (removal check against rising-edge clock clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_00_unbuffered_net rise@0.000ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.049ns (18.948%)  route 0.210ns (81.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.519ns
    Source Clock Delay      (SCD):    8.258ns
    Clock Pessimism Removal (CPR):    1.178ns
  Clock Net Delay (Source):      2.351ns (routing 0.787ns, distribution 1.564ns)
  Clock Net Delay (Destination): 2.745ns (routing 0.978ns, distribution 1.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.638     5.680    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.646 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.216     5.862    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.907 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      2.351     8.258    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X7Y190         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X7Y190         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     8.307 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.210     8.517    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/rst_cnt_synced_1
    SLICE_X8Y200         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].test_clk_cntr_reg[1][10]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.765     6.411    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.440 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.273     6.713    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.774 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      2.745     9.519    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/test_clk1
    SLICE_X8Y200         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].test_clk_cntr_reg[1][10]/C
                         clock pessimism             -1.178     8.341                     
    SLICE_X8Y200         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.007     8.348    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].test_clk_cntr_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -8.348                     
                         arrival time                           8.517                     
  -------------------------------------------------------------------
                         slack                                  0.169                     

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].test_clk_cntr_reg[1][11]/CLR
                            (removal check against rising-edge clock clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_00_unbuffered_net rise@0.000ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.049ns (18.948%)  route 0.210ns (81.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.519ns
    Source Clock Delay      (SCD):    8.258ns
    Clock Pessimism Removal (CPR):    1.178ns
  Clock Net Delay (Source):      2.351ns (routing 0.787ns, distribution 1.564ns)
  Clock Net Delay (Destination): 2.745ns (routing 0.978ns, distribution 1.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.638     5.680    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.646 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.216     5.862    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.907 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      2.351     8.258    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X7Y190         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X7Y190         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     8.307 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.210     8.517    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/rst_cnt_synced_1
    SLICE_X8Y200         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].test_clk_cntr_reg[1][11]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.765     6.411    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.440 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.273     6.713    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.774 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      2.745     9.519    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/test_clk1
    SLICE_X8Y200         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].test_clk_cntr_reg[1][11]/C
                         clock pessimism             -1.178     8.341                     
    SLICE_X8Y200         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.007     8.348    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].test_clk_cntr_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -8.348                     
                         arrival time                           8.517                     
  -------------------------------------------------------------------
                         slack                                  0.169                     

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].test_clk_cntr_reg[1][12]/CLR
                            (removal check against rising-edge clock clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_00_unbuffered_net rise@0.000ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.049ns (18.948%)  route 0.210ns (81.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.519ns
    Source Clock Delay      (SCD):    8.258ns
    Clock Pessimism Removal (CPR):    1.178ns
  Clock Net Delay (Source):      2.351ns (routing 0.787ns, distribution 1.564ns)
  Clock Net Delay (Destination): 2.745ns (routing 0.978ns, distribution 1.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.638     5.680    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.646 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.216     5.862    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.907 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      2.351     8.258    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X7Y190         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X7Y190         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     8.307 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.210     8.517    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/rst_cnt_synced_1
    SLICE_X8Y200         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].test_clk_cntr_reg[1][12]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.765     6.411    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.440 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.273     6.713    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.774 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      2.745     9.519    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/test_clk1
    SLICE_X8Y200         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].test_clk_cntr_reg[1][12]/C
                         clock pessimism             -1.178     8.341                     
    SLICE_X8Y200         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.007     8.348    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].test_clk_cntr_reg[1][12]
  -------------------------------------------------------------------
                         required time                         -8.348                     
                         arrival time                           8.517                     
  -------------------------------------------------------------------
                         slack                                  0.169                     

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].test_clk_cntr_reg[1][13]/CLR
                            (removal check against rising-edge clock clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_00_unbuffered_net rise@0.000ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.049ns (18.948%)  route 0.210ns (81.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.519ns
    Source Clock Delay      (SCD):    8.258ns
    Clock Pessimism Removal (CPR):    1.178ns
  Clock Net Delay (Source):      2.351ns (routing 0.787ns, distribution 1.564ns)
  Clock Net Delay (Destination): 2.745ns (routing 0.978ns, distribution 1.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.638     5.680    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.646 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.216     5.862    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.907 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      2.351     8.258    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X7Y190         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X7Y190         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     8.307 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.210     8.517    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/rst_cnt_synced_1
    SLICE_X8Y200         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].test_clk_cntr_reg[1][13]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.765     6.411    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.440 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.273     6.713    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.774 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      2.745     9.519    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/test_clk1
    SLICE_X8Y200         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].test_clk_cntr_reg[1][13]/C
                         clock pessimism             -1.178     8.341                     
    SLICE_X8Y200         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.007     8.348    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].test_clk_cntr_reg[1][13]
  -------------------------------------------------------------------
                         required time                         -8.348                     
                         arrival time                           8.517                     
  -------------------------------------------------------------------
                         slack                                  0.169                     

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].test_clk_cntr_reg[1][14]/CLR
                            (removal check against rising-edge clock clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_00_unbuffered_net rise@0.000ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.049ns (18.948%)  route 0.210ns (81.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.519ns
    Source Clock Delay      (SCD):    8.258ns
    Clock Pessimism Removal (CPR):    1.178ns
  Clock Net Delay (Source):      2.351ns (routing 0.787ns, distribution 1.564ns)
  Clock Net Delay (Destination): 2.745ns (routing 0.978ns, distribution 1.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.638     5.680    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.646 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.216     5.862    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.907 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      2.351     8.258    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X7Y190         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X7Y190         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     8.307 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.210     8.517    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/rst_cnt_synced_1
    SLICE_X8Y200         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].test_clk_cntr_reg[1][14]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.765     6.411    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.440 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.273     6.713    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.774 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      2.745     9.519    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/test_clk1
    SLICE_X8Y200         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].test_clk_cntr_reg[1][14]/C
                         clock pessimism             -1.178     8.341                     
    SLICE_X8Y200         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.007     8.348    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].test_clk_cntr_reg[1][14]
  -------------------------------------------------------------------
                         required time                         -8.348                     
                         arrival time                           8.517                     
  -------------------------------------------------------------------
                         slack                                  0.169                     

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].test_clk_cntr_reg[1][15]/CLR
                            (removal check against rising-edge clock clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_00_unbuffered_net rise@0.000ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.049ns (18.948%)  route 0.210ns (81.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.519ns
    Source Clock Delay      (SCD):    8.258ns
    Clock Pessimism Removal (CPR):    1.178ns
  Clock Net Delay (Source):      2.351ns (routing 0.787ns, distribution 1.564ns)
  Clock Net Delay (Destination): 2.745ns (routing 0.978ns, distribution 1.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.638     5.680    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.646 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.216     5.862    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.907 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      2.351     8.258    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X7Y190         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X7Y190         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     8.307 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.210     8.517    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/rst_cnt_synced_1
    SLICE_X8Y200         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].test_clk_cntr_reg[1][15]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.765     6.411    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.440 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.273     6.713    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.774 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      2.745     9.519    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/test_clk1
    SLICE_X8Y200         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].test_clk_cntr_reg[1][15]/C
                         clock pessimism             -1.178     8.341                     
    SLICE_X8Y200         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.007     8.348    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].test_clk_cntr_reg[1][15]
  -------------------------------------------------------------------
                         required time                         -8.348                     
                         arrival time                           8.517                     
  -------------------------------------------------------------------
                         slack                                  0.169                     

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].test_clk_cntr_reg[1][8]/CLR
                            (removal check against rising-edge clock clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_00_unbuffered_net rise@0.000ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.049ns (18.948%)  route 0.210ns (81.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.519ns
    Source Clock Delay      (SCD):    8.258ns
    Clock Pessimism Removal (CPR):    1.178ns
  Clock Net Delay (Source):      2.351ns (routing 0.787ns, distribution 1.564ns)
  Clock Net Delay (Destination): 2.745ns (routing 0.978ns, distribution 1.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.638     5.680    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.646 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.216     5.862    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.907 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      2.351     8.258    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X7Y190         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X7Y190         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     8.307 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.210     8.517    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/rst_cnt_synced_1
    SLICE_X8Y200         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].test_clk_cntr_reg[1][8]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.765     6.411    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.440 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.273     6.713    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.774 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      2.745     9.519    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/test_clk1
    SLICE_X8Y200         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].test_clk_cntr_reg[1][8]/C
                         clock pessimism             -1.178     8.341                     
    SLICE_X8Y200         FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.007     8.348    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].test_clk_cntr_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -8.348                     
                         arrival time                           8.517                     
  -------------------------------------------------------------------
                         slack                                  0.169                     

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].test_clk_cntr_reg[1][9]/CLR
                            (removal check against rising-edge clock clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_00_unbuffered_net rise@0.000ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.049ns (18.948%)  route 0.210ns (81.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.519ns
    Source Clock Delay      (SCD):    8.258ns
    Clock Pessimism Removal (CPR):    1.178ns
  Clock Net Delay (Source):      2.351ns (routing 0.787ns, distribution 1.564ns)
  Clock Net Delay (Destination): 2.745ns (routing 0.978ns, distribution 1.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.638     5.680    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.646 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.216     5.862    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.907 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      2.351     8.258    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X7Y190         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X7Y190         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     8.307 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.210     8.517    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/rst_cnt_synced_1
    SLICE_X8Y200         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].test_clk_cntr_reg[1][9]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.765     6.411    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.440 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.273     6.713    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.774 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      2.745     9.519    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/test_clk1
    SLICE_X8Y200         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].test_clk_cntr_reg[1][9]/C
                         clock pessimism             -1.178     8.341                     
    SLICE_X8Y200         FDCE (Remov_BFF_SLICEL_C_CLR)
                                                      0.007     8.348    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].test_clk_cntr_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -8.348                     
                         arrival time                           8.517                     
  -------------------------------------------------------------------
                         slack                                  0.169                     

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].test_clk_cntr_reg[1][0]/CLR
                            (removal check against rising-edge clock clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_00_unbuffered_net rise@0.000ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.049ns (17.094%)  route 0.238ns (82.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.519ns
    Source Clock Delay      (SCD):    8.258ns
    Clock Pessimism Removal (CPR):    1.178ns
  Clock Net Delay (Source):      2.351ns (routing 0.787ns, distribution 1.564ns)
  Clock Net Delay (Destination): 2.745ns (routing 0.978ns, distribution 1.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.638     5.680    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.646 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.216     5.862    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.907 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      2.351     8.258    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X7Y190         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X7Y190         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     8.307 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.238     8.545    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/rst_cnt_synced_1
    SLICE_X8Y199         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].test_clk_cntr_reg[1][0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.765     6.411    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.440 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.273     6.713    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.774 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      2.745     9.519    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/test_clk1
    SLICE_X8Y199         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].test_clk_cntr_reg[1][0]/C
                         clock pessimism             -1.178     8.341                     
    SLICE_X8Y199         FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.007     8.348    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].test_clk_cntr_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -8.348                     
                         arrival time                           8.545                     
  -------------------------------------------------------------------
                         slack                                  0.197                     

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].test_clk_cntr_reg[1][1]/CLR
                            (removal check against rising-edge clock clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_00_unbuffered_net rise@0.000ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.049ns (17.094%)  route 0.238ns (82.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.519ns
    Source Clock Delay      (SCD):    8.258ns
    Clock Pessimism Removal (CPR):    1.178ns
  Clock Net Delay (Source):      2.351ns (routing 0.787ns, distribution 1.564ns)
  Clock Net Delay (Destination): 2.745ns (routing 0.978ns, distribution 1.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.638     5.680    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.646 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.216     5.862    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.907 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      2.351     8.258    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X7Y190         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X7Y190         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     8.307 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.238     8.545    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/rst_cnt_synced_1
    SLICE_X8Y199         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].test_clk_cntr_reg[1][1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.765     6.411    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.440 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.273     6.713    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X3Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.774 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=258570, routed)      2.745     9.519    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/test_clk1
    SLICE_X8Y199         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].test_clk_cntr_reg[1][1]/C
                         clock pessimism             -1.178     8.341                     
    SLICE_X8Y199         FDCE (Remov_BFF_SLICEL_C_CLR)
                                                      0.007     8.348    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[1].test_clk_cntr_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -8.348                     
                         arrival time                           8.545                     
  -------------------------------------------------------------------
                         slack                                  0.197                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_kernel_01_unbuffered_net
  To Clock:  clk_kernel_01_unbuffered_net

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][10]/CLR
                            (removal check against rising-edge clock clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_01_unbuffered_net rise@0.000ns - clk_kernel_01_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.049ns (18.037%)  route 0.223ns (81.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.815ns
    Source Clock Delay      (SCD):    8.485ns
    Clock Pessimism Removal (CPR):    1.252ns
  Clock Net Delay (Source):      2.429ns (routing 0.867ns, distribution 1.562ns)
  Clock Net Delay (Destination): 2.844ns (routing 1.084ns, distribution 1.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.754     5.796    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.762 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.249     6.011    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     6.056 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=39, routed)          2.429     8.485    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X3Y191         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y191         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     8.534 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.223     8.757    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/rst_cnt_synced_1
    SLICE_X5Y201         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][10]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.918     6.564    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.593 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.317     6.910    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.971 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=39, routed)          2.844     9.815    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/test_clk1
    SLICE_X5Y201         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][10]/C
                         clock pessimism             -1.252     8.563                     
    SLICE_X5Y201         FDCE (Remov_CFF_SLICEM_C_CLR)
                                                      0.006     8.569    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -8.569                     
                         arrival time                           8.757                     
  -------------------------------------------------------------------
                         slack                                  0.188                     

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][11]/CLR
                            (removal check against rising-edge clock clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_01_unbuffered_net rise@0.000ns - clk_kernel_01_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.049ns (18.037%)  route 0.223ns (81.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.815ns
    Source Clock Delay      (SCD):    8.485ns
    Clock Pessimism Removal (CPR):    1.252ns
  Clock Net Delay (Source):      2.429ns (routing 0.867ns, distribution 1.562ns)
  Clock Net Delay (Destination): 2.844ns (routing 1.084ns, distribution 1.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.754     5.796    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.762 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.249     6.011    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     6.056 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=39, routed)          2.429     8.485    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X3Y191         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y191         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     8.534 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.223     8.757    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/rst_cnt_synced_1
    SLICE_X5Y201         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][11]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.918     6.564    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.593 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.317     6.910    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.971 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=39, routed)          2.844     9.815    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/test_clk1
    SLICE_X5Y201         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][11]/C
                         clock pessimism             -1.252     8.563                     
    SLICE_X5Y201         FDCE (Remov_DFF_SLICEM_C_CLR)
                                                      0.006     8.569    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -8.569                     
                         arrival time                           8.757                     
  -------------------------------------------------------------------
                         slack                                  0.188                     

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][12]/CLR
                            (removal check against rising-edge clock clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_01_unbuffered_net rise@0.000ns - clk_kernel_01_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.049ns (18.037%)  route 0.223ns (81.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.815ns
    Source Clock Delay      (SCD):    8.485ns
    Clock Pessimism Removal (CPR):    1.252ns
  Clock Net Delay (Source):      2.429ns (routing 0.867ns, distribution 1.562ns)
  Clock Net Delay (Destination): 2.844ns (routing 1.084ns, distribution 1.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.754     5.796    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.762 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.249     6.011    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     6.056 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=39, routed)          2.429     8.485    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X3Y191         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y191         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     8.534 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.223     8.757    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/rst_cnt_synced_1
    SLICE_X5Y201         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][12]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.918     6.564    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.593 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.317     6.910    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.971 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=39, routed)          2.844     9.815    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/test_clk1
    SLICE_X5Y201         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][12]/C
                         clock pessimism             -1.252     8.563                     
    SLICE_X5Y201         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.006     8.569    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][12]
  -------------------------------------------------------------------
                         required time                         -8.569                     
                         arrival time                           8.757                     
  -------------------------------------------------------------------
                         slack                                  0.188                     

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][13]/CLR
                            (removal check against rising-edge clock clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_01_unbuffered_net rise@0.000ns - clk_kernel_01_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.049ns (18.037%)  route 0.223ns (81.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.815ns
    Source Clock Delay      (SCD):    8.485ns
    Clock Pessimism Removal (CPR):    1.252ns
  Clock Net Delay (Source):      2.429ns (routing 0.867ns, distribution 1.562ns)
  Clock Net Delay (Destination): 2.844ns (routing 1.084ns, distribution 1.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.754     5.796    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.762 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.249     6.011    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     6.056 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=39, routed)          2.429     8.485    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X3Y191         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y191         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     8.534 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.223     8.757    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/rst_cnt_synced_1
    SLICE_X5Y201         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][13]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.918     6.564    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.593 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.317     6.910    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.971 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=39, routed)          2.844     9.815    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/test_clk1
    SLICE_X5Y201         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][13]/C
                         clock pessimism             -1.252     8.563                     
    SLICE_X5Y201         FDCE (Remov_FFF_SLICEM_C_CLR)
                                                      0.006     8.569    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][13]
  -------------------------------------------------------------------
                         required time                         -8.569                     
                         arrival time                           8.757                     
  -------------------------------------------------------------------
                         slack                                  0.188                     

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][14]/CLR
                            (removal check against rising-edge clock clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_01_unbuffered_net rise@0.000ns - clk_kernel_01_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.049ns (18.037%)  route 0.223ns (81.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.815ns
    Source Clock Delay      (SCD):    8.485ns
    Clock Pessimism Removal (CPR):    1.252ns
  Clock Net Delay (Source):      2.429ns (routing 0.867ns, distribution 1.562ns)
  Clock Net Delay (Destination): 2.844ns (routing 1.084ns, distribution 1.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.754     5.796    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.762 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.249     6.011    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     6.056 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=39, routed)          2.429     8.485    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X3Y191         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y191         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     8.534 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.223     8.757    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/rst_cnt_synced_1
    SLICE_X5Y201         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][14]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.918     6.564    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.593 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.317     6.910    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.971 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=39, routed)          2.844     9.815    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/test_clk1
    SLICE_X5Y201         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][14]/C
                         clock pessimism             -1.252     8.563                     
    SLICE_X5Y201         FDCE (Remov_GFF_SLICEM_C_CLR)
                                                      0.006     8.569    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][14]
  -------------------------------------------------------------------
                         required time                         -8.569                     
                         arrival time                           8.757                     
  -------------------------------------------------------------------
                         slack                                  0.188                     

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][15]/CLR
                            (removal check against rising-edge clock clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_01_unbuffered_net rise@0.000ns - clk_kernel_01_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.049ns (18.037%)  route 0.223ns (81.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.815ns
    Source Clock Delay      (SCD):    8.485ns
    Clock Pessimism Removal (CPR):    1.252ns
  Clock Net Delay (Source):      2.429ns (routing 0.867ns, distribution 1.562ns)
  Clock Net Delay (Destination): 2.844ns (routing 1.084ns, distribution 1.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.754     5.796    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.762 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.249     6.011    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     6.056 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=39, routed)          2.429     8.485    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X3Y191         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y191         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     8.534 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.223     8.757    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/rst_cnt_synced_1
    SLICE_X5Y201         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][15]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.918     6.564    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.593 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.317     6.910    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.971 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=39, routed)          2.844     9.815    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/test_clk1
    SLICE_X5Y201         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][15]/C
                         clock pessimism             -1.252     8.563                     
    SLICE_X5Y201         FDCE (Remov_HFF_SLICEM_C_CLR)
                                                      0.006     8.569    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][15]
  -------------------------------------------------------------------
                         required time                         -8.569                     
                         arrival time                           8.757                     
  -------------------------------------------------------------------
                         slack                                  0.188                     

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][8]/CLR
                            (removal check against rising-edge clock clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_01_unbuffered_net rise@0.000ns - clk_kernel_01_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.049ns (18.037%)  route 0.223ns (81.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.815ns
    Source Clock Delay      (SCD):    8.485ns
    Clock Pessimism Removal (CPR):    1.252ns
  Clock Net Delay (Source):      2.429ns (routing 0.867ns, distribution 1.562ns)
  Clock Net Delay (Destination): 2.844ns (routing 1.084ns, distribution 1.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.754     5.796    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.762 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.249     6.011    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     6.056 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=39, routed)          2.429     8.485    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X3Y191         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y191         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     8.534 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.223     8.757    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/rst_cnt_synced_1
    SLICE_X5Y201         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][8]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.918     6.564    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.593 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.317     6.910    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.971 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=39, routed)          2.844     9.815    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/test_clk1
    SLICE_X5Y201         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][8]/C
                         clock pessimism             -1.252     8.563                     
    SLICE_X5Y201         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                      0.006     8.569    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -8.569                     
                         arrival time                           8.757                     
  -------------------------------------------------------------------
                         slack                                  0.188                     

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][9]/CLR
                            (removal check against rising-edge clock clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_01_unbuffered_net rise@0.000ns - clk_kernel_01_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.049ns (18.037%)  route 0.223ns (81.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.815ns
    Source Clock Delay      (SCD):    8.485ns
    Clock Pessimism Removal (CPR):    1.252ns
  Clock Net Delay (Source):      2.429ns (routing 0.867ns, distribution 1.562ns)
  Clock Net Delay (Destination): 2.844ns (routing 1.084ns, distribution 1.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.754     5.796    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.762 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.249     6.011    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     6.056 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=39, routed)          2.429     8.485    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X3Y191         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y191         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     8.534 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.223     8.757    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/rst_cnt_synced_1
    SLICE_X5Y201         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][9]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.918     6.564    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.593 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.317     6.910    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.971 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=39, routed)          2.844     9.815    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/test_clk1
    SLICE_X5Y201         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][9]/C
                         clock pessimism             -1.252     8.563                     
    SLICE_X5Y201         FDCE (Remov_BFF_SLICEM_C_CLR)
                                                      0.006     8.569    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -8.569                     
                         arrival time                           8.757                     
  -------------------------------------------------------------------
                         slack                                  0.188                     

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][0]/CLR
                            (removal check against rising-edge clock clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_01_unbuffered_net rise@0.000ns - clk_kernel_01_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.049ns (16.239%)  route 0.253ns (83.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.816ns
    Source Clock Delay      (SCD):    8.485ns
    Clock Pessimism Removal (CPR):    1.252ns
  Clock Net Delay (Source):      2.429ns (routing 0.867ns, distribution 1.562ns)
  Clock Net Delay (Destination): 2.845ns (routing 1.084ns, distribution 1.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.754     5.796    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.762 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.249     6.011    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     6.056 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=39, routed)          2.429     8.485    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X3Y191         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y191         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     8.534 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.253     8.787    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/rst_cnt_synced_1
    SLICE_X5Y200         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.918     6.564    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.593 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.317     6.910    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.971 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=39, routed)          2.845     9.816    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/test_clk1
    SLICE_X5Y200         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][0]/C
                         clock pessimism             -1.252     8.564                     
    SLICE_X5Y200         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                      0.006     8.570    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -8.570                     
                         arrival time                           8.787                     
  -------------------------------------------------------------------
                         slack                                  0.217                     

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][1]/CLR
                            (removal check against rising-edge clock clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_01_unbuffered_net rise@0.000ns - clk_kernel_01_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.049ns (16.239%)  route 0.253ns (83.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.816ns
    Source Clock Delay      (SCD):    8.485ns
    Clock Pessimism Removal (CPR):    1.252ns
  Clock Net Delay (Source):      2.429ns (routing 0.867ns, distribution 1.562ns)
  Clock Net Delay (Destination): 2.845ns (routing 1.084ns, distribution 1.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.754     5.796    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.762 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.249     6.011    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     6.056 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=39, routed)          2.429     8.485    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X3Y191         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y191         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     8.534 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.253     8.787    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/rst_cnt_synced_1
    SLICE_X5Y200         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1307, routed)        0.918     6.564    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.593 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.317     6.910    static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X1Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.971 r  static         top_i/blp/blp_logic/ulp_clocking/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=39, routed)          2.845     9.816    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/test_clk1
    SLICE_X5Y200         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][1]/C
                         clock pessimism             -1.252     8.564                     
    SLICE_X5Y200         FDCE (Remov_BFF_SLICEM_C_CLR)
                                                      0.006     8.570    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -8.570                     
                         arrival time                           8.787                     
  -------------------------------------------------------------------
                         slack                                  0.217                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.957ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][24]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.092ns (12.961%)  route 0.618ns (87.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.377ns = ( 13.377 - 10.000 ) 
    Source Clock Delay      (SCD):    3.848ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.159ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.317ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.745ns (routing 1.239ns, distribution 2.506ns)
  Clock Net Delay (Destination): 3.322ns (routing 1.073ns, distribution 2.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       3.745     3.848    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X6Y190         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y190         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.092     3.940 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.618     4.558    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/rst_cnt_synced_0
    SLICE_X6Y200         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][24]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS9_X0Y0             PS9                          0.000    10.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       3.322    13.377    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/test_clk0
    SLICE_X6Y200         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][24]/C
                         clock pessimism              0.404    13.781                     
                         clock uncertainty           -0.159    13.622                     
    SLICE_X6Y200         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.107    13.515    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][24]
  -------------------------------------------------------------------
                         required time                         13.515                     
                         arrival time                          -4.558                     
  -------------------------------------------------------------------
                         slack                                  8.957                     

Slack (MET) :             8.957ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][25]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.092ns (12.961%)  route 0.618ns (87.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.377ns = ( 13.377 - 10.000 ) 
    Source Clock Delay      (SCD):    3.848ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.159ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.317ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.745ns (routing 1.239ns, distribution 2.506ns)
  Clock Net Delay (Destination): 3.322ns (routing 1.073ns, distribution 2.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       3.745     3.848    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X6Y190         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y190         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.092     3.940 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.618     4.558    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/rst_cnt_synced_0
    SLICE_X6Y200         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][25]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS9_X0Y0             PS9                          0.000    10.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       3.322    13.377    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/test_clk0
    SLICE_X6Y200         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][25]/C
                         clock pessimism              0.404    13.781                     
                         clock uncertainty           -0.159    13.622                     
    SLICE_X6Y200         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.107    13.515    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][25]
  -------------------------------------------------------------------
                         required time                         13.515                     
                         arrival time                          -4.558                     
  -------------------------------------------------------------------
                         slack                                  8.957                     

Slack (MET) :             8.957ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][26]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.092ns (12.961%)  route 0.618ns (87.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.377ns = ( 13.377 - 10.000 ) 
    Source Clock Delay      (SCD):    3.848ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.159ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.317ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.745ns (routing 1.239ns, distribution 2.506ns)
  Clock Net Delay (Destination): 3.322ns (routing 1.073ns, distribution 2.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       3.745     3.848    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X6Y190         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y190         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.092     3.940 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.618     4.558    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/rst_cnt_synced_0
    SLICE_X6Y200         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][26]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS9_X0Y0             PS9                          0.000    10.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       3.322    13.377    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/test_clk0
    SLICE_X6Y200         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][26]/C
                         clock pessimism              0.404    13.781                     
                         clock uncertainty           -0.159    13.622                     
    SLICE_X6Y200         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.107    13.515    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][26]
  -------------------------------------------------------------------
                         required time                         13.515                     
                         arrival time                          -4.558                     
  -------------------------------------------------------------------
                         slack                                  8.957                     

Slack (MET) :             8.957ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][27]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.092ns (12.961%)  route 0.618ns (87.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.377ns = ( 13.377 - 10.000 ) 
    Source Clock Delay      (SCD):    3.848ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.159ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.317ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.745ns (routing 1.239ns, distribution 2.506ns)
  Clock Net Delay (Destination): 3.322ns (routing 1.073ns, distribution 2.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       3.745     3.848    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X6Y190         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y190         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.092     3.940 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.618     4.558    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/rst_cnt_synced_0
    SLICE_X6Y200         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][27]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS9_X0Y0             PS9                          0.000    10.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       3.322    13.377    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/test_clk0
    SLICE_X6Y200         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][27]/C
                         clock pessimism              0.404    13.781                     
                         clock uncertainty           -0.159    13.622                     
    SLICE_X6Y200         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.107    13.515    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][27]
  -------------------------------------------------------------------
                         required time                         13.515                     
                         arrival time                          -4.558                     
  -------------------------------------------------------------------
                         slack                                  8.957                     

Slack (MET) :             8.957ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][28]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.092ns (12.961%)  route 0.618ns (87.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.377ns = ( 13.377 - 10.000 ) 
    Source Clock Delay      (SCD):    3.848ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.159ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.317ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.745ns (routing 1.239ns, distribution 2.506ns)
  Clock Net Delay (Destination): 3.322ns (routing 1.073ns, distribution 2.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       3.745     3.848    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X6Y190         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y190         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.092     3.940 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.618     4.558    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/rst_cnt_synced_0
    SLICE_X6Y200         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][28]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS9_X0Y0             PS9                          0.000    10.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       3.322    13.377    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/test_clk0
    SLICE_X6Y200         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][28]/C
                         clock pessimism              0.404    13.781                     
                         clock uncertainty           -0.159    13.622                     
    SLICE_X6Y200         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.107    13.515    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][28]
  -------------------------------------------------------------------
                         required time                         13.515                     
                         arrival time                          -4.558                     
  -------------------------------------------------------------------
                         slack                                  8.957                     

Slack (MET) :             8.957ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][29]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.092ns (12.961%)  route 0.618ns (87.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.377ns = ( 13.377 - 10.000 ) 
    Source Clock Delay      (SCD):    3.848ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.159ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.317ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.745ns (routing 1.239ns, distribution 2.506ns)
  Clock Net Delay (Destination): 3.322ns (routing 1.073ns, distribution 2.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       3.745     3.848    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X6Y190         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y190         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.092     3.940 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.618     4.558    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/rst_cnt_synced_0
    SLICE_X6Y200         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][29]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS9_X0Y0             PS9                          0.000    10.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       3.322    13.377    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/test_clk0
    SLICE_X6Y200         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][29]/C
                         clock pessimism              0.404    13.781                     
                         clock uncertainty           -0.159    13.622                     
    SLICE_X6Y200         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.107    13.515    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][29]
  -------------------------------------------------------------------
                         required time                         13.515                     
                         arrival time                          -4.558                     
  -------------------------------------------------------------------
                         slack                                  8.957                     

Slack (MET) :             8.957ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][30]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.092ns (12.961%)  route 0.618ns (87.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.377ns = ( 13.377 - 10.000 ) 
    Source Clock Delay      (SCD):    3.848ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.159ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.317ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.745ns (routing 1.239ns, distribution 2.506ns)
  Clock Net Delay (Destination): 3.322ns (routing 1.073ns, distribution 2.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       3.745     3.848    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X6Y190         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y190         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.092     3.940 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.618     4.558    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/rst_cnt_synced_0
    SLICE_X6Y200         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][30]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS9_X0Y0             PS9                          0.000    10.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       3.322    13.377    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/test_clk0
    SLICE_X6Y200         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][30]/C
                         clock pessimism              0.404    13.781                     
                         clock uncertainty           -0.159    13.622                     
    SLICE_X6Y200         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.107    13.515    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][30]
  -------------------------------------------------------------------
                         required time                         13.515                     
                         arrival time                          -4.558                     
  -------------------------------------------------------------------
                         slack                                  8.957                     

Slack (MET) :             8.957ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][31]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.092ns (12.961%)  route 0.618ns (87.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.377ns = ( 13.377 - 10.000 ) 
    Source Clock Delay      (SCD):    3.848ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.159ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.317ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.745ns (routing 1.239ns, distribution 2.506ns)
  Clock Net Delay (Destination): 3.322ns (routing 1.073ns, distribution 2.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       3.745     3.848    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X6Y190         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y190         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.092     3.940 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.618     4.558    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/rst_cnt_synced_0
    SLICE_X6Y200         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][31]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS9_X0Y0             PS9                          0.000    10.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       3.322    13.377    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/test_clk0
    SLICE_X6Y200         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][31]/C
                         clock pessimism              0.404    13.781                     
                         clock uncertainty           -0.159    13.622                     
    SLICE_X6Y200         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.107    13.515    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][31]
  -------------------------------------------------------------------
                         required time                         13.515                     
                         arrival time                          -4.558                     
  -------------------------------------------------------------------
                         slack                                  8.957                     

Slack (MET) :             8.960ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.092ns (12.997%)  route 0.616ns (87.003%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.378ns = ( 13.378 - 10.000 ) 
    Source Clock Delay      (SCD):    3.848ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.159ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.317ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.745ns (routing 1.239ns, distribution 2.506ns)
  Clock Net Delay (Destination): 3.323ns (routing 1.073ns, distribution 2.250ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       3.745     3.848    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X6Y190         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y190         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.092     3.940 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.616     4.556    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/rst_cnt_synced_0
    SLICE_X6Y197         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS9_X0Y0             PS9                          0.000    10.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       3.323    13.378    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/test_clk0
    SLICE_X6Y197         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][0]/C
                         clock pessimism              0.404    13.782                     
                         clock uncertainty           -0.159    13.623                     
    SLICE_X6Y197         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.107    13.516    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][0]
  -------------------------------------------------------------------
                         required time                         13.516                     
                         arrival time                          -4.556                     
  -------------------------------------------------------------------
                         slack                                  8.960                     

Slack (MET) :             8.960ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.092ns (12.997%)  route 0.616ns (87.003%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.378ns = ( 13.378 - 10.000 ) 
    Source Clock Delay      (SCD):    3.848ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.159ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.317ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.745ns (routing 1.239ns, distribution 2.506ns)
  Clock Net Delay (Destination): 3.323ns (routing 1.073ns, distribution 2.250ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       3.745     3.848    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X6Y190         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y190         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.092     3.940 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.616     4.556    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/rst_cnt_synced_0
    SLICE_X6Y197         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS9_X0Y0             PS9                          0.000    10.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       3.323    13.378    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/test_clk0
    SLICE_X6Y197         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][1]/C
                         clock pessimism              0.404    13.782                     
                         clock uncertainty           -0.159    13.623                     
    SLICE_X6Y197         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.107    13.516    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][1]
  -------------------------------------------------------------------
                         required time                         13.516                     
                         arrival time                          -4.556                     
  -------------------------------------------------------------------
                         slack                                  8.960                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][10]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.050ns (16.845%)  route 0.247ns (83.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.727ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Net Delay (Source):      2.288ns (routing 0.704ns, distribution 1.584ns)
  Clock Net Delay (Destination): 2.647ns (routing 0.869ns, distribution 1.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       2.288     2.330    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X6Y190         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y190         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.050     2.380 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.247     2.627    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/rst_cnt_synced_0
    SLICE_X6Y198         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][10]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       2.647     2.727    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/test_clk0
    SLICE_X6Y198         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][10]/C
                         clock pessimism             -0.354     2.373                     
    SLICE_X6Y198         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.007     2.380    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -2.380                     
                         arrival time                           2.627                     
  -------------------------------------------------------------------
                         slack                                  0.247                     

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][11]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.050ns (16.845%)  route 0.247ns (83.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.727ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Net Delay (Source):      2.288ns (routing 0.704ns, distribution 1.584ns)
  Clock Net Delay (Destination): 2.647ns (routing 0.869ns, distribution 1.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       2.288     2.330    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X6Y190         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y190         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.050     2.380 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.247     2.627    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/rst_cnt_synced_0
    SLICE_X6Y198         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][11]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       2.647     2.727    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/test_clk0
    SLICE_X6Y198         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][11]/C
                         clock pessimism             -0.354     2.373                     
    SLICE_X6Y198         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.007     2.380    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -2.380                     
                         arrival time                           2.627                     
  -------------------------------------------------------------------
                         slack                                  0.247                     

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][12]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.050ns (16.845%)  route 0.247ns (83.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.727ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Net Delay (Source):      2.288ns (routing 0.704ns, distribution 1.584ns)
  Clock Net Delay (Destination): 2.647ns (routing 0.869ns, distribution 1.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       2.288     2.330    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X6Y190         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y190         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.050     2.380 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.247     2.627    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/rst_cnt_synced_0
    SLICE_X6Y198         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][12]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       2.647     2.727    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/test_clk0
    SLICE_X6Y198         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][12]/C
                         clock pessimism             -0.354     2.373                     
    SLICE_X6Y198         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.007     2.380    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][12]
  -------------------------------------------------------------------
                         required time                         -2.380                     
                         arrival time                           2.627                     
  -------------------------------------------------------------------
                         slack                                  0.247                     

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][13]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.050ns (16.845%)  route 0.247ns (83.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.727ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Net Delay (Source):      2.288ns (routing 0.704ns, distribution 1.584ns)
  Clock Net Delay (Destination): 2.647ns (routing 0.869ns, distribution 1.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       2.288     2.330    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X6Y190         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y190         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.050     2.380 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.247     2.627    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/rst_cnt_synced_0
    SLICE_X6Y198         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][13]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       2.647     2.727    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/test_clk0
    SLICE_X6Y198         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][13]/C
                         clock pessimism             -0.354     2.373                     
    SLICE_X6Y198         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.007     2.380    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][13]
  -------------------------------------------------------------------
                         required time                         -2.380                     
                         arrival time                           2.627                     
  -------------------------------------------------------------------
                         slack                                  0.247                     

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][14]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.050ns (16.845%)  route 0.247ns (83.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.727ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Net Delay (Source):      2.288ns (routing 0.704ns, distribution 1.584ns)
  Clock Net Delay (Destination): 2.647ns (routing 0.869ns, distribution 1.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       2.288     2.330    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X6Y190         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y190         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.050     2.380 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.247     2.627    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/rst_cnt_synced_0
    SLICE_X6Y198         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][14]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       2.647     2.727    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/test_clk0
    SLICE_X6Y198         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][14]/C
                         clock pessimism             -0.354     2.373                     
    SLICE_X6Y198         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.007     2.380    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][14]
  -------------------------------------------------------------------
                         required time                         -2.380                     
                         arrival time                           2.627                     
  -------------------------------------------------------------------
                         slack                                  0.247                     

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][15]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.050ns (16.845%)  route 0.247ns (83.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.727ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Net Delay (Source):      2.288ns (routing 0.704ns, distribution 1.584ns)
  Clock Net Delay (Destination): 2.647ns (routing 0.869ns, distribution 1.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       2.288     2.330    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X6Y190         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y190         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.050     2.380 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.247     2.627    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/rst_cnt_synced_0
    SLICE_X6Y198         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][15]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       2.647     2.727    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/test_clk0
    SLICE_X6Y198         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][15]/C
                         clock pessimism             -0.354     2.373                     
    SLICE_X6Y198         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.007     2.380    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][15]
  -------------------------------------------------------------------
                         required time                         -2.380                     
                         arrival time                           2.627                     
  -------------------------------------------------------------------
                         slack                                  0.247                     

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][8]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.050ns (16.845%)  route 0.247ns (83.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.727ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Net Delay (Source):      2.288ns (routing 0.704ns, distribution 1.584ns)
  Clock Net Delay (Destination): 2.647ns (routing 0.869ns, distribution 1.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       2.288     2.330    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X6Y190         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y190         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.050     2.380 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.247     2.627    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/rst_cnt_synced_0
    SLICE_X6Y198         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][8]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       2.647     2.727    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/test_clk0
    SLICE_X6Y198         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][8]/C
                         clock pessimism             -0.354     2.373                     
    SLICE_X6Y198         FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.007     2.380    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -2.380                     
                         arrival time                           2.627                     
  -------------------------------------------------------------------
                         slack                                  0.247                     

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][9]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.050ns (16.845%)  route 0.247ns (83.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.727ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Net Delay (Source):      2.288ns (routing 0.704ns, distribution 1.584ns)
  Clock Net Delay (Destination): 2.647ns (routing 0.869ns, distribution 1.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       2.288     2.330    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X6Y190         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y190         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.050     2.380 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.247     2.627    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/rst_cnt_synced_0
    SLICE_X6Y198         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][9]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       2.647     2.727    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/test_clk0
    SLICE_X6Y198         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][9]/C
                         clock pessimism             -0.354     2.373                     
    SLICE_X6Y198         FDCE (Remov_BFF_SLICEL_C_CLR)
                                                      0.007     2.380    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -2.380                     
                         arrival time                           2.627                     
  -------------------------------------------------------------------
                         slack                                  0.247                     

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][16]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.050ns (13.272%)  route 0.327ns (86.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.727ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Net Delay (Source):      2.288ns (routing 0.704ns, distribution 1.584ns)
  Clock Net Delay (Destination): 2.647ns (routing 0.869ns, distribution 1.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       2.288     2.330    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X6Y190         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y190         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.050     2.380 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.327     2.707    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/rst_cnt_synced_0
    SLICE_X6Y199         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][16]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       2.647     2.727    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/test_clk0
    SLICE_X6Y199         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][16]/C
                         clock pessimism             -0.354     2.373                     
    SLICE_X6Y199         FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.007     2.380    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][16]
  -------------------------------------------------------------------
                         required time                         -2.380                     
                         arrival time                           2.707                     
  -------------------------------------------------------------------
                         slack                                  0.327                     

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][17]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.050ns (13.272%)  route 0.327ns (86.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.727ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Net Delay (Source):      2.288ns (routing 0.704ns, distribution 1.584ns)
  Clock Net Delay (Destination): 2.647ns (routing 0.869ns, distribution 1.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       2.288     2.330    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X6Y190         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y190         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.050     2.380 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.327     2.707    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/rst_cnt_synced_0
    SLICE_X6Y199         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][17]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18546, routed)       2.647     2.727    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/test_clk0
    SLICE_X6Y199         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][17]/C
                         clock pessimism             -0.354     2.373                     
    SLICE_X6Y199         FDCE (Remov_BFF_SLICEL_C_CLR)
                                                      0.007     2.380    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[0].test_clk_cntr_reg[0][17]
  -------------------------------------------------------------------
                         required time                         -2.380                     
                         arrival time                           2.707                     
  -------------------------------------------------------------------
                         slack                                  0.327                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_2
  To Clock:  clk_pl_2

Setup :            0  Failing Endpoints,  Worst Slack        2.926ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.926ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][24]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.091ns (11.756%)  route 0.683ns (88.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.364ns = ( 7.364 - 4.000 ) 
    Source Clock Delay      (SCD):    3.808ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.119ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.238ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.705ns (routing 1.239ns, distribution 2.466ns)
  Clock Net Delay (Destination): 3.309ns (routing 1.073ns, distribution 2.236ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        3.705     3.808    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X1Y188         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y188         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.091     3.899 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.683     4.582    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/rst_cnt_synced_1
    SLICE_X4Y202         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][24]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                 
    PS9_X0Y0             PS9                          0.000     4.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     4.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     4.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        3.309     7.364    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/test_clk1
    SLICE_X4Y202         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][24]/C
                         clock pessimism              0.370     7.734                     
                         clock uncertainty           -0.119     7.615                     
    SLICE_X4Y202         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.107     7.508    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][24]
  -------------------------------------------------------------------
                         required time                          7.508                     
                         arrival time                          -4.582                     
  -------------------------------------------------------------------
                         slack                                  2.926                     

Slack (MET) :             2.926ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][25]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.091ns (11.756%)  route 0.683ns (88.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.364ns = ( 7.364 - 4.000 ) 
    Source Clock Delay      (SCD):    3.808ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.119ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.238ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.705ns (routing 1.239ns, distribution 2.466ns)
  Clock Net Delay (Destination): 3.309ns (routing 1.073ns, distribution 2.236ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        3.705     3.808    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X1Y188         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y188         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.091     3.899 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.683     4.582    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/rst_cnt_synced_1
    SLICE_X4Y202         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][25]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                 
    PS9_X0Y0             PS9                          0.000     4.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     4.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     4.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        3.309     7.364    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/test_clk1
    SLICE_X4Y202         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][25]/C
                         clock pessimism              0.370     7.734                     
                         clock uncertainty           -0.119     7.615                     
    SLICE_X4Y202         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.107     7.508    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][25]
  -------------------------------------------------------------------
                         required time                          7.508                     
                         arrival time                          -4.582                     
  -------------------------------------------------------------------
                         slack                                  2.926                     

Slack (MET) :             2.926ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][26]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.091ns (11.756%)  route 0.683ns (88.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.364ns = ( 7.364 - 4.000 ) 
    Source Clock Delay      (SCD):    3.808ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.119ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.238ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.705ns (routing 1.239ns, distribution 2.466ns)
  Clock Net Delay (Destination): 3.309ns (routing 1.073ns, distribution 2.236ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        3.705     3.808    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X1Y188         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y188         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.091     3.899 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.683     4.582    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/rst_cnt_synced_1
    SLICE_X4Y202         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][26]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                 
    PS9_X0Y0             PS9                          0.000     4.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     4.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     4.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        3.309     7.364    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/test_clk1
    SLICE_X4Y202         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][26]/C
                         clock pessimism              0.370     7.734                     
                         clock uncertainty           -0.119     7.615                     
    SLICE_X4Y202         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.107     7.508    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][26]
  -------------------------------------------------------------------
                         required time                          7.508                     
                         arrival time                          -4.582                     
  -------------------------------------------------------------------
                         slack                                  2.926                     

Slack (MET) :             2.926ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][27]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.091ns (11.756%)  route 0.683ns (88.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.364ns = ( 7.364 - 4.000 ) 
    Source Clock Delay      (SCD):    3.808ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.119ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.238ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.705ns (routing 1.239ns, distribution 2.466ns)
  Clock Net Delay (Destination): 3.309ns (routing 1.073ns, distribution 2.236ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        3.705     3.808    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X1Y188         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y188         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.091     3.899 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.683     4.582    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/rst_cnt_synced_1
    SLICE_X4Y202         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][27]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                 
    PS9_X0Y0             PS9                          0.000     4.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     4.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     4.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        3.309     7.364    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/test_clk1
    SLICE_X4Y202         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][27]/C
                         clock pessimism              0.370     7.734                     
                         clock uncertainty           -0.119     7.615                     
    SLICE_X4Y202         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.107     7.508    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][27]
  -------------------------------------------------------------------
                         required time                          7.508                     
                         arrival time                          -4.582                     
  -------------------------------------------------------------------
                         slack                                  2.926                     

Slack (MET) :             2.926ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][28]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.091ns (11.756%)  route 0.683ns (88.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.364ns = ( 7.364 - 4.000 ) 
    Source Clock Delay      (SCD):    3.808ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.119ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.238ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.705ns (routing 1.239ns, distribution 2.466ns)
  Clock Net Delay (Destination): 3.309ns (routing 1.073ns, distribution 2.236ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        3.705     3.808    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X1Y188         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y188         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.091     3.899 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.683     4.582    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/rst_cnt_synced_1
    SLICE_X4Y202         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][28]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                 
    PS9_X0Y0             PS9                          0.000     4.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     4.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     4.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        3.309     7.364    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/test_clk1
    SLICE_X4Y202         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][28]/C
                         clock pessimism              0.370     7.734                     
                         clock uncertainty           -0.119     7.615                     
    SLICE_X4Y202         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.107     7.508    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][28]
  -------------------------------------------------------------------
                         required time                          7.508                     
                         arrival time                          -4.582                     
  -------------------------------------------------------------------
                         slack                                  2.926                     

Slack (MET) :             2.926ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][29]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.091ns (11.756%)  route 0.683ns (88.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.364ns = ( 7.364 - 4.000 ) 
    Source Clock Delay      (SCD):    3.808ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.119ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.238ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.705ns (routing 1.239ns, distribution 2.466ns)
  Clock Net Delay (Destination): 3.309ns (routing 1.073ns, distribution 2.236ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        3.705     3.808    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X1Y188         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y188         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.091     3.899 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.683     4.582    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/rst_cnt_synced_1
    SLICE_X4Y202         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][29]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                 
    PS9_X0Y0             PS9                          0.000     4.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     4.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     4.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        3.309     7.364    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/test_clk1
    SLICE_X4Y202         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][29]/C
                         clock pessimism              0.370     7.734                     
                         clock uncertainty           -0.119     7.615                     
    SLICE_X4Y202         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.107     7.508    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][29]
  -------------------------------------------------------------------
                         required time                          7.508                     
                         arrival time                          -4.582                     
  -------------------------------------------------------------------
                         slack                                  2.926                     

Slack (MET) :             2.926ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][30]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.091ns (11.756%)  route 0.683ns (88.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.364ns = ( 7.364 - 4.000 ) 
    Source Clock Delay      (SCD):    3.808ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.119ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.238ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.705ns (routing 1.239ns, distribution 2.466ns)
  Clock Net Delay (Destination): 3.309ns (routing 1.073ns, distribution 2.236ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        3.705     3.808    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X1Y188         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y188         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.091     3.899 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.683     4.582    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/rst_cnt_synced_1
    SLICE_X4Y202         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][30]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                 
    PS9_X0Y0             PS9                          0.000     4.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     4.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     4.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        3.309     7.364    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/test_clk1
    SLICE_X4Y202         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][30]/C
                         clock pessimism              0.370     7.734                     
                         clock uncertainty           -0.119     7.615                     
    SLICE_X4Y202         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.107     7.508    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][30]
  -------------------------------------------------------------------
                         required time                          7.508                     
                         arrival time                          -4.582                     
  -------------------------------------------------------------------
                         slack                                  2.926                     

Slack (MET) :             2.926ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][31]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.091ns (11.756%)  route 0.683ns (88.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.364ns = ( 7.364 - 4.000 ) 
    Source Clock Delay      (SCD):    3.808ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.119ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.238ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.705ns (routing 1.239ns, distribution 2.466ns)
  Clock Net Delay (Destination): 3.309ns (routing 1.073ns, distribution 2.236ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        3.705     3.808    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X1Y188         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y188         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.091     3.899 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.683     4.582    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/rst_cnt_synced_1
    SLICE_X4Y202         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][31]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                 
    PS9_X0Y0             PS9                          0.000     4.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     4.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     4.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        3.309     7.364    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/test_clk1
    SLICE_X4Y202         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][31]/C
                         clock pessimism              0.370     7.734                     
                         clock uncertainty           -0.119     7.615                     
    SLICE_X4Y202         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.107     7.508    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][31]
  -------------------------------------------------------------------
                         required time                          7.508                     
                         arrival time                          -4.582                     
  -------------------------------------------------------------------
                         slack                                  2.926                     

Slack (MET) :             2.970ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][16]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.091ns (12.460%)  route 0.639ns (87.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.364ns = ( 7.364 - 4.000 ) 
    Source Clock Delay      (SCD):    3.808ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.119ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.238ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.705ns (routing 1.239ns, distribution 2.466ns)
  Clock Net Delay (Destination): 3.309ns (routing 1.073ns, distribution 2.236ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        3.705     3.808    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X1Y188         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y188         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.091     3.899 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.639     4.538    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/rst_cnt_synced_1
    SLICE_X4Y201         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][16]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                 
    PS9_X0Y0             PS9                          0.000     4.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     4.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     4.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        3.309     7.364    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/test_clk1
    SLICE_X4Y201         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][16]/C
                         clock pessimism              0.370     7.734                     
                         clock uncertainty           -0.119     7.615                     
    SLICE_X4Y201         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.107     7.508    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][16]
  -------------------------------------------------------------------
                         required time                          7.508                     
                         arrival time                          -4.538                     
  -------------------------------------------------------------------
                         slack                                  2.970                     

Slack (MET) :             2.970ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][17]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.091ns (12.460%)  route 0.639ns (87.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.364ns = ( 7.364 - 4.000 ) 
    Source Clock Delay      (SCD):    3.808ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.119ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.238ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.705ns (routing 1.239ns, distribution 2.466ns)
  Clock Net Delay (Destination): 3.309ns (routing 1.073ns, distribution 2.236ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        3.705     3.808    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X1Y188         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y188         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.091     3.899 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.639     4.538    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/rst_cnt_synced_1
    SLICE_X4Y201         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][17]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                 
    PS9_X0Y0             PS9                          0.000     4.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     4.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     4.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        3.309     7.364    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/test_clk1
    SLICE_X4Y201         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][17]/C
                         clock pessimism              0.370     7.734                     
                         clock uncertainty           -0.119     7.615                     
    SLICE_X4Y201         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.107     7.508    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][17]
  -------------------------------------------------------------------
                         required time                          7.508                     
                         arrival time                          -4.538                     
  -------------------------------------------------------------------
                         slack                                  2.970                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][0]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.049ns (15.390%)  route 0.269ns (84.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.309ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Net Delay (Source):      2.267ns (routing 0.704ns, distribution 1.563ns)
  Clock Net Delay (Destination): 2.634ns (routing 0.869ns, distribution 1.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        2.267     2.309    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X1Y188         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y188         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     2.358 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.269     2.627    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/rst_cnt_synced_1
    SLICE_X4Y199         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        2.634     2.714    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/test_clk1
    SLICE_X4Y199         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][0]/C
                         clock pessimism             -0.323     2.391                     
    SLICE_X4Y199         FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.007     2.398    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -2.398                     
                         arrival time                           2.627                     
  -------------------------------------------------------------------
                         slack                                  0.229                     

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][1]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.049ns (15.390%)  route 0.269ns (84.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.309ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Net Delay (Source):      2.267ns (routing 0.704ns, distribution 1.563ns)
  Clock Net Delay (Destination): 2.634ns (routing 0.869ns, distribution 1.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        2.267     2.309    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X1Y188         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y188         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     2.358 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.269     2.627    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/rst_cnt_synced_1
    SLICE_X4Y199         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        2.634     2.714    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/test_clk1
    SLICE_X4Y199         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][1]/C
                         clock pessimism             -0.323     2.391                     
    SLICE_X4Y199         FDCE (Remov_BFF_SLICEL_C_CLR)
                                                      0.007     2.398    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -2.398                     
                         arrival time                           2.627                     
  -------------------------------------------------------------------
                         slack                                  0.229                     

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][2]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.049ns (15.390%)  route 0.269ns (84.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.309ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Net Delay (Source):      2.267ns (routing 0.704ns, distribution 1.563ns)
  Clock Net Delay (Destination): 2.634ns (routing 0.869ns, distribution 1.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        2.267     2.309    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X1Y188         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y188         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     2.358 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.269     2.627    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/rst_cnt_synced_1
    SLICE_X4Y199         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][2]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        2.634     2.714    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/test_clk1
    SLICE_X4Y199         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][2]/C
                         clock pessimism             -0.323     2.391                     
    SLICE_X4Y199         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.007     2.398    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -2.398                     
                         arrival time                           2.627                     
  -------------------------------------------------------------------
                         slack                                  0.229                     

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][3]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.049ns (15.390%)  route 0.269ns (84.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.309ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Net Delay (Source):      2.267ns (routing 0.704ns, distribution 1.563ns)
  Clock Net Delay (Destination): 2.634ns (routing 0.869ns, distribution 1.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        2.267     2.309    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X1Y188         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y188         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     2.358 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.269     2.627    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/rst_cnt_synced_1
    SLICE_X4Y199         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        2.634     2.714    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/test_clk1
    SLICE_X4Y199         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][3]/C
                         clock pessimism             -0.323     2.391                     
    SLICE_X4Y199         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.007     2.398    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -2.398                     
                         arrival time                           2.627                     
  -------------------------------------------------------------------
                         slack                                  0.229                     

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][4]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.049ns (15.390%)  route 0.269ns (84.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.309ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Net Delay (Source):      2.267ns (routing 0.704ns, distribution 1.563ns)
  Clock Net Delay (Destination): 2.634ns (routing 0.869ns, distribution 1.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        2.267     2.309    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X1Y188         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y188         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     2.358 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.269     2.627    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/rst_cnt_synced_1
    SLICE_X4Y199         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][4]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        2.634     2.714    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/test_clk1
    SLICE_X4Y199         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][4]/C
                         clock pessimism             -0.323     2.391                     
    SLICE_X4Y199         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.007     2.398    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -2.398                     
                         arrival time                           2.627                     
  -------------------------------------------------------------------
                         slack                                  0.229                     

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][5]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.049ns (15.390%)  route 0.269ns (84.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.309ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Net Delay (Source):      2.267ns (routing 0.704ns, distribution 1.563ns)
  Clock Net Delay (Destination): 2.634ns (routing 0.869ns, distribution 1.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        2.267     2.309    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X1Y188         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y188         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     2.358 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.269     2.627    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/rst_cnt_synced_1
    SLICE_X4Y199         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][5]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        2.634     2.714    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/test_clk1
    SLICE_X4Y199         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][5]/C
                         clock pessimism             -0.323     2.391                     
    SLICE_X4Y199         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.007     2.398    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -2.398                     
                         arrival time                           2.627                     
  -------------------------------------------------------------------
                         slack                                  0.229                     

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][6]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.049ns (15.390%)  route 0.269ns (84.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.309ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Net Delay (Source):      2.267ns (routing 0.704ns, distribution 1.563ns)
  Clock Net Delay (Destination): 2.634ns (routing 0.869ns, distribution 1.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        2.267     2.309    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X1Y188         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y188         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     2.358 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.269     2.627    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/rst_cnt_synced_1
    SLICE_X4Y199         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][6]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        2.634     2.714    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/test_clk1
    SLICE_X4Y199         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][6]/C
                         clock pessimism             -0.323     2.391                     
    SLICE_X4Y199         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.007     2.398    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -2.398                     
                         arrival time                           2.627                     
  -------------------------------------------------------------------
                         slack                                  0.229                     

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][7]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.049ns (15.390%)  route 0.269ns (84.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.309ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Net Delay (Source):      2.267ns (routing 0.704ns, distribution 1.563ns)
  Clock Net Delay (Destination): 2.634ns (routing 0.869ns, distribution 1.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        2.267     2.309    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X1Y188         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y188         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     2.358 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.269     2.627    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/rst_cnt_synced_1
    SLICE_X4Y199         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][7]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        2.634     2.714    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/test_clk1
    SLICE_X4Y199         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][7]/C
                         clock pessimism             -0.323     2.391                     
    SLICE_X4Y199         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.007     2.398    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -2.398                     
                         arrival time                           2.627                     
  -------------------------------------------------------------------
                         slack                                  0.229                     

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][10]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.049ns (14.406%)  route 0.291ns (85.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.309ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Net Delay (Source):      2.267ns (routing 0.704ns, distribution 1.563ns)
  Clock Net Delay (Destination): 2.634ns (routing 0.869ns, distribution 1.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        2.267     2.309    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X1Y188         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y188         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     2.358 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.291     2.649    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/rst_cnt_synced_1
    SLICE_X4Y200         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][10]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        2.634     2.714    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/test_clk1
    SLICE_X4Y200         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][10]/C
                         clock pessimism             -0.323     2.391                     
    SLICE_X4Y200         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.007     2.398    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -2.398                     
                         arrival time                           2.649                     
  -------------------------------------------------------------------
                         slack                                  0.251                     

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][11]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.049ns (14.406%)  route 0.291ns (85.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.309ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Net Delay (Source):      2.267ns (routing 0.704ns, distribution 1.563ns)
  Clock Net Delay (Destination): 2.634ns (routing 0.869ns, distribution 1.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        2.267     2.309    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X1Y188         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y188         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     2.358 f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, routed)          0.291     2.649    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/rst_cnt_synced_1
    SLICE_X4Y200         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][11]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=6806, routed)        2.634     2.714    static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/test_clk1
    SLICE_X4Y200         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][11]/C
                         clock pessimism             -0.323     2.391                     
    SLICE_X4Y200         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.007     2.398    static           top_i/blp/blp_logic/ulp_clocking/frequency_counters/frequency_counter_aclk/inst/CLKS[1].test_clk_cntr_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -2.398                     
                         arrival time                           2.649                     
  -------------------------------------------------------------------
                         slack                                  0.251                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dpll0_clkout1
  To Clock:  dpll0_clkout1

Setup :            0  Failing Endpoints,  Worst Slack        2.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.212ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[0]/CLR
                            (recovery check against rising-edge clock dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll0_clkout1 rise@3.200ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.090ns (13.085%)  route 0.598ns (86.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 4.880 - 3.200 ) 
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.127ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.253ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.503ns (routing 0.170ns, distribution 1.333ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.151ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.246     0.246    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.455 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.503     1.958    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X1Y145         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y145         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.090     2.048 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.598     2.646    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/AR[0]
    SLICE_X10Y147        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      3.200     3.200 r                 
    DPLL_X1Y4            DPLL                         0.000     3.200 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.168     3.368    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     3.528 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.352     4.880    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_dclk
    SLICE_X10Y147        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[0]/C
                         clock pessimism              0.211     5.091                     
                         clock uncertainty           -0.127     4.964                     
    SLICE_X10Y147        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.107     4.857    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.857                     
                         arrival time                          -2.646                     
  -------------------------------------------------------------------
                         slack                                  2.212                     

Slack (MET) :             2.212ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[1]/CLR
                            (recovery check against rising-edge clock dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll0_clkout1 rise@3.200ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.090ns (13.085%)  route 0.598ns (86.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 4.880 - 3.200 ) 
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.127ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.253ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.503ns (routing 0.170ns, distribution 1.333ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.151ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.246     0.246    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.455 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.503     1.958    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X1Y145         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y145         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.090     2.048 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.598     2.646    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/AR[0]
    SLICE_X10Y147        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      3.200     3.200 r                 
    DPLL_X1Y4            DPLL                         0.000     3.200 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.168     3.368    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     3.528 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.352     4.880    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_dclk
    SLICE_X10Y147        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[1]/C
                         clock pessimism              0.211     5.091                     
                         clock uncertainty           -0.127     4.964                     
    SLICE_X10Y147        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.107     4.857    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.857                     
                         arrival time                          -2.646                     
  -------------------------------------------------------------------
                         slack                                  2.212                     

Slack (MET) :             2.212ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[2]/CLR
                            (recovery check against rising-edge clock dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll0_clkout1 rise@3.200ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.090ns (13.085%)  route 0.598ns (86.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 4.880 - 3.200 ) 
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.127ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.253ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.503ns (routing 0.170ns, distribution 1.333ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.151ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.246     0.246    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.455 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.503     1.958    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X1Y145         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y145         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.090     2.048 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.598     2.646    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/AR[0]
    SLICE_X10Y147        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      3.200     3.200 r                 
    DPLL_X1Y4            DPLL                         0.000     3.200 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.168     3.368    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     3.528 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.352     4.880    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_dclk
    SLICE_X10Y147        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[2]/C
                         clock pessimism              0.211     5.091                     
                         clock uncertainty           -0.127     4.964                     
    SLICE_X10Y147        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.107     4.857    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.857                     
                         arrival time                          -2.646                     
  -------------------------------------------------------------------
                         slack                                  2.212                     

Slack (MET) :             2.212ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll0_clkout1 rise@3.200ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.090ns (13.085%)  route 0.598ns (86.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 4.880 - 3.200 ) 
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.127ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.253ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.503ns (routing 0.170ns, distribution 1.333ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.151ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.246     0.246    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.455 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.503     1.958    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X1Y145         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y145         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.090     2.048 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.598     2.646    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/clear
    SLICE_X10Y147        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      3.200     3.200 r                 
    DPLL_X1Y4            DPLL                         0.000     3.200 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.168     3.368    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     3.528 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.352     4.880    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y147        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[10]/C
                         clock pessimism              0.211     5.091                     
                         clock uncertainty           -0.127     4.964                     
    SLICE_X10Y147        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.107     4.857    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          4.857                     
                         arrival time                          -2.646                     
  -------------------------------------------------------------------
                         slack                                  2.212                     

Slack (MET) :             2.212ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll0_clkout1 rise@3.200ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.090ns (13.085%)  route 0.598ns (86.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 4.880 - 3.200 ) 
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.127ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.253ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.503ns (routing 0.170ns, distribution 1.333ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.151ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.246     0.246    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.455 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.503     1.958    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X1Y145         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y145         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.090     2.048 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.598     2.646    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/clear
    SLICE_X10Y147        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      3.200     3.200 r                 
    DPLL_X1Y4            DPLL                         0.000     3.200 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.168     3.368    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     3.528 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.352     4.880    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y147        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[11]/C
                         clock pessimism              0.211     5.091                     
                         clock uncertainty           -0.127     4.964                     
    SLICE_X10Y147        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.107     4.857    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          4.857                     
                         arrival time                          -2.646                     
  -------------------------------------------------------------------
                         slack                                  2.212                     

Slack (MET) :             2.212ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll0_clkout1 rise@3.200ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.090ns (13.085%)  route 0.598ns (86.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 4.880 - 3.200 ) 
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.127ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.253ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.503ns (routing 0.170ns, distribution 1.333ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.151ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.246     0.246    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.455 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.503     1.958    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X1Y145         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y145         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.090     2.048 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.598     2.646    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/clear
    SLICE_X10Y147        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      3.200     3.200 r                 
    DPLL_X1Y4            DPLL                         0.000     3.200 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.168     3.368    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     3.528 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.352     4.880    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y147        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[12]/C
                         clock pessimism              0.211     5.091                     
                         clock uncertainty           -0.127     4.964                     
    SLICE_X10Y147        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.107     4.857    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          4.857                     
                         arrival time                          -2.646                     
  -------------------------------------------------------------------
                         slack                                  2.212                     

Slack (MET) :             2.212ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll0_clkout1 rise@3.200ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.090ns (13.085%)  route 0.598ns (86.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 4.880 - 3.200 ) 
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.127ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.253ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.503ns (routing 0.170ns, distribution 1.333ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.151ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.246     0.246    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.455 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.503     1.958    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X1Y145         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y145         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.090     2.048 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.598     2.646    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/clear
    SLICE_X10Y147        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      3.200     3.200 r                 
    DPLL_X1Y4            DPLL                         0.000     3.200 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.168     3.368    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     3.528 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.352     4.880    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y147        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[13]/C
                         clock pessimism              0.211     5.091                     
                         clock uncertainty           -0.127     4.964                     
    SLICE_X10Y147        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.107     4.857    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          4.857                     
                         arrival time                          -2.646                     
  -------------------------------------------------------------------
                         slack                                  2.212                     

Slack (MET) :             2.212ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll0_clkout1 rise@3.200ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.090ns (13.085%)  route 0.598ns (86.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 4.880 - 3.200 ) 
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.127ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.253ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.503ns (routing 0.170ns, distribution 1.333ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.151ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.246     0.246    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.455 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.503     1.958    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X1Y145         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y145         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.090     2.048 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.598     2.646    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/clear
    SLICE_X10Y147        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      3.200     3.200 r                 
    DPLL_X1Y4            DPLL                         0.000     3.200 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.168     3.368    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     3.528 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.352     4.880    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y147        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[14]/C
                         clock pessimism              0.211     5.091                     
                         clock uncertainty           -0.127     4.964                     
    SLICE_X10Y147        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.107     4.857    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          4.857                     
                         arrival time                          -2.646                     
  -------------------------------------------------------------------
                         slack                                  2.212                     

Slack (MET) :             2.212ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll0_clkout1 rise@3.200ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.090ns (13.085%)  route 0.598ns (86.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 4.880 - 3.200 ) 
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.127ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.253ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.503ns (routing 0.170ns, distribution 1.333ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.151ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.246     0.246    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.455 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.503     1.958    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X1Y145         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y145         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.090     2.048 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.598     2.646    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/clear
    SLICE_X10Y147        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      3.200     3.200 r                 
    DPLL_X1Y4            DPLL                         0.000     3.200 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.168     3.368    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     3.528 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.352     4.880    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y147        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]/C
                         clock pessimism              0.211     5.091                     
                         clock uncertainty           -0.127     4.964                     
    SLICE_X10Y147        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.107     4.857    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          4.857                     
                         arrival time                          -2.646                     
  -------------------------------------------------------------------
                         slack                                  2.212                     

Slack (MET) :             2.212ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll0_clkout1 rise@3.200ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.090ns (13.085%)  route 0.598ns (86.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 4.880 - 3.200 ) 
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.127ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.253ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.503ns (routing 0.170ns, distribution 1.333ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.151ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.246     0.246    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.455 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.503     1.958    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X1Y145         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y145         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.090     2.048 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.598     2.646    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/clear
    SLICE_X10Y147        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      3.200     3.200 r                 
    DPLL_X1Y4            DPLL                         0.000     3.200 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.168     3.368    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     3.528 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.352     4.880    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y147        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[9]/C
                         clock pessimism              0.211     5.091                     
                         clock uncertainty           -0.127     4.964                     
    SLICE_X10Y147        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.107     4.857    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          4.857                     
                         arrival time                          -2.646                     
  -------------------------------------------------------------------
                         slack                                  2.212                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/CLR
                            (removal check against rising-edge clock dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_clkout1 rise@0.000ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.049ns (13.379%)  route 0.317ns (86.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    1.171ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      0.942ns (routing 0.106ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.122ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.117     0.117    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.229 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.942     1.171    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X1Y145         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y145         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.220 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.317     1.537    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/clear
    SLICE_X10Y146        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.184     0.184    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.335 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.092     1.427    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y146        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/C
                         clock pessimism             -0.173     1.254                     
    SLICE_X10Y146        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                      0.007     1.261    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.261                     
                         arrival time                           1.537                     
  -------------------------------------------------------------------
                         slack                                  0.276                     

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[1]/CLR
                            (removal check against rising-edge clock dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_clkout1 rise@0.000ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.049ns (13.379%)  route 0.317ns (86.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    1.171ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      0.942ns (routing 0.106ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.122ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.117     0.117    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.229 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.942     1.171    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X1Y145         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y145         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.220 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.317     1.537    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/clear
    SLICE_X10Y146        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.184     0.184    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.335 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.092     1.427    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y146        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[1]/C
                         clock pessimism             -0.173     1.254                     
    SLICE_X10Y146        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                      0.007     1.261    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.261                     
                         arrival time                           1.537                     
  -------------------------------------------------------------------
                         slack                                  0.276                     

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[2]/CLR
                            (removal check against rising-edge clock dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_clkout1 rise@0.000ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.049ns (13.379%)  route 0.317ns (86.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    1.171ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      0.942ns (routing 0.106ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.122ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.117     0.117    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.229 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.942     1.171    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X1Y145         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y145         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.220 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.317     1.537    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/clear
    SLICE_X10Y146        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.184     0.184    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.335 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.092     1.427    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y146        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[2]/C
                         clock pessimism             -0.173     1.254                     
    SLICE_X10Y146        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                      0.007     1.261    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.261                     
                         arrival time                           1.537                     
  -------------------------------------------------------------------
                         slack                                  0.276                     

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[3]/CLR
                            (removal check against rising-edge clock dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_clkout1 rise@0.000ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.049ns (13.379%)  route 0.317ns (86.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    1.171ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      0.942ns (routing 0.106ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.122ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.117     0.117    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.229 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.942     1.171    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X1Y145         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y145         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.220 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.317     1.537    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/clear
    SLICE_X10Y146        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.184     0.184    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.335 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.092     1.427    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y146        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[3]/C
                         clock pessimism             -0.173     1.254                     
    SLICE_X10Y146        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.007     1.261    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.261                     
                         arrival time                           1.537                     
  -------------------------------------------------------------------
                         slack                                  0.276                     

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[5]/CLR
                            (removal check against rising-edge clock dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_clkout1 rise@0.000ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.049ns (13.379%)  route 0.317ns (86.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    1.171ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      0.942ns (routing 0.106ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.122ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.117     0.117    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.229 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.942     1.171    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X1Y145         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y145         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.220 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.317     1.537    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/clear
    SLICE_X10Y146        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.184     0.184    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.335 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.092     1.427    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y146        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[5]/C
                         clock pessimism             -0.173     1.254                     
    SLICE_X10Y146        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.007     1.261    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.261                     
                         arrival time                           1.537                     
  -------------------------------------------------------------------
                         slack                                  0.276                     

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[6]/CLR
                            (removal check against rising-edge clock dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_clkout1 rise@0.000ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.049ns (13.379%)  route 0.317ns (86.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    1.171ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      0.942ns (routing 0.106ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.122ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.117     0.117    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.229 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.942     1.171    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X1Y145         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y145         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.220 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.317     1.537    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/clear
    SLICE_X10Y146        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.184     0.184    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.335 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.092     1.427    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y146        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[6]/C
                         clock pessimism             -0.173     1.254                     
    SLICE_X10Y146        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.007     1.261    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.261                     
                         arrival time                           1.537                     
  -------------------------------------------------------------------
                         slack                                  0.276                     

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[7]/CLR
                            (removal check against rising-edge clock dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_clkout1 rise@0.000ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.049ns (13.379%)  route 0.317ns (86.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    1.171ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      0.942ns (routing 0.106ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.122ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.117     0.117    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.229 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.942     1.171    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X1Y145         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y145         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.220 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.317     1.537    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/clear
    SLICE_X10Y146        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.184     0.184    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.335 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.092     1.427    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y146        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[7]/C
                         clock pessimism             -0.173     1.254                     
    SLICE_X10Y146        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                      0.007     1.261    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.261                     
                         arrival time                           1.537                     
  -------------------------------------------------------------------
                         slack                                  0.276                     

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[8]/CLR
                            (removal check against rising-edge clock dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_clkout1 rise@0.000ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.049ns (13.379%)  route 0.317ns (86.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    1.171ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      0.942ns (routing 0.106ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.122ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.117     0.117    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.229 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.942     1.171    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X1Y145         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y145         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.220 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.317     1.537    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/clear
    SLICE_X10Y146        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.184     0.184    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.335 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.092     1.427    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y146        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[8]/C
                         clock pessimism             -0.173     1.254                     
    SLICE_X10Y146        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.007     1.261    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.261                     
                         arrival time                           1.537                     
  -------------------------------------------------------------------
                         slack                                  0.276                     

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_en_d_reg/CLR
                            (removal check against rising-edge clock dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_clkout1 rise@0.000ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.049ns (13.379%)  route 0.317ns (86.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    1.171ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      0.942ns (routing 0.106ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.122ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.117     0.117    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.229 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.942     1.171    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X1Y145         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y145         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.220 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.317     1.537    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/clear
    SLICE_X10Y146        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_en_d_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.184     0.184    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.335 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.092     1.427    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y146        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_en_d_reg/C
                         clock pessimism             -0.173     1.254                     
    SLICE_X10Y146        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.007     1.261    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_en_d_reg
  -------------------------------------------------------------------
                         required time                         -1.261                     
                         arrival time                           1.537                     
  -------------------------------------------------------------------
                         slack                                  0.276                     

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[0]/CLR
                            (removal check against rising-edge clock dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_clkout1 rise@0.000ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.049ns (12.371%)  route 0.347ns (87.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    1.171ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      0.942ns (routing 0.106ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.122ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.117     0.117    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.229 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.942     1.171    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X1Y145         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y145         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.220 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.347     1.567    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/AR[0]
    SLICE_X10Y147        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.184     0.184    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.335 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.093     1.428    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_dclk
    SLICE_X10Y147        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[0]/C
                         clock pessimism             -0.173     1.255                     
    SLICE_X10Y147        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.007     1.262    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.262                     
                         arrival time                           1.567                     
  -------------------------------------------------------------------
                         slack                                  0.305                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dpll0_drp_dclk
  To Clock:  dpll0_drp_dclk

Setup :            0  Failing Endpoints,  Worst Slack        6.780ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.780ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail_reg[0]/CLR
                            (recovery check against rising-edge clock dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (dpll0_drp_dclk rise@8.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.090ns (9.708%)  route 0.837ns (90.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 9.855 - 8.000 ) 
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.125ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.249ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.531ns (routing 0.170ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.151ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.437     0.437    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.646 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.531     2.177    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X6Y147         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y147         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     2.267 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=250, routed)         0.837     3.104    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ASYNC_RST
    SLICE_X5Y150         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      8.000     8.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     8.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.343     8.343    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     8.503 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.352     9.855    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X5Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail_reg[0]/C
                         clock pessimism              0.262    10.117                     
                         clock uncertainty           -0.125     9.992                     
    SLICE_X5Y150         FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.108     9.884    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail_reg[0]
  -------------------------------------------------------------------
                         required time                          9.884                     
                         arrival time                          -3.104                     
  -------------------------------------------------------------------
                         slack                                  6.780                     

Slack (MET) :             6.780ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail_reg[1]/CLR
                            (recovery check against rising-edge clock dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (dpll0_drp_dclk rise@8.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.090ns (9.708%)  route 0.837ns (90.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 9.855 - 8.000 ) 
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.125ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.249ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.531ns (routing 0.170ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.151ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.437     0.437    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.646 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.531     2.177    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X6Y147         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y147         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     2.267 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=250, routed)         0.837     3.104    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ASYNC_RST
    SLICE_X5Y150         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      8.000     8.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     8.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.343     8.343    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     8.503 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.352     9.855    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X5Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail_reg[1]/C
                         clock pessimism              0.262    10.117                     
                         clock uncertainty           -0.125     9.992                     
    SLICE_X5Y150         FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.108     9.884    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail_reg[1]
  -------------------------------------------------------------------
                         required time                          9.884                     
                         arrival time                          -3.104                     
  -------------------------------------------------------------------
                         slack                                  6.780                     

Slack (MET) :             6.780ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail_reg[3]/CLR
                            (recovery check against rising-edge clock dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (dpll0_drp_dclk rise@8.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.090ns (9.708%)  route 0.837ns (90.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 9.855 - 8.000 ) 
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.125ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.249ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.531ns (routing 0.170ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.151ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.437     0.437    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.646 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.531     2.177    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X6Y147         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y147         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     2.267 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=250, routed)         0.837     3.104    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ASYNC_RST
    SLICE_X5Y150         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      8.000     8.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     8.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.343     8.343    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     8.503 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.352     9.855    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X5Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail_reg[3]/C
                         clock pessimism              0.262    10.117                     
                         clock uncertainty           -0.125     9.992                     
    SLICE_X5Y150         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.108     9.884    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail_reg[3]
  -------------------------------------------------------------------
                         required time                          9.884                     
                         arrival time                          -3.104                     
  -------------------------------------------------------------------
                         slack                                  6.780                     

Slack (MET) :             6.780ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (dpll0_drp_dclk rise@8.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.090ns (9.708%)  route 0.837ns (90.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 9.855 - 8.000 ) 
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.125ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.249ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.531ns (routing 0.170ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.151ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.437     0.437    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.646 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.531     2.177    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X6Y147         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y147         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     2.267 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=250, routed)         0.837     3.104    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ASYNC_RST
    SLICE_X5Y150         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      8.000     8.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     8.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.343     8.343    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     8.503 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.352     9.855    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X5Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[3]/C
                         clock pessimism              0.262    10.117                     
                         clock uncertainty           -0.125     9.992                     
    SLICE_X5Y150         FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.108     9.884    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.884                     
                         arrival time                          -3.104                     
  -------------------------------------------------------------------
                         slack                                  6.780                     

Slack (MET) :             6.780ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (dpll0_drp_dclk rise@8.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.090ns (9.708%)  route 0.837ns (90.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 9.855 - 8.000 ) 
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.125ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.249ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.531ns (routing 0.170ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.151ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.437     0.437    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.646 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.531     2.177    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X6Y147         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y147         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     2.267 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=250, routed)         0.837     3.104    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ASYNC_RST
    SLICE_X5Y150         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      8.000     8.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     8.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.343     8.343    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     8.503 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.352     9.855    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X5Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[7]/C
                         clock pessimism              0.262    10.117                     
                         clock uncertainty           -0.125     9.992                     
    SLICE_X5Y150         FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.108     9.884    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          9.884                     
                         arrival time                          -3.104                     
  -------------------------------------------------------------------
                         slack                                  6.780                     

Slack (MET) :             6.786ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_68_reg[4]/CLR
                            (recovery check against rising-edge clock dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (dpll0_drp_dclk rise@8.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.090ns (10.258%)  route 0.787ns (89.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.846ns = ( 9.846 - 8.000 ) 
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.125ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.249ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.531ns (routing 0.170ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.343ns (routing 0.151ns, distribution 1.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.437     0.437    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.646 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.531     2.177    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X6Y147         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y147         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     2.267 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=250, routed)         0.787     3.055    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ASYNC_RST
    SLICE_X3Y149         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_68_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      8.000     8.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     8.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.343     8.343    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     8.503 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.343     9.846    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X3Y149         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_68_reg[4]/C
                         clock pessimism              0.227    10.073                     
                         clock uncertainty           -0.125     9.948                     
    SLICE_X3Y149         FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.108     9.840    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_68_reg[4]
  -------------------------------------------------------------------
                         required time                          9.840                     
                         arrival time                          -3.055                     
  -------------------------------------------------------------------
                         slack                                  6.786                     

Slack (MET) :             6.786ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_68_reg[5]/CLR
                            (recovery check against rising-edge clock dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (dpll0_drp_dclk rise@8.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.090ns (10.258%)  route 0.787ns (89.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.846ns = ( 9.846 - 8.000 ) 
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.125ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.249ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.531ns (routing 0.170ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.343ns (routing 0.151ns, distribution 1.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.437     0.437    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.646 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.531     2.177    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X6Y147         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y147         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     2.267 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=250, routed)         0.787     3.055    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ASYNC_RST
    SLICE_X3Y149         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_68_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      8.000     8.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     8.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.343     8.343    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     8.503 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.343     9.846    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X3Y149         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_68_reg[5]/C
                         clock pessimism              0.227    10.073                     
                         clock uncertainty           -0.125     9.948                     
    SLICE_X3Y149         FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.108     9.840    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_68_reg[5]
  -------------------------------------------------------------------
                         required time                          9.840                     
                         arrival time                          -3.055                     
  -------------------------------------------------------------------
                         slack                                  6.786                     

Slack (MET) :             6.786ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[5]/CLR
                            (recovery check against rising-edge clock dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (dpll0_drp_dclk rise@8.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.090ns (10.258%)  route 0.787ns (89.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.846ns = ( 9.846 - 8.000 ) 
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.125ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.249ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.531ns (routing 0.170ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.343ns (routing 0.151ns, distribution 1.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.437     0.437    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.646 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.531     2.177    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X6Y147         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y147         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     2.267 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=250, routed)         0.787     3.055    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ASYNC_RST
    SLICE_X3Y149         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      8.000     8.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     8.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.343     8.343    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     8.503 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.343     9.846    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X3Y149         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[5]/C
                         clock pessimism              0.227    10.073                     
                         clock uncertainty           -0.125     9.948                     
    SLICE_X3Y149         FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.108     9.840    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[5]
  -------------------------------------------------------------------
                         required time                          9.840                     
                         arrival time                          -3.055                     
  -------------------------------------------------------------------
                         slack                                  6.786                     

Slack (MET) :             6.786ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[6]/CLR
                            (recovery check against rising-edge clock dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (dpll0_drp_dclk rise@8.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.090ns (10.258%)  route 0.787ns (89.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.846ns = ( 9.846 - 8.000 ) 
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.125ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.249ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.531ns (routing 0.170ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.343ns (routing 0.151ns, distribution 1.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.437     0.437    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.646 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.531     2.177    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X6Y147         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y147         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     2.267 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=250, routed)         0.787     3.055    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ASYNC_RST
    SLICE_X3Y149         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      8.000     8.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     8.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.343     8.343    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     8.503 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.343     9.846    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X3Y149         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[6]/C
                         clock pessimism              0.227    10.073                     
                         clock uncertainty           -0.125     9.948                     
    SLICE_X3Y149         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.108     9.840    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[6]
  -------------------------------------------------------------------
                         required time                          9.840                     
                         arrival time                          -3.055                     
  -------------------------------------------------------------------
                         slack                                  6.786                     

Slack (MET) :             6.786ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (dpll0_drp_dclk rise@8.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.090ns (10.258%)  route 0.787ns (89.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.846ns = ( 9.846 - 8.000 ) 
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.125ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.249ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.531ns (routing 0.170ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.343ns (routing 0.151ns, distribution 1.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.437     0.437    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.646 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.531     2.177    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X6Y147         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y147         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     2.267 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=250, routed)         0.787     3.055    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ASYNC_RST
    SLICE_X3Y149         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      8.000     8.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     8.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.343     8.343    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     8.503 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.343     9.846    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X3Y149         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[11]/C
                         clock pessimism              0.227    10.073                     
                         clock uncertainty           -0.125     9.948                     
    SLICE_X3Y149         FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.108     9.840    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          9.840                     
                         arrival time                          -3.055                     
  -------------------------------------------------------------------
                         slack                                  6.786                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[12]/CLR
                            (removal check against rising-edge clock dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_drp_dclk rise@0.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.050ns (21.841%)  route 0.179ns (78.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      0.954ns (routing 0.106ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.122ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.240     0.240    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.352 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.954     1.306    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X6Y147         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y147         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.356 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=250, routed)         0.179     1.535    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ASYNC_RST
    SLICE_X8Y146         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.326     0.326    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.477 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.092     1.569    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y146         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[12]/C
                         clock pessimism             -0.192     1.377                     
    SLICE_X8Y146         FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                      0.007     1.384    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.384                     
                         arrival time                           1.535                     
  -------------------------------------------------------------------
                         slack                                  0.151                     

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[1]/CLR
                            (removal check against rising-edge clock dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_drp_dclk rise@0.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.050ns (21.841%)  route 0.179ns (78.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      0.954ns (routing 0.106ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.122ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.240     0.240    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.352 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.954     1.306    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X6Y147         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y147         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.356 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=250, routed)         0.179     1.535    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ASYNC_RST
    SLICE_X8Y146         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.326     0.326    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.477 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.092     1.569    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y146         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[1]/C
                         clock pessimism             -0.192     1.377                     
    SLICE_X8Y146         FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.007     1.384    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.384                     
                         arrival time                           1.535                     
  -------------------------------------------------------------------
                         slack                                  0.151                     

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[4]/CLR
                            (removal check against rising-edge clock dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_drp_dclk rise@0.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.050ns (21.841%)  route 0.179ns (78.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      0.954ns (routing 0.106ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.122ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.240     0.240    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.352 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.954     1.306    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X6Y147         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y147         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.356 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=250, routed)         0.179     1.535    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ASYNC_RST
    SLICE_X8Y146         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.326     0.326    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.477 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.092     1.569    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y146         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[4]/C
                         clock pessimism             -0.192     1.377                     
    SLICE_X8Y146         FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                      0.007     1.384    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.384                     
                         arrival time                           1.535                     
  -------------------------------------------------------------------
                         slack                                  0.151                     

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[2]/CLR
                            (removal check against rising-edge clock dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_drp_dclk rise@0.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.050ns (21.841%)  route 0.179ns (78.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      0.954ns (routing 0.106ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.122ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.240     0.240    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.352 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.954     1.306    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X6Y147         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y147         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.356 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=250, routed)         0.179     1.535    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ASYNC_RST
    SLICE_X8Y146         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.326     0.326    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.477 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.092     1.569    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y146         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[2]/C
                         clock pessimism             -0.192     1.377                     
    SLICE_X8Y146         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.007     1.384    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.384                     
                         arrival time                           1.535                     
  -------------------------------------------------------------------
                         slack                                  0.151                     

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_reg[1][0]/CLR
                            (removal check against rising-edge clock dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_drp_dclk rise@0.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.050ns (21.841%)  route 0.179ns (78.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      0.954ns (routing 0.106ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.122ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.240     0.240    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.352 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.954     1.306    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X6Y147         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y147         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.356 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=250, routed)         0.179     1.535    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ASYNC_RST
    SLICE_X8Y146         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_reg[1][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.326     0.326    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.477 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.092     1.569    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y146         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_reg[1][0]/C
                         clock pessimism             -0.192     1.377                     
    SLICE_X8Y146         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.007     1.384    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.384                     
                         arrival time                           1.535                     
  -------------------------------------------------------------------
                         slack                                  0.151                     

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_reg[2][0]/CLR
                            (removal check against rising-edge clock dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_drp_dclk rise@0.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.050ns (21.841%)  route 0.179ns (78.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      0.954ns (routing 0.106ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.122ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.240     0.240    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.352 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.954     1.306    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X6Y147         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y147         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.356 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=250, routed)         0.179     1.535    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ASYNC_RST
    SLICE_X8Y146         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_reg[2][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.326     0.326    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.477 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.092     1.569    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y146         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_reg[2][0]/C
                         clock pessimism             -0.192     1.377                     
    SLICE_X8Y146         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.007     1.384    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.384                     
                         arrival time                           1.535                     
  -------------------------------------------------------------------
                         slack                                  0.151                     

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[11]/CLR
                            (removal check against rising-edge clock dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_drp_dclk rise@0.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.050ns (18.325%)  route 0.223ns (81.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      0.954ns (routing 0.106ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.122ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.240     0.240    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.352 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.954     1.306    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X6Y147         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y147         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.356 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=250, routed)         0.223     1.579    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ASYNC_RST
    SLICE_X3Y147         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.326     0.326    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.477 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.084     1.561    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X3Y147         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[11]/C
                         clock pessimism             -0.192     1.369                     
    SLICE_X3Y147         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.006     1.375    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.375                     
                         arrival time                           1.579                     
  -------------------------------------------------------------------
                         slack                                  0.204                     

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[2]/CLR
                            (removal check against rising-edge clock dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_drp_dclk rise@0.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.050ns (18.325%)  route 0.223ns (81.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      0.954ns (routing 0.106ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.122ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.240     0.240    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.352 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.954     1.306    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X6Y147         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y147         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.356 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=250, routed)         0.223     1.579    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ASYNC_RST
    SLICE_X3Y147         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.326     0.326    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.477 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.084     1.561    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X3Y147         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[2]/C
                         clock pessimism             -0.192     1.369                     
    SLICE_X3Y147         FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                      0.006     1.375    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.375                     
                         arrival time                           1.579                     
  -------------------------------------------------------------------
                         slack                                  0.204                     

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[3]/CLR
                            (removal check against rising-edge clock dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_drp_dclk rise@0.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.050ns (18.325%)  route 0.223ns (81.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      0.954ns (routing 0.106ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.122ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.240     0.240    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.352 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.954     1.306    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X6Y147         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y147         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.356 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=250, routed)         0.223     1.579    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ASYNC_RST
    SLICE_X3Y147         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.326     0.326    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.477 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.084     1.561    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X3Y147         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[3]/C
                         clock pessimism             -0.192     1.369                     
    SLICE_X3Y147         FDCE (Remov_FFF_SLICEM_C_CLR)
                                                      0.006     1.375    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.375                     
                         arrival time                           1.579                     
  -------------------------------------------------------------------
                         slack                                  0.204                     

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_reg[10][3]/CLR
                            (removal check against rising-edge clock dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_drp_dclk rise@0.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.050ns (18.325%)  route 0.223ns (81.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      0.954ns (routing 0.106ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.122ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.240     0.240    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.352 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.954     1.306    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X6Y147         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y147         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.356 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=250, routed)         0.223     1.579    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ASYNC_RST
    SLICE_X3Y147         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_reg[10][3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.326     0.326    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.477 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.084     1.561    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X3Y147         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_reg[10][3]/C
                         clock pessimism             -0.192     1.369                     
    SLICE_X3Y147         FDCE (Remov_GFF_SLICEM_C_CLR)
                                                      0.006     1.375    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_reg[10][3]
  -------------------------------------------------------------------
                         required time                         -1.375                     
                         arrival time                           1.579                     
  -------------------------------------------------------------------
                         slack                                  0.204                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pluserclk0_bufg_in
  To Clock:  pluserclk0_bufg_in

Setup :            0  Failing Endpoints,  Worst Slack        2.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.170ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/genblk6[11].sram_reg[11][576]/CLR
                            (recovery check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.092ns (6.314%)  route 1.365ns (93.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.094ns = ( 3.906 - 4.000 ) 
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    1.035ns
  Clock Uncertainty:      0.133ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.266ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.330ns (routing 0.739ns, distribution 1.591ns)
  Clock Net Delay (Destination): 2.061ns (routing 0.677ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.475    -1.716 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.466    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.257 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.330     1.073    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X16Y157        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X16Y157        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     1.165 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/Q
                         net (fo=308, routed)         1.365     2.530    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/rptr_reg[0]_rep__18_0
    SLICE_X7Y149         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/genblk6[11].sram_reg[11][576]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.101     1.514 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.685    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.061     3.906    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/clk
    SLICE_X7Y149         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/genblk6[11].sram_reg[11][576]/C
                         clock pessimism              1.035     4.941                     
                         clock uncertainty           -0.133     4.808                     
    SLICE_X7Y149         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.108     4.700    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/genblk6[11].sram_reg[11][576]
  -------------------------------------------------------------------
                         required time                          4.700                     
                         arrival time                          -2.530                     
  -------------------------------------------------------------------
                         slack                                  2.170                     

Slack (MET) :             2.170ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/genblk6[1].sram_reg[1][576]/CLR
                            (recovery check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.092ns (6.314%)  route 1.365ns (93.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.094ns = ( 3.906 - 4.000 ) 
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    1.035ns
  Clock Uncertainty:      0.133ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.266ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.330ns (routing 0.739ns, distribution 1.591ns)
  Clock Net Delay (Destination): 2.061ns (routing 0.677ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.475    -1.716 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.466    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.257 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.330     1.073    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X16Y157        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X16Y157        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     1.165 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/Q
                         net (fo=308, routed)         1.365     2.530    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/rptr_reg[0]_rep__18_0
    SLICE_X7Y149         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/genblk6[1].sram_reg[1][576]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.101     1.514 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.685    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.061     3.906    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/clk
    SLICE_X7Y149         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/genblk6[1].sram_reg[1][576]/C
                         clock pessimism              1.035     4.941                     
                         clock uncertainty           -0.133     4.808                     
    SLICE_X7Y149         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.108     4.700    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/genblk6[1].sram_reg[1][576]
  -------------------------------------------------------------------
                         required time                          4.700                     
                         arrival time                          -2.530                     
  -------------------------------------------------------------------
                         slack                                  2.170                     

Slack (MET) :             2.170ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/genblk6[2].sram_reg[2][576]/CLR
                            (recovery check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.092ns (6.314%)  route 1.365ns (93.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.094ns = ( 3.906 - 4.000 ) 
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    1.035ns
  Clock Uncertainty:      0.133ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.266ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.330ns (routing 0.739ns, distribution 1.591ns)
  Clock Net Delay (Destination): 2.061ns (routing 0.677ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.475    -1.716 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.466    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.257 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.330     1.073    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X16Y157        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X16Y157        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     1.165 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/Q
                         net (fo=308, routed)         1.365     2.530    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/rptr_reg[0]_rep__18_0
    SLICE_X7Y149         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/genblk6[2].sram_reg[2][576]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.101     1.514 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.685    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.061     3.906    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/clk
    SLICE_X7Y149         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/genblk6[2].sram_reg[2][576]/C
                         clock pessimism              1.035     4.941                     
                         clock uncertainty           -0.133     4.808                     
    SLICE_X7Y149         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.108     4.700    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/genblk6[2].sram_reg[2][576]
  -------------------------------------------------------------------
                         required time                          4.700                     
                         arrival time                          -2.530                     
  -------------------------------------------------------------------
                         slack                                  2.170                     

Slack (MET) :             2.170ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/genblk6[3].sram_reg[3][576]/CLR
                            (recovery check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.092ns (6.314%)  route 1.365ns (93.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.094ns = ( 3.906 - 4.000 ) 
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    1.035ns
  Clock Uncertainty:      0.133ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.266ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.330ns (routing 0.739ns, distribution 1.591ns)
  Clock Net Delay (Destination): 2.061ns (routing 0.677ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.475    -1.716 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.466    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.257 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.330     1.073    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X16Y157        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X16Y157        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     1.165 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/Q
                         net (fo=308, routed)         1.365     2.530    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/rptr_reg[0]_rep__18_0
    SLICE_X7Y149         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/genblk6[3].sram_reg[3][576]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.101     1.514 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.685    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.061     3.906    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/clk
    SLICE_X7Y149         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/genblk6[3].sram_reg[3][576]/C
                         clock pessimism              1.035     4.941                     
                         clock uncertainty           -0.133     4.808                     
    SLICE_X7Y149         FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.108     4.700    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/genblk6[3].sram_reg[3][576]
  -------------------------------------------------------------------
                         required time                          4.700                     
                         arrival time                          -2.530                     
  -------------------------------------------------------------------
                         slack                                  2.170                     

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/genblk6[2].sram_reg[2][576]/CLR
                            (recovery check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.092ns (6.371%)  route 1.352ns (93.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.085ns = ( 3.915 - 4.000 ) 
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    1.035ns
  Clock Uncertainty:      0.133ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.266ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.330ns (routing 0.739ns, distribution 1.591ns)
  Clock Net Delay (Destination): 2.070ns (routing 0.677ns, distribution 1.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.475    -1.716 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.466    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.257 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.330     1.073    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X16Y157        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X16Y157        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     1.165 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/Q
                         net (fo=308, routed)         1.352     2.517    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/rptr_reg[0]_rep__18_0
    SLICE_X6Y149         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/genblk6[2].sram_reg[2][576]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.101     1.514 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.685    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.070     3.915    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/clk
    SLICE_X6Y149         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/genblk6[2].sram_reg[2][576]/C
                         clock pessimism              1.035     4.950                     
                         clock uncertainty           -0.133     4.817                     
    SLICE_X6Y149         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.107     4.710    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/genblk6[2].sram_reg[2][576]
  -------------------------------------------------------------------
                         required time                          4.710                     
                         arrival time                          -2.517                     
  -------------------------------------------------------------------
                         slack                                  2.193                     

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/genblk6[3].sram_reg[3][576]/CLR
                            (recovery check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.092ns (6.371%)  route 1.352ns (93.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.085ns = ( 3.915 - 4.000 ) 
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    1.035ns
  Clock Uncertainty:      0.133ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.266ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.330ns (routing 0.739ns, distribution 1.591ns)
  Clock Net Delay (Destination): 2.070ns (routing 0.677ns, distribution 1.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.475    -1.716 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.466    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.257 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.330     1.073    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X16Y157        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X16Y157        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     1.165 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/Q
                         net (fo=308, routed)         1.352     2.517    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/rptr_reg[0]_rep__18_0
    SLICE_X6Y149         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/genblk6[3].sram_reg[3][576]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.101     1.514 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.685    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.070     3.915    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/clk
    SLICE_X6Y149         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/genblk6[3].sram_reg[3][576]/C
                         clock pessimism              1.035     4.950                     
                         clock uncertainty           -0.133     4.817                     
    SLICE_X6Y149         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.107     4.710    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/genblk6[3].sram_reg[3][576]
  -------------------------------------------------------------------
                         required time                          4.710                     
                         arrival time                          -2.517                     
  -------------------------------------------------------------------
                         slack                                  2.193                     

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/genblk6[7].sram_reg[7][576]/CLR
                            (recovery check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.092ns (6.371%)  route 1.352ns (93.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.085ns = ( 3.915 - 4.000 ) 
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    1.035ns
  Clock Uncertainty:      0.133ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.266ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.330ns (routing 0.739ns, distribution 1.591ns)
  Clock Net Delay (Destination): 2.070ns (routing 0.677ns, distribution 1.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.475    -1.716 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.466    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.257 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.330     1.073    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X16Y157        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X16Y157        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     1.165 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/Q
                         net (fo=308, routed)         1.352     2.517    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/rptr_reg[0]_rep__18_0
    SLICE_X6Y149         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/genblk6[7].sram_reg[7][576]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.101     1.514 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.685    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.070     3.915    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/clk
    SLICE_X6Y149         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/genblk6[7].sram_reg[7][576]/C
                         clock pessimism              1.035     4.950                     
                         clock uncertainty           -0.133     4.817                     
    SLICE_X6Y149         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.107     4.710    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[2].u_ch_fifo/genblk6[7].sram_reg[7][576]
  -------------------------------------------------------------------
                         required time                          4.710                     
                         arrival time                          -2.517                     
  -------------------------------------------------------------------
                         slack                                  2.193                     

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/genblk6[5].sram_reg[5][576]/CLR
                            (recovery check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.092ns (6.371%)  route 1.352ns (93.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.085ns = ( 3.915 - 4.000 ) 
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    1.035ns
  Clock Uncertainty:      0.133ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.266ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.330ns (routing 0.739ns, distribution 1.591ns)
  Clock Net Delay (Destination): 2.070ns (routing 0.677ns, distribution 1.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.475    -1.716 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.466    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.257 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.330     1.073    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X16Y157        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X16Y157        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     1.165 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/Q
                         net (fo=308, routed)         1.352     2.517    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/rptr_reg[0]_rep__18_0
    SLICE_X6Y149         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/genblk6[5].sram_reg[5][576]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.101     1.514 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.685    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.070     3.915    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/clk
    SLICE_X6Y149         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/genblk6[5].sram_reg[5][576]/C
                         clock pessimism              1.035     4.950                     
                         clock uncertainty           -0.133     4.817                     
    SLICE_X6Y149         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.107     4.710    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/genblk6[5].sram_reg[5][576]
  -------------------------------------------------------------------
                         required time                          4.710                     
                         arrival time                          -2.517                     
  -------------------------------------------------------------------
                         slack                                  2.193                     

Slack (MET) :             2.251ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[1].sram_reg[1][576]/CLR
                            (recovery check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.092ns (6.654%)  route 1.291ns (93.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.088ns = ( 3.912 - 4.000 ) 
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    1.035ns
  Clock Uncertainty:      0.133ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.266ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.330ns (routing 0.739ns, distribution 1.591ns)
  Clock Net Delay (Destination): 2.067ns (routing 0.677ns, distribution 1.390ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.475    -1.716 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.466    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.257 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.330     1.073    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X16Y157        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X16Y157        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     1.165 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/Q
                         net (fo=308, routed)         1.291     2.455    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/axi_resetn
    SLICE_X9Y149         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[1].sram_reg[1][576]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.101     1.514 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.685    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.067     3.912    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/clk
    SLICE_X9Y149         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[1].sram_reg[1][576]/C
                         clock pessimism              1.035     4.947                     
                         clock uncertainty           -0.133     4.814                     
    SLICE_X9Y149         FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.108     4.706    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[1].sram_reg[1][576]
  -------------------------------------------------------------------
                         required time                          4.706                     
                         arrival time                          -2.455                     
  -------------------------------------------------------------------
                         slack                                  2.251                     

Slack (MET) :             2.251ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[2].sram_reg[2][576]/CLR
                            (recovery check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.092ns (6.654%)  route 1.291ns (93.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.088ns = ( 3.912 - 4.000 ) 
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    1.035ns
  Clock Uncertainty:      0.133ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.266ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.330ns (routing 0.739ns, distribution 1.591ns)
  Clock Net Delay (Destination): 2.067ns (routing 0.677ns, distribution 1.390ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.475    -1.716 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.466    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.257 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.330     1.073    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X16Y157        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X16Y157        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     1.165 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/Q
                         net (fo=308, routed)         1.291     2.455    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/axi_resetn
    SLICE_X9Y149         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[2].sram_reg[2][576]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.101     1.514 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.685    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.067     3.912    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/clk
    SLICE_X9Y149         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[2].sram_reg[2][576]/C
                         clock pessimism              1.035     4.947                     
                         clock uncertainty           -0.133     4.814                     
    SLICE_X9Y149         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.108     4.706    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[2].sram_reg[2][576]
  -------------------------------------------------------------------
                         required time                          4.706                     
                         arrival time                          -2.455                     
  -------------------------------------------------------------------
                         slack                                  2.251                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/mdma_mgmt_req/ch_crdt_reg[0][3]/CLR
                            (removal check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.050ns (21.038%)  route 0.188ns (78.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    -0.161ns
    Clock Pessimism Removal (CPR):    0.884ns
  Clock Net Delay (Source):      1.452ns (routing 0.449ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.644ns (routing 0.504ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.279    -1.844 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.725    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.613 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.452    -0.161    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X16Y157        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X16Y157        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.050    -0.111 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/Q
                         net (fo=308, routed)         0.188     0.077    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/mdma_mgmt_req/tl_data_reg[0]_0
    SLICE_X19Y158        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/mdma_mgmt_req/ch_crdt_reg[0][3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.770    -1.208 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.021    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.870 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.644     0.774    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/mdma_mgmt_req/clk
    SLICE_X19Y158        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/mdma_mgmt_req/ch_crdt_reg[0][3]/C
                         clock pessimism             -0.884    -0.110                     
    SLICE_X19Y158        FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                      0.006    -0.104    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/mdma_mgmt_req/ch_crdt_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.104                     
                         arrival time                           0.077                     
  -------------------------------------------------------------------
                         slack                                  0.181                     

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/mdma_mgmt_req/ch_crdt_reg[0][4]/CLR
                            (removal check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.050ns (21.038%)  route 0.188ns (78.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    -0.161ns
    Clock Pessimism Removal (CPR):    0.884ns
  Clock Net Delay (Source):      1.452ns (routing 0.449ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.644ns (routing 0.504ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.279    -1.844 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.725    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.613 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.452    -0.161    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X16Y157        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X16Y157        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.050    -0.111 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/Q
                         net (fo=308, routed)         0.188     0.077    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/mdma_mgmt_req/tl_data_reg[0]_0
    SLICE_X19Y158        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/mdma_mgmt_req/ch_crdt_reg[0][4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.770    -1.208 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.021    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.870 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.644     0.774    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/mdma_mgmt_req/clk
    SLICE_X19Y158        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/mdma_mgmt_req/ch_crdt_reg[0][4]/C
                         clock pessimism             -0.884    -0.110                     
    SLICE_X19Y158        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                      0.006    -0.104    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/mdma_mgmt_req/ch_crdt_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.104                     
                         arrival time                           0.077                     
  -------------------------------------------------------------------
                         slack                                  0.181                     

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/mdma_mgmt_req/ch_crdt_reg[0][5]/CLR
                            (removal check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.050ns (21.038%)  route 0.188ns (78.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    -0.161ns
    Clock Pessimism Removal (CPR):    0.884ns
  Clock Net Delay (Source):      1.452ns (routing 0.449ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.644ns (routing 0.504ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.279    -1.844 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.725    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.613 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.452    -0.161    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X16Y157        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X16Y157        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.050    -0.111 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/Q
                         net (fo=308, routed)         0.188     0.077    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/mdma_mgmt_req/tl_data_reg[0]_0
    SLICE_X19Y158        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/mdma_mgmt_req/ch_crdt_reg[0][5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.770    -1.208 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.021    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.870 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.644     0.774    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/mdma_mgmt_req/clk
    SLICE_X19Y158        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/mdma_mgmt_req/ch_crdt_reg[0][5]/C
                         clock pessimism             -0.884    -0.110                     
    SLICE_X19Y158        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                      0.006    -0.104    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/mdma_mgmt_req/ch_crdt_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.104                     
                         arrival time                           0.077                     
  -------------------------------------------------------------------
                         slack                                  0.181                     

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/mdma_mgmt_req/ch_crdt_reg[0][6]/CLR
                            (removal check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.050ns (21.038%)  route 0.188ns (78.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    -0.161ns
    Clock Pessimism Removal (CPR):    0.884ns
  Clock Net Delay (Source):      1.452ns (routing 0.449ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.644ns (routing 0.504ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.279    -1.844 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.725    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.613 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.452    -0.161    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X16Y157        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X16Y157        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.050    -0.111 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/Q
                         net (fo=308, routed)         0.188     0.077    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/mdma_mgmt_req/tl_data_reg[0]_0
    SLICE_X19Y158        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/mdma_mgmt_req/ch_crdt_reg[0][6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.770    -1.208 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.021    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.870 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.644     0.774    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/mdma_mgmt_req/clk
    SLICE_X19Y158        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/mdma_mgmt_req/ch_crdt_reg[0][6]/C
                         clock pessimism             -0.884    -0.110                     
    SLICE_X19Y158        FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                      0.006    -0.104    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/mdma_mgmt_req/ch_crdt_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.104                     
                         arrival time                           0.077                     
  -------------------------------------------------------------------
                         slack                                  0.181                     

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_h2c_byp_in/CH_WIDTH_CONV[0].u_dma_byp_out/cnt_reg[0]/CLR
                            (removal check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.050ns (21.038%)  route 0.188ns (78.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    -0.161ns
    Clock Pessimism Removal (CPR):    0.884ns
  Clock Net Delay (Source):      1.452ns (routing 0.449ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.644ns (routing 0.504ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.279    -1.844 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.725    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.613 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.452    -0.161    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X16Y157        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X16Y157        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.050    -0.111 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/Q
                         net (fo=308, routed)         0.188     0.077    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_h2c_byp_in/CH_WIDTH_CONV[0].u_dma_byp_out/cnt_reg[2]_1
    SLICE_X19Y158        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_h2c_byp_in/CH_WIDTH_CONV[0].u_dma_byp_out/cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.770    -1.208 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.021    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.870 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.644     0.774    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_h2c_byp_in/CH_WIDTH_CONV[0].u_dma_byp_out/clk
    SLICE_X19Y158        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_h2c_byp_in/CH_WIDTH_CONV[0].u_dma_byp_out/cnt_reg[0]/C
                         clock pessimism             -0.884    -0.110                     
    SLICE_X19Y158        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.006    -0.104    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_h2c_byp_in/CH_WIDTH_CONV[0].u_dma_byp_out/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.104                     
                         arrival time                           0.077                     
  -------------------------------------------------------------------
                         slack                                  0.181                     

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/credit_reg[2]/CLR
                            (removal check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.050ns (18.642%)  route 0.218ns (81.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    -0.161ns
    Clock Pessimism Removal (CPR):    0.884ns
  Clock Net Delay (Source):      1.452ns (routing 0.449ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.645ns (routing 0.504ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.279    -1.844 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.725    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.613 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.452    -0.161    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X16Y157        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X16Y157        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.050    -0.111 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/Q
                         net (fo=308, routed)         0.218     0.108    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/rptr_reg[0]_rep__18_0
    SLICE_X16Y153        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/credit_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.770    -1.208 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.021    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.870 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.645     0.775    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/clk
    SLICE_X16Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/credit_reg[2]/C
                         clock pessimism             -0.884    -0.109                     
    SLICE_X16Y153        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                      0.007    -0.102    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/credit_reg[2]
  -------------------------------------------------------------------
                         required time                          0.102                     
                         arrival time                           0.108                     
  -------------------------------------------------------------------
                         slack                                  0.210                     

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/rptr_reg[0]_rep/CLR
                            (removal check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.050ns (18.642%)  route 0.218ns (81.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    -0.161ns
    Clock Pessimism Removal (CPR):    0.884ns
  Clock Net Delay (Source):      1.452ns (routing 0.449ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.645ns (routing 0.504ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.279    -1.844 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.725    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.613 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.452    -0.161    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X16Y157        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X16Y157        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.050    -0.111 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/Q
                         net (fo=308, routed)         0.218     0.108    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/rptr_reg[0]_rep__18_0
    SLICE_X16Y153        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/rptr_reg[0]_rep/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.770    -1.208 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.021    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.870 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.645     0.775    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/clk
    SLICE_X16Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/rptr_reg[0]_rep/C
                         clock pessimism             -0.884    -0.109                     
    SLICE_X16Y153        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.007    -0.102    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/rptr_reg[0]_rep
  -------------------------------------------------------------------
                         required time                          0.102                     
                         arrival time                           0.108                     
  -------------------------------------------------------------------
                         slack                                  0.210                     

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/rptr_reg[0]_rep__18/CLR
                            (removal check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.050ns (18.642%)  route 0.218ns (81.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    -0.161ns
    Clock Pessimism Removal (CPR):    0.884ns
  Clock Net Delay (Source):      1.452ns (routing 0.449ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.645ns (routing 0.504ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.279    -1.844 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.725    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.613 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.452    -0.161    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X16Y157        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X16Y157        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.050    -0.111 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/Q
                         net (fo=308, routed)         0.218     0.108    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/rptr_reg[0]_rep__18_0
    SLICE_X16Y153        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/rptr_reg[0]_rep__18/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.770    -1.208 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.021    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.870 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.645     0.775    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/clk
    SLICE_X16Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/rptr_reg[0]_rep__18/C
                         clock pessimism             -0.884    -0.109                     
    SLICE_X16Y153        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.007    -0.102    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_axis_h2c_tl_slv/ch_sink_fifo[3].u_ch_fifo/rptr_reg[0]_rep__18
  -------------------------------------------------------------------
                         required time                          0.102                     
                         arrival time                           0.108                     
  -------------------------------------------------------------------
                         slack                                  0.210                     

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/CH_WIDTH_CONV[0].u_dma_byp_out/cnt_reg[1]/CLR
                            (removal check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.050ns (18.642%)  route 0.218ns (81.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    -0.161ns
    Clock Pessimism Removal (CPR):    0.884ns
  Clock Net Delay (Source):      1.452ns (routing 0.449ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.645ns (routing 0.504ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.279    -1.844 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.725    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.613 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.452    -0.161    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X16Y157        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X16Y157        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.050    -0.111 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/Q
                         net (fo=308, routed)         0.218     0.108    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/CH_WIDTH_CONV[0].u_dma_byp_out/cnt_reg[2]_1
    SLICE_X16Y153        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/CH_WIDTH_CONV[0].u_dma_byp_out/cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.770    -1.208 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.021    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.870 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.645     0.775    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/CH_WIDTH_CONV[0].u_dma_byp_out/clk
    SLICE_X16Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/CH_WIDTH_CONV[0].u_dma_byp_out/cnt_reg[1]/C
                         clock pessimism             -0.884    -0.109                     
    SLICE_X16Y153        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                      0.007    -0.102    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/CH_WIDTH_CONV[0].u_dma_byp_out/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.102                     
                         arrival time                           0.108                     
  -------------------------------------------------------------------
                         slack                                  0.210                     

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/u_tl_mst/ch_crdt_reg[1][2]/CLR
                            (removal check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.050ns (18.642%)  route 0.218ns (81.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    -0.161ns
    Clock Pessimism Removal (CPR):    0.884ns
  Clock Net Delay (Source):      1.452ns (routing 0.449ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.645ns (routing 0.504ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.279    -1.844 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.725    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.613 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.452    -0.161    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X16Y157        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X16Y157        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.050    -0.111 r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[axi_resetn]/Q
                         net (fo=308, routed)         0.218     0.108    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/u_tl_mst/last_ch_reg[0]
    SLICE_X16Y153        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/u_tl_mst/ch_crdt_reg[1][2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.770    -1.208 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.021    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.870 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.645     0.775    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/u_tl_mst/clk
    SLICE_X16Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/u_tl_mst/ch_crdt_reg[1][2]/C
                         clock pessimism             -0.884    -0.109                     
    SLICE_X16Y153        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.007    -0.102    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/u_c2h_byp_in/u_tl_mst/ch_crdt_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.102                     
                         arrival time                           0.108                     
  -------------------------------------------------------------------
                         slack                                  0.210                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
  To Clock:  pluserclk0_bufg_in

Setup :            0  Failing Endpoints,  Worst Slack        0.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[c2h_byp_in][ch][1]/CLR
                            (recovery check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.853ns (32.417%)  route 1.778ns (67.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.060ns = ( 3.940 - 4.000 ) 
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 2.095ns (routing 0.677ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.200     0.212 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.215 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.031     0.246    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1])
                                                      0.825     1.071 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
                         net (fo=4, routed)           0.984     2.055    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
    SLICE_X14Y154        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.028     2.083 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux_i_1/O
                         net (fo=65, routed)          0.794     2.877    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff[axi_resetn]_i_1_n_0
    SLICE_X16Y151        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[c2h_byp_in][ch][1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.101     1.514 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.685    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.095     3.940    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X16Y151        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[c2h_byp_in][ch][1]/C
                         clock pessimism              0.269     4.209                     
                         clock uncertainty           -0.600     3.608                     
    SLICE_X16Y151        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.107     3.501    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[c2h_byp_in][ch][1]
  -------------------------------------------------------------------
                         required time                          3.501                     
                         arrival time                          -2.877                     
  -------------------------------------------------------------------
                         slack                                  0.624                     

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[c2h_byp_in][vld]/CLR
                            (recovery check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.853ns (32.417%)  route 1.778ns (67.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.060ns = ( 3.940 - 4.000 ) 
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 2.095ns (routing 0.677ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.200     0.212 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.215 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.031     0.246    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1])
                                                      0.825     1.071 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
                         net (fo=4, routed)           0.984     2.055    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
    SLICE_X14Y154        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.028     2.083 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux_i_1/O
                         net (fo=65, routed)          0.794     2.877    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff[axi_resetn]_i_1_n_0
    SLICE_X16Y151        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[c2h_byp_in][vld]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.101     1.514 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.685    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.095     3.940    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X16Y151        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[c2h_byp_in][vld]/C
                         clock pessimism              0.269     4.209                     
                         clock uncertainty           -0.600     3.608                     
    SLICE_X16Y151        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.107     3.501    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[c2h_byp_in][vld]
  -------------------------------------------------------------------
                         required time                          3.501                     
                         arrival time                          -2.877                     
  -------------------------------------------------------------------
                         slack                                  0.624                     

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[dma_mgmt_cpl][crd]/CLR
                            (recovery check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.853ns (32.417%)  route 1.778ns (67.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.060ns = ( 3.940 - 4.000 ) 
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 2.095ns (routing 0.677ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.200     0.212 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.215 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.031     0.246    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1])
                                                      0.825     1.071 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
                         net (fo=4, routed)           0.984     2.055    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
    SLICE_X14Y154        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.028     2.083 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux_i_1/O
                         net (fo=65, routed)          0.794     2.877    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff[axi_resetn]_i_1_n_0
    SLICE_X16Y151        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[dma_mgmt_cpl][crd]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.101     1.514 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.685    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.095     3.940    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X16Y151        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[dma_mgmt_cpl][crd]/C
                         clock pessimism              0.269     4.209                     
                         clock uncertainty           -0.600     3.608                     
    SLICE_X16Y151        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.107     3.501    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[dma_mgmt_cpl][crd]
  -------------------------------------------------------------------
                         required time                          3.501                     
                         arrival time                          -2.877                     
  -------------------------------------------------------------------
                         slack                                  0.624                     

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[dma_mgmt_req][pay][eop]/CLR
                            (recovery check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.853ns (32.417%)  route 1.778ns (67.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.060ns = ( 3.940 - 4.000 ) 
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 2.095ns (routing 0.677ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.200     0.212 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.215 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.031     0.246    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1])
                                                      0.825     1.071 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
                         net (fo=4, routed)           0.984     2.055    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
    SLICE_X14Y154        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.028     2.083 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux_i_1/O
                         net (fo=65, routed)          0.794     2.877    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff[axi_resetn]_i_1_n_0
    SLICE_X16Y151        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[dma_mgmt_req][pay][eop]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.101     1.514 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.685    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.095     3.940    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X16Y151        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[dma_mgmt_req][pay][eop]/C
                         clock pessimism              0.269     4.209                     
                         clock uncertainty           -0.600     3.608                     
    SLICE_X16Y151        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.107     3.501    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[dma_mgmt_req][pay][eop]
  -------------------------------------------------------------------
                         required time                          3.501                     
                         arrival time                          -2.877                     
  -------------------------------------------------------------------
                         slack                                  0.624                     

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[dma_mgmt_req][vld]/CLR
                            (recovery check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.853ns (32.417%)  route 1.778ns (67.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.060ns = ( 3.940 - 4.000 ) 
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 2.095ns (routing 0.677ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.200     0.212 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.215 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.031     0.246    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1])
                                                      0.825     1.071 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
                         net (fo=4, routed)           0.984     2.055    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
    SLICE_X14Y154        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.028     2.083 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux_i_1/O
                         net (fo=65, routed)          0.794     2.877    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff[axi_resetn]_i_1_n_0
    SLICE_X16Y151        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[dma_mgmt_req][vld]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.101     1.514 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.685    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.095     3.940    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X16Y151        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[dma_mgmt_req][vld]/C
                         clock pessimism              0.269     4.209                     
                         clock uncertainty           -0.600     3.608                     
    SLICE_X16Y151        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.107     3.501    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[dma_mgmt_req][vld]
  -------------------------------------------------------------------
                         required time                          3.501                     
                         arrival time                          -2.877                     
  -------------------------------------------------------------------
                         slack                                  0.624                     

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[h2c_axis][crdt]/CLR
                            (recovery check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.853ns (32.417%)  route 1.778ns (67.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.060ns = ( 3.940 - 4.000 ) 
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 2.095ns (routing 0.677ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.200     0.212 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.215 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.031     0.246    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1])
                                                      0.825     1.071 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
                         net (fo=4, routed)           0.984     2.055    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
    SLICE_X14Y154        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.028     2.083 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux_i_1/O
                         net (fo=65, routed)          0.794     2.877    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff[axi_resetn]_i_1_n_0
    SLICE_X16Y151        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[h2c_axis][crdt]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.101     1.514 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.685    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.095     3.940    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X16Y151        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[h2c_axis][crdt]/C
                         clock pessimism              0.269     4.209                     
                         clock uncertainty           -0.600     3.608                     
    SLICE_X16Y151        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.107     3.501    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[h2c_axis][crdt]
  -------------------------------------------------------------------
                         required time                          3.501                     
                         arrival time                          -2.877                     
  -------------------------------------------------------------------
                         slack                                  0.624                     

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[h2c_axis][crdt_ch][0]/CLR
                            (recovery check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.853ns (32.417%)  route 1.778ns (67.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.060ns = ( 3.940 - 4.000 ) 
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 2.095ns (routing 0.677ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.200     0.212 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.215 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.031     0.246    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1])
                                                      0.825     1.071 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
                         net (fo=4, routed)           0.984     2.055    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
    SLICE_X14Y154        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.028     2.083 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux_i_1/O
                         net (fo=65, routed)          0.794     2.877    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff[axi_resetn]_i_1_n_0
    SLICE_X16Y151        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[h2c_axis][crdt_ch][0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.101     1.514 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.685    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.095     3.940    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X16Y151        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[h2c_axis][crdt_ch][0]/C
                         clock pessimism              0.269     4.209                     
                         clock uncertainty           -0.600     3.608                     
    SLICE_X16Y151        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.107     3.501    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[h2c_axis][crdt_ch][0]
  -------------------------------------------------------------------
                         required time                          3.501                     
                         arrival time                          -2.877                     
  -------------------------------------------------------------------
                         slack                                  0.624                     

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[h2c_axis][crdt_ch][1]/CLR
                            (recovery check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.853ns (32.417%)  route 1.778ns (67.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.060ns = ( 3.940 - 4.000 ) 
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 2.095ns (routing 0.677ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.200     0.212 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.215 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.031     0.246    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1])
                                                      0.825     1.071 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
                         net (fo=4, routed)           0.984     2.055    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
    SLICE_X14Y154        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.028     2.083 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux_i_1/O
                         net (fo=65, routed)          0.794     2.877    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff[axi_resetn]_i_1_n_0
    SLICE_X16Y151        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[h2c_axis][crdt_ch][1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.101     1.514 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.685    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.095     3.940    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X16Y151        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[h2c_axis][crdt_ch][1]/C
                         clock pessimism              0.269     4.209                     
                         clock uncertainty           -0.600     3.608                     
    SLICE_X16Y151        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.107     3.501    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[h2c_axis][crdt_ch][1]
  -------------------------------------------------------------------
                         required time                          3.501                     
                         arrival time                          -2.877                     
  -------------------------------------------------------------------
                         slack                                  0.624                     

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[h2c_byp_in][ch][0]/CLR
                            (recovery check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.853ns (32.417%)  route 1.778ns (67.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.060ns = ( 3.940 - 4.000 ) 
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 2.095ns (routing 0.677ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.200     0.212 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.215 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.031     0.246    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1])
                                                      0.825     1.071 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
                         net (fo=4, routed)           0.984     2.055    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
    SLICE_X14Y154        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.028     2.083 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux_i_1/O
                         net (fo=65, routed)          0.794     2.877    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff[axi_resetn]_i_1_n_0
    SLICE_X16Y151        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[h2c_byp_in][ch][0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.101     1.514 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.685    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.095     3.940    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X16Y151        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[h2c_byp_in][ch][0]/C
                         clock pessimism              0.269     4.209                     
                         clock uncertainty           -0.600     3.608                     
    SLICE_X16Y151        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.107     3.501    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[h2c_byp_in][ch][0]
  -------------------------------------------------------------------
                         required time                          3.501                     
                         arrival time                          -2.877                     
  -------------------------------------------------------------------
                         slack                                  0.624                     

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[h2c_byp_in][ch][1]/CLR
                            (recovery check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.853ns (32.417%)  route 1.778ns (67.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.060ns = ( 3.940 - 4.000 ) 
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 2.095ns (routing 0.677ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.200     0.212 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.215 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.031     0.246    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1])
                                                      0.825     1.071 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
                         net (fo=4, routed)           0.984     2.055    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
    SLICE_X14Y154        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.028     2.083 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux_i_1/O
                         net (fo=65, routed)          0.794     2.877    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff[axi_resetn]_i_1_n_0
    SLICE_X16Y151        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[h2c_byp_in][ch][1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.101     1.514 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.685    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         2.095     3.940    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X16Y151        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[h2c_byp_in][ch][1]/C
                         clock pessimism              0.269     4.209                     
                         clock uncertainty           -0.600     3.608                     
    SLICE_X16Y151        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.107     3.501    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[h2c_byp_in][ch][1]
  -------------------------------------------------------------------
                         required time                          3.501                     
                         arrival time                          -2.877                     
  -------------------------------------------------------------------
                         slack                                  0.624                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/user_lnk_up_reg/CLR
                            (removal check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.383ns (32.458%)  route 0.797ns (67.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    0.118ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 1.619ns (routing 0.504ns, distribution 1.115ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.098     0.102 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.105 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.013     0.118    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[0])
                                                      0.353     0.471 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[0]
                         net (fo=2, routed)           0.455     0.926    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[0]
    SLICE_X14Y154        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.030     0.956 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/user_lnk_up_i_1/O
                         net (fo=1, routed)           0.342     1.298    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/user_lnk_up_i_1_n_0
    SLICE_X9Y147         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/user_lnk_up_reg/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.770    -1.208 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.021    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.870 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.619     0.749    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/genblk6[1].sram_reg[1][17]
    SLICE_X9Y147         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/user_lnk_up_reg/C
                         clock pessimism             -0.221     0.528                     
                         clock uncertainty            0.600     1.129                     
    SLICE_X9Y147         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                      0.006     1.135    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/user_lnk_up_reg
  -------------------------------------------------------------------
                         required time                         -1.135                     
                         arrival time                           1.298                     
  -------------------------------------------------------------------
                         slack                                  0.163                     

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][7]/CLR
                            (removal check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.369ns (29.117%)  route 0.898ns (70.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.767ns
    Source Clock Delay      (SCD):    0.118ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 1.637ns (routing 0.504ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.098     0.102 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.105 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.013     0.118    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1])
                                                      0.360     0.478 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
                         net (fo=4, routed)           0.594     1.072    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
    SLICE_X14Y154        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.009     1.081 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux_i_1/O
                         net (fo=65, routed)          0.304     1.385    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff[axi_resetn]_i_1_n_0
    SLICE_X14Y153        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][7]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.770    -1.208 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.021    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.870 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.637     0.767    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X14Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][7]/C
                         clock pessimism             -0.221     0.546                     
                         clock uncertainty            0.600     1.146                     
    SLICE_X14Y153        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.007     1.153    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][7]
  -------------------------------------------------------------------
                         required time                         -1.153                     
                         arrival time                           1.385                     
  -------------------------------------------------------------------
                         slack                                  0.232                     

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][9]/CLR
                            (removal check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.369ns (29.117%)  route 0.898ns (70.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.767ns
    Source Clock Delay      (SCD):    0.118ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 1.637ns (routing 0.504ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.098     0.102 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.105 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.013     0.118    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1])
                                                      0.360     0.478 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
                         net (fo=4, routed)           0.594     1.072    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
    SLICE_X14Y154        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.009     1.081 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux_i_1/O
                         net (fo=65, routed)          0.304     1.385    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff[axi_resetn]_i_1_n_0
    SLICE_X14Y153        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][9]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.770    -1.208 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.021    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.870 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.637     0.767    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X14Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][9]/C
                         clock pessimism             -0.221     0.546                     
                         clock uncertainty            0.600     1.146                     
    SLICE_X14Y153        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                      0.007     1.153    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_in_reg[irq_in][vec][9]
  -------------------------------------------------------------------
                         required time                         -1.153                     
                         arrival time                           1.385                     
  -------------------------------------------------------------------
                         slack                                  0.232                     

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[h2c_byp_in][crdt]/CLR
                            (removal check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.369ns (29.117%)  route 0.898ns (70.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.767ns
    Source Clock Delay      (SCD):    0.118ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 1.637ns (routing 0.504ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.098     0.102 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.105 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.013     0.118    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1])
                                                      0.360     0.478 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
                         net (fo=4, routed)           0.594     1.072    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
    SLICE_X14Y154        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.009     1.081 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux_i_1/O
                         net (fo=65, routed)          0.304     1.385    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff[axi_resetn]_i_1_n_0
    SLICE_X14Y153        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[h2c_byp_in][crdt]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.770    -1.208 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.021    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.870 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.637     0.767    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X14Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[h2c_byp_in][crdt]/C
                         clock pessimism             -0.221     0.546                     
                         clock uncertainty            0.600     1.146                     
    SLICE_X14Y153        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                      0.007     1.153    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[h2c_byp_in][crdt]
  -------------------------------------------------------------------
                         required time                         -1.153                     
                         arrival time                           1.385                     
  -------------------------------------------------------------------
                         slack                                  0.232                     

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[h2c_byp_in][crdt_ch][0]/CLR
                            (removal check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.369ns (29.117%)  route 0.898ns (70.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.767ns
    Source Clock Delay      (SCD):    0.118ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 1.637ns (routing 0.504ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.098     0.102 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.105 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.013     0.118    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1])
                                                      0.360     0.478 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
                         net (fo=4, routed)           0.594     1.072    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
    SLICE_X14Y154        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.009     1.081 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux_i_1/O
                         net (fo=65, routed)          0.304     1.385    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff[axi_resetn]_i_1_n_0
    SLICE_X14Y153        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[h2c_byp_in][crdt_ch][0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.770    -1.208 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.021    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.870 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.637     0.767    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X14Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[h2c_byp_in][crdt_ch][0]/C
                         clock pessimism             -0.221     0.546                     
                         clock uncertainty            0.600     1.146                     
    SLICE_X14Y153        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.007     1.153    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[h2c_byp_in][crdt_ch][0]
  -------------------------------------------------------------------
                         required time                         -1.153                     
                         arrival time                           1.385                     
  -------------------------------------------------------------------
                         slack                                  0.232                     

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[irq_out][ack][12]/CLR
                            (removal check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.369ns (29.117%)  route 0.898ns (70.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.767ns
    Source Clock Delay      (SCD):    0.118ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 1.637ns (routing 0.504ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.098     0.102 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.105 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.013     0.118    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1])
                                                      0.360     0.478 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
                         net (fo=4, routed)           0.594     1.072    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
    SLICE_X14Y154        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.009     1.081 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux_i_1/O
                         net (fo=65, routed)          0.304     1.385    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff[axi_resetn]_i_1_n_0
    SLICE_X14Y153        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[irq_out][ack][12]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.770    -1.208 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.021    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.870 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.637     0.767    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X14Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[irq_out][ack][12]/C
                         clock pessimism             -0.221     0.546                     
                         clock uncertainty            0.600     1.146                     
    SLICE_X14Y153        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                      0.007     1.153    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[irq_out][ack][12]
  -------------------------------------------------------------------
                         required time                         -1.153                     
                         arrival time                           1.385                     
  -------------------------------------------------------------------
                         slack                                  0.232                     

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[irq_out][ack][14]/CLR
                            (removal check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.369ns (29.117%)  route 0.898ns (70.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.767ns
    Source Clock Delay      (SCD):    0.118ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 1.637ns (routing 0.504ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.098     0.102 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.105 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.013     0.118    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1])
                                                      0.360     0.478 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
                         net (fo=4, routed)           0.594     1.072    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
    SLICE_X14Y154        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.009     1.081 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux_i_1/O
                         net (fo=65, routed)          0.304     1.385    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff[axi_resetn]_i_1_n_0
    SLICE_X14Y153        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[irq_out][ack][14]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.770    -1.208 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.021    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.870 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.637     0.767    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X14Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[irq_out][ack][14]/C
                         clock pessimism             -0.221     0.546                     
                         clock uncertainty            0.600     1.146                     
    SLICE_X14Y153        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.007     1.153    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[irq_out][ack][14]
  -------------------------------------------------------------------
                         required time                         -1.153                     
                         arrival time                           1.385                     
  -------------------------------------------------------------------
                         slack                                  0.232                     

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[irq_out][ack][15]/CLR
                            (removal check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.369ns (29.117%)  route 0.898ns (70.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.767ns
    Source Clock Delay      (SCD):    0.118ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 1.637ns (routing 0.504ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.098     0.102 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.105 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.013     0.118    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1])
                                                      0.360     0.478 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
                         net (fo=4, routed)           0.594     1.072    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
    SLICE_X14Y154        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.009     1.081 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux_i_1/O
                         net (fo=65, routed)          0.304     1.385    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff[axi_resetn]_i_1_n_0
    SLICE_X14Y153        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[irq_out][ack][15]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.770    -1.208 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.021    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.870 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.637     0.767    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X14Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[irq_out][ack][15]/C
                         clock pessimism             -0.221     0.546                     
                         clock uncertainty            0.600     1.146                     
    SLICE_X14Y153        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.007     1.153    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[irq_out][ack][15]
  -------------------------------------------------------------------
                         required time                         -1.153                     
                         arrival time                           1.385                     
  -------------------------------------------------------------------
                         slack                                  0.232                     

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[irq_out][ack][2]/CLR
                            (removal check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.369ns (29.117%)  route 0.898ns (70.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.767ns
    Source Clock Delay      (SCD):    0.118ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 1.637ns (routing 0.504ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.098     0.102 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.105 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.013     0.118    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1])
                                                      0.360     0.478 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
                         net (fo=4, routed)           0.594     1.072    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
    SLICE_X14Y154        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.009     1.081 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux_i_1/O
                         net (fo=65, routed)          0.304     1.385    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff[axi_resetn]_i_1_n_0
    SLICE_X14Y153        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[irq_out][ack][2]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.770    -1.208 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.021    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.870 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.637     0.767    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X14Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[irq_out][ack][2]/C
                         clock pessimism             -0.221     0.546                     
                         clock uncertainty            0.600     1.146                     
    SLICE_X14Y153        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.007     1.153    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[irq_out][ack][2]
  -------------------------------------------------------------------
                         required time                         -1.153                     
                         arrival time                           1.385                     
  -------------------------------------------------------------------
                         slack                                  0.232                     

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[irq_out][ack][3]/CLR
                            (removal check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.369ns (29.117%)  route 0.898ns (70.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.767ns
    Source Clock Delay      (SCD):    0.118ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 1.637ns (routing 0.504ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.098     0.102 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.105 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.013     0.118    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1])
                                                      0.360     0.478 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
                         net (fo=4, routed)           0.594     1.072    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
    SLICE_X14Y154        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.009     1.081 f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux_i_1/O
                         net (fo=65, routed)          0.304     1.385    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff[axi_resetn]_i_1_n_0
    SLICE_X14Y153        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[irq_out][ack][3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.770    -1.208 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.021    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.870 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=464, routed)         1.637     0.767    static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/clk
    SLICE_X14Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[irq_out][ack][3]/C
                         clock pessimism             -0.221     0.546                     
                         clock uncertainty            0.600     1.146                     
    SLICE_X14Y153        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.007     1.153    static           top_i/blp/cips/inst/cpm_0/inst/xdma0_wrapper_i/AXIST.u_xdma_fab_demux/fab_out_ff_reg[irq_out][ack][3]
  -------------------------------------------------------------------
                         required time                         -1.153                     
                         arrival time                           1.385                     
  -------------------------------------------------------------------
                         slack                                  0.232                     





