// Seed: 243469013
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    output supply1 id_2,
    input tri id_3,
    input wire id_4,
    output wire id_5,
    output tri1 id_6,
    input tri1 id_7,
    output supply1 id_8,
    output uwire id_9,
    input tri0 id_10,
    input tri0 id_11,
    input tri0 id_12,
    input supply1 id_13
);
  id_15 :
  assert property (@(!1) id_3)
  else;
  wire id_16;
  assign id_6 = 1;
  supply0 id_17 = 1;
endmodule
module module_1 (
    input wor id_0,
    output wand id_1,
    output supply0 id_2,
    input uwire id_3,
    output tri0 id_4,
    inout wand id_5,
    input supply0 id_6,
    input supply1 id_7,
    input uwire id_8,
    input wand id_9
);
  assign id_2 = id_6;
  assign id_2 = 1'b0;
  wire id_11;
  wire id_12;
  module_0(
      id_5, id_0, id_4, id_5, id_6, id_5, id_5, id_7, id_1, id_1, id_0, id_6, id_5, id_7
  );
  assign id_4 = id_3;
  always id_2 = id_0;
endmodule
