var group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i32___q_o_s =
[
    [ "Register : fpga2sdram2_axi32_I_main_QosGenerator_Id_CoreId", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i32___q_o_s___c_o_r_e_i_d.html", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i32___q_o_s___c_o_r_e_i_d" ],
    [ "Register : fpga2sdram2_axi32_I_main_QosGenerator_Id_RevisionId", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i32___q_o_s___r_e_v_i_d.html", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i32___q_o_s___r_e_v_i_d" ],
    [ "Register : fpga2sdram2_axi32_I_main_QosGenerator_Priority", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i32___q_o_s___p_r_i.html", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i32___q_o_s___p_r_i" ],
    [ "Register : fpga2sdram2_axi32_I_main_QosGenerator_Mode", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i32___q_o_s___m_o_d.html", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i32___q_o_s___m_o_d" ],
    [ "Register : fpga2sdram2_axi32_I_main_QosGenerator_Bandwidth", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i32___q_o_s___b_w_d_t_h.html", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i32___q_o_s___b_w_d_t_h" ],
    [ "Register : fpga2sdram2_axi32_I_main_QosGenerator_Saturation", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i32___q_o_s___s_a_t.html", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i32___q_o_s___s_a_t" ],
    [ "Register : fpga2sdram2_axi32_I_main_QosGenerator_ExtControl", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i32___q_o_s___e_x_t_c_t_l.html", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i32___q_o_s___e_x_t_c_t_l" ],
    [ "ALT_NOC_MPU_F2SDR2_AXI32_QOS_s", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i32___q_o_s.html#struct_a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i32___q_o_s__s", [
      [ "fpga2sdram2_axi32_I_main_QosGenerator_Id_CoreId", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i32___q_o_s.html#a99d674421ce8d562ae736d452e6a6c19", null ],
      [ "fpga2sdram2_axi32_I_main_QosGenerator_Id_RevisionId", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i32___q_o_s.html#ad730aaf2d59543b2d26d93ec2acf7955", null ],
      [ "fpga2sdram2_axi32_I_main_QosGenerator_Priority", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i32___q_o_s.html#af65232fec08b3e75fda1a1837ea3ce86", null ],
      [ "fpga2sdram2_axi32_I_main_QosGenerator_Mode", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i32___q_o_s.html#a6bf436b8feff8078810d27823f3db7df", null ],
      [ "fpga2sdram2_axi32_I_main_QosGenerator_Bandwidth", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i32___q_o_s.html#aa0b31317155b34c049907cd21f3d7579", null ],
      [ "fpga2sdram2_axi32_I_main_QosGenerator_Saturation", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i32___q_o_s.html#a3859f72486cf0bebaf014f8ef90a0d74", null ],
      [ "fpga2sdram2_axi32_I_main_QosGenerator_ExtControl", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i32___q_o_s.html#a040f9b6e197cf5e35a92fabf0330ef0e", null ],
      [ "_pad_0x1c_0x80", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i32___q_o_s.html#afb5efd6da0a9b1b604f24566328d5a75", null ]
    ] ],
    [ "ALT_NOC_MPU_F2SDR2_AXI32_QOS_raw_s", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i32___q_o_s.html#struct_a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i32___q_o_s__raw__s", [
      [ "fpga2sdram2_axi32_I_main_QosGenerator_Id_CoreId", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i32___q_o_s.html#ab5796beff911595bf0859d8cdefb13db", null ],
      [ "fpga2sdram2_axi32_I_main_QosGenerator_Id_RevisionId", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i32___q_o_s.html#a637d0ec0a463e57b81558ae99c587233", null ],
      [ "fpga2sdram2_axi32_I_main_QosGenerator_Priority", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i32___q_o_s.html#a7315f27e199fb6f200e3bc8cdca17a1c", null ],
      [ "fpga2sdram2_axi32_I_main_QosGenerator_Mode", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i32___q_o_s.html#a1ce30807f757848bed8bf2fc748a262f", null ],
      [ "fpga2sdram2_axi32_I_main_QosGenerator_Bandwidth", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i32___q_o_s.html#aa6227e7bc0e522956974a5856bd51d0b", null ],
      [ "fpga2sdram2_axi32_I_main_QosGenerator_Saturation", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i32___q_o_s.html#a2a3393e6b57c9234109490da82445a8c", null ],
      [ "fpga2sdram2_axi32_I_main_QosGenerator_ExtControl", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i32___q_o_s.html#a2f9c8e3ab5eb131eb800f8fbd407af78", null ],
      [ "_pad_0x1c_0x80", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i32___q_o_s.html#a2fc7a2a63d495e8d3afe9abf0aff28d4", null ]
    ] ],
    [ "ALT_NOC_MPU_F2SDR2_AXI32_QOS_t", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i32___q_o_s.html#ga2788a3e1450d2cda1ff69d2eb2be60b3", null ],
    [ "ALT_NOC_MPU_F2SDR2_AXI32_QOS_raw_t", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i32___q_o_s.html#ga683e02c54a7d77435476dc7cbe89d9a8", null ]
];