INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/project/counter4/counter4.srcs/sim_1/new/counter4_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter4_tb'
