\hypertarget{stm32h7xx__hal__uart__ex_8h_source}{}\doxysection{stm32h7xx\+\_\+hal\+\_\+uart\+\_\+ex.\+h}
\label{stm32h7xx__hal__uart__ex_8h_source}\index{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_hal\_uart\_ex.h@{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_hal\_uart\_ex.h}}
\mbox{\hyperlink{stm32h7xx__hal__uart__ex_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00020}00020\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00021}00021\ \textcolor{preprocessor}{\#ifndef\ STM32H7xx\_HAL\_UART\_EX\_H}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00022}00022\ \textcolor{preprocessor}{\#define\ STM32H7xx\_HAL\_UART\_EX\_H}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00023}00023\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00024}00024\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00025}00025\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00026}00026\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00027}00027\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00028}00028\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00029}00029\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32h7xx__hal__def_8h}{stm32h7xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00030}00030\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00039}00039\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00047}\mbox{\hyperlink{struct_u_a_r_t___wake_up_type_def}{00047}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00048}00048\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00049}\mbox{\hyperlink{struct_u_a_r_t___wake_up_type_def_a1146a984a15b77174e96057cb88e4f59}{00049}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_u_a_r_t___wake_up_type_def_a1146a984a15b77174e96057cb88e4f59}{WakeUpEvent}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00054}\mbox{\hyperlink{struct_u_a_r_t___wake_up_type_def_a5be92432486df9b5320d668c236e1b6f}{00054}}\ \ \ uint16\_t\ \mbox{\hyperlink{struct_u_a_r_t___wake_up_type_def_a5be92432486df9b5320d668c236e1b6f}{AddressLength}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00057}\mbox{\hyperlink{struct_u_a_r_t___wake_up_type_def_ae2bbeaf207df18992544fd4193b34112}{00057}}\ \ \ uint8\_t\ \mbox{\hyperlink{struct_u_a_r_t___wake_up_type_def_ae2bbeaf207df18992544fd4193b34112}{Address}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00058}00058\ \}\ \mbox{\hyperlink{struct_u_a_r_t___wake_up_type_def}{UART\_WakeUpTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00059}00059\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00064}00064\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00072}\mbox{\hyperlink{group___u_a_r_t_ex___word___length_gadaec9a23646032a333a5327d66aae4fe}{00072}}\ \textcolor{preprocessor}{\#define\ UART\_WORDLENGTH\_7B\ \ \ \ \ \ \ \ \ \ USART\_CR1\_M1\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00073}\mbox{\hyperlink{group___u_a_r_t_ex___word___length_gaf394e9abaf17932ee89591f990fe6407}{00073}}\ \textcolor{preprocessor}{\#define\ UART\_WORDLENGTH\_8B\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00074}\mbox{\hyperlink{group___u_a_r_t_ex___word___length_gaf867be43de35fd3c32fe0b4dd4058f7e}{00074}}\ \textcolor{preprocessor}{\#define\ UART\_WORDLENGTH\_9B\ \ \ \ \ \ \ \ \ \ USART\_CR1\_M0\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00082}\mbox{\hyperlink{group___u_a_r_t_ex___wake_up___address___length_ga6599292020c484faeea894307d9dc6d5}{00082}}\ \textcolor{preprocessor}{\#define\ UART\_ADDRESS\_DETECT\_4B\ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00083}\mbox{\hyperlink{group___u_a_r_t_ex___wake_up___address___length_ga4dbd5995e0e4998cb1a312c183d7cbb0}{00083}}\ \textcolor{preprocessor}{\#define\ UART\_ADDRESS\_DETECT\_7B\ \ \ \ \ \ USART\_CR2\_ADDM7\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00092}\mbox{\hyperlink{group___u_a_r_t_ex___f_i_f_o__mode_gaf55427ab3ae02f380954508d80b6dea3}{00092}}\ \textcolor{preprocessor}{\#define\ UART\_FIFOMODE\_DISABLE\ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00093}\mbox{\hyperlink{group___u_a_r_t_ex___f_i_f_o__mode_ga3ff44f476a9c4d0e6c98e50f513f3561}{00093}}\ \textcolor{preprocessor}{\#define\ UART\_FIFOMODE\_ENABLE\ \ \ \ \ \ \ \ USART\_CR1\_FIFOEN\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00102}\mbox{\hyperlink{group___u_a_r_t_ex___t_x_f_i_f_o__threshold__level_gac0167b844b8cc2d183b55a0b296b2803}{00102}}\ \textcolor{preprocessor}{\#define\ UART\_TXFIFO\_THRESHOLD\_1\_8\ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00103}\mbox{\hyperlink{group___u_a_r_t_ex___t_x_f_i_f_o__threshold__level_ga7b6a3451b4d3677ba49f05228832edad}{00103}}\ \textcolor{preprocessor}{\#define\ UART\_TXFIFO\_THRESHOLD\_1\_4\ \ \ USART\_CR3\_TXFTCFG\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00104}\mbox{\hyperlink{group___u_a_r_t_ex___t_x_f_i_f_o__threshold__level_ga3ded7de796281c47106eab832068534d}{00104}}\ \textcolor{preprocessor}{\#define\ UART\_TXFIFO\_THRESHOLD\_1\_2\ \ \ USART\_CR3\_TXFTCFG\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00105}\mbox{\hyperlink{group___u_a_r_t_ex___t_x_f_i_f_o__threshold__level_ga0dd7780c824caddd1476cb59b9d5e5d0}{00105}}\ \textcolor{preprocessor}{\#define\ UART\_TXFIFO\_THRESHOLD\_3\_4\ \ \ (USART\_CR3\_TXFTCFG\_0|USART\_CR3\_TXFTCFG\_1)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00106}\mbox{\hyperlink{group___u_a_r_t_ex___t_x_f_i_f_o__threshold__level_ga8e36c5786a037adae9a124a3094fc374}{00106}}\ \textcolor{preprocessor}{\#define\ UART\_TXFIFO\_THRESHOLD\_7\_8\ \ \ USART\_CR3\_TXFTCFG\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00107}\mbox{\hyperlink{group___u_a_r_t_ex___t_x_f_i_f_o__threshold__level_ga302d541c0419d26567cc0da09486e73d}{00107}}\ \textcolor{preprocessor}{\#define\ UART\_TXFIFO\_THRESHOLD\_8\_8\ \ \ (USART\_CR3\_TXFTCFG\_2|USART\_CR3\_TXFTCFG\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00116}\mbox{\hyperlink{group___u_a_r_t_ex___r_x_f_i_f_o__threshold__level_ga9cabde9885fe477df3625fa8fdc7a99a}{00116}}\ \textcolor{preprocessor}{\#define\ UART\_RXFIFO\_THRESHOLD\_1\_8\ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00117}\mbox{\hyperlink{group___u_a_r_t_ex___r_x_f_i_f_o__threshold__level_ga46898e3dbaa13a52a62ae7dbddc90cd5}{00117}}\ \textcolor{preprocessor}{\#define\ UART\_RXFIFO\_THRESHOLD\_1\_4\ \ \ USART\_CR3\_RXFTCFG\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00118}\mbox{\hyperlink{group___u_a_r_t_ex___r_x_f_i_f_o__threshold__level_ga032d8a09e993ca8938eb6fa5b97f4d16}{00118}}\ \textcolor{preprocessor}{\#define\ UART\_RXFIFO\_THRESHOLD\_1\_2\ \ \ USART\_CR3\_RXFTCFG\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00119}\mbox{\hyperlink{group___u_a_r_t_ex___r_x_f_i_f_o__threshold__level_ga822019dbcf489602fe72d84700655e27}{00119}}\ \textcolor{preprocessor}{\#define\ UART\_RXFIFO\_THRESHOLD\_3\_4\ \ \ (USART\_CR3\_RXFTCFG\_0|USART\_CR3\_RXFTCFG\_1)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00120}\mbox{\hyperlink{group___u_a_r_t_ex___r_x_f_i_f_o__threshold__level_gaba2b8f47d6b307a644ec4dcd6d8202e4}{00120}}\ \textcolor{preprocessor}{\#define\ UART\_RXFIFO\_THRESHOLD\_7\_8\ \ \ USART\_CR3\_RXFTCFG\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00121}\mbox{\hyperlink{group___u_a_r_t_ex___r_x_f_i_f_o__threshold__level_gabc5dc474eeac764ab6e99435ace5ca21}{00121}}\ \textcolor{preprocessor}{\#define\ UART\_RXFIFO\_THRESHOLD\_8\_8\ \ \ (USART\_CR3\_RXFTCFG\_2|USART\_CR3\_RXFTCFG\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00130}00130\ \textcolor{comment}{/*\ Exported\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00131}00131\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00140}00140\ \textcolor{comment}{/*\ Initialization\ and\ de-\/initialization\ functions\ \ ****************************/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00141}\mbox{\hyperlink{group___u_a_r_t_ex___exported___functions___group1_ga27862dc24258939a758a877b674977af}{00141}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___u_a_r_t_ex___exported___functions___group1_ga27862dc24258939a758a877b674977af}{HAL\_RS485Ex\_Init}}(\mbox{\hyperlink{struct_____u_a_r_t___handle_type_def}{UART\_HandleTypeDef}}\ *huart,\ uint32\_t\ Polarity,\ uint32\_t\ AssertionTime,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00142}00142\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ DeassertionTime);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00143}00143\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00152}\mbox{\hyperlink{group___u_a_r_t_ex___exported___functions___group2_ga44d09cdf66fec468d956c64a23f61856}{00152}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___u_a_r_t_ex___exported___functions___group2_ga44d09cdf66fec468d956c64a23f61856}{HAL\_UARTEx\_WakeupCallback}}(\mbox{\hyperlink{struct_____u_a_r_t___handle_type_def}{UART\_HandleTypeDef}}\ *huart);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00153}00153\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00154}\mbox{\hyperlink{group___u_a_r_t_ex___exported___functions___group2_ga9275d738be064c56277b69384e6e3d14}{00154}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___u_a_r_t_ex___exported___functions___group2_ga9275d738be064c56277b69384e6e3d14}{HAL\_UARTEx\_RxFifoFullCallback}}(\mbox{\hyperlink{struct_____u_a_r_t___handle_type_def}{UART\_HandleTypeDef}}\ *huart);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00155}\mbox{\hyperlink{group___u_a_r_t_ex___exported___functions___group2_ga6136c1516c4319853fba64290aed1e9d}{00155}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___u_a_r_t_ex___exported___functions___group2_ga6136c1516c4319853fba64290aed1e9d}{HAL\_UARTEx\_TxFifoEmptyCallback}}(\mbox{\hyperlink{struct_____u_a_r_t___handle_type_def}{UART\_HandleTypeDef}}\ *huart);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00156}00156\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00165}00165\ \textcolor{comment}{/*\ Peripheral\ Control\ functions\ \ **********************************************/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00166}\mbox{\hyperlink{group___u_a_r_t_ex___exported___functions___group3_gaab6cd801f4e343b1d6f8478c2575c3bf}{00166}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___u_a_r_t_ex___exported___functions___group3_gaab6cd801f4e343b1d6f8478c2575c3bf}{HAL\_UARTEx\_StopModeWakeUpSourceConfig}}(\mbox{\hyperlink{struct_____u_a_r_t___handle_type_def}{UART\_HandleTypeDef}}\ *huart,\ \mbox{\hyperlink{struct_u_a_r_t___wake_up_type_def}{UART\_WakeUpTypeDef}}\ WakeUpSelection);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00167}\mbox{\hyperlink{group___u_a_r_t_ex___exported___functions___group3_gad113d7b5cd162ca36e706d812801b5ab}{00167}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___u_a_r_t_ex___exported___functions___group3_gad113d7b5cd162ca36e706d812801b5ab}{HAL\_UARTEx\_EnableStopMode}}(\mbox{\hyperlink{struct_____u_a_r_t___handle_type_def}{UART\_HandleTypeDef}}\ *huart);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00168}\mbox{\hyperlink{group___u_a_r_t_ex___exported___functions___group3_gae396fbc25c33343afa0084d05f83a15a}{00168}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___u_a_r_t_ex___exported___functions___group3_gae396fbc25c33343afa0084d05f83a15a}{HAL\_UARTEx\_DisableStopMode}}(\mbox{\hyperlink{struct_____u_a_r_t___handle_type_def}{UART\_HandleTypeDef}}\ *huart);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00169}00169\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00170}\mbox{\hyperlink{group___u_a_r_t_ex___exported___functions___group3_gabb9d4edfed47241a86a304856cb4e3c6}{00170}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___u_a_r_t_ex___exported___functions___group3_gabb9d4edfed47241a86a304856cb4e3c6}{HAL\_MultiProcessorEx\_AddressLength\_Set}}(\mbox{\hyperlink{struct_____u_a_r_t___handle_type_def}{UART\_HandleTypeDef}}\ *huart,\ uint32\_t\ AddressLength);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00171}00171\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00172}\mbox{\hyperlink{group___u_a_r_t_ex___exported___functions___group3_ga68dcea204856c7b0316fd6562179197d}{00172}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___u_a_r_t_ex___exported___functions___group3_ga68dcea204856c7b0316fd6562179197d}{HAL\_UARTEx\_EnableFifoMode}}(\mbox{\hyperlink{struct_____u_a_r_t___handle_type_def}{UART\_HandleTypeDef}}\ *huart);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00173}\mbox{\hyperlink{group___u_a_r_t_ex___exported___functions___group3_ga5f321105c87423e7156dbab60826b37a}{00173}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___u_a_r_t_ex___exported___functions___group3_ga5f321105c87423e7156dbab60826b37a}{HAL\_UARTEx\_DisableFifoMode}}(\mbox{\hyperlink{struct_____u_a_r_t___handle_type_def}{UART\_HandleTypeDef}}\ *huart);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00174}\mbox{\hyperlink{group___u_a_r_t_ex___exported___functions___group3_gae2e0da62ac7e71641ee696f6b6a3de11}{00174}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___u_a_r_t_ex___exported___functions___group3_gae2e0da62ac7e71641ee696f6b6a3de11}{HAL\_UARTEx\_SetTxFifoThreshold}}(\mbox{\hyperlink{struct_____u_a_r_t___handle_type_def}{UART\_HandleTypeDef}}\ *huart,\ uint32\_t\ Threshold);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00175}\mbox{\hyperlink{group___u_a_r_t_ex___exported___functions___group3_ga7aa1f7a62351e140b6bc74a26ce14e5e}{00175}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___u_a_r_t_ex___exported___functions___group3_ga7aa1f7a62351e140b6bc74a26ce14e5e}{HAL\_UARTEx\_SetRxFifoThreshold}}(\mbox{\hyperlink{struct_____u_a_r_t___handle_type_def}{UART\_HandleTypeDef}}\ *huart,\ uint32\_t\ Threshold);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00176}00176\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00177}\mbox{\hyperlink{group___u_a_r_t_ex___exported___functions___group3_ga33da590bebd5fd13ce9020ac1fc05e15}{00177}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___u_a_r_t_ex___exported___functions___group3_ga33da590bebd5fd13ce9020ac1fc05e15}{HAL\_UARTEx\_ReceiveToIdle}}(\mbox{\hyperlink{struct_____u_a_r_t___handle_type_def}{UART\_HandleTypeDef}}\ *huart,\ uint8\_t\ *pData,\ uint16\_t\ Size,\ uint16\_t\ *RxLen,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00178}00178\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Timeout);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00179}\mbox{\hyperlink{group___u_a_r_t_ex___exported___functions___group3_gae70c60d3f42f1c205ebc834de99342a7}{00179}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___u_a_r_t_ex___exported___functions___group3_gae70c60d3f42f1c205ebc834de99342a7}{HAL\_UARTEx\_ReceiveToIdle\_IT}}(\mbox{\hyperlink{struct_____u_a_r_t___handle_type_def}{UART\_HandleTypeDef}}\ *huart,\ uint8\_t\ *pData,\ uint16\_t\ Size);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00180}\mbox{\hyperlink{group___u_a_r_t_ex___exported___functions___group3_gaf482a22a09d594e0aa687937aef17949}{00180}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___u_a_r_t_ex___exported___functions___group3_gaf482a22a09d594e0aa687937aef17949}{HAL\_UARTEx\_ReceiveToIdle\_DMA}}(\mbox{\hyperlink{struct_____u_a_r_t___handle_type_def}{UART\_HandleTypeDef}}\ *huart,\ uint8\_t\ *pData,\ uint16\_t\ Size);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00181}00181\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00182}00182\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00191}00191\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00201}00201\ \textcolor{preprocessor}{\#if\ defined(UART9)\ \&\&\ defined(USART10)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00202}00202\ \textcolor{preprocessor}{\#define\ UART\_GETCLOCKSOURCE(\_\_HANDLE\_\_,\_\_CLOCKSOURCE\_\_)\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00203}00203\ \textcolor{preprocessor}{\ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00204}00204\ \textcolor{preprocessor}{\ \ \ \ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ USART1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00205}00205\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00206}00206\ \textcolor{preprocessor}{\ \ \ \ \ \ switch(\_\_HAL\_RCC\_GET\_USART1\_SOURCE())\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00207}00207\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00208}00208\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART1CLKSOURCE\_D2PCLK2:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00209}00209\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_D2PCLK2;\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00210}00210\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00211}00211\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART1CLKSOURCE\_PLL2:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00212}00212\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PLL2;\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00213}00213\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00214}00214\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART1CLKSOURCE\_PLL3:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00215}00215\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PLL3;\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00216}00216\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00217}00217\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART1CLKSOURCE\_HSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00218}00218\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_HSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00219}00219\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00220}00220\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART1CLKSOURCE\_CSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00221}00221\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_CSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00222}00222\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00223}00223\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART1CLKSOURCE\_LSE:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00224}00224\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_LSE;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00225}00225\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00226}00226\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ default:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00227}00227\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_UNDEFINED;\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00228}00228\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00229}00229\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00230}00230\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00231}00231\ \textcolor{preprocessor}{\ \ \ \ else\ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ USART2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00232}00232\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00233}00233\ \textcolor{preprocessor}{\ \ \ \ \ \ switch(\_\_HAL\_RCC\_GET\_USART2\_SOURCE())\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00234}00234\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00235}00235\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART2CLKSOURCE\_D2PCLK1:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00236}00236\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_D2PCLK1;\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00237}00237\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00238}00238\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART2CLKSOURCE\_PLL2:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00239}00239\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PLL2;\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00240}00240\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00241}00241\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART2CLKSOURCE\_PLL3:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00242}00242\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PLL3;\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00243}00243\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00244}00244\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART2CLKSOURCE\_HSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00245}00245\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_HSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00246}00246\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00247}00247\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART2CLKSOURCE\_CSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00248}00248\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_CSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00249}00249\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00250}00250\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART2CLKSOURCE\_LSE:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00251}00251\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_LSE;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00252}00252\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00253}00253\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ default:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00254}00254\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_UNDEFINED;\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00255}00255\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00256}00256\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00257}00257\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00258}00258\ \textcolor{preprocessor}{\ \ \ \ else\ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ USART3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00259}00259\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00260}00260\ \textcolor{preprocessor}{\ \ \ \ \ \ switch(\_\_HAL\_RCC\_GET\_USART3\_SOURCE())\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00261}00261\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00262}00262\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART3CLKSOURCE\_D2PCLK1:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00263}00263\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_D2PCLK1;\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00264}00264\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00265}00265\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART3CLKSOURCE\_PLL2:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00266}00266\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PLL2;\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00267}00267\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00268}00268\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART3CLKSOURCE\_PLL3:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00269}00269\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PLL3;\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00270}00270\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00271}00271\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART3CLKSOURCE\_HSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00272}00272\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_HSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00273}00273\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00274}00274\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART3CLKSOURCE\_CSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00275}00275\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_CSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00276}00276\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00277}00277\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART3CLKSOURCE\_LSE:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00278}00278\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_LSE;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00279}00279\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00280}00280\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ default:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00281}00281\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_UNDEFINED;\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00282}00282\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00283}00283\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00284}00284\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00285}00285\ \textcolor{preprocessor}{\ \ \ \ else\ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ UART4)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00286}00286\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00287}00287\ \textcolor{preprocessor}{\ \ \ \ \ \ switch(\_\_HAL\_RCC\_GET\_UART4\_SOURCE())\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00288}00288\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00289}00289\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART4CLKSOURCE\_D2PCLK1:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00290}00290\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_D2PCLK1;\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00291}00291\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00292}00292\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART4CLKSOURCE\_PLL2:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00293}00293\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PLL2;\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00294}00294\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00295}00295\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART4CLKSOURCE\_PLL3:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00296}00296\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PLL3;\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00297}00297\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00298}00298\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART4CLKSOURCE\_HSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00299}00299\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_HSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00300}00300\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00301}00301\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART4CLKSOURCE\_CSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00302}00302\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_CSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00303}00303\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00304}00304\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART4CLKSOURCE\_LSE:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00305}00305\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_LSE;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00306}00306\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00307}00307\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ default:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00308}00308\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_UNDEFINED;\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00309}00309\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00310}00310\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00311}00311\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00312}00312\ \textcolor{preprocessor}{\ \ \ \ else\ if\ ((\_\_HANDLE\_\_)-\/>Instance\ ==\ UART5)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00313}00313\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00314}00314\ \textcolor{preprocessor}{\ \ \ \ \ \ switch(\_\_HAL\_RCC\_GET\_UART5\_SOURCE())\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00315}00315\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00316}00316\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART5CLKSOURCE\_D2PCLK1:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00317}00317\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_D2PCLK1;\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00318}00318\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00319}00319\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART5CLKSOURCE\_PLL2:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00320}00320\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PLL2;\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00321}00321\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00322}00322\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART5CLKSOURCE\_PLL3:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00323}00323\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PLL3;\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00324}00324\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00325}00325\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART5CLKSOURCE\_HSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00326}00326\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_HSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00327}00327\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00328}00328\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART5CLKSOURCE\_CSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00329}00329\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_CSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00330}00330\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00331}00331\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART5CLKSOURCE\_LSE:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00332}00332\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_LSE;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00333}00333\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00334}00334\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ default:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00335}00335\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_UNDEFINED;\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00336}00336\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00337}00337\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00338}00338\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00339}00339\ \textcolor{preprocessor}{\ \ \ \ else\ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ USART6)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00340}00340\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00341}00341\ \textcolor{preprocessor}{\ \ \ \ \ \ switch(\_\_HAL\_RCC\_GET\_USART6\_SOURCE())\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00342}00342\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00343}00343\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART6CLKSOURCE\_D2PCLK2:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00344}00344\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_D2PCLK2;\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00345}00345\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00346}00346\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART6CLKSOURCE\_PLL2:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00347}00347\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PLL2;\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00348}00348\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00349}00349\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART6CLKSOURCE\_PLL3:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00350}00350\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PLL3;\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00351}00351\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00352}00352\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART6CLKSOURCE\_HSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00353}00353\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_HSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00354}00354\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00355}00355\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART6CLKSOURCE\_CSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00356}00356\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_CSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00357}00357\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00358}00358\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART6CLKSOURCE\_LSE:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00359}00359\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_LSE;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00360}00360\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00361}00361\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ default:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00362}00362\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_UNDEFINED;\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00363}00363\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00364}00364\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00365}00365\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00366}00366\ \textcolor{preprocessor}{\ \ \ \ else\ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ UART7)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00367}00367\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00368}00368\ \textcolor{preprocessor}{\ \ \ \ \ \ switch(\_\_HAL\_RCC\_GET\_UART7\_SOURCE())\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00369}00369\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00370}00370\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART7CLKSOURCE\_D2PCLK1:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00371}00371\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_D2PCLK1;\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00372}00372\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00373}00373\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART7CLKSOURCE\_PLL2:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00374}00374\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PLL2;\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00375}00375\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00376}00376\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART7CLKSOURCE\_PLL3:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00377}00377\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PLL3;\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00378}00378\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00379}00379\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART7CLKSOURCE\_HSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00380}00380\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_HSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00381}00381\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00382}00382\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART7CLKSOURCE\_CSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00383}00383\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_CSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00384}00384\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00385}00385\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART7CLKSOURCE\_LSE:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00386}00386\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_LSE;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00387}00387\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00388}00388\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ default:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00389}00389\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_UNDEFINED;\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00390}00390\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00391}00391\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00392}00392\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00393}00393\ \textcolor{preprocessor}{\ \ \ \ else\ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ UART8)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00394}00394\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00395}00395\ \textcolor{preprocessor}{\ \ \ \ \ \ switch(\_\_HAL\_RCC\_GET\_UART8\_SOURCE())\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00396}00396\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00397}00397\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART8CLKSOURCE\_D2PCLK1:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00398}00398\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_D2PCLK1;\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00399}00399\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00400}00400\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART8CLKSOURCE\_PLL2:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00401}00401\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PLL2;\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00402}00402\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00403}00403\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART8CLKSOURCE\_PLL3:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00404}00404\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PLL3;\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00405}00405\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00406}00406\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART8CLKSOURCE\_HSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00407}00407\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_HSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00408}00408\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00409}00409\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART8CLKSOURCE\_CSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00410}00410\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_CSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00411}00411\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00412}00412\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART8CLKSOURCE\_LSE:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00413}00413\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_LSE;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00414}00414\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00415}00415\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ default:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00416}00416\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_UNDEFINED;\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00417}00417\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00418}00418\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00419}00419\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00420}00420\ \textcolor{preprocessor}{\ \ \ \ else\ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ UART9)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00421}00421\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00422}00422\ \textcolor{preprocessor}{\ \ \ \ \ \ switch(\_\_HAL\_RCC\_GET\_UART9\_SOURCE())\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00423}00423\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00424}00424\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART9CLKSOURCE\_D2PCLK2:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00425}00425\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_D2PCLK2;\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00426}00426\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00427}00427\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART9CLKSOURCE\_PLL2:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00428}00428\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PLL2;\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00429}00429\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00430}00430\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART9CLKSOURCE\_PLL3:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00431}00431\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PLL3;\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00432}00432\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00433}00433\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART9CLKSOURCE\_HSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00434}00434\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_HSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00435}00435\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00436}00436\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART9CLKSOURCE\_CSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00437}00437\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_CSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00438}00438\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00439}00439\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART9CLKSOURCE\_LSE:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00440}00440\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_LSE;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00441}00441\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00442}00442\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ default:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00443}00443\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_UNDEFINED;\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00444}00444\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00445}00445\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00446}00446\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00447}00447\ \textcolor{preprocessor}{\ \ \ \ else\ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ USART10)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00448}00448\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00449}00449\ \textcolor{preprocessor}{\ \ \ \ \ \ switch(\_\_HAL\_RCC\_GET\_USART10\_SOURCE())\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00450}00450\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00451}00451\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART10CLKSOURCE\_D2PCLK2:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00452}00452\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_D2PCLK2;\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00453}00453\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00454}00454\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART10CLKSOURCE\_PLL2:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00455}00455\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PLL2;\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00456}00456\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00457}00457\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART10CLKSOURCE\_PLL3:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00458}00458\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PLL3;\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00459}00459\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00460}00460\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART10CLKSOURCE\_HSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00461}00461\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_HSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00462}00462\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00463}00463\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART10CLKSOURCE\_CSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00464}00464\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_CSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00465}00465\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00466}00466\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART10CLKSOURCE\_LSE:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00467}00467\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_LSE;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00468}00468\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00469}00469\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ default:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00470}00470\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_UNDEFINED;\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00471}00471\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00472}00472\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00473}00473\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00474}00474\ \textcolor{preprocessor}{\ \ \ \ else\ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ LPUART1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00475}00475\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00476}00476\ \textcolor{preprocessor}{\ \ \ \ \ \ switch(\_\_HAL\_RCC\_GET\_LPUART1\_SOURCE())\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00477}00477\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00478}00478\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_LPUART1CLKSOURCE\_D3PCLK1:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00479}00479\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_D3PCLK1;\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00480}00480\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00481}00481\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_LPUART1CLKSOURCE\_PLL2:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00482}00482\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PLL2;\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00483}00483\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00484}00484\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_LPUART1CLKSOURCE\_PLL3:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00485}00485\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PLL3;\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00486}00486\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00487}00487\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_LPUART1CLKSOURCE\_HSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00488}00488\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_HSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00489}00489\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00490}00490\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_LPUART1CLKSOURCE\_CSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00491}00491\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_CSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00492}00492\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00493}00493\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_LPUART1CLKSOURCE\_LSE:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00494}00494\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_LSE;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00495}00495\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00496}00496\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ default:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00497}00497\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_UNDEFINED;\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00498}00498\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00499}00499\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00500}00500\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00501}00501\ \textcolor{preprocessor}{\ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00502}00502\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00503}00503\ \textcolor{preprocessor}{\ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_UNDEFINED;\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00504}00504\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00505}00505\ \textcolor{preprocessor}{\ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00506}00506\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00507}\mbox{\hyperlink{group___u_a_r_t_ex___private___macros_ga2d8ffd4cb12754846ace609dff92e8df}{00507}}\ \textcolor{preprocessor}{\#define\ UART\_GETCLOCKSOURCE(\_\_HANDLE\_\_,\_\_CLOCKSOURCE\_\_)\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00508}00508\ \textcolor{preprocessor}{\ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00509}00509\ \textcolor{preprocessor}{\ \ \ \ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ USART1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00510}00510\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00511}00511\ \textcolor{preprocessor}{\ \ \ \ \ \ switch(\_\_HAL\_RCC\_GET\_USART1\_SOURCE())\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00512}00512\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00513}00513\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART1CLKSOURCE\_D2PCLK2:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00514}00514\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_D2PCLK2;\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00515}00515\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00516}00516\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART1CLKSOURCE\_PLL2:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00517}00517\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PLL2;\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00518}00518\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00519}00519\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART1CLKSOURCE\_PLL3:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00520}00520\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PLL3;\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00521}00521\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00522}00522\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART1CLKSOURCE\_HSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00523}00523\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_HSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00524}00524\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00525}00525\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART1CLKSOURCE\_CSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00526}00526\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_CSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00527}00527\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00528}00528\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART1CLKSOURCE\_LSE:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00529}00529\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_LSE;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00530}00530\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00531}00531\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ default:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00532}00532\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_UNDEFINED;\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00533}00533\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00534}00534\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00535}00535\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00536}00536\ \textcolor{preprocessor}{\ \ \ \ else\ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ USART2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00537}00537\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00538}00538\ \textcolor{preprocessor}{\ \ \ \ \ \ switch(\_\_HAL\_RCC\_GET\_USART2\_SOURCE())\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00539}00539\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00540}00540\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART2CLKSOURCE\_D2PCLK1:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00541}00541\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_D2PCLK1;\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00542}00542\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00543}00543\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART2CLKSOURCE\_PLL2:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00544}00544\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PLL2;\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00545}00545\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00546}00546\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART2CLKSOURCE\_PLL3:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00547}00547\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PLL3;\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00548}00548\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00549}00549\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART2CLKSOURCE\_HSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00550}00550\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_HSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00551}00551\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00552}00552\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART2CLKSOURCE\_CSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00553}00553\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_CSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00554}00554\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00555}00555\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART2CLKSOURCE\_LSE:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00556}00556\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_LSE;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00557}00557\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00558}00558\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ default:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00559}00559\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_UNDEFINED;\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00560}00560\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00561}00561\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00562}00562\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00563}00563\ \textcolor{preprocessor}{\ \ \ \ else\ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ USART3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00564}00564\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00565}00565\ \textcolor{preprocessor}{\ \ \ \ \ \ switch(\_\_HAL\_RCC\_GET\_USART3\_SOURCE())\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00566}00566\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00567}00567\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART3CLKSOURCE\_D2PCLK1:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00568}00568\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_D2PCLK1;\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00569}00569\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00570}00570\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART3CLKSOURCE\_PLL2:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00571}00571\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PLL2;\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00572}00572\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00573}00573\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART3CLKSOURCE\_PLL3:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00574}00574\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PLL3;\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00575}00575\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00576}00576\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART3CLKSOURCE\_HSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00577}00577\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_HSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00578}00578\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00579}00579\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART3CLKSOURCE\_CSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00580}00580\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_CSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00581}00581\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00582}00582\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART3CLKSOURCE\_LSE:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00583}00583\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_LSE;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00584}00584\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00585}00585\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ default:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00586}00586\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_UNDEFINED;\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00587}00587\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00588}00588\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00589}00589\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00590}00590\ \textcolor{preprocessor}{\ \ \ \ else\ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ UART4)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00591}00591\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00592}00592\ \textcolor{preprocessor}{\ \ \ \ \ \ switch(\_\_HAL\_RCC\_GET\_UART4\_SOURCE())\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00593}00593\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00594}00594\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART4CLKSOURCE\_D2PCLK1:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00595}00595\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_D2PCLK1;\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00596}00596\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00597}00597\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART4CLKSOURCE\_PLL2:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00598}00598\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PLL2;\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00599}00599\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00600}00600\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART4CLKSOURCE\_PLL3:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00601}00601\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PLL3;\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00602}00602\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00603}00603\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART4CLKSOURCE\_HSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00604}00604\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_HSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00605}00605\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00606}00606\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART4CLKSOURCE\_CSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00607}00607\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_CSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00608}00608\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00609}00609\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART4CLKSOURCE\_LSE:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00610}00610\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_LSE;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00611}00611\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00612}00612\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ default:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00613}00613\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_UNDEFINED;\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00614}00614\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00615}00615\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00616}00616\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00617}00617\ \textcolor{preprocessor}{\ \ \ \ else\ if\ ((\_\_HANDLE\_\_)-\/>Instance\ ==\ UART5)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00618}00618\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00619}00619\ \textcolor{preprocessor}{\ \ \ \ \ \ switch(\_\_HAL\_RCC\_GET\_UART5\_SOURCE())\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00620}00620\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00621}00621\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART5CLKSOURCE\_D2PCLK1:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00622}00622\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_D2PCLK1;\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00623}00623\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00624}00624\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART5CLKSOURCE\_PLL2:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00625}00625\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PLL2;\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00626}00626\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00627}00627\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART5CLKSOURCE\_PLL3:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00628}00628\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PLL3;\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00629}00629\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00630}00630\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART5CLKSOURCE\_HSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00631}00631\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_HSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00632}00632\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00633}00633\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART5CLKSOURCE\_CSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00634}00634\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_CSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00635}00635\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00636}00636\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART5CLKSOURCE\_LSE:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00637}00637\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_LSE;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00638}00638\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00639}00639\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ default:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00640}00640\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_UNDEFINED;\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00641}00641\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00642}00642\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00643}00643\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00644}00644\ \textcolor{preprocessor}{\ \ \ \ else\ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ USART6)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00645}00645\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00646}00646\ \textcolor{preprocessor}{\ \ \ \ \ \ switch(\_\_HAL\_RCC\_GET\_USART6\_SOURCE())\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00647}00647\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00648}00648\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART6CLKSOURCE\_D2PCLK2:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00649}00649\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_D2PCLK2;\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00650}00650\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00651}00651\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART6CLKSOURCE\_PLL2:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00652}00652\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PLL2;\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00653}00653\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00654}00654\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART6CLKSOURCE\_PLL3:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00655}00655\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PLL3;\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00656}00656\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00657}00657\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART6CLKSOURCE\_HSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00658}00658\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_HSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00659}00659\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00660}00660\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART6CLKSOURCE\_CSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00661}00661\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_CSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00662}00662\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00663}00663\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART6CLKSOURCE\_LSE:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00664}00664\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_LSE;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00665}00665\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00666}00666\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ default:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00667}00667\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_UNDEFINED;\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00668}00668\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00669}00669\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00670}00670\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00671}00671\ \textcolor{preprocessor}{\ \ \ \ else\ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ UART7)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00672}00672\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00673}00673\ \textcolor{preprocessor}{\ \ \ \ \ \ switch(\_\_HAL\_RCC\_GET\_UART7\_SOURCE())\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00674}00674\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00675}00675\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART7CLKSOURCE\_D2PCLK1:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00676}00676\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_D2PCLK1;\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00677}00677\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00678}00678\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART7CLKSOURCE\_PLL2:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00679}00679\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PLL2;\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00680}00680\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00681}00681\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART7CLKSOURCE\_PLL3:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00682}00682\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PLL3;\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00683}00683\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00684}00684\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART7CLKSOURCE\_HSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00685}00685\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_HSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00686}00686\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00687}00687\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART7CLKSOURCE\_CSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00688}00688\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_CSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00689}00689\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00690}00690\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART7CLKSOURCE\_LSE:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00691}00691\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_LSE;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00692}00692\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00693}00693\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ default:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00694}00694\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_UNDEFINED;\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00695}00695\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00696}00696\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00697}00697\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00698}00698\ \textcolor{preprocessor}{\ \ \ \ else\ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ UART8)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00699}00699\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00700}00700\ \textcolor{preprocessor}{\ \ \ \ \ \ switch(\_\_HAL\_RCC\_GET\_UART8\_SOURCE())\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00701}00701\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00702}00702\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART8CLKSOURCE\_D2PCLK1:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00703}00703\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_D2PCLK1;\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00704}00704\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00705}00705\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART8CLKSOURCE\_PLL2:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00706}00706\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PLL2;\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00707}00707\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00708}00708\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART8CLKSOURCE\_PLL3:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00709}00709\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PLL3;\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00710}00710\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00711}00711\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART8CLKSOURCE\_HSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00712}00712\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_HSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00713}00713\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00714}00714\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART8CLKSOURCE\_CSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00715}00715\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_CSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00716}00716\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00717}00717\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_UART8CLKSOURCE\_LSE:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00718}00718\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_LSE;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00719}00719\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00720}00720\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ default:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00721}00721\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_UNDEFINED;\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00722}00722\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00723}00723\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00724}00724\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00725}00725\ \textcolor{preprocessor}{\ \ \ \ else\ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ LPUART1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00726}00726\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00727}00727\ \textcolor{preprocessor}{\ \ \ \ \ \ switch(\_\_HAL\_RCC\_GET\_LPUART1\_SOURCE())\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00728}00728\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00729}00729\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_LPUART1CLKSOURCE\_D3PCLK1:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00730}00730\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_D3PCLK1;\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00731}00731\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00732}00732\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_LPUART1CLKSOURCE\_PLL2:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00733}00733\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PLL2;\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00734}00734\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00735}00735\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_LPUART1CLKSOURCE\_PLL3:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00736}00736\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PLL3;\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00737}00737\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00738}00738\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_LPUART1CLKSOURCE\_HSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00739}00739\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_HSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00740}00740\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00741}00741\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_LPUART1CLKSOURCE\_CSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00742}00742\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_CSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00743}00743\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00744}00744\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_LPUART1CLKSOURCE\_LSE:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00745}00745\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_LSE;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00746}00746\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00747}00747\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ default:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00748}00748\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_UNDEFINED;\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00749}00749\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00750}00750\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00751}00751\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00752}00752\ \textcolor{preprocessor}{\ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00753}00753\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00754}00754\ \textcolor{preprocessor}{\ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_UNDEFINED;\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00755}00755\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00756}00756\ \textcolor{preprocessor}{\ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00757}00757\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{/*\ UART9\ \&\&\ USART10\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00758}00758\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00768}\mbox{\hyperlink{group___u_a_r_t_ex___private___macros_gad9330184a8bd9399a36bcc93215a50d1}{00768}}\ \textcolor{preprocessor}{\#define\ UART\_MASK\_COMPUTATION(\_\_HANDLE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00769}00769\ \textcolor{preprocessor}{\ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00770}00770\ \textcolor{preprocessor}{\ \ \ \ if\ ((\_\_HANDLE\_\_)-\/>Init.WordLength\ ==\ UART\_WORDLENGTH\_9B)\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00771}00771\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00772}00772\ \textcolor{preprocessor}{\ \ \ \ \ \ if\ ((\_\_HANDLE\_\_)-\/>Init.Parity\ ==\ UART\_PARITY\_NONE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00773}00773\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00774}00774\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Mask\ =\ 0x01FFU\ ;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00775}00775\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00776}00776\ \textcolor{preprocessor}{\ \ \ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00777}00777\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00778}00778\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Mask\ =\ 0x00FFU\ ;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00779}00779\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00780}00780\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00781}00781\ \textcolor{preprocessor}{\ \ \ \ else\ if\ ((\_\_HANDLE\_\_)-\/>Init.WordLength\ ==\ UART\_WORDLENGTH\_8B)\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00782}00782\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00783}00783\ \textcolor{preprocessor}{\ \ \ \ \ \ if\ ((\_\_HANDLE\_\_)-\/>Init.Parity\ ==\ UART\_PARITY\_NONE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00784}00784\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00785}00785\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Mask\ =\ 0x00FFU\ ;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00786}00786\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00787}00787\ \textcolor{preprocessor}{\ \ \ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00788}00788\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00789}00789\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Mask\ =\ 0x007FU\ ;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00790}00790\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00791}00791\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00792}00792\ \textcolor{preprocessor}{\ \ \ \ else\ if\ ((\_\_HANDLE\_\_)-\/>Init.WordLength\ ==\ UART\_WORDLENGTH\_7B)\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00793}00793\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00794}00794\ \textcolor{preprocessor}{\ \ \ \ \ \ if\ ((\_\_HANDLE\_\_)-\/>Init.Parity\ ==\ UART\_PARITY\_NONE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00795}00795\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00796}00796\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Mask\ =\ 0x007FU\ ;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00797}00797\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00798}00798\ \textcolor{preprocessor}{\ \ \ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00799}00799\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00800}00800\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Mask\ =\ 0x003FU\ ;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00801}00801\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00802}00802\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00803}00803\ \textcolor{preprocessor}{\ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00804}00804\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00805}00805\ \textcolor{preprocessor}{\ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Mask\ =\ 0x0000U;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00806}00806\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00807}00807\ \textcolor{preprocessor}{\ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00808}00808\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00814}\mbox{\hyperlink{group___u_a_r_t_ex___private___macros_gaf856254e5a61d2ee81086918bffabde5}{00814}}\ \textcolor{preprocessor}{\#define\ IS\_UART\_WORD\_LENGTH(\_\_LENGTH\_\_)\ (((\_\_LENGTH\_\_)\ ==\ UART\_WORDLENGTH\_7B)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00815}00815\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ UART\_WORDLENGTH\_8B)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00816}00816\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ UART\_WORDLENGTH\_9B))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00817}00817\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00823}\mbox{\hyperlink{group___u_a_r_t_ex___private___macros_gaa4cf2a15ad7ae46e2905debeef35a908}{00823}}\ \textcolor{preprocessor}{\#define\ IS\_UART\_ADDRESSLENGTH\_DETECT(\_\_ADDRESS\_\_)\ (((\_\_ADDRESS\_\_)\ ==\ UART\_ADDRESS\_DETECT\_4B)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00824}00824\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_ADDRESS\_\_)\ ==\ UART\_ADDRESS\_DETECT\_7B))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00825}00825\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00831}\mbox{\hyperlink{group___u_a_r_t_ex___private___macros_ga59f192f936bea1dac321a552ab3e662d}{00831}}\ \textcolor{preprocessor}{\#define\ IS\_UART\_TXFIFO\_THRESHOLD(\_\_THRESHOLD\_\_)\ (((\_\_THRESHOLD\_\_)\ ==\ UART\_TXFIFO\_THRESHOLD\_1\_8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00832}00832\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_THRESHOLD\_\_)\ ==\ UART\_TXFIFO\_THRESHOLD\_1\_4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00833}00833\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_THRESHOLD\_\_)\ ==\ UART\_TXFIFO\_THRESHOLD\_1\_2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00834}00834\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_THRESHOLD\_\_)\ ==\ UART\_TXFIFO\_THRESHOLD\_3\_4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00835}00835\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_THRESHOLD\_\_)\ ==\ UART\_TXFIFO\_THRESHOLD\_7\_8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00836}00836\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_THRESHOLD\_\_)\ ==\ UART\_TXFIFO\_THRESHOLD\_8\_8))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00837}00837\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00843}\mbox{\hyperlink{group___u_a_r_t_ex___private___macros_gac6cc8376326d3982bda0685dbaaff687}{00843}}\ \textcolor{preprocessor}{\#define\ IS\_UART\_RXFIFO\_THRESHOLD(\_\_THRESHOLD\_\_)\ (((\_\_THRESHOLD\_\_)\ ==\ UART\_RXFIFO\_THRESHOLD\_1\_8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00844}00844\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_THRESHOLD\_\_)\ ==\ UART\_RXFIFO\_THRESHOLD\_1\_4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00845}00845\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_THRESHOLD\_\_)\ ==\ UART\_RXFIFO\_THRESHOLD\_1\_2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00846}00846\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_THRESHOLD\_\_)\ ==\ UART\_RXFIFO\_THRESHOLD\_3\_4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00847}00847\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_THRESHOLD\_\_)\ ==\ UART\_RXFIFO\_THRESHOLD\_7\_8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00848}00848\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_THRESHOLD\_\_)\ ==\ UART\_RXFIFO\_THRESHOLD\_8\_8))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00849}00849\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00854}00854\ \textcolor{comment}{/*\ Private\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00855}00855\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00864}00864\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00865}00865\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00866}00866\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00867}00867\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00868}00868\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32H7xx\_HAL\_UART\_EX\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00869}00869\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__uart__ex_8h_source_l00870}00870\ \textcolor{comment}{/************************\ (C)\ COPYRIGHT\ STMicroelectronics\ *****END\ OF\ FILE****/}}

\end{DoxyCode}
