
*** Running vivado
    with args -log Arty_Z7_20_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Arty_Z7_20_wrapper.tcl



****** Vivado v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
  **** IP Build 1908669 on Thu Jun 22 19:20:41 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/digilent/.Xilinx/Vivado/Vivado_init.tcl'
INFO: [Common 17-1460] Use of init.tcl in /opt/Xilinx/SDx/2017.1/Vivado/scripts/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script '/opt/Xilinx/SDx/2017.1/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 16 enabled.
Loaded SDSoC Platform Tcl Library
source Arty_Z7_20_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/SDx/2017.1/Vivado/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'Arty_Z7_20_auto_pc_1' generated file not found '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_auto_pc_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Arty_Z7_20_auto_pc_0' generated file not found '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_auto_pc_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Arty_Z7_20_s01_regslice_0' generated file not found '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_s01_regslice_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Arty_Z7_20_s01_data_fifo_0' generated file not found '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_s01_data_fifo_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Arty_Z7_20_s00_regslice_0' generated file not found '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_s00_regslice_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Arty_Z7_20_s00_data_fifo_0' generated file not found '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_s00_data_fifo_0/stats.txt'. Please regenerate to continue.
Command: synth_design -top Arty_Z7_20_wrapper -part xc7z020clg400-1 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 108264 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1290.309 ; gain = 69.000 ; free physical = 2885 ; free virtual = 28639
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_wrapper' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:87]
INFO: [Synth 8-3491] module 'Arty_Z7_20' declared at '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:5691' bound to instance 'Arty_Z7_20_i' of component 'Arty_Z7_20' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:387]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:5796]
INFO: [Synth 8-3491] module 'Arty_Z7_20_axi_dynclk_0_0' declared at '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_axi_dynclk_0_0_stub.vhdl:5' bound to instance 'axi_dynclk_0' of component 'Arty_Z7_20_axi_dynclk_0_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:7236]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_axi_dynclk_0_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_axi_dynclk_0_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'Arty_Z7_20_axi_gpio_hdmi_0' declared at '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_axi_gpio_hdmi_0_stub.vhdl:5' bound to instance 'axi_gpio_hdmi' of component 'Arty_Z7_20_axi_gpio_hdmi_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:7264]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_axi_gpio_hdmi_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_axi_gpio_hdmi_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'Arty_Z7_20_axi_gpio_led_0' declared at '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_axi_gpio_led_0_stub.vhdl:5' bound to instance 'axi_gpio_led' of component 'Arty_Z7_20_axi_gpio_led_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:7288]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_axi_gpio_led_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_axi_gpio_led_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'Arty_Z7_20_axi_gpio_shield_1_0' declared at '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_axi_gpio_shield_1_0_stub.vhdl:5' bound to instance 'axi_gpio_shield_1' of component 'Arty_Z7_20_axi_gpio_shield_1_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:7313]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_axi_gpio_shield_1_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_axi_gpio_shield_1_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'Arty_Z7_20_axi_gpio_shield_2_0' declared at '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_axi_gpio_shield_2_0_stub.vhdl:5' bound to instance 'axi_gpio_shield_2' of component 'Arty_Z7_20_axi_gpio_shield_2_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:7338]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_axi_gpio_shield_2_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_axi_gpio_shield_2_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'Arty_Z7_20_axi_gpio_sw_0' declared at '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_axi_gpio_sw_0_stub.vhdl:5' bound to instance 'axi_gpio_sw' of component 'Arty_Z7_20_axi_gpio_sw_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:7363]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_axi_gpio_sw_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_axi_gpio_sw_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'Arty_Z7_20_axi_gpio_0_0' declared at '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_video' of component 'Arty_Z7_20_axi_gpio_0_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:7388]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_axi_gpio_0_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_axi_gpio_0_0_stub.vhdl:33]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_axi_mem_intercon_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:2855]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_GMOBOL' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:201]
INFO: [Synth 8-3491] module 'Arty_Z7_20_auto_pc_0' declared at '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'Arty_Z7_20_auto_pc_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:444]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_auto_pc_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_auto_pc_0_stub.vhdl:90]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_GMOBOL' (1#1) [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:201]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_OVN3S4' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:1901]
INFO: [Synth 8-3491] module 'Arty_Z7_20_s00_data_fifo_0' declared at '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_s00_data_fifo_0_stub.vhdl:5' bound to instance 's00_data_fifo' of component 'Arty_Z7_20_s00_data_fifo_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:2060]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_s00_data_fifo_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_s00_data_fifo_0_stub.vhdl:45]
INFO: [Synth 8-3491] module 'Arty_Z7_20_s00_regslice_0' declared at '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_s00_regslice_0_stub.vhdl:5' bound to instance 's00_regslice' of component 'Arty_Z7_20_s00_regslice_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:2097]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_s00_regslice_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_s00_regslice_0_stub.vhdl:45]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_OVN3S4' (2#1) [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:1901]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_GVC6G2' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:2498]
INFO: [Synth 8-3491] module 'Arty_Z7_20_s01_data_fifo_0' declared at '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_s01_data_fifo_0_stub.vhdl:5' bound to instance 's01_data_fifo' of component 'Arty_Z7_20_s01_data_fifo_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:2684]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_s01_data_fifo_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_s01_data_fifo_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'Arty_Z7_20_s01_regslice_0' declared at '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_s01_regslice_0_stub.vhdl:5' bound to instance 's01_regslice' of component 'Arty_Z7_20_s01_regslice_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:2727]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_s01_regslice_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_s01_regslice_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_GVC6G2' (3#1) [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:2498]
INFO: [Synth 8-3491] module 'Arty_Z7_20_xbar_1' declared at '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_xbar_1_stub.vhdl:5' bound to instance 'xbar' of component 'Arty_Z7_20_xbar_1' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:3332]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_xbar_1' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_xbar_1_stub.vhdl:89]
INFO: [Synth 8-256] done synthesizing module 'Arty_Z7_20_axi_mem_intercon_0' (4#1) [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:2855]
INFO: [Synth 8-3491] module 'Arty_Z7_20_axi_vdma_0_1' declared at '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_axi_vdma_0_1_stub.vhdl:5' bound to instance 'axi_vdma_0' of component 'Arty_Z7_20_axi_vdma_0_1' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:7491]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_axi_vdma_0_1' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_axi_vdma_0_1_stub.vhdl:52]
INFO: [Synth 8-3491] module 'Arty_Z7_20_axi_vdma_1_0' declared at '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_axi_vdma_1_0_stub.vhdl:5' bound to instance 'axi_vdma_1' of component 'Arty_Z7_20_axi_vdma_1_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:7535]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_axi_vdma_1_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_axi_vdma_1_0_stub.vhdl:55]
INFO: [Synth 8-3491] module 'Arty_Z7_20_axis_subset_converter_0_0' declared at '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_axis_subset_converter_0_0_stub.vhdl:5' bound to instance 'axis_subset_converter_0' of component 'Arty_Z7_20_axis_subset_converter_0_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:7582]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_axis_subset_converter_0_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_axis_subset_converter_0_0_stub.vhdl:25]
INFO: [Synth 8-3491] module 'Arty_Z7_20_axis_subset_converter_1_0' declared at '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_axis_subset_converter_1_0_stub.vhdl:5' bound to instance 'axis_subset_converter_1' of component 'Arty_Z7_20_axis_subset_converter_1_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:7599]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_axis_subset_converter_1_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_axis_subset_converter_1_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'Arty_Z7_20_clk_wiz_0_0' declared at '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'Arty_Z7_20_clk_wiz_0_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:7614]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_clk_wiz_0_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_clk_wiz_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'Arty_Z7_20_dvi2rgb_0_0' declared at '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_dvi2rgb_0_0_stub.vhdl:5' bound to instance 'dvi2rgb_0' of component 'Arty_Z7_20_dvi2rgb_0_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:7622]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_dvi2rgb_0_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_dvi2rgb_0_0_stub.vhdl:30]
INFO: [Synth 8-3491] module 'Arty_Z7_20_proc_sys_reset_0_3' declared at '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_proc_sys_reset_0_3_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'Arty_Z7_20_proc_sys_reset_0_3' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:7644]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_proc_sys_reset_0_3' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_proc_sys_reset_0_3_stub.vhdl:21]
INFO: [Synth 8-3491] module 'Arty_Z7_20_proc_sys_reset_0_0' declared at '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_2' of component 'Arty_Z7_20_proc_sys_reset_0_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:7657]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_proc_sys_reset_0_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'Arty_Z7_20_proc_sys_reset_0_1' declared at '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_proc_sys_reset_0_1_stub.vhdl:5' bound to instance 'proc_sys_reset_3' of component 'Arty_Z7_20_proc_sys_reset_0_1' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:7670]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_proc_sys_reset_0_1' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_proc_sys_reset_0_1_stub.vhdl:21]
INFO: [Synth 8-3491] module 'Arty_Z7_20_proc_sys_reset_0_2' declared at '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_proc_sys_reset_0_2_stub.vhdl:5' bound to instance 'proc_sys_reset_sysclk' of component 'Arty_Z7_20_proc_sys_reset_0_2' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:7683]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_proc_sys_reset_0_2' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_proc_sys_reset_0_2_stub.vhdl:21]
INFO: [Synth 8-3491] module 'Arty_Z7_20_processing_system7_0_0' declared at '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'Arty_Z7_20_processing_system7_0_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:7696]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_processing_system7_0_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_processing_system7_0_0_stub.vhdl:156]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_processing_system7_0_axi_periph_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:3768]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_6UJ8B9' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_6UJ8B9' (5#1) [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_YWG3GZ' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:574]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_YWG3GZ' (6#1) [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:574]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1MDDO49' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:675]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1MDDO49' (7#1) [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:675]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1ES7RJ3' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:774]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1ES7RJ3' (8#1) [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:774]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_NXNYX8' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:872]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_NXNYX8' (9#1) [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:872]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_E6UV2I' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:977]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_E6UV2I' (10#1) [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:977]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_17FS3CW' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:1084]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_17FS3CW' (11#1) [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:1084]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_1XCCN5Y' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:1185]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_1XCCN5Y' (12#1) [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:1185]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_1113B6V' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:1286]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_1113B6V' (13#1) [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:1286]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_1Q673FL' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:1387]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_1Q673FL' (14#1) [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:1387]
INFO: [Synth 8-638] synthesizing module 'm10_couplers_imp_11L1DU3' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:1488]
INFO: [Synth 8-256] done synthesizing module 'm10_couplers_imp_11L1DU3' (15#1) [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'm11_couplers_imp_1QQ8559' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'm11_couplers_imp_1QQ8559' (16#1) [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'm12_couplers_imp_LKETAF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:1689]
INFO: [Synth 8-256] done synthesizing module 'm12_couplers_imp_LKETAF' (17#1) [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:1689]
INFO: [Synth 8-638] synthesizing module 'm13_couplers_imp_BC743L' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:1800]
INFO: [Synth 8-256] done synthesizing module 'm13_couplers_imp_BC743L' (18#1) [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:1800]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_Y3SZYS' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:2205]
INFO: [Synth 8-3491] module 'Arty_Z7_20_auto_pc_1' declared at '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_auto_pc_1_stub.vhdl:5' bound to instance 'auto_pc' of component 'Arty_Z7_20_auto_pc_1' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:2388]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_auto_pc_1' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_auto_pc_1_stub.vhdl:70]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_Y3SZYS' (19#1) [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:2205]
INFO: [Synth 8-3491] module 'Arty_Z7_20_xbar_0' declared at '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'Arty_Z7_20_xbar_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:5348]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_xbar_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'Arty_Z7_20_processing_system7_0_axi_periph_0' (20#1) [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:3768]
INFO: [Synth 8-3491] module 'Arty_Z7_20_rgb2dvi_0_0' declared at '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_rgb2dvi_0_0_stub.vhdl:5' bound to instance 'rgb2dvi_0' of component 'Arty_Z7_20_rgb2dvi_0_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:8162]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_rgb2dvi_0_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_rgb2dvi_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'Arty_Z7_20_rst_processing_system7_0_100M_0' declared at '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_rst_processing_system7_0_100M_0_stub.vhdl:5' bound to instance 'rst_processing_system7_0_100M' of component 'Arty_Z7_20_rst_processing_system7_0_100M_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:8176]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_rst_processing_system7_0_100M_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_rst_processing_system7_0_100M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'Arty_Z7_20_rst_processing_system7_0_142M_0' declared at '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_rst_processing_system7_0_142M_0_stub.vhdl:5' bound to instance 'rst_processing_system7_0_142M' of component 'Arty_Z7_20_rst_processing_system7_0_142M_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:8189]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_rst_processing_system7_0_142M_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_rst_processing_system7_0_142M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'Arty_Z7_20_v_axi4s_vid_out_0_0' declared at '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_v_axi4s_vid_out_0_0_stub.vhdl:5' bound to instance 'v_axi4s_vid_out_0' of component 'Arty_Z7_20_v_axi4s_vid_out_0_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:8202]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_v_axi4s_vid_out_0_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_v_axi4s_vid_out_0_0_stub.vhdl:41]
INFO: [Synth 8-3491] module 'Arty_Z7_20_v_tc_0_0' declared at '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_v_tc_0_0_stub.vhdl:5' bound to instance 'v_tc_0' of component 'Arty_Z7_20_v_tc_0_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:8235]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_v_tc_0_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_v_tc_0_0_stub.vhdl:43]
INFO: [Synth 8-3491] module 'Arty_Z7_20_v_tc_1_0' declared at '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_v_tc_1_0_stub.vhdl:5' bound to instance 'v_tc_1' of component 'Arty_Z7_20_v_tc_1_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:8270]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_v_tc_1_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_v_tc_1_0_stub.vhdl:40]
INFO: [Synth 8-3491] module 'Arty_Z7_20_v_vid_in_axi4s_0_0' declared at '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_v_vid_in_axi4s_0_0_stub.vhdl:5' bound to instance 'v_vid_in_axi4s_0' of component 'Arty_Z7_20_v_vid_in_axi4s_0_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:8302]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_v_vid_in_axi4s_0_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_v_vid_in_axi4s_0_0_stub.vhdl:39]
INFO: [Synth 8-3491] module 'Arty_Z7_20_xadc_wiz_0_0' declared at '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_xadc_wiz_0_0_stub.vhdl:5' bound to instance 'xadc_wiz_0' of component 'Arty_Z7_20_xadc_wiz_0_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:8333]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_xadc_wiz_0_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_xadc_wiz_0_0_stub.vhdl:62]
INFO: [Synth 8-3491] module 'Arty_Z7_20_xlconcat_0_0' declared at '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_xlconcat_0_0_stub.vhdl:5' bound to instance 'xlconcat_0' of component 'Arty_Z7_20_xlconcat_0_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:8387]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_xlconcat_0_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_xlconcat_0_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'Arty_Z7_20_xlconcat_1_0' declared at '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_xlconcat_1_0_stub.vhdl:5' bound to instance 'xlconcat_1' of component 'Arty_Z7_20_xlconcat_1_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:8399]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_xlconcat_1_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_xlconcat_1_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'Arty_Z7_20_xlconstant_0_0' declared at '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_xlconstant_0_0_stub.vhdl:5' bound to instance 'xlconstant_0' of component 'Arty_Z7_20_xlconstant_0_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:8405]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_xlconstant_0_0' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/realtime/Arty_Z7_20_xlconstant_0_0_stub.vhdl:12]
INFO: [Synth 8-256] done synthesizing module 'Arty_Z7_20' (21#1) [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/hdl/Arty_Z7_20.vhd:5796]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'ddc_in_scl_iobuf' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:594]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (22#1) [/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'ddc_in_sda_iobuf' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:601]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'hdmi_ddc_scl_iobuf' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:608]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'hdmi_ddc_sda_iobuf' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:615]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'leds_4bits_tri_iobuf_0' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:622]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'leds_4bits_tri_iobuf_1' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:629]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'leds_4bits_tri_iobuf_2' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:636]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'leds_4bits_tri_iobuf_3' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:643]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'rgbled_tri_iobuf_0' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:650]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'rgbled_tri_iobuf_1' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:657]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'rgbled_tri_iobuf_2' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:664]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'rgbled_tri_iobuf_3' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:671]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'rgbled_tri_iobuf_4' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:678]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'rgbled_tri_iobuf_5' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:685]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'shield_dp0_dp13_tri_iobuf_0' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:692]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'shield_dp0_dp13_tri_iobuf_1' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:699]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'shield_dp0_dp13_tri_iobuf_10' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:706]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'shield_dp0_dp13_tri_iobuf_11' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:713]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'shield_dp0_dp13_tri_iobuf_12' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:720]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'shield_dp0_dp13_tri_iobuf_13' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:727]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'shield_dp0_dp13_tri_iobuf_2' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:734]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'shield_dp0_dp13_tri_iobuf_3' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:741]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'shield_dp0_dp13_tri_iobuf_4' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:748]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'shield_dp0_dp13_tri_iobuf_5' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:755]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'shield_dp0_dp13_tri_iobuf_6' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:762]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'shield_dp0_dp13_tri_iobuf_7' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:769]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'shield_dp0_dp13_tri_iobuf_8' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:776]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'shield_dp0_dp13_tri_iobuf_9' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:783]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'shield_dp26_dp41_tri_iobuf_0' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:790]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'shield_dp26_dp41_tri_iobuf_1' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:797]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'shield_dp26_dp41_tri_iobuf_10' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:804]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'shield_dp26_dp41_tri_iobuf_11' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:811]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'shield_dp26_dp41_tri_iobuf_12' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:818]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'shield_dp26_dp41_tri_iobuf_13' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:825]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'shield_dp26_dp41_tri_iobuf_14' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:832]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'shield_dp26_dp41_tri_iobuf_15' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:839]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'shield_dp26_dp41_tri_iobuf_2' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:846]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'shield_dp26_dp41_tri_iobuf_3' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:853]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'shield_dp26_dp41_tri_iobuf_4' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:860]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'shield_dp26_dp41_tri_iobuf_5' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:867]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'shield_dp26_dp41_tri_iobuf_6' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:874]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'shield_dp26_dp41_tri_iobuf_7' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:881]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'shield_dp26_dp41_tri_iobuf_8' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:888]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'shield_dp26_dp41_tri_iobuf_9' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:895]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'shield_iic_scl_iobuf' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:902]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'shield_iic_sda_iobuf' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:909]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'shield_spi_io0_iobuf' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:916]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'shield_spi_io1_iobuf' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:923]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'shield_spi_sck_iobuf' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:930]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:17657' bound to instance 'shield_spi_ss_iobuf' of component 'IOBUF' [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:937]
INFO: [Synth 8-256] done synthesizing module 'Arty_Z7_20_wrapper' (23#1) [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.srcs/sources_1/imports/hdl/Arty_Z7_20_wrapper.vhd:87]
WARNING: [Synth 8-3331] design s00_couplers_imp_Y3SZYS has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_Y3SZYS has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m13_couplers_imp_BC743L has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m13_couplers_imp_BC743L has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m13_couplers_imp_BC743L has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m13_couplers_imp_BC743L has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m12_couplers_imp_LKETAF has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m12_couplers_imp_LKETAF has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m12_couplers_imp_LKETAF has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m12_couplers_imp_LKETAF has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m11_couplers_imp_1QQ8559 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m11_couplers_imp_1QQ8559 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m11_couplers_imp_1QQ8559 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m11_couplers_imp_1QQ8559 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m10_couplers_imp_11L1DU3 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m10_couplers_imp_11L1DU3 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m10_couplers_imp_11L1DU3 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m10_couplers_imp_11L1DU3 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_1Q673FL has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m09_couplers_imp_1Q673FL has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_1Q673FL has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m09_couplers_imp_1Q673FL has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_1113B6V has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_1113B6V has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_1113B6V has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_1113B6V has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_1XCCN5Y has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_1XCCN5Y has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_1XCCN5Y has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_1XCCN5Y has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_17FS3CW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_17FS3CW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_17FS3CW has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_17FS3CW has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_E6UV2I has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_E6UV2I has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_E6UV2I has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_E6UV2I has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_NXNYX8 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_NXNYX8 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_NXNYX8 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_NXNYX8 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1ES7RJ3 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1ES7RJ3 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1ES7RJ3 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1ES7RJ3 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1MDDO49 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1MDDO49 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1MDDO49 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1MDDO49 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_YWG3GZ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_YWG3GZ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_YWG3GZ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_YWG3GZ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_6UJ8B9 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_6UJ8B9 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_6UJ8B9 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_6UJ8B9 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_GMOBOL has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_GMOBOL has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_GMOBOL has unconnected port M_AXI_bid[5]
WARNING: [Synth 8-3331] design m00_couplers_imp_GMOBOL has unconnected port M_AXI_bid[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_GMOBOL has unconnected port M_AXI_bid[3]
WARNING: [Synth 8-3331] design m00_couplers_imp_GMOBOL has unconnected port M_AXI_bid[2]
WARNING: [Synth 8-3331] design m00_couplers_imp_GMOBOL has unconnected port M_AXI_bid[1]
WARNING: [Synth 8-3331] design m00_couplers_imp_GMOBOL has unconnected port M_AXI_rid[5]
WARNING: [Synth 8-3331] design m00_couplers_imp_GMOBOL has unconnected port M_AXI_rid[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_GMOBOL has unconnected port M_AXI_rid[3]
WARNING: [Synth 8-3331] design m00_couplers_imp_GMOBOL has unconnected port M_AXI_rid[2]
WARNING: [Synth 8-3331] design m00_couplers_imp_GMOBOL has unconnected port M_AXI_rid[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1344.809 ; gain = 123.500 ; free physical = 2917 ; free virtual = 28673
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1344.809 ; gain = 123.500 ; free physical = 2920 ; free virtual = 28677
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp75/Arty_Z7_20_axi_dynclk_0_0_in_context.xdc] for cell 'Arty_Z7_20_i/axi_dynclk_0'
Finished Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp75/Arty_Z7_20_axi_dynclk_0_0_in_context.xdc] for cell 'Arty_Z7_20_i/axi_dynclk_0'
Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp77/Arty_Z7_20_axi_gpio_hdmi_0_in_context.xdc] for cell 'Arty_Z7_20_i/axi_gpio_hdmi'
Finished Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp77/Arty_Z7_20_axi_gpio_hdmi_0_in_context.xdc] for cell 'Arty_Z7_20_i/axi_gpio_hdmi'
Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp79/Arty_Z7_20_axi_gpio_led_0_in_context.xdc] for cell 'Arty_Z7_20_i/axi_gpio_led'
Finished Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp79/Arty_Z7_20_axi_gpio_led_0_in_context.xdc] for cell 'Arty_Z7_20_i/axi_gpio_led'
Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp81/Arty_Z7_20_axi_gpio_shield_1_0_in_context.xdc] for cell 'Arty_Z7_20_i/axi_gpio_shield_1'
Finished Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp81/Arty_Z7_20_axi_gpio_shield_1_0_in_context.xdc] for cell 'Arty_Z7_20_i/axi_gpio_shield_1'
Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp83/Arty_Z7_20_axi_gpio_shield_2_0_in_context.xdc] for cell 'Arty_Z7_20_i/axi_gpio_shield_2'
Finished Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp83/Arty_Z7_20_axi_gpio_shield_2_0_in_context.xdc] for cell 'Arty_Z7_20_i/axi_gpio_shield_2'
Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp85/Arty_Z7_20_axi_gpio_sw_0_in_context.xdc] for cell 'Arty_Z7_20_i/axi_gpio_sw'
Finished Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp85/Arty_Z7_20_axi_gpio_sw_0_in_context.xdc] for cell 'Arty_Z7_20_i/axi_gpio_sw'
Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp87/Arty_Z7_20_axis_subset_converter_0_0_in_context.xdc] for cell 'Arty_Z7_20_i/axis_subset_converter_0'
Finished Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp87/Arty_Z7_20_axis_subset_converter_0_0_in_context.xdc] for cell 'Arty_Z7_20_i/axis_subset_converter_0'
Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc] for cell 'Arty_Z7_20_i/processing_system7_0'
Finished Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc] for cell 'Arty_Z7_20_i/processing_system7_0'
Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp91/Arty_Z7_20_rgb2dvi_0_0_in_context.xdc] for cell 'Arty_Z7_20_i/rgb2dvi_0'
Finished Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp91/Arty_Z7_20_rgb2dvi_0_0_in_context.xdc] for cell 'Arty_Z7_20_i/rgb2dvi_0'
Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp93/Arty_Z7_20_rst_processing_system7_0_100M_0_in_context.xdc] for cell 'Arty_Z7_20_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp93/Arty_Z7_20_rst_processing_system7_0_100M_0_in_context.xdc] for cell 'Arty_Z7_20_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp95/Arty_Z7_20_rst_processing_system7_0_100M_0_in_context.xdc] for cell 'Arty_Z7_20_i/rst_processing_system7_0_142M'
Finished Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp95/Arty_Z7_20_rst_processing_system7_0_100M_0_in_context.xdc] for cell 'Arty_Z7_20_i/rst_processing_system7_0_142M'
Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp97/Arty_Z7_20_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'Arty_Z7_20_i/v_axi4s_vid_out_0'
Finished Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp97/Arty_Z7_20_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'Arty_Z7_20_i/v_axi4s_vid_out_0'
Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp99/Arty_Z7_20_v_tc_0_0_in_context.xdc] for cell 'Arty_Z7_20_i/v_tc_0'
Finished Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp99/Arty_Z7_20_v_tc_0_0_in_context.xdc] for cell 'Arty_Z7_20_i/v_tc_0'
Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp101/Arty_Z7_20_xadc_wiz_0_0_in_context.xdc] for cell 'Arty_Z7_20_i/xadc_wiz_0'
Finished Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp101/Arty_Z7_20_xadc_wiz_0_0_in_context.xdc] for cell 'Arty_Z7_20_i/xadc_wiz_0'
Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp103/Arty_Z7_20_xlconcat_0_0_in_context.xdc] for cell 'Arty_Z7_20_i/xlconcat_0'
Finished Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp103/Arty_Z7_20_xlconcat_0_0_in_context.xdc] for cell 'Arty_Z7_20_i/xlconcat_0'
Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp105/Arty_Z7_20_xlconcat_1_0_in_context.xdc] for cell 'Arty_Z7_20_i/xlconcat_1'
Finished Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp105/Arty_Z7_20_xlconcat_1_0_in_context.xdc] for cell 'Arty_Z7_20_i/xlconcat_1'
Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp107/Arty_Z7_20_xlconstant_0_0_in_context.xdc] for cell 'Arty_Z7_20_i/xlconstant_0'
Finished Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp107/Arty_Z7_20_xlconstant_0_0_in_context.xdc] for cell 'Arty_Z7_20_i/xlconstant_0'
Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp109/Arty_Z7_20_rst_processing_system7_0_100M_0_in_context.xdc] for cell 'Arty_Z7_20_i/proc_sys_reset_2'
Finished Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp109/Arty_Z7_20_rst_processing_system7_0_100M_0_in_context.xdc] for cell 'Arty_Z7_20_i/proc_sys_reset_2'
Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp111/Arty_Z7_20_rst_processing_system7_0_100M_0_in_context.xdc] for cell 'Arty_Z7_20_i/proc_sys_reset_3'
Finished Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp111/Arty_Z7_20_rst_processing_system7_0_100M_0_in_context.xdc] for cell 'Arty_Z7_20_i/proc_sys_reset_3'
Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp113/Arty_Z7_20_clk_wiz_0_0_in_context.xdc] for cell 'Arty_Z7_20_i/clk_wiz_0'
Finished Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp113/Arty_Z7_20_clk_wiz_0_0_in_context.xdc] for cell 'Arty_Z7_20_i/clk_wiz_0'
Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp115/Arty_Z7_20_rst_processing_system7_0_100M_0_in_context.xdc] for cell 'Arty_Z7_20_i/proc_sys_reset_sysclk'
Finished Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp115/Arty_Z7_20_rst_processing_system7_0_100M_0_in_context.xdc] for cell 'Arty_Z7_20_i/proc_sys_reset_sysclk'
Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp117/Arty_Z7_20_dvi2rgb_0_0_in_context.xdc] for cell 'Arty_Z7_20_i/dvi2rgb_0'
Finished Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp117/Arty_Z7_20_dvi2rgb_0_0_in_context.xdc] for cell 'Arty_Z7_20_i/dvi2rgb_0'
Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp119/Arty_Z7_20_v_vid_in_axi4s_0_0_in_context.xdc] for cell 'Arty_Z7_20_i/v_vid_in_axi4s_0'
Finished Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp119/Arty_Z7_20_v_vid_in_axi4s_0_0_in_context.xdc] for cell 'Arty_Z7_20_i/v_vid_in_axi4s_0'
Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp121/Arty_Z7_20_rst_processing_system7_0_100M_0_in_context.xdc] for cell 'Arty_Z7_20_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp121/Arty_Z7_20_rst_processing_system7_0_100M_0_in_context.xdc] for cell 'Arty_Z7_20_i/proc_sys_reset_0'
Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp123/Arty_Z7_20_v_tc_1_0_in_context.xdc] for cell 'Arty_Z7_20_i/v_tc_1'
Finished Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp123/Arty_Z7_20_v_tc_1_0_in_context.xdc] for cell 'Arty_Z7_20_i/v_tc_1'
Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp125/Arty_Z7_20_axi_gpio_0_0_in_context.xdc] for cell 'Arty_Z7_20_i/axi_gpio_video'
Finished Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp125/Arty_Z7_20_axi_gpio_0_0_in_context.xdc] for cell 'Arty_Z7_20_i/axi_gpio_video'
Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp127/Arty_Z7_20_xbar_0_in_context.xdc] for cell 'Arty_Z7_20_i/processing_system7_0_axi_periph/xbar'
Finished Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp127/Arty_Z7_20_xbar_0_in_context.xdc] for cell 'Arty_Z7_20_i/processing_system7_0_axi_periph/xbar'
Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp129/Arty_Z7_20_xbar_1_in_context.xdc] for cell 'Arty_Z7_20_i/axi_mem_intercon/xbar'
Finished Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp129/Arty_Z7_20_xbar_1_in_context.xdc] for cell 'Arty_Z7_20_i/axi_mem_intercon/xbar'
Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp131/Arty_Z7_20_axi_vdma_1_0_in_context.xdc] for cell 'Arty_Z7_20_i/axi_vdma_1'
Finished Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp131/Arty_Z7_20_axi_vdma_1_0_in_context.xdc] for cell 'Arty_Z7_20_i/axi_vdma_1'
Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp133/Arty_Z7_20_axi_vdma_0_1_in_context.xdc] for cell 'Arty_Z7_20_i/axi_vdma_0'
Finished Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp133/Arty_Z7_20_axi_vdma_0_1_in_context.xdc] for cell 'Arty_Z7_20_i/axi_vdma_0'
Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp135/Arty_Z7_20_axis_subset_converter_1_0_in_context.xdc] for cell 'Arty_Z7_20_i/axis_subset_converter_1'
Finished Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp135/Arty_Z7_20_axis_subset_converter_1_0_in_context.xdc] for cell 'Arty_Z7_20_i/axis_subset_converter_1'
Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp137/Arty_Z7_20_auto_pc_1_in_context.xdc] for cell 'Arty_Z7_20_i/processing_system7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp137/Arty_Z7_20_auto_pc_1_in_context.xdc] for cell 'Arty_Z7_20_i/processing_system7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp139/Arty_Z7_20_auto_pc_0_in_context.xdc] for cell 'Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc'
Finished Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp139/Arty_Z7_20_auto_pc_0_in_context.xdc] for cell 'Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc'
Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp141/Arty_Z7_20_s01_regslice_0_in_context.xdc] for cell 'Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_regslice'
Finished Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp141/Arty_Z7_20_s01_regslice_0_in_context.xdc] for cell 'Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_regslice'
Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp143/Arty_Z7_20_s01_data_fifo_0_in_context.xdc] for cell 'Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_data_fifo'
Finished Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp143/Arty_Z7_20_s01_data_fifo_0_in_context.xdc] for cell 'Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_data_fifo'
Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp145/Arty_Z7_20_s00_regslice_0_in_context.xdc] for cell 'Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp145/Arty_Z7_20_s00_regslice_0_in_context.xdc] for cell 'Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_regslice'
Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp147/Arty_Z7_20_s00_data_fifo_0_in_context.xdc] for cell 'Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_data_fifo'
Finished Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp147/Arty_Z7_20_s00_data_fifo_0_in_context.xdc] for cell 'Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_data_fifo'
Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/constraints/ARTY_Z7.xdc]
Finished Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/constraints/ARTY_Z7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/constraints/ARTY_Z7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Arty_Z7_20_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Arty_Z7_20_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 50 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 50 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1669.824 ; gain = 0.000 ; free physical = 2596 ; free virtual = 28395
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Arty_Z7_20_i/axi_vdma_0' at clock pin 'm_axi_mm2s_aclk' is different from the actual clock period '8.461', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Arty_Z7_20_i/axi_vdma_1' at clock pin 'm_axi_s2mm_aclk' is different from the actual clock period '8.461', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Arty_Z7_20_i/proc_sys_reset_0' at clock pin 'slowest_sync_clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Arty_Z7_20_i/proc_sys_reset_sysclk' at clock pin 'slowest_sync_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Arty_Z7_20_i/rst_processing_system7_0_142M' at clock pin 'slowest_sync_clk' is different from the actual clock period '8.461', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '8.462' specified during out-of-context synthesis of instance 'Arty_Z7_20_i/v_axi4s_vid_out_0' at clock pin 'aclk' is different from the actual clock period '8.461', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Arty_Z7_20_i/v_tc_1' at clock pin 'clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '8.462' specified during out-of-context synthesis of instance 'Arty_Z7_20_i/v_vid_in_axi4s_0' at clock pin 'aclk' is different from the actual clock period '8.461', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '8.462' specified during out-of-context synthesis of instance 'Arty_Z7_20_i/axi_mem_intercon/xbar' at clock pin 'aclk' is different from the actual clock period '8.461', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '8.462' specified during out-of-context synthesis of instance 'Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc' at clock pin 'aclk' is different from the actual clock period '8.461', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '8.462' specified during out-of-context synthesis of instance 'Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_data_fifo' at clock pin 'aclk' is different from the actual clock period '8.461', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '8.462' specified during out-of-context synthesis of instance 'Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_regslice' at clock pin 'aclk' is different from the actual clock period '8.461', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '8.462' specified during out-of-context synthesis of instance 'Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_data_fifo' at clock pin 'aclk' is different from the actual clock period '8.461', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '8.462' specified during out-of-context synthesis of instance 'Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_regslice' at clock pin 'aclk' is different from the actual clock period '8.461', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1669.824 ; gain = 448.516 ; free physical = 2692 ; free virtual = 28492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1669.824 ; gain = 448.516 ; free physical = 2692 ; free virtual = 28492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 262).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 263).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp89/Arty_Z7_20_processing_system7_0_0_in_context.xdc, line 264).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_clk_n. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp91/Arty_Z7_20_rgb2dvi_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_clk_n. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp91/Arty_Z7_20_rgb2dvi_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_clk_p. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp91/Arty_Z7_20_rgb2dvi_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_clk_p. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp91/Arty_Z7_20_rgb2dvi_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_n[0]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp91/Arty_Z7_20_rgb2dvi_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_n[0]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp91/Arty_Z7_20_rgb2dvi_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_n[1]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp91/Arty_Z7_20_rgb2dvi_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_n[1]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp91/Arty_Z7_20_rgb2dvi_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_n[2]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp91/Arty_Z7_20_rgb2dvi_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_n[2]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp91/Arty_Z7_20_rgb2dvi_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_p[0]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp91/Arty_Z7_20_rgb2dvi_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_p[0]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp91/Arty_Z7_20_rgb2dvi_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_p[1]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp91/Arty_Z7_20_rgb2dvi_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_p[1]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp91/Arty_Z7_20_rgb2dvi_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_p[2]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp91/Arty_Z7_20_rgb2dvi_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_p[2]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp91/Arty_Z7_20_rgb2dvi_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp113/Arty_Z7_20_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp113/Arty_Z7_20_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_In_clk_n. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp117/Arty_Z7_20_dvi2rgb_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_In_clk_n. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp117/Arty_Z7_20_dvi2rgb_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_In_clk_p. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp117/Arty_Z7_20_dvi2rgb_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_In_clk_p. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp117/Arty_Z7_20_dvi2rgb_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_In_data_n[0]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp117/Arty_Z7_20_dvi2rgb_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_In_data_n[0]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp117/Arty_Z7_20_dvi2rgb_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_In_data_n[1]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp117/Arty_Z7_20_dvi2rgb_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_In_data_n[1]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp117/Arty_Z7_20_dvi2rgb_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_In_data_n[2]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp117/Arty_Z7_20_dvi2rgb_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_In_data_n[2]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp117/Arty_Z7_20_dvi2rgb_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_In_data_p[0]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp117/Arty_Z7_20_dvi2rgb_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_In_data_p[0]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp117/Arty_Z7_20_dvi2rgb_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_In_data_p[1]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp117/Arty_Z7_20_dvi2rgb_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_In_data_p[1]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp117/Arty_Z7_20_dvi2rgb_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_In_data_p[2]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp117/Arty_Z7_20_dvi2rgb_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_In_data_p[2]. (constraint file  /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/.Xil/Vivado-108254-ubuntu/dcp117/Arty_Z7_20_dvi2rgb_0_0_in_context.xdc, line 17).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/axi_dynclk_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/axi_gpio_hdmi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/axi_gpio_led. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/axi_gpio_shield_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/axi_gpio_shield_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/axi_gpio_sw. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/axi_gpio_video. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/axi_vdma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/axi_vdma_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/axis_subset_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/axis_subset_converter_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/dvi2rgb_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/proc_sys_reset_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/proc_sys_reset_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/proc_sys_reset_sysclk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/processing_system7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/rgb2dvi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/rst_processing_system7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/rst_processing_system7_0_142M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/v_axi4s_vid_out_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/v_tc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/v_tc_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/v_vid_in_axi4s_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/xadc_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/xlconcat_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Arty_Z7_20_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1669.824 ; gain = 448.516 ; free physical = 2693 ; free virtual = 28493
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1669.824 ; gain = 448.516 ; free physical = 2697 ; free virtual = 28498
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1669.824 ; gain = 448.516 ; free physical = 2697 ; free virtual = 28498
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'Arty_Z7_20_i/processing_system7_0/FCLK_CLK0' to pin 'Arty_Z7_20_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Arty_Z7_20_i/processing_system7_0/FCLK_CLK1' to pin 'Arty_Z7_20_i/processing_system7_0/bbstub_FCLK_CLK1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Arty_Z7_20_i/processing_system7_0/FCLK_CLK2' to pin 'Arty_Z7_20_i/processing_system7_0/bbstub_FCLK_CLK2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Arty_Z7_20_i/processing_system7_0/FCLK_CLK3' to pin 'Arty_Z7_20_i/processing_system7_0/bbstub_FCLK_CLK3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Arty_Z7_20_i/clk_wiz_0/clk_out1' to pin 'Arty_Z7_20_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Arty_Z7_20_i/clk_wiz_0/clk_out2' to pin 'Arty_Z7_20_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Arty_Z7_20_i/dvi2rgb_0/PixelClk' to pin 'Arty_Z7_20_i/dvi2rgb_0/bbstub_PixelClk/O'
INFO: [Synth 8-5819] Moved 7 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1669.824 ; gain = 448.516 ; free physical = 2565 ; free virtual = 28373
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1669.824 ; gain = 448.516 ; free physical = 2563 ; free virtual = 28371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1669.824 ; gain = 448.516 ; free physical = 2563 ; free virtual = 28371
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1669.824 ; gain = 448.516 ; free physical = 2563 ; free virtual = 28371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1669.824 ; gain = 448.516 ; free physical = 2563 ; free virtual = 28371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------------------+----------+
|      |BlackBox name                              |Instances |
+------+-------------------------------------------+----------+
|1     |Arty_Z7_20_auto_pc_0                       |         1|
|2     |Arty_Z7_20_s00_data_fifo_0                 |         1|
|3     |Arty_Z7_20_s00_regslice_0                  |         1|
|4     |Arty_Z7_20_s01_data_fifo_0                 |         1|
|5     |Arty_Z7_20_s01_regslice_0                  |         1|
|6     |Arty_Z7_20_xbar_1                          |         1|
|7     |Arty_Z7_20_auto_pc_1                       |         1|
|8     |Arty_Z7_20_xbar_0                          |         1|
|9     |Arty_Z7_20_axi_dynclk_0_0                  |         1|
|10    |Arty_Z7_20_axi_gpio_hdmi_0                 |         1|
|11    |Arty_Z7_20_axi_gpio_led_0                  |         1|
|12    |Arty_Z7_20_axi_gpio_shield_1_0             |         1|
|13    |Arty_Z7_20_axi_gpio_shield_2_0             |         1|
|14    |Arty_Z7_20_axi_gpio_sw_0                   |         1|
|15    |Arty_Z7_20_axi_gpio_0_0                    |         1|
|16    |Arty_Z7_20_axi_vdma_0_1                    |         1|
|17    |Arty_Z7_20_axi_vdma_1_0                    |         1|
|18    |Arty_Z7_20_axis_subset_converter_0_0       |         1|
|19    |Arty_Z7_20_axis_subset_converter_1_0       |         1|
|20    |Arty_Z7_20_clk_wiz_0_0                     |         1|
|21    |Arty_Z7_20_dvi2rgb_0_0                     |         1|
|22    |Arty_Z7_20_proc_sys_reset_0_3              |         1|
|23    |Arty_Z7_20_proc_sys_reset_0_0              |         1|
|24    |Arty_Z7_20_proc_sys_reset_0_1              |         1|
|25    |Arty_Z7_20_proc_sys_reset_0_2              |         1|
|26    |Arty_Z7_20_processing_system7_0_0          |         1|
|27    |Arty_Z7_20_rgb2dvi_0_0                     |         1|
|28    |Arty_Z7_20_rst_processing_system7_0_100M_0 |         1|
|29    |Arty_Z7_20_rst_processing_system7_0_142M_0 |         1|
|30    |Arty_Z7_20_v_axi4s_vid_out_0_0             |         1|
|31    |Arty_Z7_20_v_tc_0_0                        |         1|
|32    |Arty_Z7_20_v_tc_1_0                        |         1|
|33    |Arty_Z7_20_v_vid_in_axi4s_0_0              |         1|
|34    |Arty_Z7_20_xadc_wiz_0_0                    |         1|
|35    |Arty_Z7_20_xlconcat_0_0                    |         1|
|36    |Arty_Z7_20_xlconcat_1_0                    |         1|
|37    |Arty_Z7_20_xlconstant_0_0                  |         1|
+------+-------------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------------------+------+
|      |Cell                                            |Count |
+------+------------------------------------------------+------+
|1     |Arty_Z7_20_auto_pc_0_bbox                       |     1|
|2     |Arty_Z7_20_auto_pc_1_bbox                       |     1|
|3     |Arty_Z7_20_axi_dynclk_0_0_bbox                  |     1|
|4     |Arty_Z7_20_axi_gpio_0_0_bbox                    |     1|
|5     |Arty_Z7_20_axi_gpio_hdmi_0_bbox                 |     1|
|6     |Arty_Z7_20_axi_gpio_led_0_bbox                  |     1|
|7     |Arty_Z7_20_axi_gpio_shield_1_0_bbox             |     1|
|8     |Arty_Z7_20_axi_gpio_shield_2_0_bbox             |     1|
|9     |Arty_Z7_20_axi_gpio_sw_0_bbox                   |     1|
|10    |Arty_Z7_20_axi_vdma_0_1_bbox                    |     1|
|11    |Arty_Z7_20_axi_vdma_1_0_bbox                    |     1|
|12    |Arty_Z7_20_axis_subset_converter_0_0_bbox       |     1|
|13    |Arty_Z7_20_axis_subset_converter_1_0_bbox       |     1|
|14    |Arty_Z7_20_clk_wiz_0_0_bbox                     |     1|
|15    |Arty_Z7_20_dvi2rgb_0_0_bbox                     |     1|
|16    |Arty_Z7_20_proc_sys_reset_0_0_bbox              |     1|
|17    |Arty_Z7_20_proc_sys_reset_0_1_bbox              |     1|
|18    |Arty_Z7_20_proc_sys_reset_0_2_bbox              |     1|
|19    |Arty_Z7_20_proc_sys_reset_0_3_bbox              |     1|
|20    |Arty_Z7_20_processing_system7_0_0_bbox          |     1|
|21    |Arty_Z7_20_rgb2dvi_0_0_bbox                     |     1|
|22    |Arty_Z7_20_rst_processing_system7_0_100M_0_bbox |     1|
|23    |Arty_Z7_20_rst_processing_system7_0_142M_0_bbox |     1|
|24    |Arty_Z7_20_s00_data_fifo_0_bbox                 |     1|
|25    |Arty_Z7_20_s00_regslice_0_bbox                  |     1|
|26    |Arty_Z7_20_s01_data_fifo_0_bbox                 |     1|
|27    |Arty_Z7_20_s01_regslice_0_bbox                  |     1|
|28    |Arty_Z7_20_v_axi4s_vid_out_0_0_bbox             |     1|
|29    |Arty_Z7_20_v_tc_0_0_bbox                        |     1|
|30    |Arty_Z7_20_v_tc_1_0_bbox                        |     1|
|31    |Arty_Z7_20_v_vid_in_axi4s_0_0_bbox              |     1|
|32    |Arty_Z7_20_xadc_wiz_0_0_bbox                    |     1|
|33    |Arty_Z7_20_xbar_0_bbox                          |     1|
|34    |Arty_Z7_20_xbar_1_bbox                          |     1|
|35    |Arty_Z7_20_xlconcat_0_0_bbox                    |     1|
|36    |Arty_Z7_20_xlconcat_1_0_bbox                    |     1|
|37    |Arty_Z7_20_xlconstant_0_0_bbox                  |     1|
|38    |IBUF                                            |    27|
|39    |IOBUF                                           |    50|
|40    |OBUF                                            |     1|
+------+------------------------------------------------+------+

Report Instance Areas: 
+------+------------------------------------+---------------------------------------------+------+
|      |Instance                            |Module                                       |Cells |
+------+------------------------------------+---------------------------------------------+------+
|1     |top                                 |                                             |  4450|
|2     |  Arty_Z7_20_i                      |Arty_Z7_20                                   |  4372|
|3     |    axi_mem_intercon                |Arty_Z7_20_axi_mem_intercon_0                |  1167|
|4     |      m00_couplers                  |m00_couplers_imp_GMOBOL                      |   265|
|5     |      s00_couplers                  |s00_couplers_imp_OVN3S4                      |   264|
|6     |      s01_couplers                  |s01_couplers_imp_GVC6G2                      |   284|
|7     |    processing_system7_0_axi_periph |Arty_Z7_20_processing_system7_0_axi_periph_0 |  1772|
|8     |      s00_couplers                  |s00_couplers_imp_Y3SZYS                      |   177|
+------+------------------------------------+---------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1669.824 ; gain = 448.516 ; free physical = 2563 ; free virtual = 28371
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1669.824 ; gain = 123.500 ; free physical = 2620 ; free virtual = 28428
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1669.832 ; gain = 448.516 ; free physical = 2622 ; free virtual = 28430
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 50 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 50 instances

195 Infos, 90 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1669.832 ; gain = 457.523 ; free physical = 2571 ; free virtual = 28380
INFO: [Common 17-1381] The checkpoint '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.runs/synth_1/Arty_Z7_20_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1669.832 ; gain = 0.000 ; free physical = 2562 ; free virtual = 28373
INFO: [Common 17-206] Exiting Vivado at Fri Jul 28 23:52:57 2017...
