Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Sat Apr 29 00:52:40 2017
| Host         : Jeremiah-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Complete_MIPS_timing_summary_routed.rpt -rpx Complete_MIPS_timing_summary_routed.rpx
| Design       : Complete_MIPS
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.263        0.000                      0                 2917        0.246        0.000                      0                 2917        3.750        0.000                       0                  1270  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.263        0.000                      0                 2917        0.246        0.000                      0                 2917        3.750        0.000                       0                  1270  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 CPU/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/data_out_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 1.007ns (22.850%)  route 3.400ns (77.150%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 9.779 - 5.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1269, routed)        1.561     5.082    CPU/CLK_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  CPU/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.518     5.600 r  CPU/state_reg[0]/Q
                         net (fo=29, routed)          1.140     6.740    CPU/state[0]
    SLICE_X6Y18          LUT5 (Prop_lut5_I2_O)        0.124     6.864 r  CPU/RAM_reg_0_127_0_0_i_4/O
                         net (fo=64, routed)          1.640     8.505    MEM/RAM_reg_0_127_22_22/A0
    SLICE_X12Y21         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     8.629 r  MEM/RAM_reg_0_127_22_22/LOW/O
                         net (fo=1, routed)           0.000     8.629    MEM/RAM_reg_0_127_22_22/O0
    SLICE_X12Y21         MUXF7 (Prop_muxf7_I0_O)      0.241     8.870 r  MEM/RAM_reg_0_127_22_22/F7/O
                         net (fo=1, routed)           0.619     9.489    MEM/data_out0[22]
    SLICE_X13Y21         FDRE                                         r  MEM/data_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=1269, routed)        1.438     9.779    MEM/CLK
    SLICE_X13Y21         FDRE                                         r  MEM/data_out_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.039    
                         clock uncertainty           -0.035    10.004    
    SLICE_X13Y21         FDRE (Setup_fdre_C_D)       -0.252     9.752    MEM/data_out_reg[22]
  -------------------------------------------------------------------
                         required time                          9.752    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 CPU/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/data_out_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 0.980ns (22.122%)  route 3.450ns (77.878%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 9.777 - 5.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1269, routed)        1.561     5.082    CPU/CLK_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  CPU/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.518     5.600 r  CPU/state_reg[0]/Q
                         net (fo=29, routed)          1.140     6.740    CPU/state[0]
    SLICE_X6Y18          LUT5 (Prop_lut5_I2_O)        0.124     6.864 r  CPU/RAM_reg_0_127_0_0_i_4/O
                         net (fo=64, routed)          1.832     8.697    MEM/RAM_reg_0_127_18_18/A0
    SLICE_X12Y20         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     8.821 r  MEM/RAM_reg_0_127_18_18/HIGH/O
                         net (fo=1, routed)           0.000     8.821    MEM/RAM_reg_0_127_18_18/O1
    SLICE_X12Y20         MUXF7 (Prop_muxf7_I1_O)      0.214     9.035 r  MEM/RAM_reg_0_127_18_18/F7/O
                         net (fo=1, routed)           0.478     9.512    MEM/data_out0[18]
    SLICE_X14Y22         FDRE                                         r  MEM/data_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=1269, routed)        1.436     9.777    MEM/CLK
    SLICE_X14Y22         FDRE                                         r  MEM/data_out_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.037    
                         clock uncertainty           -0.035    10.002    
    SLICE_X14Y22         FDRE (Setup_fdre_C_D)       -0.199     9.803    MEM/data_out_reg[18]
  -------------------------------------------------------------------
                         required time                          9.803    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 CPU/instr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/RAM_reg_0_127_22_22/HIGH/I
                            (falling edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 1.216ns (29.440%)  route 2.914ns (70.560%))
  Logic Levels:           4  (LUT2=2 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 9.779 - 5.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1269, routed)        1.557     5.078    CPU/CLK_IBUF_BUFG
    SLICE_X11Y19         FDRE                                         r  CPU/instr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  CPU/instr_reg[28]/Q
                         net (fo=10, routed)          0.806     6.340    CPU/Register/Q[28]
    SLICE_X11Y18         LUT5 (Prop_lut5_I0_O)        0.124     6.464 f  CPU/Register/RAM_reg_0_127_0_0_i_13/O
                         net (fo=5, routed)           0.188     6.652    CPU/Register/state_reg[2]
    SLICE_X11Y18         LUT5 (Prop_lut5_I3_O)        0.124     6.776 r  CPU/Register/RAM_reg_0_127_0_0_i_15/O
                         net (fo=64, routed)          1.104     7.881    CPU/Register/RAM_reg_0_127_0_0_i_15_n_0
    SLICE_X10Y21         LUT2 (Prop_lut2_I1_O)        0.157     8.038 r  CPU/Register/RAM_reg_0_127_22_22_i_3/O
                         net (fo=1, routed)           0.430     8.467    CPU/Register/RAM_reg_0_127_22_22_i_3_n_0
    SLICE_X10Y21         LUT2 (Prop_lut2_I1_O)        0.355     8.822 r  CPU/Register/RAM_reg_0_127_22_22_i_1/O
                         net (fo=5, routed)           0.386     9.209    MEM/RAM_reg_0_127_22_22/D
    SLICE_X12Y21         RAMS64E                                      r  MEM/RAM_reg_0_127_22_22/HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=1269, routed)        1.438     9.779    MEM/RAM_reg_0_127_22_22/WCLK
    SLICE_X12Y21         RAMS64E                                      r  MEM/RAM_reg_0_127_22_22/HIGH/CLK  (IS_INVERTED)
                         clock pessimism              0.260    10.039    
                         clock uncertainty           -0.035    10.004    
    SLICE_X12Y21         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.433     9.571    MEM/RAM_reg_0_127_22_22/HIGH
  -------------------------------------------------------------------
                         required time                          9.571    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 CPU/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/data_out_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 1.007ns (23.447%)  route 3.288ns (76.553%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 9.784 - 5.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1269, routed)        1.561     5.082    CPU/CLK_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  CPU/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.518     5.600 r  CPU/state_reg[0]/Q
                         net (fo=29, routed)          1.140     6.740    CPU/state[0]
    SLICE_X6Y18          LUT5 (Prop_lut5_I2_O)        0.124     6.864 r  CPU/RAM_reg_0_127_0_0_i_4/O
                         net (fo=64, routed)          1.624     8.488    MEM/RAM_reg_0_127_13_13/A0
    SLICE_X12Y16         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     8.612 r  MEM/RAM_reg_0_127_13_13/LOW/O
                         net (fo=1, routed)           0.000     8.612    MEM/RAM_reg_0_127_13_13/O0
    SLICE_X12Y16         MUXF7 (Prop_muxf7_I0_O)      0.241     8.853 r  MEM/RAM_reg_0_127_13_13/F7/O
                         net (fo=1, routed)           0.524     9.377    MEM/data_out0[13]
    SLICE_X13Y16         FDRE                                         r  MEM/data_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=1269, routed)        1.443     9.784    MEM/CLK
    SLICE_X13Y16         FDRE                                         r  MEM/data_out_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.044    
                         clock uncertainty           -0.035    10.009    
    SLICE_X13Y16         FDRE (Setup_fdre_C_D)       -0.252     9.757    MEM/data_out_reg[13]
  -------------------------------------------------------------------
                         required time                          9.757    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 CPU/instr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/RAM_reg_0_127_5_5/HIGH/I
                            (falling edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 0.952ns (23.896%)  route 3.032ns (76.104%))
  Logic Levels:           4  (LUT2=2 LUT5=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 9.850 - 5.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1269, routed)        1.557     5.078    CPU/CLK_IBUF_BUFG
    SLICE_X11Y19         FDRE                                         r  CPU/instr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  CPU/instr_reg[28]/Q
                         net (fo=10, routed)          0.806     6.340    CPU/Register/Q[28]
    SLICE_X11Y18         LUT5 (Prop_lut5_I0_O)        0.124     6.464 f  CPU/Register/RAM_reg_0_127_0_0_i_13/O
                         net (fo=5, routed)           0.183     6.647    CPU/Register/state_reg[2]
    SLICE_X11Y18         LUT5 (Prop_lut5_I1_O)        0.124     6.771 r  CPU/Register/RAM_reg_0_127_0_0_i_14/O
                         net (fo=64, routed)          1.050     7.822    CPU/Register/RAM_reg_0_127_0_0_i_14_n_0
    SLICE_X8Y17          LUT2 (Prop_lut2_I0_O)        0.124     7.946 r  CPU/Register/RAM_reg_0_127_5_5_i_3/O
                         net (fo=1, routed)           0.639     8.585    CPU/Register/RAM_reg_0_127_5_5_i_3_n_0
    SLICE_X7Y16          LUT2 (Prop_lut2_I1_O)        0.124     8.709 r  CPU/Register/RAM_reg_0_127_5_5_i_1/O
                         net (fo=4, routed)           0.354     9.062    MEM/RAM_reg_0_127_5_5/D
    SLICE_X6Y17          RAMS64E                                      r  MEM/RAM_reg_0_127_5_5/HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=1269, routed)        1.509     9.850    MEM/RAM_reg_0_127_5_5/WCLK
    SLICE_X6Y17          RAMS64E                                      r  MEM/RAM_reg_0_127_5_5/HIGH/CLK  (IS_INVERTED)
                         clock pessimism              0.260    10.110    
                         clock uncertainty           -0.035    10.075    
    SLICE_X6Y17          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.617     9.458    MEM/RAM_reg_0_127_5_5/HIGH
  -------------------------------------------------------------------
                         required time                          9.458    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.442ns  (required time - arrival time)
  Source:                 CPU/instr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/RAM_reg_0_127_6_6/HIGH/I
                            (falling edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.952ns (23.083%)  route 3.172ns (76.917%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 9.853 - 5.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1269, routed)        1.557     5.078    CPU/CLK_IBUF_BUFG
    SLICE_X11Y19         FDRE                                         r  CPU/instr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  CPU/instr_reg[28]/Q
                         net (fo=10, routed)          0.806     6.340    CPU/Register/Q[28]
    SLICE_X11Y18         LUT5 (Prop_lut5_I0_O)        0.124     6.464 f  CPU/Register/RAM_reg_0_127_0_0_i_13/O
                         net (fo=5, routed)           0.188     6.652    CPU/Register/state_reg[2]
    SLICE_X11Y18         LUT5 (Prop_lut5_I3_O)        0.124     6.776 r  CPU/Register/RAM_reg_0_127_0_0_i_15/O
                         net (fo=64, routed)          0.982     7.758    CPU/Register/RAM_reg_0_127_0_0_i_15_n_0
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.124     7.882 r  CPU/Register/RAM_reg_0_127_6_6_i_2/O
                         net (fo=1, routed)           0.670     8.552    CPU/Register/RAM_reg_0_127_6_6_i_2_n_0
    SLICE_X2Y15          LUT2 (Prop_lut2_I0_O)        0.124     8.676 r  CPU/Register/RAM_reg_0_127_6_6_i_1/O
                         net (fo=4, routed)           0.526     9.202    MEM/RAM_reg_0_127_6_6/D
    SLICE_X2Y16          RAMS64E                                      r  MEM/RAM_reg_0_127_6_6/HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=1269, routed)        1.512     9.853    MEM/RAM_reg_0_127_6_6/WCLK
    SLICE_X2Y16          RAMS64E                                      r  MEM/RAM_reg_0_127_6_6/HIGH/CLK  (IS_INVERTED)
                         clock pessimism              0.260    10.113    
                         clock uncertainty           -0.035    10.078    
    SLICE_X2Y16          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.433     9.645    MEM/RAM_reg_0_127_6_6/HIGH
  -------------------------------------------------------------------
                         required time                          9.645    
                         arrival time                          -9.202    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 CPU/instr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/RAM_reg_0_127_14_14/HIGH/I
                            (falling edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 0.952ns (24.776%)  route 2.890ns (75.224%))
  Logic Levels:           4  (LUT2=2 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 9.784 - 5.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1269, routed)        1.557     5.078    CPU/CLK_IBUF_BUFG
    SLICE_X11Y19         FDRE                                         r  CPU/instr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  CPU/instr_reg[28]/Q
                         net (fo=10, routed)          0.806     6.340    CPU/Register/Q[28]
    SLICE_X11Y18         LUT5 (Prop_lut5_I0_O)        0.124     6.464 f  CPU/Register/RAM_reg_0_127_0_0_i_13/O
                         net (fo=5, routed)           0.183     6.647    CPU/Register/state_reg[2]
    SLICE_X11Y18         LUT5 (Prop_lut5_I1_O)        0.124     6.771 r  CPU/Register/RAM_reg_0_127_0_0_i_14/O
                         net (fo=64, routed)          0.944     7.715    CPU/Register/RAM_reg_0_127_0_0_i_14_n_0
    SLICE_X14Y15         LUT2 (Prop_lut2_I0_O)        0.124     7.839 r  CPU/Register/RAM_reg_0_127_14_14_i_3/O
                         net (fo=1, routed)           0.567     8.406    CPU/Register/RAM_reg_0_127_14_14_i_3_n_0
    SLICE_X13Y15         LUT2 (Prop_lut2_I1_O)        0.124     8.530 r  CPU/Register/RAM_reg_0_127_14_14_i_1/O
                         net (fo=4, routed)           0.391     8.921    MEM/RAM_reg_0_127_14_14/D
    SLICE_X12Y16         RAMS64E                                      r  MEM/RAM_reg_0_127_14_14/HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=1269, routed)        1.443     9.784    MEM/RAM_reg_0_127_14_14/WCLK
    SLICE_X12Y16         RAMS64E                                      r  MEM/RAM_reg_0_127_14_14/HIGH/CLK  (IS_INVERTED)
                         clock pessimism              0.260    10.044    
                         clock uncertainty           -0.035    10.009    
    SLICE_X12Y16         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.617     9.392    MEM/RAM_reg_0_127_14_14/HIGH
  -------------------------------------------------------------------
                         required time                          9.392    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.475ns  (required time - arrival time)
  Source:                 CPU/instr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/RAM_reg_0_127_1_1/HIGH/I
                            (falling edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 1.186ns (30.377%)  route 2.718ns (69.623%))
  Logic Levels:           4  (LUT2=2 LUT5=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 9.850 - 5.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1269, routed)        1.557     5.078    CPU/CLK_IBUF_BUFG
    SLICE_X11Y19         FDRE                                         r  CPU/instr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  CPU/instr_reg[28]/Q
                         net (fo=10, routed)          0.806     6.340    CPU/Register/Q[28]
    SLICE_X11Y18         LUT5 (Prop_lut5_I0_O)        0.124     6.464 f  CPU/Register/RAM_reg_0_127_0_0_i_13/O
                         net (fo=5, routed)           0.183     6.647    CPU/Register/state_reg[2]
    SLICE_X11Y18         LUT5 (Prop_lut5_I1_O)        0.124     6.771 r  CPU/Register/RAM_reg_0_127_0_0_i_14/O
                         net (fo=64, routed)          1.073     7.844    CPU/Register/RAM_reg_0_127_0_0_i_14_n_0
    SLICE_X3Y17          LUT2 (Prop_lut2_I0_O)        0.150     7.994 r  CPU/Register/RAM_reg_0_127_1_1_i_3/O
                         net (fo=1, routed)           0.266     8.260    CPU/Register/RAM_reg_0_127_1_1_i_3_n_0
    SLICE_X3Y17          LUT2 (Prop_lut2_I1_O)        0.332     8.592 r  CPU/Register/RAM_reg_0_127_1_1_i_1/O
                         net (fo=4, routed)           0.391     8.983    MEM/RAM_reg_0_127_1_1/D
    SLICE_X2Y18          RAMS64E                                      r  MEM/RAM_reg_0_127_1_1/HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=1269, routed)        1.509     9.850    MEM/RAM_reg_0_127_1_1/WCLK
    SLICE_X2Y18          RAMS64E                                      r  MEM/RAM_reg_0_127_1_1/HIGH/CLK  (IS_INVERTED)
                         clock pessimism              0.260    10.110    
                         clock uncertainty           -0.035    10.075    
    SLICE_X2Y18          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.617     9.458    MEM/RAM_reg_0_127_1_1/HIGH
  -------------------------------------------------------------------
                         required time                          9.458    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 CPU/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/data_out_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.215ns  (logic 1.007ns (23.893%)  route 3.208ns (76.107%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 9.783 - 5.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1269, routed)        1.561     5.082    CPU/CLK_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  CPU/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.518     5.600 r  CPU/state_reg[0]/Q
                         net (fo=29, routed)          1.140     6.740    CPU/state[0]
    SLICE_X6Y18          LUT5 (Prop_lut5_I2_O)        0.124     6.864 r  CPU/RAM_reg_0_127_0_0_i_4/O
                         net (fo=64, routed)          1.573     8.438    MEM/RAM_reg_0_127_8_8/A0
    SLICE_X10Y17         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     8.562 r  MEM/RAM_reg_0_127_8_8/LOW/O
                         net (fo=1, routed)           0.000     8.562    MEM/RAM_reg_0_127_8_8/O0
    SLICE_X10Y17         MUXF7 (Prop_muxf7_I0_O)      0.241     8.803 r  MEM/RAM_reg_0_127_8_8/F7/O
                         net (fo=1, routed)           0.494     9.297    MEM/data_out0[8]
    SLICE_X13Y17         FDRE                                         r  MEM/data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=1269, routed)        1.442     9.783    MEM/CLK
    SLICE_X13Y17         FDRE                                         r  MEM/data_out_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.043    
                         clock uncertainty           -0.035    10.008    
    SLICE_X13Y17         FDRE (Setup_fdre_C_D)       -0.229     9.779    MEM/data_out_reg[8]
  -------------------------------------------------------------------
                         required time                          9.779    
                         arrival time                          -9.297    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 CPU/instr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/RAM_reg_0_127_8_8/HIGH/I
                            (falling edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 1.186ns (29.462%)  route 2.839ns (70.538%))
  Logic Levels:           4  (LUT2=2 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 9.784 - 5.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1269, routed)        1.557     5.078    CPU/CLK_IBUF_BUFG
    SLICE_X11Y19         FDRE                                         r  CPU/instr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  CPU/instr_reg[28]/Q
                         net (fo=10, routed)          0.806     6.340    CPU/Register/Q[28]
    SLICE_X11Y18         LUT5 (Prop_lut5_I0_O)        0.124     6.464 f  CPU/Register/RAM_reg_0_127_0_0_i_13/O
                         net (fo=5, routed)           0.183     6.647    CPU/Register/state_reg[2]
    SLICE_X11Y18         LUT5 (Prop_lut5_I1_O)        0.124     6.771 r  CPU/Register/RAM_reg_0_127_0_0_i_14/O
                         net (fo=64, routed)          0.906     7.677    CPU/Register/RAM_reg_0_127_0_0_i_14_n_0
    SLICE_X13Y17         LUT2 (Prop_lut2_I0_O)        0.150     7.827 r  CPU/Register/RAM_reg_0_127_8_8_i_3/O
                         net (fo=1, routed)           0.415     8.243    CPU/Register/RAM_reg_0_127_8_8_i_3_n_0
    SLICE_X15Y18         LUT2 (Prop_lut2_I1_O)        0.332     8.575 r  CPU/Register/RAM_reg_0_127_8_8_i_1/O
                         net (fo=4, routed)           0.529     9.104    MEM/RAM_reg_0_127_8_8/D
    SLICE_X10Y17         RAMS64E                                      r  MEM/RAM_reg_0_127_8_8/HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=1269, routed)        1.443     9.784    MEM/RAM_reg_0_127_8_8/WCLK
    SLICE_X10Y17         RAMS64E                                      r  MEM/RAM_reg_0_127_8_8/HIGH/CLK  (IS_INVERTED)
                         clock pessimism              0.273    10.057    
                         clock uncertainty           -0.035    10.022    
    SLICE_X10Y17         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.433     9.589    MEM/RAM_reg_0_127_8_8/HIGH
  -------------------------------------------------------------------
                         required time                          9.589    
                         arrival time                          -9.104    
  -------------------------------------------------------------------
                         slack                                  0.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 CPU/instr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.843%)  route 0.166ns (47.157%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1269, routed)        0.558     1.441    CPU/CLK_IBUF_BUFG
    SLICE_X11Y19         FDRE                                         r  CPU/instr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  CPU/instr_reg[29]/Q
                         net (fo=14, routed)          0.166     1.748    CPU/instr_reg_n_0_[29]
    SLICE_X11Y18         LUT6 (Prop_lut6_I0_O)        0.045     1.793 r  CPU/state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.793    CPU/state[2]_i_1_n_0
    SLICE_X11Y18         FDRE                                         r  CPU/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1269, routed)        0.827     1.954    CPU/CLK_IBUF_BUFG
    SLICE_X11Y18         FDRE                                         r  CPU/state_reg[2]/C
                         clock pessimism             -0.498     1.456    
    SLICE_X11Y18         FDRE (Hold_fdre_C_D)         0.091     1.547    CPU/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 CPU/alu_result_save_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/alu_result_save_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1269, routed)        0.588     1.471    CPU/CLK_IBUF_BUFG
    SLICE_X5Y16          FDRE                                         r  CPU/alu_result_save_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  CPU/alu_result_save_reg[0]/Q
                         net (fo=3, routed)           0.180     1.793    CPU/alu_result_save[0]
    SLICE_X5Y16          LUT6 (Prop_lut6_I5_O)        0.045     1.838 r  CPU/alu_result_save[0]_i_1/O
                         net (fo=1, routed)           0.000     1.838    CPU/alu_result_save[0]_i_1_n_0
    SLICE_X5Y16          FDRE                                         r  CPU/alu_result_save_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1269, routed)        0.857     1.984    CPU/CLK_IBUF_BUFG
    SLICE_X5Y16          FDRE                                         r  CPU/alu_result_save_reg[0]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X5Y16          FDRE (Hold_fdre_C_D)         0.091     1.562    CPU/alu_result_save_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 CPU/instr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.231%)  route 0.276ns (59.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1269, routed)        0.560     1.443    CPU/CLK_IBUF_BUFG
    SLICE_X11Y17         FDRE                                         r  CPU/instr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  CPU/instr_reg[27]/Q
                         net (fo=12, routed)          0.276     1.860    CPU/instr_reg_n_0_[27]
    SLICE_X6Y18          LUT6 (Prop_lut6_I4_O)        0.045     1.905 r  CPU/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.905    CPU/state[1]_i_1_n_0
    SLICE_X6Y18          FDRE                                         r  CPU/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1269, routed)        0.855     1.982    CPU/CLK_IBUF_BUFG
    SLICE_X6Y18          FDRE                                         r  CPU/state_reg[1]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X6Y18          FDRE (Hold_fdre_C_D)         0.121     1.625    CPU/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 CPU/alu_result_save_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/Register/REG_reg[25][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.172%)  route 0.277ns (59.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1269, routed)        0.587     1.470    CPU/CLK_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  CPU/alu_result_save_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  CPU/alu_result_save_reg[5]/Q
                         net (fo=2, routed)           0.277     1.888    CPU/Register/alu_result_save[5]
    SLICE_X6Y15          LUT3 (Prop_lut3_I2_O)        0.045     1.933 r  CPU/Register/REG[1][5]_i_1/O
                         net (fo=32, routed)          0.000     1.933    CPU/Register/reg_in[5]
    SLICE_X6Y15          FDRE                                         r  CPU/Register/REG_reg[25][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1269, routed)        0.858     1.985    CPU/Register/CLK_IBUF_BUFG
    SLICE_X6Y15          FDRE                                         r  CPU/Register/REG_reg[25][5]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X6Y15          FDRE (Hold_fdre_C_D)         0.120     1.627    CPU/Register/REG_reg[25][5]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 CPU/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.209ns (47.125%)  route 0.234ns (52.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1269, routed)        0.561     1.444    CPU/CLK_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  CPU/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.164     1.608 f  CPU/state_reg[0]/Q
                         net (fo=29, routed)          0.234     1.843    CPU/state[0]
    SLICE_X8Y16          LUT6 (Prop_lut6_I3_O)        0.045     1.888 r  CPU/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.888    CPU/state[0]_i_1_n_0
    SLICE_X8Y16          FDRE                                         r  CPU/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1269, routed)        0.829     1.956    CPU/CLK_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  CPU/state_reg[0]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X8Y16          FDRE (Hold_fdre_C_D)         0.121     1.565    CPU/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 CPU/instr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/opsave_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (36.949%)  route 0.317ns (63.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1269, routed)        0.560     1.443    CPU/CLK_IBUF_BUFG
    SLICE_X11Y17         FDRE                                         r  CPU/instr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  CPU/instr_reg[26]/Q
                         net (fo=9, routed)           0.317     1.902    CPU/instr_reg_n_0_[26]
    SLICE_X8Y14          LUT6 (Prop_lut6_I4_O)        0.045     1.947 r  CPU/opsave[2]_i_1/O
                         net (fo=1, routed)           0.000     1.947    CPU/opsave[2]_i_1_n_0
    SLICE_X8Y14          FDRE                                         r  CPU/opsave_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1269, routed)        0.831     1.958    CPU/CLK_IBUF_BUFG
    SLICE_X8Y14          FDRE                                         r  CPU/opsave_reg[2]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X8Y14          FDRE (Hold_fdre_C_D)         0.121     1.601    CPU/opsave_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 CPU/instr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/alu_or_mem_save_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.668%)  route 0.321ns (63.332%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1269, routed)        0.560     1.443    CPU/CLK_IBUF_BUFG
    SLICE_X11Y17         FDRE                                         r  CPU/instr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  CPU/instr_reg[26]/Q
                         net (fo=9, routed)           0.321     1.905    CPU/instr_reg_n_0_[26]
    SLICE_X8Y13          LUT6 (Prop_lut6_I2_O)        0.045     1.950 r  CPU/alu_or_mem_save_i_1/O
                         net (fo=1, routed)           0.000     1.950    CPU/alu_or_mem_save_i_1_n_0
    SLICE_X8Y13          FDRE                                         r  CPU/alu_or_mem_save_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1269, routed)        0.831     1.958    CPU/CLK_IBUF_BUFG
    SLICE_X8Y13          FDRE                                         r  CPU/alu_or_mem_save_reg/C
                         clock pessimism             -0.478     1.480    
    SLICE_X8Y13          FDRE (Hold_fdre_C_D)         0.120     1.600    CPU/alu_or_mem_save_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 CPU/Register/ReadReg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/pc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.166%)  route 0.277ns (59.834%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1269, routed)        0.589     1.472    CPU/Register/CLK_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  CPU/Register/ReadReg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  CPU/Register/ReadReg1_reg[1]/Q
                         net (fo=10, routed)          0.277     1.890    CPU/Register/alu_result_save_reg[30][1]
    SLICE_X5Y15          LUT5 (Prop_lut5_I0_O)        0.045     1.935 r  CPU/Register/pc[1]_i_1/O
                         net (fo=1, routed)           0.000     1.935    CPU/npc[1]
    SLICE_X5Y15          FDRE                                         r  CPU/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1269, routed)        0.858     1.985    CPU/CLK_IBUF_BUFG
    SLICE_X5Y15          FDRE                                         r  CPU/pc_reg[1]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X5Y15          FDRE (Hold_fdre_C_D)         0.091     1.577    CPU/pc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 CPU/Register/ReadReg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.589%)  route 0.296ns (61.411%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1269, routed)        0.593     1.476    CPU/Register/CLK_IBUF_BUFG
    SLICE_X5Y5           FDRE                                         r  CPU/Register/ReadReg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  CPU/Register/ReadReg1_reg[3]/Q
                         net (fo=10, routed)          0.296     1.913    CPU/Register/alu_result_save_reg[30][3]
    SLICE_X5Y15          LUT5 (Prop_lut5_I0_O)        0.045     1.958 r  CPU/Register/pc[3]_i_1/O
                         net (fo=1, routed)           0.000     1.958    CPU/npc[3]
    SLICE_X5Y15          FDRE                                         r  CPU/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1269, routed)        0.858     1.985    CPU/CLK_IBUF_BUFG
    SLICE_X5Y15          FDRE                                         r  CPU/pc_reg[3]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X5Y15          FDRE (Hold_fdre_C_D)         0.092     1.578    CPU/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 CPU/alu_result_save_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/Register/REG_reg[25][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.209ns (42.792%)  route 0.279ns (57.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1269, routed)        0.553     1.436    CPU/CLK_IBUF_BUFG
    SLICE_X10Y25         FDRE                                         r  CPU/alu_result_save_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  CPU/alu_result_save_reg[28]/Q
                         net (fo=1, routed)           0.279     1.880    CPU/Register/alu_result_save_reg[28]_0
    SLICE_X11Y27         LUT3 (Prop_lut3_I2_O)        0.045     1.925 r  CPU/Register/REG[1][28]_i_1/O
                         net (fo=32, routed)          0.000     1.925    CPU/Register/reg_in[28]
    SLICE_X11Y27         FDRE                                         r  CPU/Register/REG_reg[25][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1269, routed)        0.823     1.950    CPU/Register/CLK_IBUF_BUFG
    SLICE_X11Y27         FDRE                                         r  CPU/Register/REG_reg[25][28]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X11Y27         FDRE (Hold_fdre_C_D)         0.092     1.544    CPU/Register/REG_reg[25][28]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.380    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y30    CPU/Register/REG_reg[11][26]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y30    CPU/Register/REG_reg[11][27]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y37   CPU/Register/REG_reg[11][28]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y34   CPU/Register/REG_reg[11][29]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y11    CPU/Register/REG_reg[11][2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X2Y32    CPU/Register/REG_reg[11][30]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y30    CPU/Register/REG_reg[11][31]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y7     CPU/Register/REG_reg[11][3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y11    CPU/Register/REG_reg[11][4]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y20   MEM/RAM_reg_0_127_25_25/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y20   MEM/RAM_reg_0_127_25_25/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y18   MEM/RAM_reg_0_127_26_26/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y18   MEM/RAM_reg_0_127_26_26/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y18   MEM/RAM_reg_0_127_27_27/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y18   MEM/RAM_reg_0_127_27_27/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y16   MEM/RAM_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y16   MEM/RAM_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y16   MEM/RAM_reg_0_127_10_10/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y16   MEM/RAM_reg_0_127_10_10/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y21   MEM/RAM_reg_0_127_28_28/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y21   MEM/RAM_reg_0_127_28_28/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y21   MEM/RAM_reg_0_127_29_29/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y21   MEM/RAM_reg_0_127_29_29/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y16    MEM/RAM_reg_0_127_2_2/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y16    MEM/RAM_reg_0_127_2_2/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y16    MEM/RAM_reg_0_127_30_30/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y16    MEM/RAM_reg_0_127_30_30/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y20    MEM/RAM_reg_0_127_31_31/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y20    MEM/RAM_reg_0_127_31_31/LOW/CLK



