`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Jan 20 2021 16:32:05 KST (Jan 20 2021 07:32:05 UTC)

module feature_write_addr_gen_Muxi0u1u1_1(in2, ctrl1, out1);
  input in2, ctrl1;
  output out1;
  wire in2, ctrl1;
  wire out1;
  wire n_0;
  NOR2X4 g10(.A (ctrl1), .B (n_0), .Y (out1));
  CLKINVX12 g11(.A (in2), .Y (n_0));
endmodule


