--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/l/o/loganw/Documents/6.111/augmented-reality-on-fpga/src/augreal/augreal.ise
-intstyle ise -v 3 -s 4 -xml labkit labkit.ncd -o labkit.twr labkit.pcf -ucf
labkit.ucf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock_27mhz
---------------+------------+------------+--------------------+--------+
               |  Setup to  |  Hold to   |                    | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
---------------+------------+------------+--------------------+--------+
tv_in_ycrcb<16>|    4.937(R)|   -2.897(R)|analyzer2_clock_OBUF|   0.000|
tv_in_ycrcb<17>|    2.350(R)|   -1.715(R)|analyzer2_clock_OBUF|   0.000|
---------------+------------+------------+--------------------+--------+

Setup/Hold to clock tv_in_line_clock1
---------------+------------+------------+----------------------+--------+
               |  Setup to  |  Hold to   |                      | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s)     | Phase  |
---------------+------------+------------+----------------------+--------+
tv_in_ycrcb<10>|    5.913(R)|   -1.497(R)|tv_in_line_clock1_IBUF|   0.000|
tv_in_ycrcb<11>|    5.536(R)|   -1.491(R)|tv_in_line_clock1_IBUF|   0.000|
tv_in_ycrcb<12>|    5.415(R)|   -2.561(R)|tv_in_line_clock1_IBUF|   0.000|
tv_in_ycrcb<13>|    4.222(R)|   -0.698(R)|tv_in_line_clock1_IBUF|   0.000|
tv_in_ycrcb<14>|    4.373(R)|   -1.578(R)|tv_in_line_clock1_IBUF|   0.000|
tv_in_ycrcb<15>|    4.352(R)|   -1.562(R)|tv_in_line_clock1_IBUF|   0.000|
tv_in_ycrcb<16>|    4.514(R)|   -1.154(R)|tv_in_line_clock1_IBUF|   0.000|
tv_in_ycrcb<17>|    4.461(R)|   -0.782(R)|tv_in_line_clock1_IBUF|   0.000|
tv_in_ycrcb<18>|    5.480(R)|   -1.957(R)|tv_in_line_clock1_IBUF|   0.000|
tv_in_ycrcb<19>|    5.081(R)|   -0.456(R)|tv_in_line_clock1_IBUF|   0.000|
---------------+------------+------------+----------------------+--------+

Clock clock_27mhz to Pad
-------------------+------------+--------------------+--------+
                   | clk (edge) |                    | Clock  |
Destination        |   to PAD   |Internal Clock(s)   | Phase  |
-------------------+------------+--------------------+--------+
analyzer1_data<4>  |   21.918(R)|analyzer2_clock_OBUF|   0.000|
                   |   20.617(R)|clock_25mhz         |   0.000|
                   |   20.012(R)|clock_65mhz         |   0.000|
analyzer1_data<5>  |   21.838(R)|analyzer2_clock_OBUF|   0.000|
                   |   20.537(R)|clock_25mhz         |   0.000|
                   |   20.542(R)|clock_65mhz         |   0.000|
analyzer1_data<6>  |   22.197(R)|analyzer2_clock_OBUF|   0.000|
                   |   20.896(R)|clock_25mhz         |   0.000|
                   |   20.291(R)|clock_65mhz         |   0.000|
analyzer1_data<7>  |   21.031(R)|analyzer2_clock_OBUF|   0.000|
                   |   19.730(R)|clock_25mhz         |   0.000|
                   |   24.508(R)|clock_65mhz         |   0.000|
analyzer1_data<8>  |   23.616(R)|analyzer2_clock_OBUF|   0.000|
                   |   22.315(R)|clock_25mhz         |   0.000|
                   |   24.861(R)|clock_65mhz         |   0.000|
analyzer1_data<9>  |   21.284(R)|analyzer2_clock_OBUF|   0.000|
                   |   19.983(R)|clock_25mhz         |   0.000|
                   |   24.863(R)|clock_65mhz         |   0.000|
analyzer1_data<10> |   15.266(R)|analyzer2_clock_OBUF|   0.000|
analyzer1_data<11> |   23.491(R)|analyzer2_clock_OBUF|   0.000|
                   |   22.190(R)|clock_25mhz         |   0.000|
                   |   21.585(R)|clock_65mhz         |   0.000|
analyzer1_data<12> |   20.239(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.938(R)|clock_25mhz         |   0.000|
                   |   18.333(R)|clock_65mhz         |   0.000|
analyzer1_data<14> |   16.425(R)|analyzer2_clock_OBUF|   0.000|
analyzer1_data<15> |   16.514(R)|analyzer2_clock_OBUF|   0.000|
analyzer3_data<0>  |   13.629(R)|analyzer2_clock_OBUF|   0.000|
analyzer3_data<1>  |   14.384(R)|analyzer2_clock_OBUF|   0.000|
analyzer3_data<2>  |   13.472(R)|analyzer2_clock_OBUF|   0.000|
analyzer3_data<3>  |   13.723(R)|analyzer2_clock_OBUF|   0.000|
analyzer3_data<4>  |   14.158(R)|analyzer2_clock_OBUF|   0.000|
analyzer3_data<5>  |   14.645(R)|analyzer2_clock_OBUF|   0.000|
analyzer3_data<6>  |   14.708(R)|analyzer2_clock_OBUF|   0.000|
analyzer3_data<7>  |   13.804(R)|analyzer2_clock_OBUF|   0.000|
analyzer3_data<8>  |   14.069(R)|analyzer2_clock_OBUF|   0.000|
analyzer3_data<9>  |   13.681(R)|analyzer2_clock_OBUF|   0.000|
analyzer3_data<10> |   13.387(R)|analyzer2_clock_OBUF|   0.000|
analyzer3_data<11> |   14.481(R)|analyzer2_clock_OBUF|   0.000|
analyzer3_data<12> |   13.898(R)|analyzer2_clock_OBUF|   0.000|
clock_feedback_out |   12.328(R)|rc/ram_clock        |   0.000|
                   |   12.328(F)|rc/ram_clock        |   0.000|
ram0_address<0>    |   19.323(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.022(R)|clock_25mhz         |   0.000|
                   |   22.800(R)|clock_65mhz         |   0.000|
ram0_address<1>    |   18.752(R)|analyzer2_clock_OBUF|   0.000|
                   |   17.451(R)|clock_25mhz         |   0.000|
                   |   19.997(R)|clock_65mhz         |   0.000|
ram0_address<2>    |   19.138(R)|analyzer2_clock_OBUF|   0.000|
                   |   17.837(R)|clock_25mhz         |   0.000|
                   |   22.717(R)|clock_65mhz         |   0.000|
ram0_address<3>    |   19.892(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.591(R)|clock_25mhz         |   0.000|
                   |   21.589(R)|clock_65mhz         |   0.000|
ram0_address<4>    |   19.982(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.681(R)|clock_25mhz         |   0.000|
                   |   22.670(R)|clock_65mhz         |   0.000|
ram0_address<5>    |   19.533(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.232(R)|clock_25mhz         |   0.000|
                   |   22.326(R)|clock_65mhz         |   0.000|
ram0_address<6>    |   18.675(R)|analyzer2_clock_OBUF|   0.000|
                   |   17.374(R)|clock_25mhz         |   0.000|
                   |   21.298(R)|clock_65mhz         |   0.000|
ram0_address<7>    |   19.134(R)|analyzer2_clock_OBUF|   0.000|
                   |   17.833(R)|clock_25mhz         |   0.000|
                   |   20.242(R)|clock_65mhz         |   0.000|
ram0_address<8>    |   20.244(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.943(R)|clock_25mhz         |   0.000|
                   |   21.528(R)|clock_65mhz         |   0.000|
ram0_address<9>    |   18.468(R)|analyzer2_clock_OBUF|   0.000|
                   |   17.167(R)|clock_25mhz         |   0.000|
                   |   21.976(R)|clock_65mhz         |   0.000|
ram0_address<10>   |   18.679(R)|analyzer2_clock_OBUF|   0.000|
                   |   17.378(R)|clock_25mhz         |   0.000|
                   |   21.737(R)|clock_65mhz         |   0.000|
ram0_address<11>   |   18.807(R)|analyzer2_clock_OBUF|   0.000|
                   |   17.506(R)|clock_25mhz         |   0.000|
                   |   20.245(R)|clock_65mhz         |   0.000|
ram0_address<12>   |   19.381(R)|analyzer2_clock_OBUF|   0.000|
                   |   17.862(R)|clock_25mhz         |   0.000|
                   |   23.180(R)|clock_65mhz         |   0.000|
ram0_address<13>   |   20.173(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.872(R)|clock_25mhz         |   0.000|
                   |   22.426(R)|clock_65mhz         |   0.000|
ram0_address<14>   |   20.329(R)|analyzer2_clock_OBUF|   0.000|
                   |   19.028(R)|clock_25mhz         |   0.000|
                   |   23.177(R)|clock_65mhz         |   0.000|
ram0_address<15>   |   19.443(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.142(R)|clock_25mhz         |   0.000|
                   |   22.402(R)|clock_65mhz         |   0.000|
ram0_address<16>   |   19.774(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.473(R)|clock_25mhz         |   0.000|
                   |   22.465(R)|clock_65mhz         |   0.000|
ram0_address<17>   |   19.560(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.259(R)|clock_25mhz         |   0.000|
                   |   20.889(R)|clock_65mhz         |   0.000|
ram0_address<18>   |   20.993(R)|analyzer2_clock_OBUF|   0.000|
                   |   19.692(R)|clock_25mhz         |   0.000|
                   |   21.835(R)|clock_65mhz         |   0.000|
ram0_clk           |   12.225(R)|rc/ram_clock        |   0.000|
                   |   12.225(F)|rc/ram_clock        |   0.000|
ram0_we_b          |   15.733(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.463(R)|clock_65mhz         |   0.000|
ram1_address<0>    |   20.050(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.749(R)|clock_25mhz         |   0.000|
                   |   18.144(R)|clock_65mhz         |   0.000|
ram1_address<1>    |   19.420(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.119(R)|clock_25mhz         |   0.000|
                   |   18.124(R)|clock_65mhz         |   0.000|
ram1_address<2>    |   18.699(R)|analyzer2_clock_OBUF|   0.000|
                   |   17.398(R)|clock_25mhz         |   0.000|
                   |   16.793(R)|clock_65mhz         |   0.000|
ram1_address<3>    |   18.886(R)|analyzer2_clock_OBUF|   0.000|
                   |   17.585(R)|clock_25mhz         |   0.000|
                   |   19.526(R)|clock_65mhz         |   0.000|
ram1_address<4>    |   18.731(R)|analyzer2_clock_OBUF|   0.000|
                   |   17.430(R)|clock_25mhz         |   0.000|
                   |   19.439(R)|clock_65mhz         |   0.000|
ram1_address<5>    |   20.206(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.905(R)|clock_25mhz         |   0.000|
                   |   19.210(R)|clock_65mhz         |   0.000|
ram1_address<6>    |   19.400(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.099(R)|clock_25mhz         |   0.000|
                   |   17.974(R)|clock_65mhz         |   0.000|
ram1_address<7>    |   19.247(R)|analyzer2_clock_OBUF|   0.000|
                   |   17.946(R)|clock_25mhz         |   0.000|
                   |   18.680(R)|clock_65mhz         |   0.000|
ram1_address<8>    |   19.594(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.293(R)|clock_25mhz         |   0.000|
                   |   18.919(R)|clock_65mhz         |   0.000|
ram1_address<9>    |   20.208(R)|analyzer2_clock_OBUF|   0.000|
                   |   16.684(R)|clock_25mhz         |   0.000|
                   |   21.874(R)|clock_65mhz         |   0.000|
ram1_address<10>   |   17.692(R)|analyzer2_clock_OBUF|   0.000|
                   |   16.391(R)|clock_25mhz         |   0.000|
                   |   16.075(R)|clock_65mhz         |   0.000|
ram1_address<11>   |   19.033(R)|analyzer2_clock_OBUF|   0.000|
                   |   17.732(R)|clock_25mhz         |   0.000|
                   |   17.518(R)|clock_65mhz         |   0.000|
ram1_address<12>   |   17.735(R)|analyzer2_clock_OBUF|   0.000|
                   |   16.434(R)|clock_25mhz         |   0.000|
                   |   16.290(R)|clock_65mhz         |   0.000|
ram1_address<13>   |   18.987(R)|analyzer2_clock_OBUF|   0.000|
                   |   17.686(R)|clock_25mhz         |   0.000|
                   |   18.168(R)|clock_65mhz         |   0.000|
ram1_address<14>   |   18.394(R)|analyzer2_clock_OBUF|   0.000|
                   |   17.093(R)|clock_25mhz         |   0.000|
                   |   17.643(R)|clock_65mhz         |   0.000|
ram1_address<15>   |   18.913(R)|analyzer2_clock_OBUF|   0.000|
                   |   17.612(R)|clock_25mhz         |   0.000|
                   |   17.007(R)|clock_65mhz         |   0.000|
ram1_address<16>   |   19.107(R)|analyzer2_clock_OBUF|   0.000|
                   |   17.806(R)|clock_25mhz         |   0.000|
                   |   17.201(R)|clock_65mhz         |   0.000|
ram1_address<17>   |   18.688(R)|analyzer2_clock_OBUF|   0.000|
                   |   17.387(R)|clock_25mhz         |   0.000|
                   |   17.324(R)|clock_65mhz         |   0.000|
ram1_address<18>   |   18.736(R)|analyzer2_clock_OBUF|   0.000|
                   |   17.435(R)|clock_25mhz         |   0.000|
                   |   16.830(R)|clock_65mhz         |   0.000|
ram1_clk           |   12.230(R)|rc/ram_clock        |   0.000|
                   |   12.230(F)|rc/ram_clock        |   0.000|
ram1_we_b          |   12.924(R)|analyzer2_clock_OBUF|   0.000|
                   |   15.518(R)|clock_65mhz         |   0.000|
vga_out_blank_b    |   14.067(R)|clock_25mhz         |   0.000|
vga_out_green<0>   |   32.877(R)|clock_25mhz         |   0.000|
                   |   31.972(R)|clock_65mhz         |   0.000|
vga_out_green<1>   |   34.026(R)|clock_25mhz         |   0.000|
                   |   33.121(R)|clock_65mhz         |   0.000|
vga_out_green<2>   |   32.445(R)|clock_25mhz         |   0.000|
                   |   31.540(R)|clock_65mhz         |   0.000|
vga_out_green<3>   |   32.521(R)|clock_25mhz         |   0.000|
                   |   31.616(R)|clock_65mhz         |   0.000|
vga_out_green<4>   |   35.386(R)|clock_25mhz         |   0.000|
                   |   34.481(R)|clock_65mhz         |   0.000|
vga_out_green<5>   |   34.712(R)|clock_25mhz         |   0.000|
                   |   33.807(R)|clock_65mhz         |   0.000|
vga_out_green<6>   |   35.489(R)|clock_25mhz         |   0.000|
                   |   34.584(R)|clock_65mhz         |   0.000|
vga_out_green<7>   |   34.786(R)|clock_25mhz         |   0.000|
                   |   33.881(R)|clock_65mhz         |   0.000|
vga_out_hsync      |   13.811(R)|clock_25mhz         |   0.000|
vga_out_pixel_clock|   10.108(R)|clock_25mhz         |   0.000|
vga_out_red<0>     |   31.154(R)|clock_25mhz         |   0.000|
                   |   30.249(R)|clock_65mhz         |   0.000|
vga_out_red<1>     |   31.026(R)|clock_25mhz         |   0.000|
                   |   30.121(R)|clock_65mhz         |   0.000|
vga_out_red<2>     |   31.524(R)|clock_25mhz         |   0.000|
                   |   30.619(R)|clock_65mhz         |   0.000|
vga_out_red<3>     |   31.522(R)|clock_25mhz         |   0.000|
                   |   30.617(R)|clock_65mhz         |   0.000|
vga_out_red<4>     |   32.007(R)|clock_25mhz         |   0.000|
                   |   31.102(R)|clock_65mhz         |   0.000|
vga_out_red<5>     |   31.610(R)|clock_25mhz         |   0.000|
                   |   30.705(R)|clock_65mhz         |   0.000|
vga_out_red<6>     |   32.909(R)|clock_25mhz         |   0.000|
                   |   32.004(R)|clock_65mhz         |   0.000|
vga_out_red<7>     |   32.203(R)|clock_25mhz         |   0.000|
                   |   31.298(R)|clock_65mhz         |   0.000|
vga_out_vsync      |   13.784(R)|clock_25mhz         |   0.000|
-------------------+------------+--------------------+--------+

Clock tv_in_line_clock1 to Pad
------------------+------------+----------------------+--------+
                  | clk (edge) |                      | Clock  |
Destination       |   to PAD   |Internal Clock(s)     | Phase  |
------------------+------------+----------------------+--------+
analyzer1_data<13>|   21.147(R)|tv_in_line_clock1_IBUF|   0.000|
analyzer3_data<13>|   21.204(R)|tv_in_line_clock1_IBUF|   0.000|
analyzer3_data<14>|   21.239(R)|tv_in_line_clock1_IBUF|   0.000|
analyzer3_data<15>|   14.578(R)|tv_in_line_clock1_IBUF|   0.000|
------------------+------------+----------------------+--------+

Clock to Setup on destination clock clock_27mhz
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clock_27mhz      |   11.788|    1.925|         |         |
tv_in_line_clock1|    9.859|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tv_in_line_clock1
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clock_27mhz      |    6.873|         |         |         |
tv_in_line_clock1|    6.546|         |         |         |
-----------------+---------+---------+---------+---------+

Pad to Pad
---------------+------------------+---------+
Source Pad     |Destination Pad   |  Delay  |
---------------+------------------+---------+
clock_27mhz    |analyzer1_clock   |    8.653|
clock_27mhz    |analyzer2_clock   |    8.677|
clock_27mhz    |analyzer3_clock   |    9.058|
clock_27mhz    |tv_in_clock       |   12.041|
tv_in_ycrcb<16>|analyzer3_data<13>|   18.734|
tv_in_ycrcb<17>|analyzer3_data<14>|   16.270|
---------------+------------------+---------+


Analysis completed Mon Nov 28 23:33:37 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 350 MB



