$version Generated by VerilatedVcd $end
$date Sun Aug  1 11:59:45 2021
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  6 c a_in [5:0] $end
  $var wire  6 k b_in [5:0] $end
  $var wire  1 K clk $end
  $var wire  1 s in_valid $end
  $var wire  2 [ op_in [1:0] $end
  $var wire  6 { out [5:0] $end
  $var wire  1 %! out_valid $end
  $var wire  1 S rst $end
  $scope module alu $end
   $var wire 32 -! WIDTH [31:0] $end
   $var wire  6 c a_in [5:0] $end
   $var wire  6 3 a_in_r [5:0] $end
   $var wire  6 k b_in [5:0] $end
   $var wire  6 ; b_in_r [5:0] $end
   $var wire  1 K clk $end
   $var wire  1 s in_valid $end
   $var wire  1 C in_valid_r $end
   $var wire  2 [ op_in [1:0] $end
   $var wire  2 + op_in_r [1:0] $end
   $var wire  6 { out [5:0] $end
   $var wire  1 %! out_valid $end
   $var wire  6 # result [5:0] $end
   $var wire  1 S rst $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b000000 #
b00 +
b000000 3
b000000 ;
0C
1K
0S
b00 [
b000000 c
b000000 k
0s
b000000 {
0%!
b00000000000000000000000000000110 -!
#1
0K
#2
1K
#3
0K
#4
1K
#5
0K
#6
1K
#7
0K
#8
1K
#9
0K
#10
1K
#11
0K
#12
1K
#13
0K
#14
1K
#15
0K
#16
1K
#17
0K
#18
1K
#19
0K
