// Seed: 2285488169
module module_0 (
    output wor  id_0,
    input  wor  id_1,
    input  tri1 id_2
);
  wire id_4;
  assign module_1.id_7 = 0;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output wor id_0,
    output supply0 id_1,
    input supply0 id_2,
    input wire id_3,
    input supply0 id_4,
    output tri0 id_5,
    output wire id_6,
    input tri id_7,
    input wor id_8,
    input supply1 id_9,
    input supply1 id_10,
    output wire id_11,
    input tri0 id_12,
    input tri0 id_13
);
  logic id_15;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_4
  );
endmodule
