Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Feb 13 18:17:09 2022
| Host         : DESKTOP-H1KDTUU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (56)
5. checking no_input_delay (3)
6. checking no_output_delay (15)
7. checking multiple_clock (9450)
8. checking generated_clocks (0)
9. checking loops (27)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: i_spi_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (56)
-------------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (9450)
---------------------------------
 There are 9450 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (27)
----------------------
 There are 27 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     22.692        0.000                      0                20177        0.050        0.000                      0                20161        3.000        0.000                       0                  9458  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
i_clk_100mhz               {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0       {0.000 10.000}       20.000          50.000          
  o_clk_25mhz_clk_wiz_0    {0.000 19.802}       39.604          25.250          
  o_clk_5mhz_clk_wiz_0     {0.000 100.000}      200.000         5.000           
sys_clk_pin                {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0_1     {0.000 10.000}       20.000          50.000          
  o_clk_25mhz_clk_wiz_0_1  {0.000 19.802}       39.604          25.250          
  o_clk_5mhz_clk_wiz_0_1   {0.000 100.000}      200.000         5.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk_100mhz                                                                                                                                                                 3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                        17.845        0.000                       0                     3  
  o_clk_25mhz_clk_wiz_0         22.692        0.000                      0                12442        0.193        0.000                      0                12442       18.822        0.000                       0                  6265  
  o_clk_5mhz_clk_wiz_0          41.045        0.000                      0                 7372        0.054        0.000                      0                 7372       13.360        0.000                       0                  3189  
sys_clk_pin                                                                                                                                                                  3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0_1                                                                                                                                                      17.845        0.000                       0                     3  
  o_clk_25mhz_clk_wiz_0_1       22.697        0.000                      0                12442        0.193        0.000                      0                12442       18.822        0.000                       0                  6265  
  o_clk_5mhz_clk_wiz_0_1        41.054        0.000                      0                 7372        0.063        0.000                      0                 7372       13.360        0.000                       0                  3189  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
o_clk_5mhz_clk_wiz_0     o_clk_25mhz_clk_wiz_0        198.658        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0_1  o_clk_25mhz_clk_wiz_0         22.692        0.000                      0                12442        0.056        0.000                      0                12442  
o_clk_5mhz_clk_wiz_0_1   o_clk_25mhz_clk_wiz_0        198.658        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0    o_clk_5mhz_clk_wiz_0          38.328        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0_1  o_clk_5mhz_clk_wiz_0          38.328        0.000                      0                    8                                                                        
o_clk_5mhz_clk_wiz_0_1   o_clk_5mhz_clk_wiz_0          41.045        0.000                      0                 7372        0.050        0.000                      0                 7372  
o_clk_25mhz_clk_wiz_0    o_clk_25mhz_clk_wiz_0_1       22.692        0.000                      0                12442        0.056        0.000                      0                12442  
o_clk_5mhz_clk_wiz_0     o_clk_25mhz_clk_wiz_0_1      198.658        0.000                      0                    8                                                                        
o_clk_5mhz_clk_wiz_0_1   o_clk_25mhz_clk_wiz_0_1      198.658        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0    o_clk_5mhz_clk_wiz_0_1        38.328        0.000                      0                    8                                                                        
o_clk_5mhz_clk_wiz_0     o_clk_5mhz_clk_wiz_0_1        41.045        0.000                      0                 7372        0.050        0.000                      0                 7372  
o_clk_25mhz_clk_wiz_0_1  o_clk_5mhz_clk_wiz_0_1        38.328        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               ----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**        o_clk_25mhz_clk_wiz_0    o_clk_25mhz_clk_wiz_0         36.383        0.000                      0                   54        0.707        0.000                      0                   54  
**async_default**        o_clk_25mhz_clk_wiz_0_1  o_clk_25mhz_clk_wiz_0         36.383        0.000                      0                   54        0.570        0.000                      0                   54  
**async_default**        o_clk_25mhz_clk_wiz_0    o_clk_25mhz_clk_wiz_0_1       36.383        0.000                      0                   54        0.570        0.000                      0                   54  
**async_default**        o_clk_25mhz_clk_wiz_0_1  o_clk_25mhz_clk_wiz_0_1       36.389        0.000                      0                   54        0.707        0.000                      0                   54  
**async_default**        o_clk_5mhz_clk_wiz_0     o_clk_5mhz_clk_wiz_0          91.343        0.000                      0                  293        2.473        0.000                      0                  293  
**async_default**        o_clk_5mhz_clk_wiz_0_1   o_clk_5mhz_clk_wiz_0          91.343        0.000                      0                  293        2.287        0.000                      0                  293  
**async_default**        o_clk_5mhz_clk_wiz_0     o_clk_5mhz_clk_wiz_0_1        91.343        0.000                      0                  293        2.287        0.000                      0                  293  
**async_default**        o_clk_5mhz_clk_wiz_0_1   o_clk_5mhz_clk_wiz_0_1        91.352        0.000                      0                  293        2.473        0.000                      0                  293  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk_100mhz
  To Clock:  i_clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       22.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.822ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.692ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[157][15]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.730ns  (logic 2.454ns (14.668%)  route 14.276ns (85.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 38.248 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.650    -0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y52         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.564 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=510, routed)        14.276    15.840    debuggerTop/video_output/D[7]
    SLICE_X32Y177        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[157][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.665    38.248    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y177        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[157][15]/C
                         clock pessimism              0.488    38.737    
                         clock uncertainty           -0.138    38.599    
    SLICE_X32Y177        FDCE (Setup_fdce_C_D)       -0.067    38.532    debuggerTop/video_output/r_linebuffer1_reg[157][15]
  -------------------------------------------------------------------
                         required time                         38.532    
                         arrival time                         -15.840    
  -------------------------------------------------------------------
                         slack                                 22.692    

Slack (MET) :             23.026ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[159][15]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.434ns  (logic 2.454ns (14.933%)  route 13.980ns (85.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 38.247 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.650    -0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y52         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.564 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=510, routed)        13.980    15.544    debuggerTop/video_output/D[7]
    SLICE_X34Y177        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[159][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.664    38.247    debuggerTop/video_output/o_clk_25mhz
    SLICE_X34Y177        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[159][15]/C
                         clock pessimism              0.488    38.736    
                         clock uncertainty           -0.138    38.598    
    SLICE_X34Y177        FDCE (Setup_fdce_C_D)       -0.028    38.570    debuggerTop/video_output/r_linebuffer1_reg[159][15]
  -------------------------------------------------------------------
                         required time                         38.570    
                         arrival time                         -15.544    
  -------------------------------------------------------------------
                         slack                                 23.026    

Slack (MET) :             23.236ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[150][15]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.186ns  (logic 2.454ns (15.161%)  route 13.732ns (84.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 38.248 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.650    -0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y52         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.564 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=510, routed)        13.732    15.297    debuggerTop/video_output/D[7]
    SLICE_X33Y177        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[150][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.665    38.248    debuggerTop/video_output/o_clk_25mhz
    SLICE_X33Y177        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[150][15]/C
                         clock pessimism              0.488    38.737    
                         clock uncertainty           -0.138    38.599    
    SLICE_X33Y177        FDCE (Setup_fdce_C_D)       -0.067    38.532    debuggerTop/video_output/r_linebuffer1_reg[150][15]
  -------------------------------------------------------------------
                         required time                         38.532    
                         arrival time                         -15.297    
  -------------------------------------------------------------------
                         slack                                 23.236    

Slack (MET) :             23.244ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[171][15]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.221ns  (logic 2.454ns (15.129%)  route 13.767ns (84.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 38.255 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.650    -0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y52         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.564 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=510, routed)        13.767    15.331    debuggerTop/video_output/D[7]
    SLICE_X42Y192        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[171][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.672    38.255    debuggerTop/video_output/o_clk_25mhz
    SLICE_X42Y192        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[171][15]/C
                         clock pessimism              0.488    38.744    
                         clock uncertainty           -0.138    38.606    
    SLICE_X42Y192        FDCE (Setup_fdce_C_D)       -0.031    38.575    debuggerTop/video_output/r_linebuffer0_reg[171][15]
  -------------------------------------------------------------------
                         required time                         38.575    
                         arrival time                         -15.331    
  -------------------------------------------------------------------
                         slack                                 23.244    

Slack (MET) :             23.252ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[145][15]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.175ns  (logic 2.454ns (15.172%)  route 13.721ns (84.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 38.244 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.650    -0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y52         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.564 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=510, routed)        13.721    15.285    debuggerTop/video_output/D[7]
    SLICE_X36Y174        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[145][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.661    38.244    debuggerTop/video_output/o_clk_25mhz
    SLICE_X36Y174        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[145][15]/C
                         clock pessimism              0.488    38.733    
                         clock uncertainty           -0.138    38.595    
    SLICE_X36Y174        FDCE (Setup_fdce_C_D)       -0.058    38.537    debuggerTop/video_output/r_linebuffer1_reg[145][15]
  -------------------------------------------------------------------
                         required time                         38.537    
                         arrival time                         -15.285    
  -------------------------------------------------------------------
                         slack                                 23.252    

Slack (MET) :             23.255ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[152][15]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.172ns  (logic 2.454ns (15.174%)  route 13.718ns (84.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 38.244 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.650    -0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y52         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.564 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=510, routed)        13.718    15.282    debuggerTop/video_output/D[7]
    SLICE_X37Y174        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[152][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.661    38.244    debuggerTop/video_output/o_clk_25mhz
    SLICE_X37Y174        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[152][15]/C
                         clock pessimism              0.488    38.733    
                         clock uncertainty           -0.138    38.595    
    SLICE_X37Y174        FDCE (Setup_fdce_C_D)       -0.058    38.537    debuggerTop/video_output/r_linebuffer1_reg[152][15]
  -------------------------------------------------------------------
                         required time                         38.537    
                         arrival time                         -15.282    
  -------------------------------------------------------------------
                         slack                                 23.255    

Slack (MET) :             23.282ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[158][15]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.140ns  (logic 2.454ns (15.205%)  route 13.686ns (84.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 38.248 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.650    -0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y52         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.564 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=510, routed)        13.686    15.250    debuggerTop/video_output/D[7]
    SLICE_X31Y177        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[158][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.665    38.248    debuggerTop/video_output/o_clk_25mhz
    SLICE_X31Y177        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[158][15]/C
                         clock pessimism              0.488    38.737    
                         clock uncertainty           -0.138    38.599    
    SLICE_X31Y177        FDCE (Setup_fdce_C_D)       -0.067    38.532    debuggerTop/video_output/r_linebuffer1_reg[158][15]
  -------------------------------------------------------------------
                         required time                         38.532    
                         arrival time                         -15.250    
  -------------------------------------------------------------------
                         slack                                 23.282    

Slack (MET) :             23.365ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[170][14]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.011ns  (logic 2.454ns (15.327%)  route 13.557ns (84.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 38.230 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.650    -0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y52         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[2])
                                                      2.454     1.564 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[2]
                         net (fo=510, routed)        13.557    15.121    debuggerTop/video_output/D[6]
    SLICE_X52Y176        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[170][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.647    38.230    debuggerTop/video_output/o_clk_25mhz
    SLICE_X52Y176        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[170][14]/C
                         clock pessimism              0.488    38.719    
                         clock uncertainty           -0.138    38.581    
    SLICE_X52Y176        FDCE (Setup_fdce_C_D)       -0.095    38.486    debuggerTop/video_output/r_linebuffer1_reg[170][14]
  -------------------------------------------------------------------
                         required time                         38.486    
                         arrival time                         -15.121    
  -------------------------------------------------------------------
                         slack                                 23.365    

Slack (MET) :             23.366ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[162][14]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.062ns  (logic 2.454ns (15.278%)  route 13.608ns (84.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 38.230 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.650    -0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y52         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[2])
                                                      2.454     1.564 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[2]
                         net (fo=510, routed)        13.608    15.173    debuggerTop/video_output/D[6]
    SLICE_X54Y176        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[162][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.647    38.230    debuggerTop/video_output/o_clk_25mhz
    SLICE_X54Y176        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[162][14]/C
                         clock pessimism              0.488    38.719    
                         clock uncertainty           -0.138    38.581    
    SLICE_X54Y176        FDCE (Setup_fdce_C_D)       -0.043    38.538    debuggerTop/video_output/r_linebuffer1_reg[162][14]
  -------------------------------------------------------------------
                         required time                         38.538    
                         arrival time                         -15.173    
  -------------------------------------------------------------------
                         slack                                 23.366    

Slack (MET) :             23.385ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[160][15]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.080ns  (logic 2.454ns (15.261%)  route 13.626ns (84.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 38.255 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.650    -0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y52         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.564 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=510, routed)        13.626    15.190    debuggerTop/video_output/D[7]
    SLICE_X42Y191        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[160][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.672    38.255    debuggerTop/video_output/o_clk_25mhz
    SLICE_X42Y191        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[160][15]/C
                         clock pessimism              0.488    38.744    
                         clock uncertainty           -0.138    38.606    
    SLICE_X42Y191        FDCE (Setup_fdce_C_D)       -0.031    38.575    debuggerTop/video_output/r_linebuffer0_reg[160][15]
  -------------------------------------------------------------------
                         required time                         38.575    
                         arrival time                         -15.190    
  -------------------------------------------------------------------
                         slack                                 23.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.402%)  route 0.133ns (48.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X43Y136        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.133    -0.332    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1]
    SLICE_X43Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.826    -0.846    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X43Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.255    -0.591    
    SLICE_X43Y135        FDRE (Hold_fdre_C_D)         0.066    -0.525    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.035%)  route 0.142ns (42.965%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.641    -0.523    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X27Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y169        FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  debuggerTop/vga_generator/r_y_reg[1]/Q
                         net (fo=8, routed)           0.142    -0.239    debuggerTop/vga_generator/w_vga_y[1]
    SLICE_X26Y169        LUT5 (Prop_lut5_I1_O)        0.048    -0.191 r  debuggerTop/vga_generator/r_y[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    debuggerTop/vga_generator/r_y[4]_i_1_n_2
    SLICE_X26Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X26Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[4]/C
                         clock pessimism              0.248    -0.510    
    SLICE_X26Y169        FDCE (Hold_fdce_C_D)         0.105    -0.405    debuggerTop/vga_generator/r_y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.859%)  route 0.135ns (42.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X25Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/vga_generator/r_x_reg[6]/Q
                         net (fo=95, routed)          0.135    -0.244    debuggerTop/vga_generator/Q[5]
    SLICE_X24Y167        LUT6 (Prop_lut6_I4_O)        0.045    -0.199 r  debuggerTop/vga_generator/r_x[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    debuggerTop/vga_generator/r_x[8]
    SLICE_X24Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.917    -0.756    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X24Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/C
                         clock pessimism              0.248    -0.508    
    SLICE_X24Y167        FDCE (Hold_fdce_C_D)         0.092    -0.416    debuggerTop/vga_generator/r_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.148ns (54.071%)  route 0.126ns (45.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X42Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y135        FDRE (Prop_fdre_C_Q)         0.148    -0.458 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/Q
                         net (fo=1, routed)           0.126    -0.332    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dest_out
    SLICE_X40Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.275    -0.569    
    SLICE_X40Y135        FDRE (Hold_fdre_C_D)         0.017    -0.552    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.470%)  route 0.143ns (43.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.641    -0.523    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X27Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y169        FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  debuggerTop/vga_generator/r_y_reg[1]/Q
                         net (fo=8, routed)           0.143    -0.238    debuggerTop/vga_generator/w_vga_y[1]
    SLICE_X26Y169        LUT6 (Prop_lut6_I4_O)        0.045    -0.193 r  debuggerTop/vga_generator/r_y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    debuggerTop/vga_generator/r_y[5]_i_1_n_2
    SLICE_X26Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X26Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
                         clock pessimism              0.248    -0.510    
    SLICE_X26Y169        FDCE (Hold_fdce_C_D)         0.092    -0.418    debuggerTop/vga_generator/r_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_linebuffer_write_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer_write_index_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.189ns (55.020%)  route 0.155ns (44.980%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.640    -0.524    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y170        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y170        FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  debuggerTop/video_output/r_linebuffer_write_index_reg[0]/Q
                         net (fo=164, routed)         0.155    -0.228    debuggerTop/video_output/o_debug_linebuffer_write_index[0]
    SLICE_X26Y170        LUT4 (Prop_lut4_I3_O)        0.048    -0.180 r  debuggerTop/video_output/r_linebuffer_write_index[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    debuggerTop/video_output/p_0_in[1]
    SLICE_X26Y170        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.914    -0.759    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y170        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[1]/C
                         clock pessimism              0.248    -0.511    
    SLICE_X26Y170        FDCE (Hold_fdce_C_D)         0.105    -0.406    debuggerTop/video_output/r_linebuffer_write_index_reg[1]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.189ns (54.596%)  route 0.157ns (45.404%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.641    -0.523    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X26Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y169        FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  debuggerTop/vga_generator/r_y_reg[5]/Q
                         net (fo=6, routed)           0.157    -0.225    debuggerTop/vga_generator/w_vga_y[5]
    SLICE_X25Y169        LUT5 (Prop_lut5_I2_O)        0.048    -0.177 r  debuggerTop/vga_generator/r_y[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    debuggerTop/vga_generator/r_y[8]_i_1_n_2
    SLICE_X25Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X25Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[8]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X25Y169        FDCE (Hold_fdce_C_D)         0.105    -0.404    debuggerTop/vga_generator/r_y_reg[8]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.190ns (54.570%)  route 0.158ns (45.430%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.641    -0.523    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X26Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y169        FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  debuggerTop/vga_generator/r_y_reg[5]/Q
                         net (fo=6, routed)           0.158    -0.224    debuggerTop/vga_generator/w_vga_y[5]
    SLICE_X25Y169        LUT4 (Prop_lut4_I2_O)        0.049    -0.175 r  debuggerTop/vga_generator/r_y[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    debuggerTop/vga_generator/r_y[7]_i_1_n_2
    SLICE_X25Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X25Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[7]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X25Y169        FDCE (Hold_fdce_C_D)         0.107    -0.402    debuggerTop/vga_generator/r_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X41Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y135        FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.359    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[1]
    SLICE_X41Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X41Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/C
                         clock pessimism              0.238    -0.606    
    SLICE_X41Y135        FDRE (Hold_fdre_C_D)         0.017    -0.589    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_linebuffer_write_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer_write_index_reg[3]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.464%)  route 0.156ns (45.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.640    -0.524    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y170        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y170        FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  debuggerTop/video_output/r_linebuffer_write_index_reg[0]/Q
                         net (fo=164, routed)         0.156    -0.227    debuggerTop/video_output/o_debug_linebuffer_write_index[0]
    SLICE_X26Y170        LUT6 (Prop_lut6_I3_O)        0.045    -0.182 r  debuggerTop/video_output/r_linebuffer_write_index[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    -0.182    debuggerTop/video_output/r_linebuffer_write_index[3]_rep__0_i_1_n_2
    SLICE_X26Y170        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.914    -0.759    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y170        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[3]_rep__0/C
                         clock pessimism              0.248    -0.511    
    SLICE_X26Y170        FDCE (Hold_fdce_C_D)         0.092    -0.419    debuggerTop/video_output/r_linebuffer_write_index_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_25mhz_clk_wiz_0
Waveform(ns):       { 0.000 19.802 }
Period(ns):         39.604
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.604      37.028     RAMB18_X1Y52     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.604      37.449     BUFGCTRL_X0Y16   pll/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.604      38.355     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X41Y135    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X40Y135    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X40Y135    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X42Y135    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X42Y135    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X42Y135    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X55Y182    debuggerTop/video_output/r_linebuffer0_reg[136][23]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.604      173.756    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X46Y136    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X46Y136    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X6Y157     debuggerTop/video_output/r_linebuffer1_reg[64][12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X6Y157     debuggerTop/video_output/r_linebuffer1_reg[64][15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X6Y157     debuggerTop/video_output/r_linebuffer1_reg[64][20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X6Y157     debuggerTop/video_output/r_linebuffer1_reg[64][4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X6Y157     debuggerTop/video_output/r_linebuffer1_reg[64][5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X6Y157     debuggerTop/video_output/r_linebuffer1_reg[64][6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X6Y157     debuggerTop/video_output/r_linebuffer1_reg[64][7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X4Y157     debuggerTop/video_output/r_linebuffer1_reg[65][12]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X46Y136    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X46Y136    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X41Y135    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X40Y135    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X40Y135    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X42Y135    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X42Y135    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X42Y135    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X55Y182    debuggerTop/video_output/r_linebuffer0_reg[136][23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X44Y181    debuggerTop/video_output/r_linebuffer0_reg[136][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       41.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.045ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        58.334ns  (logic 10.085ns (17.288%)  route 48.249ns (82.711%))
  Logic Levels:           52  (LUT2=7 LUT3=8 LUT4=2 LUT5=13 LUT6=22)
  Clock Path Skew:        0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 198.715 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 99.065 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.605    99.065    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X57Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.459    99.524 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/Q
                         net (fo=162, routed)         1.898   101.422    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[5]
    SLICE_X71Y119        LUT5 (Prop_lut5_I0_O)        0.152   101.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_29/O
                         net (fo=14, routed)          1.397   102.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_1
    SLICE_X72Y116        LUT6 (Prop_lut6_I0_O)        0.332   103.303 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26/O
                         net (fo=1, routed)           1.220   104.523    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26_n_2
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.124   104.647 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           1.028   105.675    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X70Y123        LUT6 (Prop_lut6_I2_O)        0.124   105.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.855   107.655    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X56Y112        LUT2 (Prop_lut2_I1_O)        0.150   107.805 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          1.060   108.865    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X54Y111        LUT6 (Prop_lut6_I4_O)        0.328   109.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           1.318   110.511    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.152   110.663 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.079   111.742    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X62Y107        LUT2 (Prop_lut2_I1_O)        0.348   112.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.951   113.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I2_O)        0.124   113.165 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   113.336    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y104        LUT2 (Prop_lut2_I0_O)        0.124   113.460 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.763   114.223    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   114.347 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.097   115.443    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.118   115.561 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.610   116.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.326   116.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.566   117.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X56Y111        LUT5 (Prop_lut5_I0_O)        0.116   117.179 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.922   118.101    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.366   118.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.937   119.405    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X62Y107        LUT2 (Prop_lut2_I0_O)        0.318   119.723 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.557   120.280    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y107        LUT6 (Prop_lut6_I3_O)        0.328   120.608 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.721   121.329    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.124   121.453 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.904   122.357    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.124   122.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.428   122.909    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124   123.033 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.631   123.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X59Y108        LUT4 (Prop_lut4_I2_O)        0.118   123.783 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.640   124.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X58Y105        LUT5 (Prop_lut5_I3_O)        0.326   124.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.913   125.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X42Y102        LUT5 (Prop_lut5_I1_O)        0.124   125.786 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.626   126.412    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124   126.536 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   127.586    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.148   127.734 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.622   128.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X56Y111        LUT6 (Prop_lut6_I4_O)        0.328   128.684 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.302   128.987    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X55Y111        LUT5 (Prop_lut5_I0_O)        0.124   129.111 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.788   129.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.116   130.015 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.950   130.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X57Y106        LUT2 (Prop_lut2_I1_O)        0.328   131.293 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14/O
                         net (fo=1, routed)           0.661   131.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14_n_2
    SLICE_X60Y106        LUT6 (Prop_lut6_I5_O)        0.124   132.078 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=16, routed)          0.988   133.066    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_2
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.124   133.189 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.961   134.151    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.124   134.275 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.541   134.816    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X56Y112        LUT6 (Prop_lut6_I5_O)        0.124   134.940 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.300   135.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X55Y112        LUT5 (Prop_lut5_I0_O)        0.124   135.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.823   136.186    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X61Y111        LUT5 (Prop_lut5_I1_O)        0.150   136.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.838   137.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.326   137.500 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.466   137.966    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.124   138.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.933   139.023    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X55Y104        LUT6 (Prop_lut6_I0_O)        0.124   139.147 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.116   140.263    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.124   140.387 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.455   140.842    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.116   140.958 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.480   141.438    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.328   141.766 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.749   142.515    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.116   142.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.789   143.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X60Y103        LUT5 (Prop_lut5_I3_O)        0.328   143.747 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.807   145.554    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124   145.678 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.566   146.244    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I0_O)        0.124   146.368 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.627   146.994    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X54Y104        LUT6 (Prop_lut6_I2_O)        0.124   147.118 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.134   148.252    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.116   148.368 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.733   149.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X59Y112        LUT3 (Prop_lut3_I2_O)        0.322   149.423 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.436   149.860    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X59Y112        LUT5 (Prop_lut5_I2_O)        0.326   150.186 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.583   150.769    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X58Y109        LUT3 (Prop_lut3_I2_O)        0.124   150.893 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.769   151.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X60Y106        LUT6 (Prop_lut6_I0_O)        0.124   151.786 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.657   152.443    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X58Y101        LUT6 (Prop_lut6_I1_O)        0.124   152.567 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          4.831   157.399    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y9          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.735   198.715    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   199.195    
                         clock uncertainty           -0.185   199.010    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.444    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.444    
                         arrival time                        -157.399    
  -------------------------------------------------------------------
                         slack                                 41.045    

Slack (MET) :             41.215ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        57.996ns  (logic 10.085ns (17.389%)  route 47.911ns (82.611%))
  Logic Levels:           52  (LUT2=7 LUT3=8 LUT4=2 LUT5=13 LUT6=22)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 198.546 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 99.065 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.605    99.065    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X57Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.459    99.524 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/Q
                         net (fo=162, routed)         1.898   101.422    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[5]
    SLICE_X71Y119        LUT5 (Prop_lut5_I0_O)        0.152   101.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_29/O
                         net (fo=14, routed)          1.397   102.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_1
    SLICE_X72Y116        LUT6 (Prop_lut6_I0_O)        0.332   103.303 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26/O
                         net (fo=1, routed)           1.220   104.523    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26_n_2
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.124   104.647 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           1.028   105.675    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X70Y123        LUT6 (Prop_lut6_I2_O)        0.124   105.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.855   107.655    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X56Y112        LUT2 (Prop_lut2_I1_O)        0.150   107.805 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          1.060   108.865    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X54Y111        LUT6 (Prop_lut6_I4_O)        0.328   109.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           1.318   110.511    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.152   110.663 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.079   111.742    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X62Y107        LUT2 (Prop_lut2_I1_O)        0.348   112.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.951   113.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I2_O)        0.124   113.165 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   113.336    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y104        LUT2 (Prop_lut2_I0_O)        0.124   113.460 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.763   114.223    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   114.347 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.097   115.443    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.118   115.561 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.610   116.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.326   116.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.566   117.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X56Y111        LUT5 (Prop_lut5_I0_O)        0.116   117.179 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.922   118.101    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.366   118.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.937   119.405    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X62Y107        LUT2 (Prop_lut2_I0_O)        0.318   119.723 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.557   120.280    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y107        LUT6 (Prop_lut6_I3_O)        0.328   120.608 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.721   121.329    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.124   121.453 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.904   122.357    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.124   122.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.428   122.909    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124   123.033 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.631   123.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X59Y108        LUT4 (Prop_lut4_I2_O)        0.118   123.783 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.640   124.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X58Y105        LUT5 (Prop_lut5_I3_O)        0.326   124.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.913   125.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X42Y102        LUT5 (Prop_lut5_I1_O)        0.124   125.786 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.626   126.412    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124   126.536 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   127.586    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.148   127.734 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.622   128.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X56Y111        LUT6 (Prop_lut6_I4_O)        0.328   128.684 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.302   128.987    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X55Y111        LUT5 (Prop_lut5_I0_O)        0.124   129.111 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.788   129.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.116   130.015 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.950   130.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X57Y106        LUT2 (Prop_lut2_I1_O)        0.328   131.293 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14/O
                         net (fo=1, routed)           0.661   131.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14_n_2
    SLICE_X60Y106        LUT6 (Prop_lut6_I5_O)        0.124   132.078 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=16, routed)          0.988   133.066    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_2
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.124   133.189 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.961   134.151    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.124   134.275 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.541   134.816    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X56Y112        LUT6 (Prop_lut6_I5_O)        0.124   134.940 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.300   135.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X55Y112        LUT5 (Prop_lut5_I0_O)        0.124   135.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.823   136.186    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X61Y111        LUT5 (Prop_lut5_I1_O)        0.150   136.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.838   137.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.326   137.500 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.466   137.966    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.124   138.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.933   139.023    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X55Y104        LUT6 (Prop_lut6_I0_O)        0.124   139.147 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.116   140.263    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.124   140.387 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.455   140.842    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.116   140.958 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.480   141.438    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.328   141.766 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.749   142.515    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.116   142.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.789   143.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X60Y103        LUT5 (Prop_lut5_I3_O)        0.328   143.747 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.807   145.554    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124   145.678 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.566   146.244    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I0_O)        0.124   146.368 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.627   146.994    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X54Y104        LUT6 (Prop_lut6_I2_O)        0.124   147.118 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.134   148.252    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.116   148.368 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.733   149.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X59Y112        LUT3 (Prop_lut3_I2_O)        0.322   149.423 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.436   149.860    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X59Y112        LUT5 (Prop_lut5_I2_O)        0.326   150.186 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.583   150.769    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X58Y109        LUT3 (Prop_lut3_I2_O)        0.124   150.893 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.769   151.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X60Y106        LUT6 (Prop_lut6_I0_O)        0.124   151.786 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.657   152.443    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X58Y101        LUT6 (Prop_lut6_I1_O)        0.124   152.567 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          4.493   157.061    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.567   198.546    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   199.027    
                         clock uncertainty           -0.185   198.841    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.275    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.275    
                         arrival time                        -157.061    
  -------------------------------------------------------------------
                         slack                                 41.215    

Slack (MET) :             41.509ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        57.700ns  (logic 10.085ns (17.478%)  route 47.615ns (82.522%))
  Logic Levels:           52  (LUT2=7 LUT3=8 LUT4=2 LUT5=13 LUT6=22)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 198.545 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 99.065 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.605    99.065    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X57Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.459    99.524 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/Q
                         net (fo=162, routed)         1.898   101.422    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[5]
    SLICE_X71Y119        LUT5 (Prop_lut5_I0_O)        0.152   101.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_29/O
                         net (fo=14, routed)          1.397   102.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_1
    SLICE_X72Y116        LUT6 (Prop_lut6_I0_O)        0.332   103.303 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26/O
                         net (fo=1, routed)           1.220   104.523    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26_n_2
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.124   104.647 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           1.028   105.675    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X70Y123        LUT6 (Prop_lut6_I2_O)        0.124   105.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.855   107.655    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X56Y112        LUT2 (Prop_lut2_I1_O)        0.150   107.805 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          1.060   108.865    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X54Y111        LUT6 (Prop_lut6_I4_O)        0.328   109.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           1.318   110.511    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.152   110.663 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.079   111.742    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X62Y107        LUT2 (Prop_lut2_I1_O)        0.348   112.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.951   113.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I2_O)        0.124   113.165 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   113.336    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y104        LUT2 (Prop_lut2_I0_O)        0.124   113.460 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.763   114.223    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   114.347 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.097   115.443    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.118   115.561 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.610   116.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.326   116.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.566   117.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X56Y111        LUT5 (Prop_lut5_I0_O)        0.116   117.179 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.922   118.101    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.366   118.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.937   119.405    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X62Y107        LUT2 (Prop_lut2_I0_O)        0.318   119.723 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.557   120.280    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y107        LUT6 (Prop_lut6_I3_O)        0.328   120.608 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.721   121.329    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.124   121.453 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.904   122.357    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.124   122.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.428   122.909    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124   123.033 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.631   123.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X59Y108        LUT4 (Prop_lut4_I2_O)        0.118   123.783 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.640   124.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X58Y105        LUT5 (Prop_lut5_I3_O)        0.326   124.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.913   125.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X42Y102        LUT5 (Prop_lut5_I1_O)        0.124   125.786 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.626   126.412    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124   126.536 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   127.586    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.148   127.734 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.622   128.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X56Y111        LUT6 (Prop_lut6_I4_O)        0.328   128.684 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.302   128.987    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X55Y111        LUT5 (Prop_lut5_I0_O)        0.124   129.111 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.788   129.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.116   130.015 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.950   130.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X57Y106        LUT2 (Prop_lut2_I1_O)        0.328   131.293 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14/O
                         net (fo=1, routed)           0.661   131.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14_n_2
    SLICE_X60Y106        LUT6 (Prop_lut6_I5_O)        0.124   132.078 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=16, routed)          0.988   133.066    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_2
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.124   133.189 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.961   134.151    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.124   134.275 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.541   134.816    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X56Y112        LUT6 (Prop_lut6_I5_O)        0.124   134.940 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.300   135.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X55Y112        LUT5 (Prop_lut5_I0_O)        0.124   135.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.823   136.186    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X61Y111        LUT5 (Prop_lut5_I1_O)        0.150   136.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.838   137.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.326   137.500 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.466   137.966    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.124   138.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.933   139.023    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X55Y104        LUT6 (Prop_lut6_I0_O)        0.124   139.147 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.116   140.263    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.124   140.387 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.455   140.842    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.116   140.958 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.480   141.438    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.328   141.766 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.749   142.515    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.116   142.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.789   143.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X60Y103        LUT5 (Prop_lut5_I3_O)        0.328   143.747 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.807   145.554    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124   145.678 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.566   146.244    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I0_O)        0.124   146.368 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.627   146.994    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X54Y104        LUT6 (Prop_lut6_I2_O)        0.124   147.118 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.134   148.252    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.116   148.368 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.733   149.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X59Y112        LUT3 (Prop_lut3_I2_O)        0.322   149.423 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.436   149.860    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X59Y112        LUT5 (Prop_lut5_I2_O)        0.326   150.186 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.583   150.769    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X58Y109        LUT3 (Prop_lut3_I2_O)        0.124   150.893 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.769   151.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X60Y106        LUT6 (Prop_lut6_I0_O)        0.124   151.786 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.657   152.443    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X58Y101        LUT6 (Prop_lut6_I1_O)        0.124   152.567 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          4.198   156.765    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.566   198.545    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   199.026    
                         clock uncertainty           -0.185   198.840    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.274    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.274    
                         arrival time                        -156.765    
  -------------------------------------------------------------------
                         slack                                 41.509    

Slack (MET) :             41.843ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        57.362ns  (logic 10.085ns (17.581%)  route 47.277ns (82.419%))
  Logic Levels:           52  (LUT2=7 LUT3=8 LUT4=2 LUT5=13 LUT6=22)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 198.541 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 99.065 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.605    99.065    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X57Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.459    99.524 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/Q
                         net (fo=162, routed)         1.898   101.422    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[5]
    SLICE_X71Y119        LUT5 (Prop_lut5_I0_O)        0.152   101.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_29/O
                         net (fo=14, routed)          1.397   102.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_1
    SLICE_X72Y116        LUT6 (Prop_lut6_I0_O)        0.332   103.303 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26/O
                         net (fo=1, routed)           1.220   104.523    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26_n_2
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.124   104.647 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           1.028   105.675    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X70Y123        LUT6 (Prop_lut6_I2_O)        0.124   105.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.855   107.655    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X56Y112        LUT2 (Prop_lut2_I1_O)        0.150   107.805 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          1.060   108.865    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X54Y111        LUT6 (Prop_lut6_I4_O)        0.328   109.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           1.318   110.511    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.152   110.663 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.079   111.742    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X62Y107        LUT2 (Prop_lut2_I1_O)        0.348   112.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.951   113.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I2_O)        0.124   113.165 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   113.336    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y104        LUT2 (Prop_lut2_I0_O)        0.124   113.460 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.763   114.223    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   114.347 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.097   115.443    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.118   115.561 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.610   116.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.326   116.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.566   117.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X56Y111        LUT5 (Prop_lut5_I0_O)        0.116   117.179 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.922   118.101    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.366   118.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.937   119.405    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X62Y107        LUT2 (Prop_lut2_I0_O)        0.318   119.723 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.557   120.280    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y107        LUT6 (Prop_lut6_I3_O)        0.328   120.608 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.721   121.329    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.124   121.453 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.904   122.357    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.124   122.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.428   122.909    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124   123.033 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.631   123.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X59Y108        LUT4 (Prop_lut4_I2_O)        0.118   123.783 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.640   124.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X58Y105        LUT5 (Prop_lut5_I3_O)        0.326   124.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.913   125.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X42Y102        LUT5 (Prop_lut5_I1_O)        0.124   125.786 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.626   126.412    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124   126.536 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   127.586    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.148   127.734 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.622   128.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X56Y111        LUT6 (Prop_lut6_I4_O)        0.328   128.684 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.302   128.987    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X55Y111        LUT5 (Prop_lut5_I0_O)        0.124   129.111 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.788   129.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.116   130.015 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.950   130.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X57Y106        LUT2 (Prop_lut2_I1_O)        0.328   131.293 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14/O
                         net (fo=1, routed)           0.661   131.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14_n_2
    SLICE_X60Y106        LUT6 (Prop_lut6_I5_O)        0.124   132.078 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=16, routed)          0.988   133.066    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_2
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.124   133.189 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.961   134.151    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.124   134.275 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.541   134.816    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X56Y112        LUT6 (Prop_lut6_I5_O)        0.124   134.940 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.300   135.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X55Y112        LUT5 (Prop_lut5_I0_O)        0.124   135.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.823   136.186    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X61Y111        LUT5 (Prop_lut5_I1_O)        0.150   136.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.838   137.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.326   137.500 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.466   137.966    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.124   138.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.933   139.023    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X55Y104        LUT6 (Prop_lut6_I0_O)        0.124   139.147 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.116   140.263    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.124   140.387 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.455   140.842    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.116   140.958 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.480   141.438    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.328   141.766 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.749   142.515    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.116   142.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.789   143.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X60Y103        LUT5 (Prop_lut5_I3_O)        0.328   143.747 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.807   145.554    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124   145.678 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.566   146.244    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I0_O)        0.124   146.368 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.627   146.994    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X54Y104        LUT6 (Prop_lut6_I2_O)        0.124   147.118 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.134   148.252    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.116   148.368 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.733   149.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X59Y112        LUT3 (Prop_lut3_I2_O)        0.322   149.423 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.436   149.860    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X59Y112        LUT5 (Prop_lut5_I2_O)        0.326   150.186 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.583   150.769    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X58Y109        LUT3 (Prop_lut3_I2_O)        0.124   150.893 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.769   151.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X60Y106        LUT6 (Prop_lut6_I0_O)        0.124   151.786 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.657   152.443    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X58Y101        LUT6 (Prop_lut6_I1_O)        0.124   152.567 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          3.860   156.427    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.562   198.541    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   199.022    
                         clock uncertainty           -0.185   198.836    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.270    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.270    
                         arrival time                        -156.427    
  -------------------------------------------------------------------
                         slack                                 41.843    

Slack (MET) :             42.162ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        57.048ns  (logic 9.889ns (17.335%)  route 47.159ns (82.665%))
  Logic Levels:           52  (LUT2=8 LUT3=6 LUT4=3 LUT5=12 LUT6=23)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 198.546 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 99.065 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.605    99.065    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X57Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.459    99.524 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/Q
                         net (fo=162, routed)         1.898   101.422    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[5]
    SLICE_X71Y119        LUT5 (Prop_lut5_I0_O)        0.152   101.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_29/O
                         net (fo=14, routed)          1.397   102.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_1
    SLICE_X72Y116        LUT6 (Prop_lut6_I0_O)        0.332   103.303 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26/O
                         net (fo=1, routed)           1.220   104.523    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26_n_2
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.124   104.647 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           1.028   105.675    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X70Y123        LUT6 (Prop_lut6_I2_O)        0.124   105.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.855   107.655    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X56Y112        LUT2 (Prop_lut2_I1_O)        0.150   107.805 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          1.060   108.865    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X54Y111        LUT6 (Prop_lut6_I4_O)        0.328   109.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           1.318   110.511    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.152   110.663 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.079   111.742    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X62Y107        LUT2 (Prop_lut2_I1_O)        0.348   112.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.951   113.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I2_O)        0.124   113.165 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   113.336    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y104        LUT2 (Prop_lut2_I0_O)        0.124   113.460 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.763   114.223    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   114.347 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.097   115.443    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.118   115.561 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.610   116.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.326   116.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.566   117.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X56Y111        LUT5 (Prop_lut5_I0_O)        0.116   117.179 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.922   118.101    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.366   118.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.937   119.405    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X62Y107        LUT2 (Prop_lut2_I0_O)        0.318   119.723 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.557   120.280    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y107        LUT6 (Prop_lut6_I3_O)        0.328   120.608 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.721   121.329    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.124   121.453 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.904   122.357    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.124   122.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.428   122.909    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124   123.033 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.631   123.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X59Y108        LUT4 (Prop_lut4_I2_O)        0.118   123.783 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.640   124.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X58Y105        LUT5 (Prop_lut5_I3_O)        0.326   124.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.913   125.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X42Y102        LUT5 (Prop_lut5_I1_O)        0.124   125.786 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.626   126.412    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124   126.536 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   127.586    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.148   127.734 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.622   128.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X56Y111        LUT6 (Prop_lut6_I4_O)        0.328   128.684 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.302   128.987    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X55Y111        LUT5 (Prop_lut5_I0_O)        0.124   129.111 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.788   129.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.116   130.015 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.950   130.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X57Y106        LUT2 (Prop_lut2_I1_O)        0.328   131.293 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14/O
                         net (fo=1, routed)           0.661   131.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14_n_2
    SLICE_X60Y106        LUT6 (Prop_lut6_I5_O)        0.124   132.078 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=16, routed)          0.988   133.066    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_2
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.124   133.189 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.961   134.151    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.124   134.275 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.541   134.816    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X56Y112        LUT6 (Prop_lut6_I5_O)        0.124   134.940 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.300   135.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X55Y112        LUT5 (Prop_lut5_I0_O)        0.124   135.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.823   136.186    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X61Y111        LUT5 (Prop_lut5_I1_O)        0.150   136.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.838   137.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.326   137.500 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.466   137.966    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.124   138.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.933   139.023    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X55Y104        LUT6 (Prop_lut6_I0_O)        0.124   139.147 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.116   140.263    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.124   140.387 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.455   140.842    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.116   140.958 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.480   141.438    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.328   141.766 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.749   142.515    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.116   142.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.789   143.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X60Y103        LUT5 (Prop_lut5_I3_O)        0.328   143.747 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.807   145.554    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124   145.678 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.566   146.244    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I0_O)        0.124   146.368 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.627   146.994    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X54Y104        LUT6 (Prop_lut6_I2_O)        0.124   147.118 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.134   148.252    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.116   148.368 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.345   148.712    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X59Y113        LUT2 (Prop_lut2_I1_O)        0.328   149.040 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.407   149.447    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.124   149.571 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.650   150.222    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.124   150.346 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.945   151.291    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X59Y101        LUT6 (Prop_lut6_I0_O)        0.124   151.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.465   151.880    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X58Y99         LUT6 (Prop_lut6_I1_O)        0.124   152.004 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16__0/O
                         net (fo=16, routed)          4.108   156.113    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.567   198.546    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   199.027    
                         clock uncertainty           -0.185   198.841    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   198.275    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.275    
                         arrival time                        -156.113    
  -------------------------------------------------------------------
                         slack                                 42.162    

Slack (MET) :             42.252ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        56.948ns  (logic 10.085ns (17.709%)  route 46.863ns (82.291%))
  Logic Levels:           52  (LUT2=7 LUT3=8 LUT4=2 LUT5=13 LUT6=22)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 198.536 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 99.065 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.605    99.065    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X57Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.459    99.524 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/Q
                         net (fo=162, routed)         1.898   101.422    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[5]
    SLICE_X71Y119        LUT5 (Prop_lut5_I0_O)        0.152   101.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_29/O
                         net (fo=14, routed)          1.397   102.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_1
    SLICE_X72Y116        LUT6 (Prop_lut6_I0_O)        0.332   103.303 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26/O
                         net (fo=1, routed)           1.220   104.523    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26_n_2
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.124   104.647 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           1.028   105.675    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X70Y123        LUT6 (Prop_lut6_I2_O)        0.124   105.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.855   107.655    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X56Y112        LUT2 (Prop_lut2_I1_O)        0.150   107.805 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          1.060   108.865    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X54Y111        LUT6 (Prop_lut6_I4_O)        0.328   109.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           1.318   110.511    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.152   110.663 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.079   111.742    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X62Y107        LUT2 (Prop_lut2_I1_O)        0.348   112.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.951   113.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I2_O)        0.124   113.165 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   113.336    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y104        LUT2 (Prop_lut2_I0_O)        0.124   113.460 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.763   114.223    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   114.347 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.097   115.443    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.118   115.561 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.610   116.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.326   116.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.566   117.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X56Y111        LUT5 (Prop_lut5_I0_O)        0.116   117.179 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.922   118.101    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.366   118.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.937   119.405    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X62Y107        LUT2 (Prop_lut2_I0_O)        0.318   119.723 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.557   120.280    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y107        LUT6 (Prop_lut6_I3_O)        0.328   120.608 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.721   121.329    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.124   121.453 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.904   122.357    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.124   122.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.428   122.909    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124   123.033 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.631   123.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X59Y108        LUT4 (Prop_lut4_I2_O)        0.118   123.783 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.640   124.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X58Y105        LUT5 (Prop_lut5_I3_O)        0.326   124.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.913   125.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X42Y102        LUT5 (Prop_lut5_I1_O)        0.124   125.786 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.626   126.412    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124   126.536 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   127.586    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.148   127.734 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.622   128.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X56Y111        LUT6 (Prop_lut6_I4_O)        0.328   128.684 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.302   128.987    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X55Y111        LUT5 (Prop_lut5_I0_O)        0.124   129.111 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.788   129.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.116   130.015 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.950   130.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X57Y106        LUT2 (Prop_lut2_I1_O)        0.328   131.293 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14/O
                         net (fo=1, routed)           0.661   131.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14_n_2
    SLICE_X60Y106        LUT6 (Prop_lut6_I5_O)        0.124   132.078 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=16, routed)          0.988   133.066    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_2
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.124   133.189 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.961   134.151    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.124   134.275 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.541   134.816    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X56Y112        LUT6 (Prop_lut6_I5_O)        0.124   134.940 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.300   135.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X55Y112        LUT5 (Prop_lut5_I0_O)        0.124   135.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.823   136.186    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X61Y111        LUT5 (Prop_lut5_I1_O)        0.150   136.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.838   137.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.326   137.500 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.466   137.966    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.124   138.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.933   139.023    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X55Y104        LUT6 (Prop_lut6_I0_O)        0.124   139.147 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.116   140.263    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.124   140.387 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.455   140.842    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.116   140.958 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.480   141.438    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.328   141.766 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.749   142.515    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.116   142.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.789   143.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X60Y103        LUT5 (Prop_lut5_I3_O)        0.328   143.747 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.807   145.554    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124   145.678 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.566   146.244    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I0_O)        0.124   146.368 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.627   146.994    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X54Y104        LUT6 (Prop_lut6_I2_O)        0.124   147.118 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.134   148.252    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.116   148.368 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.733   149.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X59Y112        LUT3 (Prop_lut3_I2_O)        0.322   149.423 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.436   149.860    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X59Y112        LUT5 (Prop_lut5_I2_O)        0.326   150.186 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.583   150.769    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X58Y109        LUT3 (Prop_lut3_I2_O)        0.124   150.893 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.769   151.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X60Y106        LUT6 (Prop_lut6_I0_O)        0.124   151.786 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.657   152.443    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X58Y101        LUT6 (Prop_lut6_I1_O)        0.124   152.567 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          3.446   156.013    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.557   198.536    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   199.017    
                         clock uncertainty           -0.185   198.831    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.265    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.265    
                         arrival time                        -156.013    
  -------------------------------------------------------------------
                         slack                                 42.252    

Slack (MET) :             42.259ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        57.120ns  (logic 9.889ns (17.313%)  route 47.231ns (82.687%))
  Logic Levels:           52  (LUT2=8 LUT3=6 LUT4=3 LUT5=12 LUT6=23)
  Clock Path Skew:        0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 198.715 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 99.065 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.605    99.065    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X57Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.459    99.524 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/Q
                         net (fo=162, routed)         1.898   101.422    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[5]
    SLICE_X71Y119        LUT5 (Prop_lut5_I0_O)        0.152   101.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_29/O
                         net (fo=14, routed)          1.397   102.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_1
    SLICE_X72Y116        LUT6 (Prop_lut6_I0_O)        0.332   103.303 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26/O
                         net (fo=1, routed)           1.220   104.523    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26_n_2
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.124   104.647 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           1.028   105.675    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X70Y123        LUT6 (Prop_lut6_I2_O)        0.124   105.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.855   107.655    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X56Y112        LUT2 (Prop_lut2_I1_O)        0.150   107.805 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          1.060   108.865    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X54Y111        LUT6 (Prop_lut6_I4_O)        0.328   109.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           1.318   110.511    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.152   110.663 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.079   111.742    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X62Y107        LUT2 (Prop_lut2_I1_O)        0.348   112.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.951   113.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I2_O)        0.124   113.165 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   113.336    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y104        LUT2 (Prop_lut2_I0_O)        0.124   113.460 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.763   114.223    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   114.347 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.097   115.443    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.118   115.561 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.610   116.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.326   116.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.566   117.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X56Y111        LUT5 (Prop_lut5_I0_O)        0.116   117.179 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.922   118.101    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.366   118.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.937   119.405    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X62Y107        LUT2 (Prop_lut2_I0_O)        0.318   119.723 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.557   120.280    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y107        LUT6 (Prop_lut6_I3_O)        0.328   120.608 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.721   121.329    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.124   121.453 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.904   122.357    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.124   122.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.428   122.909    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124   123.033 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.631   123.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X59Y108        LUT4 (Prop_lut4_I2_O)        0.118   123.783 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.640   124.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X58Y105        LUT5 (Prop_lut5_I3_O)        0.326   124.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.913   125.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X42Y102        LUT5 (Prop_lut5_I1_O)        0.124   125.786 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.626   126.412    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124   126.536 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   127.586    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.148   127.734 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.622   128.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X56Y111        LUT6 (Prop_lut6_I4_O)        0.328   128.684 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.302   128.987    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X55Y111        LUT5 (Prop_lut5_I0_O)        0.124   129.111 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.788   129.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.116   130.015 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.950   130.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X57Y106        LUT2 (Prop_lut2_I1_O)        0.328   131.293 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14/O
                         net (fo=1, routed)           0.661   131.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14_n_2
    SLICE_X60Y106        LUT6 (Prop_lut6_I5_O)        0.124   132.078 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=16, routed)          0.988   133.066    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_2
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.124   133.189 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.961   134.151    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.124   134.275 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.541   134.816    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X56Y112        LUT6 (Prop_lut6_I5_O)        0.124   134.940 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.300   135.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X55Y112        LUT5 (Prop_lut5_I0_O)        0.124   135.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.823   136.186    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X61Y111        LUT5 (Prop_lut5_I1_O)        0.150   136.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.838   137.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.326   137.500 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.466   137.966    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.124   138.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.933   139.023    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X55Y104        LUT6 (Prop_lut6_I0_O)        0.124   139.147 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.116   140.263    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.124   140.387 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.455   140.842    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.116   140.958 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.480   141.438    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.328   141.766 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.749   142.515    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.116   142.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.789   143.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X60Y103        LUT5 (Prop_lut5_I3_O)        0.328   143.747 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.807   145.554    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124   145.678 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.566   146.244    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I0_O)        0.124   146.368 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.627   146.994    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X54Y104        LUT6 (Prop_lut6_I2_O)        0.124   147.118 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.134   148.252    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.116   148.368 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.345   148.712    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X59Y113        LUT2 (Prop_lut2_I1_O)        0.328   149.040 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.407   149.447    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.124   149.571 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.650   150.222    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.124   150.346 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.945   151.291    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X59Y101        LUT6 (Prop_lut6_I0_O)        0.124   151.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.465   151.880    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X58Y99         LUT6 (Prop_lut6_I1_O)        0.124   152.004 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16__0/O
                         net (fo=16, routed)          4.181   156.185    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y9          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.735   198.715    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   199.195    
                         clock uncertainty           -0.185   199.010    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   198.444    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.444    
                         arrival time                        -156.185    
  -------------------------------------------------------------------
                         slack                                 42.259    

Slack (MET) :             42.499ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        56.710ns  (logic 9.889ns (17.438%)  route 46.821ns (82.562%))
  Logic Levels:           52  (LUT2=8 LUT3=6 LUT4=3 LUT5=12 LUT6=23)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 198.545 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 99.065 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.605    99.065    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X57Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.459    99.524 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/Q
                         net (fo=162, routed)         1.898   101.422    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[5]
    SLICE_X71Y119        LUT5 (Prop_lut5_I0_O)        0.152   101.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_29/O
                         net (fo=14, routed)          1.397   102.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_1
    SLICE_X72Y116        LUT6 (Prop_lut6_I0_O)        0.332   103.303 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26/O
                         net (fo=1, routed)           1.220   104.523    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26_n_2
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.124   104.647 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           1.028   105.675    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X70Y123        LUT6 (Prop_lut6_I2_O)        0.124   105.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.855   107.655    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X56Y112        LUT2 (Prop_lut2_I1_O)        0.150   107.805 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          1.060   108.865    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X54Y111        LUT6 (Prop_lut6_I4_O)        0.328   109.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           1.318   110.511    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.152   110.663 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.079   111.742    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X62Y107        LUT2 (Prop_lut2_I1_O)        0.348   112.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.951   113.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I2_O)        0.124   113.165 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   113.336    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y104        LUT2 (Prop_lut2_I0_O)        0.124   113.460 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.763   114.223    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   114.347 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.097   115.443    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.118   115.561 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.610   116.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.326   116.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.566   117.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X56Y111        LUT5 (Prop_lut5_I0_O)        0.116   117.179 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.922   118.101    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.366   118.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.937   119.405    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X62Y107        LUT2 (Prop_lut2_I0_O)        0.318   119.723 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.557   120.280    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y107        LUT6 (Prop_lut6_I3_O)        0.328   120.608 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.721   121.329    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.124   121.453 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.904   122.357    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.124   122.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.428   122.909    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124   123.033 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.631   123.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X59Y108        LUT4 (Prop_lut4_I2_O)        0.118   123.783 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.640   124.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X58Y105        LUT5 (Prop_lut5_I3_O)        0.326   124.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.913   125.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X42Y102        LUT5 (Prop_lut5_I1_O)        0.124   125.786 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.626   126.412    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124   126.536 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   127.586    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.148   127.734 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.622   128.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X56Y111        LUT6 (Prop_lut6_I4_O)        0.328   128.684 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.302   128.987    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X55Y111        LUT5 (Prop_lut5_I0_O)        0.124   129.111 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.788   129.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.116   130.015 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.950   130.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X57Y106        LUT2 (Prop_lut2_I1_O)        0.328   131.293 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14/O
                         net (fo=1, routed)           0.661   131.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14_n_2
    SLICE_X60Y106        LUT6 (Prop_lut6_I5_O)        0.124   132.078 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=16, routed)          0.988   133.066    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_2
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.124   133.189 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.961   134.151    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.124   134.275 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.541   134.816    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X56Y112        LUT6 (Prop_lut6_I5_O)        0.124   134.940 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.300   135.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X55Y112        LUT5 (Prop_lut5_I0_O)        0.124   135.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.823   136.186    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X61Y111        LUT5 (Prop_lut5_I1_O)        0.150   136.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.838   137.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.326   137.500 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.466   137.966    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.124   138.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.933   139.023    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X55Y104        LUT6 (Prop_lut6_I0_O)        0.124   139.147 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.116   140.263    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.124   140.387 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.455   140.842    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.116   140.958 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.480   141.438    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.328   141.766 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.749   142.515    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.116   142.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.789   143.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X60Y103        LUT5 (Prop_lut5_I3_O)        0.328   143.747 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.807   145.554    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124   145.678 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.566   146.244    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I0_O)        0.124   146.368 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.627   146.994    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X54Y104        LUT6 (Prop_lut6_I2_O)        0.124   147.118 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.134   148.252    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.116   148.368 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.345   148.712    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X59Y113        LUT2 (Prop_lut2_I1_O)        0.328   149.040 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.407   149.447    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.124   149.571 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.650   150.222    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.124   150.346 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.945   151.291    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X59Y101        LUT6 (Prop_lut6_I0_O)        0.124   151.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.465   151.880    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X58Y99         LUT6 (Prop_lut6_I1_O)        0.124   152.004 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16__0/O
                         net (fo=16, routed)          3.770   155.775    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.566   198.545    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   199.026    
                         clock uncertainty           -0.185   198.840    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   198.274    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.274    
                         arrival time                        -155.775    
  -------------------------------------------------------------------
                         slack                                 42.499    

Slack (MET) :             42.521ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        56.685ns  (logic 9.889ns (17.446%)  route 46.796ns (82.554%))
  Logic Levels:           52  (LUT2=8 LUT3=6 LUT4=3 LUT5=12 LUT6=23)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 198.541 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 99.065 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.605    99.065    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X57Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.459    99.524 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/Q
                         net (fo=162, routed)         1.898   101.422    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[5]
    SLICE_X71Y119        LUT5 (Prop_lut5_I0_O)        0.152   101.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_29/O
                         net (fo=14, routed)          1.397   102.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_1
    SLICE_X72Y116        LUT6 (Prop_lut6_I0_O)        0.332   103.303 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26/O
                         net (fo=1, routed)           1.220   104.523    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26_n_2
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.124   104.647 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           1.028   105.675    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X70Y123        LUT6 (Prop_lut6_I2_O)        0.124   105.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.855   107.655    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X56Y112        LUT2 (Prop_lut2_I1_O)        0.150   107.805 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          1.060   108.865    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X54Y111        LUT6 (Prop_lut6_I4_O)        0.328   109.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           1.318   110.511    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.152   110.663 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.079   111.742    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X62Y107        LUT2 (Prop_lut2_I1_O)        0.348   112.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.951   113.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I2_O)        0.124   113.165 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   113.336    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y104        LUT2 (Prop_lut2_I0_O)        0.124   113.460 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.763   114.223    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   114.347 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.097   115.443    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.118   115.561 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.610   116.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.326   116.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.566   117.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X56Y111        LUT5 (Prop_lut5_I0_O)        0.116   117.179 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.922   118.101    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.366   118.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.937   119.405    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X62Y107        LUT2 (Prop_lut2_I0_O)        0.318   119.723 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.557   120.280    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y107        LUT6 (Prop_lut6_I3_O)        0.328   120.608 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.721   121.329    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.124   121.453 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.904   122.357    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.124   122.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.428   122.909    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124   123.033 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.631   123.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X59Y108        LUT4 (Prop_lut4_I2_O)        0.118   123.783 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.640   124.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X58Y105        LUT5 (Prop_lut5_I3_O)        0.326   124.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.913   125.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X42Y102        LUT5 (Prop_lut5_I1_O)        0.124   125.786 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.626   126.412    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124   126.536 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   127.586    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.148   127.734 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.622   128.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X56Y111        LUT6 (Prop_lut6_I4_O)        0.328   128.684 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.302   128.987    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X55Y111        LUT5 (Prop_lut5_I0_O)        0.124   129.111 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.788   129.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.116   130.015 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.950   130.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X57Y106        LUT2 (Prop_lut2_I1_O)        0.328   131.293 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14/O
                         net (fo=1, routed)           0.661   131.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14_n_2
    SLICE_X60Y106        LUT6 (Prop_lut6_I5_O)        0.124   132.078 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=16, routed)          0.988   133.066    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_2
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.124   133.189 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.961   134.151    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.124   134.275 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.541   134.816    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X56Y112        LUT6 (Prop_lut6_I5_O)        0.124   134.940 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.300   135.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X55Y112        LUT5 (Prop_lut5_I0_O)        0.124   135.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.823   136.186    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X61Y111        LUT5 (Prop_lut5_I1_O)        0.150   136.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.838   137.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.326   137.500 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.466   137.966    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.124   138.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.933   139.023    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X55Y104        LUT6 (Prop_lut6_I0_O)        0.124   139.147 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.116   140.263    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.124   140.387 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.455   140.842    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.116   140.958 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.480   141.438    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.328   141.766 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.749   142.515    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.116   142.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.789   143.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X60Y103        LUT5 (Prop_lut5_I3_O)        0.328   143.747 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.807   145.554    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124   145.678 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.566   146.244    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I0_O)        0.124   146.368 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.627   146.994    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X54Y104        LUT6 (Prop_lut6_I2_O)        0.124   147.118 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.134   148.252    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.116   148.368 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.345   148.712    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X59Y113        LUT2 (Prop_lut2_I1_O)        0.328   149.040 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.407   149.447    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.124   149.571 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.650   150.222    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.124   150.346 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.945   151.291    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X59Y101        LUT6 (Prop_lut6_I0_O)        0.124   151.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.465   151.880    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X58Y99         LUT6 (Prop_lut6_I1_O)        0.124   152.004 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16__0/O
                         net (fo=16, routed)          3.745   155.749    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.562   198.541    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   199.022    
                         clock uncertainty           -0.185   198.836    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   198.270    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.270    
                         arrival time                        -155.749    
  -------------------------------------------------------------------
                         slack                                 42.521    

Slack (MET) :             42.585ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        56.610ns  (logic 10.085ns (17.815%)  route 46.525ns (82.185%))
  Logic Levels:           52  (LUT2=7 LUT3=8 LUT4=2 LUT5=13 LUT6=22)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 198.531 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 99.065 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.605    99.065    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X57Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.459    99.524 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/Q
                         net (fo=162, routed)         1.898   101.422    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[5]
    SLICE_X71Y119        LUT5 (Prop_lut5_I0_O)        0.152   101.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_29/O
                         net (fo=14, routed)          1.397   102.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_1
    SLICE_X72Y116        LUT6 (Prop_lut6_I0_O)        0.332   103.303 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26/O
                         net (fo=1, routed)           1.220   104.523    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26_n_2
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.124   104.647 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           1.028   105.675    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X70Y123        LUT6 (Prop_lut6_I2_O)        0.124   105.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.855   107.655    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X56Y112        LUT2 (Prop_lut2_I1_O)        0.150   107.805 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          1.060   108.865    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X54Y111        LUT6 (Prop_lut6_I4_O)        0.328   109.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           1.318   110.511    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.152   110.663 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.079   111.742    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X62Y107        LUT2 (Prop_lut2_I1_O)        0.348   112.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.951   113.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I2_O)        0.124   113.165 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   113.336    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y104        LUT2 (Prop_lut2_I0_O)        0.124   113.460 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.763   114.223    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   114.347 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.097   115.443    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.118   115.561 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.610   116.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.326   116.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.566   117.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X56Y111        LUT5 (Prop_lut5_I0_O)        0.116   117.179 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.922   118.101    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.366   118.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.937   119.405    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X62Y107        LUT2 (Prop_lut2_I0_O)        0.318   119.723 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.557   120.280    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y107        LUT6 (Prop_lut6_I3_O)        0.328   120.608 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.721   121.329    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.124   121.453 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.904   122.357    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.124   122.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.428   122.909    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124   123.033 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.631   123.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X59Y108        LUT4 (Prop_lut4_I2_O)        0.118   123.783 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.640   124.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X58Y105        LUT5 (Prop_lut5_I3_O)        0.326   124.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.913   125.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X42Y102        LUT5 (Prop_lut5_I1_O)        0.124   125.786 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.626   126.412    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124   126.536 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   127.586    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.148   127.734 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.622   128.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X56Y111        LUT6 (Prop_lut6_I4_O)        0.328   128.684 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.302   128.987    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X55Y111        LUT5 (Prop_lut5_I0_O)        0.124   129.111 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.788   129.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.116   130.015 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.950   130.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X57Y106        LUT2 (Prop_lut2_I1_O)        0.328   131.293 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14/O
                         net (fo=1, routed)           0.661   131.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14_n_2
    SLICE_X60Y106        LUT6 (Prop_lut6_I5_O)        0.124   132.078 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=16, routed)          0.988   133.066    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_2
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.124   133.189 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.961   134.151    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.124   134.275 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.541   134.816    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X56Y112        LUT6 (Prop_lut6_I5_O)        0.124   134.940 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.300   135.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X55Y112        LUT5 (Prop_lut5_I0_O)        0.124   135.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.823   136.186    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X61Y111        LUT5 (Prop_lut5_I1_O)        0.150   136.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.838   137.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.326   137.500 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.466   137.966    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.124   138.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.933   139.023    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X55Y104        LUT6 (Prop_lut6_I0_O)        0.124   139.147 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.116   140.263    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.124   140.387 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.455   140.842    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.116   140.958 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.480   141.438    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.328   141.766 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.749   142.515    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.116   142.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.789   143.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X60Y103        LUT5 (Prop_lut5_I3_O)        0.328   143.747 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.807   145.554    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124   145.678 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.566   146.244    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I0_O)        0.124   146.368 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.627   146.994    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X54Y104        LUT6 (Prop_lut6_I2_O)        0.124   147.118 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.134   148.252    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.116   148.368 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.733   149.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X59Y112        LUT3 (Prop_lut3_I2_O)        0.322   149.423 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.436   149.860    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X59Y112        LUT5 (Prop_lut5_I2_O)        0.326   150.186 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.583   150.769    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X58Y109        LUT3 (Prop_lut3_I2_O)        0.124   150.893 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.769   151.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X60Y106        LUT6 (Prop_lut6_I0_O)        0.124   151.786 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.657   152.443    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X58Y101        LUT6 (Prop_lut6_I1_O)        0.124   152.567 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          3.108   155.675    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y14         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.552   198.531    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   199.012    
                         clock uncertainty           -0.185   198.826    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.260    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.260    
                         arrival time                        -155.675    
  -------------------------------------------------------------------
                         slack                                 42.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.717ns  (logic 0.181ns (10.544%)  route 1.536ns (89.456%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns = ( 99.153 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.800    99.636    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X54Y111        LUT4 (Prop_lut4_I1_O)        0.044    99.680 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           0.156    99.837    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X54Y111        LUT6 (Prop_lut6_I2_O)        0.111    99.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.080   100.028    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]_0
    SLICE_X55Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.826    99.153    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X55Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.557    99.709    
                         clock uncertainty            0.185    99.895    
    SLICE_X55Y111        FDCE (Hold_fdce_C_D)         0.079    99.974    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                        -99.974    
                         arrival time                         100.028    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.744ns  (logic 0.116ns (6.653%)  route 1.628ns (93.347%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns = ( 99.151 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.781    99.618    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X53Y111        LUT4 (Prop_lut4_I1_O)        0.045    99.663 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.347   100.010    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X55Y112        LUT6 (Prop_lut6_I0_O)        0.045   100.055 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_2/O
                         net (fo=6, routed)           0.000   100.055    debuggerTop/nes/cpu2A03/cpu6502/x/D[3]
    SLICE_X55Y112        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.823    99.151    debuggerTop/nes/cpu2A03/cpu6502/x/o_clk_5mhz
    SLICE_X55Y112        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.557    99.707    
                         clock uncertainty            0.185    99.893    
    SLICE_X55Y112        FDCE (Hold_fdce_C_D)         0.098    99.991    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                        -99.991    
                         arrival time                         100.055    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_data_write_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.768ns  (logic 0.116ns (6.563%)  route 1.652ns (93.437%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        1.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 99.159 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.762    99.598    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X60Y109        LUT4 (Prop_lut4_I0_O)        0.045    99.643 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[4]_i_2/O
                         net (fo=5, routed)           0.391   100.034    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[4]
    SLICE_X59Y101        LUT4 (Prop_lut4_I0_O)        0.045   100.079 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[4]_i_1/O
                         net (fo=1, routed)           0.000   100.079    debuggerTop/profiler/r_sample_data_write_reg[31]_0[4]
    SLICE_X59Y101        FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.832    99.159    debuggerTop/profiler/o_clk_5mhz
    SLICE_X59Y101        FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.557    99.715    
                         clock uncertainty            0.185    99.901    
    SLICE_X59Y101        FDRE (Hold_fdre_C_D)         0.098    99.999    debuggerTop/profiler/r_sample_data_write_reg[4]
  -------------------------------------------------------------------
                         required time                        -99.999    
                         arrival time                         100.079    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_data_write_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.813ns  (logic 0.181ns (9.981%)  route 1.632ns (90.019%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        1.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 99.159 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.829    99.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X60Y109        LUT4 (Prop_lut4_I0_O)        0.044    99.709 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.305   100.014    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X60Y101        LUT4 (Prop_lut4_I0_O)        0.111   100.125 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=1, routed)           0.000   100.125    debuggerTop/profiler/r_sample_data_write_reg[31]_0[1]
    SLICE_X60Y101        FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.832    99.159    debuggerTop/profiler/o_clk_5mhz
    SLICE_X60Y101        FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.557    99.715    
                         clock uncertainty            0.185    99.901    
    SLICE_X60Y101        FDRE (Hold_fdre_C_D)         0.124   100.025    debuggerTop/profiler/r_sample_data_write_reg[1]
  -------------------------------------------------------------------
                         required time                       -100.025    
                         arrival time                         100.125    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_data_write_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.814ns  (logic 0.181ns (9.976%)  route 1.633ns (90.024%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        1.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 99.158 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.803    99.639    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X60Y108        LUT4 (Prop_lut4_I0_O)        0.044    99.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[3]_i_2/O
                         net (fo=6, routed)           0.331   100.015    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[3]
    SLICE_X60Y103        LUT4 (Prop_lut4_I0_O)        0.111   100.126 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[3]_i_1/O
                         net (fo=1, routed)           0.000   100.126    debuggerTop/profiler/r_sample_data_write_reg[31]_0[3]
    SLICE_X60Y103        FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.831    99.158    debuggerTop/profiler/o_clk_5mhz
    SLICE_X60Y103        FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.557    99.714    
                         clock uncertainty            0.185    99.900    
    SLICE_X60Y103        FDRE (Hold_fdre_C_D)         0.125   100.025    debuggerTop/profiler/r_sample_data_write_reg[3]
  -------------------------------------------------------------------
                         required time                       -100.025    
                         arrival time                         100.126    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.777ns  (logic 0.181ns (10.186%)  route 1.596ns (89.813%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns = ( 99.151 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.800    99.636    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X54Y111        LUT4 (Prop_lut4_I1_O)        0.044    99.680 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           0.156    99.837    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X54Y111        LUT6 (Prop_lut6_I2_O)        0.111    99.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.140   100.088    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[7]_0
    SLICE_X55Y112        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.823    99.151    debuggerTop/nes/cpu2A03/cpu6502/x/o_clk_5mhz
    SLICE_X55Y112        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.557    99.707    
                         clock uncertainty            0.185    99.893    
    SLICE_X55Y112        FDCE (Hold_fdce_C_D)         0.082    99.975    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                        -99.975    
                         arrival time                         100.088    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.116ns (6.396%)  route 1.698ns (93.604%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.795    -0.369    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X60Y115        LUT6 (Prop_lut6_I0_O)        0.045    -0.324 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[6]_i_3/O
                         net (fo=8, routed)           0.404     0.080    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[6]_i_3_n_2
    SLICE_X54Y115        LUT6 (Prop_lut6_I5_O)        0.045     0.125 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[2]_i_1/O
                         net (fo=1, routed)           0.000     0.125    debuggerTop/nes/cpu2A03/cpu6502/alu/D[2]
    SLICE_X54Y115        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.822    -0.851    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X54Y115        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[2]/C
                         clock pessimism              0.557    -0.295    
                         clock uncertainty            0.185    -0.109    
    SLICE_X54Y115        FDCE (Hold_fdce_C_D)         0.120     0.011    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.841ns  (logic 0.161ns (8.744%)  route 1.680ns (91.256%))
  Logic Levels:           4  (BUFG=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns = ( 99.157 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.803    99.639    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X60Y108        LUT5 (Prop_lut5_I0_O)        0.045    99.684 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_6/O
                         net (fo=2, routed)           0.180    99.865    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_6_n_2
    SLICE_X60Y108        LUT6 (Prop_lut6_I2_O)        0.045    99.910 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_3/O
                         net (fo=1, routed)           0.198   100.107    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_3_n_2
    SLICE_X60Y107        LUT6 (Prop_lut6_I3_O)        0.045   100.152 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_1/O
                         net (fo=1, routed)           0.000   100.152    debuggerTop/nes/cpu2A03/cpu6502_n_266
    SLICE_X60Y107        FDCE                                         r  debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.830    99.157    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X60Y107        FDCE                                         r  debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.557    99.713    
                         clock uncertainty            0.185    99.899    
    SLICE_X60Y107        FDCE (Hold_fdce_C_D)         0.124   100.023    debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]
  -------------------------------------------------------------------
                         required time                       -100.023    
                         arrival time                         100.152    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.786ns  (logic 0.181ns (10.134%)  route 1.605ns (89.865%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns = ( 99.152 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.800    99.636    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X54Y111        LUT4 (Prop_lut4_I1_O)        0.044    99.680 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           0.156    99.837    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X54Y111        LUT6 (Prop_lut6_I2_O)        0.111    99.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.149   100.097    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[7]_0
    SLICE_X56Y112        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.825    99.152    debuggerTop/nes/cpu2A03/cpu6502/ac/o_clk_5mhz
    SLICE_X56Y112        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.557    99.708    
                         clock uncertainty            0.185    99.894    
    SLICE_X56Y112        FDCE (Hold_fdce_C_D)         0.067    99.961    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                        -99.961    
                         arrival time                         100.097    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_data_write_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.878ns  (logic 0.116ns (6.177%)  route 1.762ns (93.823%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        1.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 99.161 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.824    99.660    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X60Y109        LUT4 (Prop_lut4_I0_O)        0.045    99.705 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.439   100.144    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X62Y101        LUT4 (Prop_lut4_I3_O)        0.045   100.189 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[2]_i_1/O
                         net (fo=1, routed)           0.000   100.189    debuggerTop/profiler/r_sample_data_write_reg[31]_0[2]
    SLICE_X62Y101        FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.833    99.161    debuggerTop/profiler/o_clk_5mhz
    SLICE_X62Y101        FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.557    99.717    
                         clock uncertainty            0.185    99.903    
    SLICE_X62Y101        FDRE (Hold_fdre_C_D)         0.124   100.027    debuggerTop/profiler/r_sample_data_write_reg[2]
  -------------------------------------------------------------------
                         required time                       -100.027    
                         arrival time                         100.189    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_5mhz_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X2Y18     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X3Y21     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X1Y24     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X1Y28     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X3Y18     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X1Y23     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X1Y12     debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X0Y10     debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X0Y13     debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X2Y19     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X38Y132    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X38Y132    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X38Y132    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X38Y132    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X64Y91     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_57_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X62Y129    debuggerTop/nes/ppu/r_oam_reg[96][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X62Y129    debuggerTop/nes/ppu/r_oam_reg[96][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X62Y129    debuggerTop/nes/ppu/r_oam_reg[96][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y130    debuggerTop/nes/ppu/r_oam_reg[97][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X65Y128    debuggerTop/nes/ppu/r_oam_reg[97][1]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X38Y132    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X38Y132    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X38Y132    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X38Y132    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X64Y91     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_57_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y125    debuggerTop/nes/ppu/r_oam_reg[97][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X65Y126    debuggerTop/nes/ppu/r_oam_reg[98][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X60Y129    debuggerTop/nes/ppu/r_oam_reg[98][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X40Y134    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X40Y134    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       22.697ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.822ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.697ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[157][15]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.730ns  (logic 2.454ns (14.668%)  route 14.276ns (85.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 38.248 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.650    -0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y52         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.564 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=510, routed)        14.276    15.840    debuggerTop/video_output/D[7]
    SLICE_X32Y177        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[157][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.665    38.248    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y177        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[157][15]/C
                         clock pessimism              0.488    38.737    
                         clock uncertainty           -0.132    38.605    
    SLICE_X32Y177        FDCE (Setup_fdce_C_D)       -0.067    38.538    debuggerTop/video_output/r_linebuffer1_reg[157][15]
  -------------------------------------------------------------------
                         required time                         38.538    
                         arrival time                         -15.840    
  -------------------------------------------------------------------
                         slack                                 22.697    

Slack (MET) :             23.032ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[159][15]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.434ns  (logic 2.454ns (14.933%)  route 13.980ns (85.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 38.247 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.650    -0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y52         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.564 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=510, routed)        13.980    15.544    debuggerTop/video_output/D[7]
    SLICE_X34Y177        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[159][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.664    38.247    debuggerTop/video_output/o_clk_25mhz
    SLICE_X34Y177        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[159][15]/C
                         clock pessimism              0.488    38.736    
                         clock uncertainty           -0.132    38.604    
    SLICE_X34Y177        FDCE (Setup_fdce_C_D)       -0.028    38.576    debuggerTop/video_output/r_linebuffer1_reg[159][15]
  -------------------------------------------------------------------
                         required time                         38.576    
                         arrival time                         -15.544    
  -------------------------------------------------------------------
                         slack                                 23.032    

Slack (MET) :             23.241ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[150][15]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.186ns  (logic 2.454ns (15.161%)  route 13.732ns (84.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 38.248 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.650    -0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y52         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.564 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=510, routed)        13.732    15.297    debuggerTop/video_output/D[7]
    SLICE_X33Y177        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[150][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.665    38.248    debuggerTop/video_output/o_clk_25mhz
    SLICE_X33Y177        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[150][15]/C
                         clock pessimism              0.488    38.737    
                         clock uncertainty           -0.132    38.605    
    SLICE_X33Y177        FDCE (Setup_fdce_C_D)       -0.067    38.538    debuggerTop/video_output/r_linebuffer1_reg[150][15]
  -------------------------------------------------------------------
                         required time                         38.538    
                         arrival time                         -15.297    
  -------------------------------------------------------------------
                         slack                                 23.241    

Slack (MET) :             23.250ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[171][15]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.221ns  (logic 2.454ns (15.129%)  route 13.767ns (84.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 38.255 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.650    -0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y52         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.564 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=510, routed)        13.767    15.331    debuggerTop/video_output/D[7]
    SLICE_X42Y192        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[171][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.672    38.255    debuggerTop/video_output/o_clk_25mhz
    SLICE_X42Y192        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[171][15]/C
                         clock pessimism              0.488    38.744    
                         clock uncertainty           -0.132    38.612    
    SLICE_X42Y192        FDCE (Setup_fdce_C_D)       -0.031    38.581    debuggerTop/video_output/r_linebuffer0_reg[171][15]
  -------------------------------------------------------------------
                         required time                         38.581    
                         arrival time                         -15.331    
  -------------------------------------------------------------------
                         slack                                 23.250    

Slack (MET) :             23.257ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[145][15]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.175ns  (logic 2.454ns (15.172%)  route 13.721ns (84.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 38.244 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.650    -0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y52         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.564 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=510, routed)        13.721    15.285    debuggerTop/video_output/D[7]
    SLICE_X36Y174        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[145][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.661    38.244    debuggerTop/video_output/o_clk_25mhz
    SLICE_X36Y174        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[145][15]/C
                         clock pessimism              0.488    38.733    
                         clock uncertainty           -0.132    38.601    
    SLICE_X36Y174        FDCE (Setup_fdce_C_D)       -0.058    38.543    debuggerTop/video_output/r_linebuffer1_reg[145][15]
  -------------------------------------------------------------------
                         required time                         38.543    
                         arrival time                         -15.285    
  -------------------------------------------------------------------
                         slack                                 23.257    

Slack (MET) :             23.260ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[152][15]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.172ns  (logic 2.454ns (15.174%)  route 13.718ns (84.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 38.244 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.650    -0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y52         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.564 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=510, routed)        13.718    15.282    debuggerTop/video_output/D[7]
    SLICE_X37Y174        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[152][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.661    38.244    debuggerTop/video_output/o_clk_25mhz
    SLICE_X37Y174        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[152][15]/C
                         clock pessimism              0.488    38.733    
                         clock uncertainty           -0.132    38.601    
    SLICE_X37Y174        FDCE (Setup_fdce_C_D)       -0.058    38.543    debuggerTop/video_output/r_linebuffer1_reg[152][15]
  -------------------------------------------------------------------
                         required time                         38.543    
                         arrival time                         -15.282    
  -------------------------------------------------------------------
                         slack                                 23.260    

Slack (MET) :             23.288ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[158][15]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.140ns  (logic 2.454ns (15.205%)  route 13.686ns (84.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 38.248 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.650    -0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y52         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.564 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=510, routed)        13.686    15.250    debuggerTop/video_output/D[7]
    SLICE_X31Y177        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[158][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.665    38.248    debuggerTop/video_output/o_clk_25mhz
    SLICE_X31Y177        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[158][15]/C
                         clock pessimism              0.488    38.737    
                         clock uncertainty           -0.132    38.605    
    SLICE_X31Y177        FDCE (Setup_fdce_C_D)       -0.067    38.538    debuggerTop/video_output/r_linebuffer1_reg[158][15]
  -------------------------------------------------------------------
                         required time                         38.538    
                         arrival time                         -15.250    
  -------------------------------------------------------------------
                         slack                                 23.288    

Slack (MET) :             23.370ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[170][14]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.011ns  (logic 2.454ns (15.327%)  route 13.557ns (84.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 38.230 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.650    -0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y52         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[2])
                                                      2.454     1.564 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[2]
                         net (fo=510, routed)        13.557    15.121    debuggerTop/video_output/D[6]
    SLICE_X52Y176        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[170][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.647    38.230    debuggerTop/video_output/o_clk_25mhz
    SLICE_X52Y176        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[170][14]/C
                         clock pessimism              0.488    38.719    
                         clock uncertainty           -0.132    38.587    
    SLICE_X52Y176        FDCE (Setup_fdce_C_D)       -0.095    38.492    debuggerTop/video_output/r_linebuffer1_reg[170][14]
  -------------------------------------------------------------------
                         required time                         38.492    
                         arrival time                         -15.121    
  -------------------------------------------------------------------
                         slack                                 23.370    

Slack (MET) :             23.371ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[162][14]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.062ns  (logic 2.454ns (15.278%)  route 13.608ns (84.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 38.230 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.650    -0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y52         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[2])
                                                      2.454     1.564 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[2]
                         net (fo=510, routed)        13.608    15.173    debuggerTop/video_output/D[6]
    SLICE_X54Y176        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[162][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.647    38.230    debuggerTop/video_output/o_clk_25mhz
    SLICE_X54Y176        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[162][14]/C
                         clock pessimism              0.488    38.719    
                         clock uncertainty           -0.132    38.587    
    SLICE_X54Y176        FDCE (Setup_fdce_C_D)       -0.043    38.544    debuggerTop/video_output/r_linebuffer1_reg[162][14]
  -------------------------------------------------------------------
                         required time                         38.544    
                         arrival time                         -15.173    
  -------------------------------------------------------------------
                         slack                                 23.371    

Slack (MET) :             23.390ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[160][15]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.080ns  (logic 2.454ns (15.261%)  route 13.626ns (84.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 38.255 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.650    -0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y52         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.564 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=510, routed)        13.626    15.190    debuggerTop/video_output/D[7]
    SLICE_X42Y191        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[160][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.672    38.255    debuggerTop/video_output/o_clk_25mhz
    SLICE_X42Y191        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[160][15]/C
                         clock pessimism              0.488    38.744    
                         clock uncertainty           -0.132    38.612    
    SLICE_X42Y191        FDCE (Setup_fdce_C_D)       -0.031    38.581    debuggerTop/video_output/r_linebuffer0_reg[160][15]
  -------------------------------------------------------------------
                         required time                         38.581    
                         arrival time                         -15.190    
  -------------------------------------------------------------------
                         slack                                 23.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.402%)  route 0.133ns (48.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X43Y136        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.133    -0.332    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1]
    SLICE_X43Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.826    -0.846    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X43Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.255    -0.591    
    SLICE_X43Y135        FDRE (Hold_fdre_C_D)         0.066    -0.525    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.035%)  route 0.142ns (42.965%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.641    -0.523    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X27Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y169        FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  debuggerTop/vga_generator/r_y_reg[1]/Q
                         net (fo=8, routed)           0.142    -0.239    debuggerTop/vga_generator/w_vga_y[1]
    SLICE_X26Y169        LUT5 (Prop_lut5_I1_O)        0.048    -0.191 r  debuggerTop/vga_generator/r_y[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    debuggerTop/vga_generator/r_y[4]_i_1_n_2
    SLICE_X26Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X26Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[4]/C
                         clock pessimism              0.248    -0.510    
    SLICE_X26Y169        FDCE (Hold_fdce_C_D)         0.105    -0.405    debuggerTop/vga_generator/r_y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.859%)  route 0.135ns (42.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X25Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/vga_generator/r_x_reg[6]/Q
                         net (fo=95, routed)          0.135    -0.244    debuggerTop/vga_generator/Q[5]
    SLICE_X24Y167        LUT6 (Prop_lut6_I4_O)        0.045    -0.199 r  debuggerTop/vga_generator/r_x[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    debuggerTop/vga_generator/r_x[8]
    SLICE_X24Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.917    -0.756    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X24Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/C
                         clock pessimism              0.248    -0.508    
    SLICE_X24Y167        FDCE (Hold_fdce_C_D)         0.092    -0.416    debuggerTop/vga_generator/r_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.148ns (54.071%)  route 0.126ns (45.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X42Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y135        FDRE (Prop_fdre_C_Q)         0.148    -0.458 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/Q
                         net (fo=1, routed)           0.126    -0.332    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dest_out
    SLICE_X40Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.275    -0.569    
    SLICE_X40Y135        FDRE (Hold_fdre_C_D)         0.017    -0.552    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.470%)  route 0.143ns (43.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.641    -0.523    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X27Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y169        FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  debuggerTop/vga_generator/r_y_reg[1]/Q
                         net (fo=8, routed)           0.143    -0.238    debuggerTop/vga_generator/w_vga_y[1]
    SLICE_X26Y169        LUT6 (Prop_lut6_I4_O)        0.045    -0.193 r  debuggerTop/vga_generator/r_y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    debuggerTop/vga_generator/r_y[5]_i_1_n_2
    SLICE_X26Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X26Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
                         clock pessimism              0.248    -0.510    
    SLICE_X26Y169        FDCE (Hold_fdce_C_D)         0.092    -0.418    debuggerTop/vga_generator/r_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_linebuffer_write_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer_write_index_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.189ns (55.020%)  route 0.155ns (44.980%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.640    -0.524    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y170        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y170        FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  debuggerTop/video_output/r_linebuffer_write_index_reg[0]/Q
                         net (fo=164, routed)         0.155    -0.228    debuggerTop/video_output/o_debug_linebuffer_write_index[0]
    SLICE_X26Y170        LUT4 (Prop_lut4_I3_O)        0.048    -0.180 r  debuggerTop/video_output/r_linebuffer_write_index[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    debuggerTop/video_output/p_0_in[1]
    SLICE_X26Y170        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.914    -0.759    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y170        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[1]/C
                         clock pessimism              0.248    -0.511    
    SLICE_X26Y170        FDCE (Hold_fdce_C_D)         0.105    -0.406    debuggerTop/video_output/r_linebuffer_write_index_reg[1]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.189ns (54.596%)  route 0.157ns (45.404%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.641    -0.523    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X26Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y169        FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  debuggerTop/vga_generator/r_y_reg[5]/Q
                         net (fo=6, routed)           0.157    -0.225    debuggerTop/vga_generator/w_vga_y[5]
    SLICE_X25Y169        LUT5 (Prop_lut5_I2_O)        0.048    -0.177 r  debuggerTop/vga_generator/r_y[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    debuggerTop/vga_generator/r_y[8]_i_1_n_2
    SLICE_X25Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X25Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[8]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X25Y169        FDCE (Hold_fdce_C_D)         0.105    -0.404    debuggerTop/vga_generator/r_y_reg[8]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.190ns (54.570%)  route 0.158ns (45.430%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.641    -0.523    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X26Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y169        FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  debuggerTop/vga_generator/r_y_reg[5]/Q
                         net (fo=6, routed)           0.158    -0.224    debuggerTop/vga_generator/w_vga_y[5]
    SLICE_X25Y169        LUT4 (Prop_lut4_I2_O)        0.049    -0.175 r  debuggerTop/vga_generator/r_y[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    debuggerTop/vga_generator/r_y[7]_i_1_n_2
    SLICE_X25Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X25Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[7]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X25Y169        FDCE (Hold_fdce_C_D)         0.107    -0.402    debuggerTop/vga_generator/r_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X41Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y135        FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.359    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[1]
    SLICE_X41Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X41Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/C
                         clock pessimism              0.238    -0.606    
    SLICE_X41Y135        FDRE (Hold_fdre_C_D)         0.017    -0.589    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_linebuffer_write_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer_write_index_reg[3]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.464%)  route 0.156ns (45.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.640    -0.524    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y170        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y170        FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  debuggerTop/video_output/r_linebuffer_write_index_reg[0]/Q
                         net (fo=164, routed)         0.156    -0.227    debuggerTop/video_output/o_debug_linebuffer_write_index[0]
    SLICE_X26Y170        LUT6 (Prop_lut6_I3_O)        0.045    -0.182 r  debuggerTop/video_output/r_linebuffer_write_index[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    -0.182    debuggerTop/video_output/r_linebuffer_write_index[3]_rep__0_i_1_n_2
    SLICE_X26Y170        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.914    -0.759    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y170        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[3]_rep__0/C
                         clock pessimism              0.248    -0.511    
    SLICE_X26Y170        FDCE (Hold_fdce_C_D)         0.092    -0.419    debuggerTop/video_output/r_linebuffer_write_index_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_25mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 19.802 }
Period(ns):         39.604
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.604      37.028     RAMB18_X1Y52     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.604      37.449     BUFGCTRL_X0Y16   pll/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.604      38.355     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X41Y135    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X40Y135    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X40Y135    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X42Y135    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X42Y135    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X42Y135    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X55Y182    debuggerTop/video_output/r_linebuffer0_reg[136][23]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.604      173.756    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X46Y136    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X46Y136    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X6Y157     debuggerTop/video_output/r_linebuffer1_reg[64][12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X6Y157     debuggerTop/video_output/r_linebuffer1_reg[64][15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X6Y157     debuggerTop/video_output/r_linebuffer1_reg[64][20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X6Y157     debuggerTop/video_output/r_linebuffer1_reg[64][4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X6Y157     debuggerTop/video_output/r_linebuffer1_reg[64][5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X6Y157     debuggerTop/video_output/r_linebuffer1_reg[64][6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X6Y157     debuggerTop/video_output/r_linebuffer1_reg[64][7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X4Y157     debuggerTop/video_output/r_linebuffer1_reg[65][12]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X46Y136    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X46Y136    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X41Y135    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X40Y135    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X40Y135    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X42Y135    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X42Y135    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X42Y135    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X55Y182    debuggerTop/video_output/r_linebuffer0_reg[136][23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X44Y181    debuggerTop/video_output/r_linebuffer0_reg[136][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       41.054ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.054ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        58.334ns  (logic 10.085ns (17.288%)  route 48.249ns (82.711%))
  Logic Levels:           52  (LUT2=7 LUT3=8 LUT4=2 LUT5=13 LUT6=22)
  Clock Path Skew:        0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 198.715 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 99.065 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.605    99.065    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X57Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.459    99.524 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/Q
                         net (fo=162, routed)         1.898   101.422    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[5]
    SLICE_X71Y119        LUT5 (Prop_lut5_I0_O)        0.152   101.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_29/O
                         net (fo=14, routed)          1.397   102.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_1
    SLICE_X72Y116        LUT6 (Prop_lut6_I0_O)        0.332   103.303 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26/O
                         net (fo=1, routed)           1.220   104.523    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26_n_2
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.124   104.647 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           1.028   105.675    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X70Y123        LUT6 (Prop_lut6_I2_O)        0.124   105.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.855   107.655    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X56Y112        LUT2 (Prop_lut2_I1_O)        0.150   107.805 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          1.060   108.865    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X54Y111        LUT6 (Prop_lut6_I4_O)        0.328   109.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           1.318   110.511    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.152   110.663 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.079   111.742    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X62Y107        LUT2 (Prop_lut2_I1_O)        0.348   112.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.951   113.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I2_O)        0.124   113.165 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   113.336    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y104        LUT2 (Prop_lut2_I0_O)        0.124   113.460 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.763   114.223    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   114.347 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.097   115.443    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.118   115.561 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.610   116.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.326   116.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.566   117.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X56Y111        LUT5 (Prop_lut5_I0_O)        0.116   117.179 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.922   118.101    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.366   118.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.937   119.405    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X62Y107        LUT2 (Prop_lut2_I0_O)        0.318   119.723 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.557   120.280    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y107        LUT6 (Prop_lut6_I3_O)        0.328   120.608 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.721   121.329    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.124   121.453 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.904   122.357    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.124   122.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.428   122.909    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124   123.033 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.631   123.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X59Y108        LUT4 (Prop_lut4_I2_O)        0.118   123.783 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.640   124.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X58Y105        LUT5 (Prop_lut5_I3_O)        0.326   124.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.913   125.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X42Y102        LUT5 (Prop_lut5_I1_O)        0.124   125.786 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.626   126.412    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124   126.536 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   127.586    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.148   127.734 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.622   128.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X56Y111        LUT6 (Prop_lut6_I4_O)        0.328   128.684 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.302   128.987    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X55Y111        LUT5 (Prop_lut5_I0_O)        0.124   129.111 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.788   129.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.116   130.015 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.950   130.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X57Y106        LUT2 (Prop_lut2_I1_O)        0.328   131.293 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14/O
                         net (fo=1, routed)           0.661   131.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14_n_2
    SLICE_X60Y106        LUT6 (Prop_lut6_I5_O)        0.124   132.078 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=16, routed)          0.988   133.066    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_2
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.124   133.189 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.961   134.151    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.124   134.275 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.541   134.816    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X56Y112        LUT6 (Prop_lut6_I5_O)        0.124   134.940 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.300   135.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X55Y112        LUT5 (Prop_lut5_I0_O)        0.124   135.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.823   136.186    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X61Y111        LUT5 (Prop_lut5_I1_O)        0.150   136.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.838   137.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.326   137.500 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.466   137.966    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.124   138.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.933   139.023    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X55Y104        LUT6 (Prop_lut6_I0_O)        0.124   139.147 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.116   140.263    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.124   140.387 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.455   140.842    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.116   140.958 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.480   141.438    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.328   141.766 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.749   142.515    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.116   142.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.789   143.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X60Y103        LUT5 (Prop_lut5_I3_O)        0.328   143.747 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.807   145.554    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124   145.678 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.566   146.244    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I0_O)        0.124   146.368 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.627   146.994    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X54Y104        LUT6 (Prop_lut6_I2_O)        0.124   147.118 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.134   148.252    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.116   148.368 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.733   149.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X59Y112        LUT3 (Prop_lut3_I2_O)        0.322   149.423 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.436   149.860    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X59Y112        LUT5 (Prop_lut5_I2_O)        0.326   150.186 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.583   150.769    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X58Y109        LUT3 (Prop_lut3_I2_O)        0.124   150.893 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.769   151.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X60Y106        LUT6 (Prop_lut6_I0_O)        0.124   151.786 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.657   152.443    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X58Y101        LUT6 (Prop_lut6_I1_O)        0.124   152.567 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          4.831   157.399    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y9          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.735   198.715    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   199.195    
                         clock uncertainty           -0.176   199.019    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.453    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.453    
                         arrival time                        -157.399    
  -------------------------------------------------------------------
                         slack                                 41.054    

Slack (MET) :             41.224ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        57.996ns  (logic 10.085ns (17.389%)  route 47.911ns (82.611%))
  Logic Levels:           52  (LUT2=7 LUT3=8 LUT4=2 LUT5=13 LUT6=22)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 198.546 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 99.065 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.605    99.065    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X57Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.459    99.524 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/Q
                         net (fo=162, routed)         1.898   101.422    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[5]
    SLICE_X71Y119        LUT5 (Prop_lut5_I0_O)        0.152   101.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_29/O
                         net (fo=14, routed)          1.397   102.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_1
    SLICE_X72Y116        LUT6 (Prop_lut6_I0_O)        0.332   103.303 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26/O
                         net (fo=1, routed)           1.220   104.523    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26_n_2
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.124   104.647 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           1.028   105.675    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X70Y123        LUT6 (Prop_lut6_I2_O)        0.124   105.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.855   107.655    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X56Y112        LUT2 (Prop_lut2_I1_O)        0.150   107.805 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          1.060   108.865    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X54Y111        LUT6 (Prop_lut6_I4_O)        0.328   109.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           1.318   110.511    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.152   110.663 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.079   111.742    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X62Y107        LUT2 (Prop_lut2_I1_O)        0.348   112.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.951   113.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I2_O)        0.124   113.165 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   113.336    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y104        LUT2 (Prop_lut2_I0_O)        0.124   113.460 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.763   114.223    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   114.347 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.097   115.443    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.118   115.561 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.610   116.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.326   116.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.566   117.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X56Y111        LUT5 (Prop_lut5_I0_O)        0.116   117.179 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.922   118.101    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.366   118.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.937   119.405    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X62Y107        LUT2 (Prop_lut2_I0_O)        0.318   119.723 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.557   120.280    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y107        LUT6 (Prop_lut6_I3_O)        0.328   120.608 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.721   121.329    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.124   121.453 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.904   122.357    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.124   122.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.428   122.909    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124   123.033 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.631   123.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X59Y108        LUT4 (Prop_lut4_I2_O)        0.118   123.783 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.640   124.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X58Y105        LUT5 (Prop_lut5_I3_O)        0.326   124.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.913   125.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X42Y102        LUT5 (Prop_lut5_I1_O)        0.124   125.786 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.626   126.412    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124   126.536 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   127.586    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.148   127.734 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.622   128.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X56Y111        LUT6 (Prop_lut6_I4_O)        0.328   128.684 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.302   128.987    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X55Y111        LUT5 (Prop_lut5_I0_O)        0.124   129.111 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.788   129.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.116   130.015 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.950   130.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X57Y106        LUT2 (Prop_lut2_I1_O)        0.328   131.293 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14/O
                         net (fo=1, routed)           0.661   131.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14_n_2
    SLICE_X60Y106        LUT6 (Prop_lut6_I5_O)        0.124   132.078 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=16, routed)          0.988   133.066    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_2
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.124   133.189 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.961   134.151    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.124   134.275 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.541   134.816    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X56Y112        LUT6 (Prop_lut6_I5_O)        0.124   134.940 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.300   135.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X55Y112        LUT5 (Prop_lut5_I0_O)        0.124   135.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.823   136.186    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X61Y111        LUT5 (Prop_lut5_I1_O)        0.150   136.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.838   137.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.326   137.500 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.466   137.966    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.124   138.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.933   139.023    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X55Y104        LUT6 (Prop_lut6_I0_O)        0.124   139.147 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.116   140.263    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.124   140.387 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.455   140.842    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.116   140.958 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.480   141.438    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.328   141.766 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.749   142.515    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.116   142.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.789   143.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X60Y103        LUT5 (Prop_lut5_I3_O)        0.328   143.747 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.807   145.554    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124   145.678 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.566   146.244    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I0_O)        0.124   146.368 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.627   146.994    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X54Y104        LUT6 (Prop_lut6_I2_O)        0.124   147.118 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.134   148.252    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.116   148.368 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.733   149.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X59Y112        LUT3 (Prop_lut3_I2_O)        0.322   149.423 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.436   149.860    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X59Y112        LUT5 (Prop_lut5_I2_O)        0.326   150.186 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.583   150.769    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X58Y109        LUT3 (Prop_lut3_I2_O)        0.124   150.893 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.769   151.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X60Y106        LUT6 (Prop_lut6_I0_O)        0.124   151.786 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.657   152.443    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X58Y101        LUT6 (Prop_lut6_I1_O)        0.124   152.567 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          4.493   157.061    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.567   198.546    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   199.027    
                         clock uncertainty           -0.176   198.850    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.284    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.284    
                         arrival time                        -157.061    
  -------------------------------------------------------------------
                         slack                                 41.224    

Slack (MET) :             41.518ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        57.700ns  (logic 10.085ns (17.478%)  route 47.615ns (82.522%))
  Logic Levels:           52  (LUT2=7 LUT3=8 LUT4=2 LUT5=13 LUT6=22)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 198.545 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 99.065 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.605    99.065    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X57Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.459    99.524 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/Q
                         net (fo=162, routed)         1.898   101.422    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[5]
    SLICE_X71Y119        LUT5 (Prop_lut5_I0_O)        0.152   101.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_29/O
                         net (fo=14, routed)          1.397   102.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_1
    SLICE_X72Y116        LUT6 (Prop_lut6_I0_O)        0.332   103.303 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26/O
                         net (fo=1, routed)           1.220   104.523    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26_n_2
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.124   104.647 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           1.028   105.675    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X70Y123        LUT6 (Prop_lut6_I2_O)        0.124   105.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.855   107.655    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X56Y112        LUT2 (Prop_lut2_I1_O)        0.150   107.805 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          1.060   108.865    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X54Y111        LUT6 (Prop_lut6_I4_O)        0.328   109.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           1.318   110.511    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.152   110.663 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.079   111.742    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X62Y107        LUT2 (Prop_lut2_I1_O)        0.348   112.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.951   113.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I2_O)        0.124   113.165 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   113.336    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y104        LUT2 (Prop_lut2_I0_O)        0.124   113.460 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.763   114.223    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   114.347 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.097   115.443    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.118   115.561 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.610   116.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.326   116.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.566   117.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X56Y111        LUT5 (Prop_lut5_I0_O)        0.116   117.179 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.922   118.101    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.366   118.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.937   119.405    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X62Y107        LUT2 (Prop_lut2_I0_O)        0.318   119.723 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.557   120.280    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y107        LUT6 (Prop_lut6_I3_O)        0.328   120.608 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.721   121.329    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.124   121.453 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.904   122.357    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.124   122.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.428   122.909    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124   123.033 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.631   123.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X59Y108        LUT4 (Prop_lut4_I2_O)        0.118   123.783 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.640   124.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X58Y105        LUT5 (Prop_lut5_I3_O)        0.326   124.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.913   125.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X42Y102        LUT5 (Prop_lut5_I1_O)        0.124   125.786 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.626   126.412    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124   126.536 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   127.586    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.148   127.734 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.622   128.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X56Y111        LUT6 (Prop_lut6_I4_O)        0.328   128.684 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.302   128.987    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X55Y111        LUT5 (Prop_lut5_I0_O)        0.124   129.111 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.788   129.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.116   130.015 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.950   130.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X57Y106        LUT2 (Prop_lut2_I1_O)        0.328   131.293 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14/O
                         net (fo=1, routed)           0.661   131.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14_n_2
    SLICE_X60Y106        LUT6 (Prop_lut6_I5_O)        0.124   132.078 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=16, routed)          0.988   133.066    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_2
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.124   133.189 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.961   134.151    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.124   134.275 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.541   134.816    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X56Y112        LUT6 (Prop_lut6_I5_O)        0.124   134.940 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.300   135.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X55Y112        LUT5 (Prop_lut5_I0_O)        0.124   135.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.823   136.186    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X61Y111        LUT5 (Prop_lut5_I1_O)        0.150   136.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.838   137.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.326   137.500 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.466   137.966    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.124   138.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.933   139.023    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X55Y104        LUT6 (Prop_lut6_I0_O)        0.124   139.147 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.116   140.263    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.124   140.387 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.455   140.842    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.116   140.958 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.480   141.438    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.328   141.766 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.749   142.515    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.116   142.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.789   143.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X60Y103        LUT5 (Prop_lut5_I3_O)        0.328   143.747 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.807   145.554    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124   145.678 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.566   146.244    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I0_O)        0.124   146.368 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.627   146.994    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X54Y104        LUT6 (Prop_lut6_I2_O)        0.124   147.118 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.134   148.252    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.116   148.368 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.733   149.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X59Y112        LUT3 (Prop_lut3_I2_O)        0.322   149.423 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.436   149.860    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X59Y112        LUT5 (Prop_lut5_I2_O)        0.326   150.186 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.583   150.769    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X58Y109        LUT3 (Prop_lut3_I2_O)        0.124   150.893 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.769   151.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X60Y106        LUT6 (Prop_lut6_I0_O)        0.124   151.786 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.657   152.443    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X58Y101        LUT6 (Prop_lut6_I1_O)        0.124   152.567 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          4.198   156.765    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.566   198.545    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   199.026    
                         clock uncertainty           -0.176   198.849    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.283    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.283    
                         arrival time                        -156.765    
  -------------------------------------------------------------------
                         slack                                 41.518    

Slack (MET) :             41.852ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        57.362ns  (logic 10.085ns (17.581%)  route 47.277ns (82.419%))
  Logic Levels:           52  (LUT2=7 LUT3=8 LUT4=2 LUT5=13 LUT6=22)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 198.541 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 99.065 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.605    99.065    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X57Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.459    99.524 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/Q
                         net (fo=162, routed)         1.898   101.422    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[5]
    SLICE_X71Y119        LUT5 (Prop_lut5_I0_O)        0.152   101.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_29/O
                         net (fo=14, routed)          1.397   102.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_1
    SLICE_X72Y116        LUT6 (Prop_lut6_I0_O)        0.332   103.303 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26/O
                         net (fo=1, routed)           1.220   104.523    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26_n_2
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.124   104.647 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           1.028   105.675    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X70Y123        LUT6 (Prop_lut6_I2_O)        0.124   105.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.855   107.655    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X56Y112        LUT2 (Prop_lut2_I1_O)        0.150   107.805 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          1.060   108.865    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X54Y111        LUT6 (Prop_lut6_I4_O)        0.328   109.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           1.318   110.511    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.152   110.663 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.079   111.742    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X62Y107        LUT2 (Prop_lut2_I1_O)        0.348   112.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.951   113.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I2_O)        0.124   113.165 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   113.336    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y104        LUT2 (Prop_lut2_I0_O)        0.124   113.460 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.763   114.223    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   114.347 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.097   115.443    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.118   115.561 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.610   116.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.326   116.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.566   117.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X56Y111        LUT5 (Prop_lut5_I0_O)        0.116   117.179 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.922   118.101    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.366   118.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.937   119.405    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X62Y107        LUT2 (Prop_lut2_I0_O)        0.318   119.723 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.557   120.280    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y107        LUT6 (Prop_lut6_I3_O)        0.328   120.608 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.721   121.329    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.124   121.453 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.904   122.357    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.124   122.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.428   122.909    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124   123.033 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.631   123.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X59Y108        LUT4 (Prop_lut4_I2_O)        0.118   123.783 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.640   124.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X58Y105        LUT5 (Prop_lut5_I3_O)        0.326   124.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.913   125.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X42Y102        LUT5 (Prop_lut5_I1_O)        0.124   125.786 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.626   126.412    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124   126.536 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   127.586    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.148   127.734 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.622   128.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X56Y111        LUT6 (Prop_lut6_I4_O)        0.328   128.684 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.302   128.987    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X55Y111        LUT5 (Prop_lut5_I0_O)        0.124   129.111 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.788   129.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.116   130.015 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.950   130.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X57Y106        LUT2 (Prop_lut2_I1_O)        0.328   131.293 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14/O
                         net (fo=1, routed)           0.661   131.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14_n_2
    SLICE_X60Y106        LUT6 (Prop_lut6_I5_O)        0.124   132.078 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=16, routed)          0.988   133.066    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_2
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.124   133.189 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.961   134.151    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.124   134.275 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.541   134.816    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X56Y112        LUT6 (Prop_lut6_I5_O)        0.124   134.940 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.300   135.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X55Y112        LUT5 (Prop_lut5_I0_O)        0.124   135.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.823   136.186    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X61Y111        LUT5 (Prop_lut5_I1_O)        0.150   136.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.838   137.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.326   137.500 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.466   137.966    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.124   138.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.933   139.023    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X55Y104        LUT6 (Prop_lut6_I0_O)        0.124   139.147 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.116   140.263    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.124   140.387 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.455   140.842    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.116   140.958 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.480   141.438    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.328   141.766 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.749   142.515    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.116   142.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.789   143.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X60Y103        LUT5 (Prop_lut5_I3_O)        0.328   143.747 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.807   145.554    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124   145.678 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.566   146.244    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I0_O)        0.124   146.368 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.627   146.994    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X54Y104        LUT6 (Prop_lut6_I2_O)        0.124   147.118 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.134   148.252    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.116   148.368 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.733   149.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X59Y112        LUT3 (Prop_lut3_I2_O)        0.322   149.423 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.436   149.860    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X59Y112        LUT5 (Prop_lut5_I2_O)        0.326   150.186 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.583   150.769    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X58Y109        LUT3 (Prop_lut3_I2_O)        0.124   150.893 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.769   151.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X60Y106        LUT6 (Prop_lut6_I0_O)        0.124   151.786 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.657   152.443    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X58Y101        LUT6 (Prop_lut6_I1_O)        0.124   152.567 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          3.860   156.427    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.562   198.541    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   199.022    
                         clock uncertainty           -0.176   198.845    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.279    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.279    
                         arrival time                        -156.427    
  -------------------------------------------------------------------
                         slack                                 41.852    

Slack (MET) :             42.171ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        57.048ns  (logic 9.889ns (17.335%)  route 47.159ns (82.665%))
  Logic Levels:           52  (LUT2=8 LUT3=6 LUT4=3 LUT5=12 LUT6=23)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 198.546 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 99.065 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.605    99.065    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X57Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.459    99.524 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/Q
                         net (fo=162, routed)         1.898   101.422    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[5]
    SLICE_X71Y119        LUT5 (Prop_lut5_I0_O)        0.152   101.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_29/O
                         net (fo=14, routed)          1.397   102.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_1
    SLICE_X72Y116        LUT6 (Prop_lut6_I0_O)        0.332   103.303 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26/O
                         net (fo=1, routed)           1.220   104.523    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26_n_2
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.124   104.647 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           1.028   105.675    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X70Y123        LUT6 (Prop_lut6_I2_O)        0.124   105.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.855   107.655    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X56Y112        LUT2 (Prop_lut2_I1_O)        0.150   107.805 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          1.060   108.865    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X54Y111        LUT6 (Prop_lut6_I4_O)        0.328   109.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           1.318   110.511    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.152   110.663 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.079   111.742    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X62Y107        LUT2 (Prop_lut2_I1_O)        0.348   112.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.951   113.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I2_O)        0.124   113.165 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   113.336    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y104        LUT2 (Prop_lut2_I0_O)        0.124   113.460 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.763   114.223    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   114.347 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.097   115.443    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.118   115.561 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.610   116.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.326   116.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.566   117.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X56Y111        LUT5 (Prop_lut5_I0_O)        0.116   117.179 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.922   118.101    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.366   118.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.937   119.405    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X62Y107        LUT2 (Prop_lut2_I0_O)        0.318   119.723 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.557   120.280    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y107        LUT6 (Prop_lut6_I3_O)        0.328   120.608 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.721   121.329    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.124   121.453 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.904   122.357    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.124   122.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.428   122.909    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124   123.033 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.631   123.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X59Y108        LUT4 (Prop_lut4_I2_O)        0.118   123.783 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.640   124.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X58Y105        LUT5 (Prop_lut5_I3_O)        0.326   124.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.913   125.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X42Y102        LUT5 (Prop_lut5_I1_O)        0.124   125.786 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.626   126.412    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124   126.536 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   127.586    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.148   127.734 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.622   128.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X56Y111        LUT6 (Prop_lut6_I4_O)        0.328   128.684 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.302   128.987    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X55Y111        LUT5 (Prop_lut5_I0_O)        0.124   129.111 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.788   129.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.116   130.015 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.950   130.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X57Y106        LUT2 (Prop_lut2_I1_O)        0.328   131.293 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14/O
                         net (fo=1, routed)           0.661   131.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14_n_2
    SLICE_X60Y106        LUT6 (Prop_lut6_I5_O)        0.124   132.078 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=16, routed)          0.988   133.066    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_2
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.124   133.189 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.961   134.151    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.124   134.275 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.541   134.816    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X56Y112        LUT6 (Prop_lut6_I5_O)        0.124   134.940 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.300   135.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X55Y112        LUT5 (Prop_lut5_I0_O)        0.124   135.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.823   136.186    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X61Y111        LUT5 (Prop_lut5_I1_O)        0.150   136.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.838   137.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.326   137.500 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.466   137.966    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.124   138.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.933   139.023    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X55Y104        LUT6 (Prop_lut6_I0_O)        0.124   139.147 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.116   140.263    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.124   140.387 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.455   140.842    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.116   140.958 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.480   141.438    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.328   141.766 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.749   142.515    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.116   142.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.789   143.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X60Y103        LUT5 (Prop_lut5_I3_O)        0.328   143.747 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.807   145.554    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124   145.678 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.566   146.244    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I0_O)        0.124   146.368 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.627   146.994    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X54Y104        LUT6 (Prop_lut6_I2_O)        0.124   147.118 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.134   148.252    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.116   148.368 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.345   148.712    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X59Y113        LUT2 (Prop_lut2_I1_O)        0.328   149.040 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.407   149.447    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.124   149.571 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.650   150.222    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.124   150.346 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.945   151.291    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X59Y101        LUT6 (Prop_lut6_I0_O)        0.124   151.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.465   151.880    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X58Y99         LUT6 (Prop_lut6_I1_O)        0.124   152.004 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16__0/O
                         net (fo=16, routed)          4.108   156.113    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.567   198.546    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   199.027    
                         clock uncertainty           -0.176   198.850    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   198.284    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.284    
                         arrival time                        -156.113    
  -------------------------------------------------------------------
                         slack                                 42.171    

Slack (MET) :             42.261ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        56.948ns  (logic 10.085ns (17.709%)  route 46.863ns (82.291%))
  Logic Levels:           52  (LUT2=7 LUT3=8 LUT4=2 LUT5=13 LUT6=22)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 198.536 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 99.065 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.605    99.065    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X57Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.459    99.524 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/Q
                         net (fo=162, routed)         1.898   101.422    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[5]
    SLICE_X71Y119        LUT5 (Prop_lut5_I0_O)        0.152   101.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_29/O
                         net (fo=14, routed)          1.397   102.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_1
    SLICE_X72Y116        LUT6 (Prop_lut6_I0_O)        0.332   103.303 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26/O
                         net (fo=1, routed)           1.220   104.523    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26_n_2
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.124   104.647 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           1.028   105.675    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X70Y123        LUT6 (Prop_lut6_I2_O)        0.124   105.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.855   107.655    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X56Y112        LUT2 (Prop_lut2_I1_O)        0.150   107.805 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          1.060   108.865    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X54Y111        LUT6 (Prop_lut6_I4_O)        0.328   109.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           1.318   110.511    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.152   110.663 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.079   111.742    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X62Y107        LUT2 (Prop_lut2_I1_O)        0.348   112.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.951   113.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I2_O)        0.124   113.165 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   113.336    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y104        LUT2 (Prop_lut2_I0_O)        0.124   113.460 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.763   114.223    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   114.347 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.097   115.443    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.118   115.561 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.610   116.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.326   116.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.566   117.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X56Y111        LUT5 (Prop_lut5_I0_O)        0.116   117.179 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.922   118.101    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.366   118.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.937   119.405    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X62Y107        LUT2 (Prop_lut2_I0_O)        0.318   119.723 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.557   120.280    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y107        LUT6 (Prop_lut6_I3_O)        0.328   120.608 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.721   121.329    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.124   121.453 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.904   122.357    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.124   122.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.428   122.909    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124   123.033 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.631   123.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X59Y108        LUT4 (Prop_lut4_I2_O)        0.118   123.783 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.640   124.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X58Y105        LUT5 (Prop_lut5_I3_O)        0.326   124.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.913   125.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X42Y102        LUT5 (Prop_lut5_I1_O)        0.124   125.786 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.626   126.412    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124   126.536 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   127.586    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.148   127.734 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.622   128.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X56Y111        LUT6 (Prop_lut6_I4_O)        0.328   128.684 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.302   128.987    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X55Y111        LUT5 (Prop_lut5_I0_O)        0.124   129.111 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.788   129.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.116   130.015 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.950   130.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X57Y106        LUT2 (Prop_lut2_I1_O)        0.328   131.293 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14/O
                         net (fo=1, routed)           0.661   131.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14_n_2
    SLICE_X60Y106        LUT6 (Prop_lut6_I5_O)        0.124   132.078 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=16, routed)          0.988   133.066    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_2
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.124   133.189 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.961   134.151    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.124   134.275 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.541   134.816    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X56Y112        LUT6 (Prop_lut6_I5_O)        0.124   134.940 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.300   135.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X55Y112        LUT5 (Prop_lut5_I0_O)        0.124   135.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.823   136.186    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X61Y111        LUT5 (Prop_lut5_I1_O)        0.150   136.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.838   137.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.326   137.500 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.466   137.966    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.124   138.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.933   139.023    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X55Y104        LUT6 (Prop_lut6_I0_O)        0.124   139.147 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.116   140.263    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.124   140.387 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.455   140.842    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.116   140.958 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.480   141.438    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.328   141.766 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.749   142.515    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.116   142.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.789   143.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X60Y103        LUT5 (Prop_lut5_I3_O)        0.328   143.747 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.807   145.554    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124   145.678 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.566   146.244    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I0_O)        0.124   146.368 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.627   146.994    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X54Y104        LUT6 (Prop_lut6_I2_O)        0.124   147.118 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.134   148.252    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.116   148.368 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.733   149.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X59Y112        LUT3 (Prop_lut3_I2_O)        0.322   149.423 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.436   149.860    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X59Y112        LUT5 (Prop_lut5_I2_O)        0.326   150.186 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.583   150.769    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X58Y109        LUT3 (Prop_lut3_I2_O)        0.124   150.893 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.769   151.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X60Y106        LUT6 (Prop_lut6_I0_O)        0.124   151.786 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.657   152.443    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X58Y101        LUT6 (Prop_lut6_I1_O)        0.124   152.567 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          3.446   156.013    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.557   198.536    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   199.017    
                         clock uncertainty           -0.176   198.840    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.274    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.274    
                         arrival time                        -156.013    
  -------------------------------------------------------------------
                         slack                                 42.261    

Slack (MET) :             42.268ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        57.120ns  (logic 9.889ns (17.313%)  route 47.231ns (82.687%))
  Logic Levels:           52  (LUT2=8 LUT3=6 LUT4=3 LUT5=12 LUT6=23)
  Clock Path Skew:        0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 198.715 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 99.065 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.605    99.065    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X57Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.459    99.524 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/Q
                         net (fo=162, routed)         1.898   101.422    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[5]
    SLICE_X71Y119        LUT5 (Prop_lut5_I0_O)        0.152   101.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_29/O
                         net (fo=14, routed)          1.397   102.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_1
    SLICE_X72Y116        LUT6 (Prop_lut6_I0_O)        0.332   103.303 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26/O
                         net (fo=1, routed)           1.220   104.523    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26_n_2
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.124   104.647 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           1.028   105.675    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X70Y123        LUT6 (Prop_lut6_I2_O)        0.124   105.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.855   107.655    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X56Y112        LUT2 (Prop_lut2_I1_O)        0.150   107.805 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          1.060   108.865    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X54Y111        LUT6 (Prop_lut6_I4_O)        0.328   109.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           1.318   110.511    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.152   110.663 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.079   111.742    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X62Y107        LUT2 (Prop_lut2_I1_O)        0.348   112.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.951   113.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I2_O)        0.124   113.165 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   113.336    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y104        LUT2 (Prop_lut2_I0_O)        0.124   113.460 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.763   114.223    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   114.347 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.097   115.443    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.118   115.561 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.610   116.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.326   116.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.566   117.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X56Y111        LUT5 (Prop_lut5_I0_O)        0.116   117.179 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.922   118.101    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.366   118.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.937   119.405    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X62Y107        LUT2 (Prop_lut2_I0_O)        0.318   119.723 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.557   120.280    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y107        LUT6 (Prop_lut6_I3_O)        0.328   120.608 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.721   121.329    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.124   121.453 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.904   122.357    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.124   122.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.428   122.909    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124   123.033 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.631   123.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X59Y108        LUT4 (Prop_lut4_I2_O)        0.118   123.783 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.640   124.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X58Y105        LUT5 (Prop_lut5_I3_O)        0.326   124.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.913   125.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X42Y102        LUT5 (Prop_lut5_I1_O)        0.124   125.786 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.626   126.412    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124   126.536 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   127.586    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.148   127.734 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.622   128.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X56Y111        LUT6 (Prop_lut6_I4_O)        0.328   128.684 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.302   128.987    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X55Y111        LUT5 (Prop_lut5_I0_O)        0.124   129.111 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.788   129.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.116   130.015 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.950   130.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X57Y106        LUT2 (Prop_lut2_I1_O)        0.328   131.293 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14/O
                         net (fo=1, routed)           0.661   131.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14_n_2
    SLICE_X60Y106        LUT6 (Prop_lut6_I5_O)        0.124   132.078 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=16, routed)          0.988   133.066    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_2
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.124   133.189 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.961   134.151    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.124   134.275 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.541   134.816    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X56Y112        LUT6 (Prop_lut6_I5_O)        0.124   134.940 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.300   135.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X55Y112        LUT5 (Prop_lut5_I0_O)        0.124   135.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.823   136.186    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X61Y111        LUT5 (Prop_lut5_I1_O)        0.150   136.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.838   137.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.326   137.500 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.466   137.966    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.124   138.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.933   139.023    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X55Y104        LUT6 (Prop_lut6_I0_O)        0.124   139.147 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.116   140.263    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.124   140.387 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.455   140.842    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.116   140.958 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.480   141.438    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.328   141.766 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.749   142.515    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.116   142.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.789   143.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X60Y103        LUT5 (Prop_lut5_I3_O)        0.328   143.747 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.807   145.554    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124   145.678 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.566   146.244    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I0_O)        0.124   146.368 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.627   146.994    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X54Y104        LUT6 (Prop_lut6_I2_O)        0.124   147.118 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.134   148.252    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.116   148.368 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.345   148.712    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X59Y113        LUT2 (Prop_lut2_I1_O)        0.328   149.040 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.407   149.447    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.124   149.571 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.650   150.222    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.124   150.346 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.945   151.291    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X59Y101        LUT6 (Prop_lut6_I0_O)        0.124   151.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.465   151.880    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X58Y99         LUT6 (Prop_lut6_I1_O)        0.124   152.004 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16__0/O
                         net (fo=16, routed)          4.181   156.185    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y9          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.735   198.715    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   199.195    
                         clock uncertainty           -0.176   199.019    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   198.453    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.453    
                         arrival time                        -156.185    
  -------------------------------------------------------------------
                         slack                                 42.268    

Slack (MET) :             42.508ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        56.710ns  (logic 9.889ns (17.438%)  route 46.821ns (82.562%))
  Logic Levels:           52  (LUT2=8 LUT3=6 LUT4=3 LUT5=12 LUT6=23)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 198.545 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 99.065 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.605    99.065    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X57Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.459    99.524 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/Q
                         net (fo=162, routed)         1.898   101.422    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[5]
    SLICE_X71Y119        LUT5 (Prop_lut5_I0_O)        0.152   101.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_29/O
                         net (fo=14, routed)          1.397   102.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_1
    SLICE_X72Y116        LUT6 (Prop_lut6_I0_O)        0.332   103.303 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26/O
                         net (fo=1, routed)           1.220   104.523    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26_n_2
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.124   104.647 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           1.028   105.675    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X70Y123        LUT6 (Prop_lut6_I2_O)        0.124   105.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.855   107.655    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X56Y112        LUT2 (Prop_lut2_I1_O)        0.150   107.805 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          1.060   108.865    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X54Y111        LUT6 (Prop_lut6_I4_O)        0.328   109.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           1.318   110.511    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.152   110.663 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.079   111.742    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X62Y107        LUT2 (Prop_lut2_I1_O)        0.348   112.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.951   113.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I2_O)        0.124   113.165 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   113.336    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y104        LUT2 (Prop_lut2_I0_O)        0.124   113.460 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.763   114.223    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   114.347 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.097   115.443    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.118   115.561 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.610   116.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.326   116.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.566   117.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X56Y111        LUT5 (Prop_lut5_I0_O)        0.116   117.179 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.922   118.101    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.366   118.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.937   119.405    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X62Y107        LUT2 (Prop_lut2_I0_O)        0.318   119.723 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.557   120.280    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y107        LUT6 (Prop_lut6_I3_O)        0.328   120.608 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.721   121.329    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.124   121.453 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.904   122.357    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.124   122.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.428   122.909    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124   123.033 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.631   123.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X59Y108        LUT4 (Prop_lut4_I2_O)        0.118   123.783 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.640   124.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X58Y105        LUT5 (Prop_lut5_I3_O)        0.326   124.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.913   125.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X42Y102        LUT5 (Prop_lut5_I1_O)        0.124   125.786 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.626   126.412    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124   126.536 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   127.586    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.148   127.734 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.622   128.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X56Y111        LUT6 (Prop_lut6_I4_O)        0.328   128.684 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.302   128.987    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X55Y111        LUT5 (Prop_lut5_I0_O)        0.124   129.111 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.788   129.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.116   130.015 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.950   130.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X57Y106        LUT2 (Prop_lut2_I1_O)        0.328   131.293 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14/O
                         net (fo=1, routed)           0.661   131.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14_n_2
    SLICE_X60Y106        LUT6 (Prop_lut6_I5_O)        0.124   132.078 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=16, routed)          0.988   133.066    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_2
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.124   133.189 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.961   134.151    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.124   134.275 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.541   134.816    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X56Y112        LUT6 (Prop_lut6_I5_O)        0.124   134.940 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.300   135.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X55Y112        LUT5 (Prop_lut5_I0_O)        0.124   135.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.823   136.186    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X61Y111        LUT5 (Prop_lut5_I1_O)        0.150   136.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.838   137.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.326   137.500 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.466   137.966    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.124   138.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.933   139.023    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X55Y104        LUT6 (Prop_lut6_I0_O)        0.124   139.147 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.116   140.263    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.124   140.387 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.455   140.842    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.116   140.958 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.480   141.438    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.328   141.766 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.749   142.515    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.116   142.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.789   143.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X60Y103        LUT5 (Prop_lut5_I3_O)        0.328   143.747 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.807   145.554    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124   145.678 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.566   146.244    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I0_O)        0.124   146.368 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.627   146.994    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X54Y104        LUT6 (Prop_lut6_I2_O)        0.124   147.118 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.134   148.252    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.116   148.368 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.345   148.712    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X59Y113        LUT2 (Prop_lut2_I1_O)        0.328   149.040 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.407   149.447    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.124   149.571 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.650   150.222    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.124   150.346 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.945   151.291    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X59Y101        LUT6 (Prop_lut6_I0_O)        0.124   151.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.465   151.880    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X58Y99         LUT6 (Prop_lut6_I1_O)        0.124   152.004 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16__0/O
                         net (fo=16, routed)          3.770   155.775    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.566   198.545    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   199.026    
                         clock uncertainty           -0.176   198.849    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   198.283    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.283    
                         arrival time                        -155.775    
  -------------------------------------------------------------------
                         slack                                 42.508    

Slack (MET) :             42.530ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        56.685ns  (logic 9.889ns (17.446%)  route 46.796ns (82.554%))
  Logic Levels:           52  (LUT2=8 LUT3=6 LUT4=3 LUT5=12 LUT6=23)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 198.541 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 99.065 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.605    99.065    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X57Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.459    99.524 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/Q
                         net (fo=162, routed)         1.898   101.422    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[5]
    SLICE_X71Y119        LUT5 (Prop_lut5_I0_O)        0.152   101.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_29/O
                         net (fo=14, routed)          1.397   102.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_1
    SLICE_X72Y116        LUT6 (Prop_lut6_I0_O)        0.332   103.303 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26/O
                         net (fo=1, routed)           1.220   104.523    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26_n_2
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.124   104.647 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           1.028   105.675    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X70Y123        LUT6 (Prop_lut6_I2_O)        0.124   105.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.855   107.655    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X56Y112        LUT2 (Prop_lut2_I1_O)        0.150   107.805 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          1.060   108.865    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X54Y111        LUT6 (Prop_lut6_I4_O)        0.328   109.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           1.318   110.511    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.152   110.663 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.079   111.742    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X62Y107        LUT2 (Prop_lut2_I1_O)        0.348   112.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.951   113.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I2_O)        0.124   113.165 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   113.336    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y104        LUT2 (Prop_lut2_I0_O)        0.124   113.460 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.763   114.223    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   114.347 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.097   115.443    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.118   115.561 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.610   116.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.326   116.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.566   117.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X56Y111        LUT5 (Prop_lut5_I0_O)        0.116   117.179 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.922   118.101    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.366   118.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.937   119.405    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X62Y107        LUT2 (Prop_lut2_I0_O)        0.318   119.723 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.557   120.280    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y107        LUT6 (Prop_lut6_I3_O)        0.328   120.608 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.721   121.329    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.124   121.453 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.904   122.357    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.124   122.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.428   122.909    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124   123.033 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.631   123.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X59Y108        LUT4 (Prop_lut4_I2_O)        0.118   123.783 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.640   124.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X58Y105        LUT5 (Prop_lut5_I3_O)        0.326   124.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.913   125.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X42Y102        LUT5 (Prop_lut5_I1_O)        0.124   125.786 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.626   126.412    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124   126.536 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   127.586    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.148   127.734 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.622   128.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X56Y111        LUT6 (Prop_lut6_I4_O)        0.328   128.684 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.302   128.987    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X55Y111        LUT5 (Prop_lut5_I0_O)        0.124   129.111 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.788   129.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.116   130.015 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.950   130.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X57Y106        LUT2 (Prop_lut2_I1_O)        0.328   131.293 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14/O
                         net (fo=1, routed)           0.661   131.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14_n_2
    SLICE_X60Y106        LUT6 (Prop_lut6_I5_O)        0.124   132.078 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=16, routed)          0.988   133.066    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_2
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.124   133.189 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.961   134.151    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.124   134.275 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.541   134.816    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X56Y112        LUT6 (Prop_lut6_I5_O)        0.124   134.940 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.300   135.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X55Y112        LUT5 (Prop_lut5_I0_O)        0.124   135.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.823   136.186    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X61Y111        LUT5 (Prop_lut5_I1_O)        0.150   136.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.838   137.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.326   137.500 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.466   137.966    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.124   138.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.933   139.023    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X55Y104        LUT6 (Prop_lut6_I0_O)        0.124   139.147 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.116   140.263    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.124   140.387 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.455   140.842    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.116   140.958 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.480   141.438    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.328   141.766 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.749   142.515    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.116   142.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.789   143.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X60Y103        LUT5 (Prop_lut5_I3_O)        0.328   143.747 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.807   145.554    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124   145.678 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.566   146.244    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I0_O)        0.124   146.368 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.627   146.994    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X54Y104        LUT6 (Prop_lut6_I2_O)        0.124   147.118 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.134   148.252    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.116   148.368 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.345   148.712    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X59Y113        LUT2 (Prop_lut2_I1_O)        0.328   149.040 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.407   149.447    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.124   149.571 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.650   150.222    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.124   150.346 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.945   151.291    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X59Y101        LUT6 (Prop_lut6_I0_O)        0.124   151.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.465   151.880    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X58Y99         LUT6 (Prop_lut6_I1_O)        0.124   152.004 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16__0/O
                         net (fo=16, routed)          3.745   155.749    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.562   198.541    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   199.022    
                         clock uncertainty           -0.176   198.845    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   198.279    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.279    
                         arrival time                        -155.749    
  -------------------------------------------------------------------
                         slack                                 42.530    

Slack (MET) :             42.594ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        56.610ns  (logic 10.085ns (17.815%)  route 46.525ns (82.185%))
  Logic Levels:           52  (LUT2=7 LUT3=8 LUT4=2 LUT5=13 LUT6=22)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 198.531 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 99.065 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.605    99.065    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X57Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.459    99.524 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/Q
                         net (fo=162, routed)         1.898   101.422    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[5]
    SLICE_X71Y119        LUT5 (Prop_lut5_I0_O)        0.152   101.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_29/O
                         net (fo=14, routed)          1.397   102.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_1
    SLICE_X72Y116        LUT6 (Prop_lut6_I0_O)        0.332   103.303 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26/O
                         net (fo=1, routed)           1.220   104.523    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26_n_2
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.124   104.647 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           1.028   105.675    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X70Y123        LUT6 (Prop_lut6_I2_O)        0.124   105.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.855   107.655    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X56Y112        LUT2 (Prop_lut2_I1_O)        0.150   107.805 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          1.060   108.865    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X54Y111        LUT6 (Prop_lut6_I4_O)        0.328   109.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           1.318   110.511    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.152   110.663 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.079   111.742    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X62Y107        LUT2 (Prop_lut2_I1_O)        0.348   112.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.951   113.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I2_O)        0.124   113.165 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   113.336    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y104        LUT2 (Prop_lut2_I0_O)        0.124   113.460 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.763   114.223    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   114.347 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.097   115.443    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.118   115.561 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.610   116.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.326   116.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.566   117.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X56Y111        LUT5 (Prop_lut5_I0_O)        0.116   117.179 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.922   118.101    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.366   118.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.937   119.405    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X62Y107        LUT2 (Prop_lut2_I0_O)        0.318   119.723 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.557   120.280    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y107        LUT6 (Prop_lut6_I3_O)        0.328   120.608 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.721   121.329    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.124   121.453 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.904   122.357    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.124   122.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.428   122.909    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124   123.033 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.631   123.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X59Y108        LUT4 (Prop_lut4_I2_O)        0.118   123.783 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.640   124.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X58Y105        LUT5 (Prop_lut5_I3_O)        0.326   124.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.913   125.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X42Y102        LUT5 (Prop_lut5_I1_O)        0.124   125.786 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.626   126.412    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124   126.536 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   127.586    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.148   127.734 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.622   128.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X56Y111        LUT6 (Prop_lut6_I4_O)        0.328   128.684 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.302   128.987    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X55Y111        LUT5 (Prop_lut5_I0_O)        0.124   129.111 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.788   129.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.116   130.015 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.950   130.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X57Y106        LUT2 (Prop_lut2_I1_O)        0.328   131.293 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14/O
                         net (fo=1, routed)           0.661   131.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14_n_2
    SLICE_X60Y106        LUT6 (Prop_lut6_I5_O)        0.124   132.078 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=16, routed)          0.988   133.066    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_2
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.124   133.189 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.961   134.151    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.124   134.275 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.541   134.816    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X56Y112        LUT6 (Prop_lut6_I5_O)        0.124   134.940 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.300   135.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X55Y112        LUT5 (Prop_lut5_I0_O)        0.124   135.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.823   136.186    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X61Y111        LUT5 (Prop_lut5_I1_O)        0.150   136.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.838   137.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.326   137.500 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.466   137.966    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.124   138.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.933   139.023    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X55Y104        LUT6 (Prop_lut6_I0_O)        0.124   139.147 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.116   140.263    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.124   140.387 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.455   140.842    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.116   140.958 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.480   141.438    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.328   141.766 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.749   142.515    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.116   142.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.789   143.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X60Y103        LUT5 (Prop_lut5_I3_O)        0.328   143.747 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.807   145.554    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124   145.678 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.566   146.244    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I0_O)        0.124   146.368 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.627   146.994    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X54Y104        LUT6 (Prop_lut6_I2_O)        0.124   147.118 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.134   148.252    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.116   148.368 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.733   149.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X59Y112        LUT3 (Prop_lut3_I2_O)        0.322   149.423 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.436   149.860    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X59Y112        LUT5 (Prop_lut5_I2_O)        0.326   150.186 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.583   150.769    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X58Y109        LUT3 (Prop_lut3_I2_O)        0.124   150.893 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.769   151.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X60Y106        LUT6 (Prop_lut6_I0_O)        0.124   151.786 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.657   152.443    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X58Y101        LUT6 (Prop_lut6_I1_O)        0.124   152.567 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          3.108   155.675    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y14         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.552   198.531    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   199.012    
                         clock uncertainty           -0.176   198.835    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.269    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.269    
                         arrival time                        -155.675    
  -------------------------------------------------------------------
                         slack                                 42.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        1.717ns  (logic 0.181ns (10.544%)  route 1.536ns (89.456%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns = ( 99.153 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.800    99.636    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X54Y111        LUT4 (Prop_lut4_I1_O)        0.044    99.680 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           0.156    99.837    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X54Y111        LUT6 (Prop_lut6_I2_O)        0.111    99.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.080   100.028    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]_0
    SLICE_X55Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.826    99.153    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X55Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.557    99.709    
                         clock uncertainty            0.176    99.886    
    SLICE_X55Y111        FDCE (Hold_fdce_C_D)         0.079    99.965    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                        -99.965    
                         arrival time                         100.028    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        1.744ns  (logic 0.116ns (6.653%)  route 1.628ns (93.347%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns = ( 99.151 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.781    99.618    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X53Y111        LUT4 (Prop_lut4_I1_O)        0.045    99.663 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.347   100.010    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X55Y112        LUT6 (Prop_lut6_I0_O)        0.045   100.055 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_2/O
                         net (fo=6, routed)           0.000   100.055    debuggerTop/nes/cpu2A03/cpu6502/x/D[3]
    SLICE_X55Y112        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.823    99.151    debuggerTop/nes/cpu2A03/cpu6502/x/o_clk_5mhz
    SLICE_X55Y112        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.557    99.707    
                         clock uncertainty            0.176    99.884    
    SLICE_X55Y112        FDCE (Hold_fdce_C_D)         0.098    99.982    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                        -99.982    
                         arrival time                         100.055    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_data_write_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        1.768ns  (logic 0.116ns (6.563%)  route 1.652ns (93.437%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        1.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 99.159 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.762    99.598    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X60Y109        LUT4 (Prop_lut4_I0_O)        0.045    99.643 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[4]_i_2/O
                         net (fo=5, routed)           0.391   100.034    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[4]
    SLICE_X59Y101        LUT4 (Prop_lut4_I0_O)        0.045   100.079 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[4]_i_1/O
                         net (fo=1, routed)           0.000   100.079    debuggerTop/profiler/r_sample_data_write_reg[31]_0[4]
    SLICE_X59Y101        FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.832    99.159    debuggerTop/profiler/o_clk_5mhz
    SLICE_X59Y101        FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.557    99.715    
                         clock uncertainty            0.176    99.892    
    SLICE_X59Y101        FDRE (Hold_fdre_C_D)         0.098    99.990    debuggerTop/profiler/r_sample_data_write_reg[4]
  -------------------------------------------------------------------
                         required time                        -99.990    
                         arrival time                         100.079    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_data_write_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        1.813ns  (logic 0.181ns (9.981%)  route 1.632ns (90.019%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        1.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 99.159 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.829    99.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X60Y109        LUT4 (Prop_lut4_I0_O)        0.044    99.709 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.305   100.014    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X60Y101        LUT4 (Prop_lut4_I0_O)        0.111   100.125 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=1, routed)           0.000   100.125    debuggerTop/profiler/r_sample_data_write_reg[31]_0[1]
    SLICE_X60Y101        FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.832    99.159    debuggerTop/profiler/o_clk_5mhz
    SLICE_X60Y101        FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.557    99.715    
                         clock uncertainty            0.176    99.892    
    SLICE_X60Y101        FDRE (Hold_fdre_C_D)         0.124   100.016    debuggerTop/profiler/r_sample_data_write_reg[1]
  -------------------------------------------------------------------
                         required time                       -100.016    
                         arrival time                         100.125    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_data_write_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        1.814ns  (logic 0.181ns (9.976%)  route 1.633ns (90.024%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        1.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 99.158 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.803    99.639    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X60Y108        LUT4 (Prop_lut4_I0_O)        0.044    99.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[3]_i_2/O
                         net (fo=6, routed)           0.331   100.015    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[3]
    SLICE_X60Y103        LUT4 (Prop_lut4_I0_O)        0.111   100.126 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[3]_i_1/O
                         net (fo=1, routed)           0.000   100.126    debuggerTop/profiler/r_sample_data_write_reg[31]_0[3]
    SLICE_X60Y103        FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.831    99.158    debuggerTop/profiler/o_clk_5mhz
    SLICE_X60Y103        FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.557    99.714    
                         clock uncertainty            0.176    99.891    
    SLICE_X60Y103        FDRE (Hold_fdre_C_D)         0.125   100.016    debuggerTop/profiler/r_sample_data_write_reg[3]
  -------------------------------------------------------------------
                         required time                       -100.016    
                         arrival time                         100.126    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        1.777ns  (logic 0.181ns (10.186%)  route 1.596ns (89.813%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns = ( 99.151 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.800    99.636    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X54Y111        LUT4 (Prop_lut4_I1_O)        0.044    99.680 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           0.156    99.837    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X54Y111        LUT6 (Prop_lut6_I2_O)        0.111    99.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.140   100.088    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[7]_0
    SLICE_X55Y112        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.823    99.151    debuggerTop/nes/cpu2A03/cpu6502/x/o_clk_5mhz
    SLICE_X55Y112        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.557    99.707    
                         clock uncertainty            0.176    99.884    
    SLICE_X55Y112        FDCE (Hold_fdce_C_D)         0.082    99.966    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                        -99.966    
                         arrival time                         100.088    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.116ns (6.396%)  route 1.698ns (93.604%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.795    -0.369    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X60Y115        LUT6 (Prop_lut6_I0_O)        0.045    -0.324 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[6]_i_3/O
                         net (fo=8, routed)           0.404     0.080    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[6]_i_3_n_2
    SLICE_X54Y115        LUT6 (Prop_lut6_I5_O)        0.045     0.125 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[2]_i_1/O
                         net (fo=1, routed)           0.000     0.125    debuggerTop/nes/cpu2A03/cpu6502/alu/D[2]
    SLICE_X54Y115        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.822    -0.851    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X54Y115        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[2]/C
                         clock pessimism              0.557    -0.295    
                         clock uncertainty            0.176    -0.118    
    SLICE_X54Y115        FDCE (Hold_fdce_C_D)         0.120     0.002    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        1.841ns  (logic 0.161ns (8.744%)  route 1.680ns (91.256%))
  Logic Levels:           4  (BUFG=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns = ( 99.157 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.803    99.639    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X60Y108        LUT5 (Prop_lut5_I0_O)        0.045    99.684 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_6/O
                         net (fo=2, routed)           0.180    99.865    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_6_n_2
    SLICE_X60Y108        LUT6 (Prop_lut6_I2_O)        0.045    99.910 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_3/O
                         net (fo=1, routed)           0.198   100.107    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_3_n_2
    SLICE_X60Y107        LUT6 (Prop_lut6_I3_O)        0.045   100.152 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_1/O
                         net (fo=1, routed)           0.000   100.152    debuggerTop/nes/cpu2A03/cpu6502_n_266
    SLICE_X60Y107        FDCE                                         r  debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.830    99.157    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X60Y107        FDCE                                         r  debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.557    99.713    
                         clock uncertainty            0.176    99.890    
    SLICE_X60Y107        FDCE (Hold_fdce_C_D)         0.124   100.014    debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]
  -------------------------------------------------------------------
                         required time                       -100.014    
                         arrival time                         100.152    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        1.786ns  (logic 0.181ns (10.134%)  route 1.605ns (89.865%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns = ( 99.152 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.800    99.636    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X54Y111        LUT4 (Prop_lut4_I1_O)        0.044    99.680 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           0.156    99.837    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X54Y111        LUT6 (Prop_lut6_I2_O)        0.111    99.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.149   100.097    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[7]_0
    SLICE_X56Y112        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.825    99.152    debuggerTop/nes/cpu2A03/cpu6502/ac/o_clk_5mhz
    SLICE_X56Y112        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.557    99.708    
                         clock uncertainty            0.176    99.885    
    SLICE_X56Y112        FDCE (Hold_fdce_C_D)         0.067    99.952    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                        -99.952    
                         arrival time                         100.097    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_data_write_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        1.878ns  (logic 0.116ns (6.177%)  route 1.762ns (93.823%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        1.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 99.161 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.824    99.660    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X60Y109        LUT4 (Prop_lut4_I0_O)        0.045    99.705 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.439   100.144    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X62Y101        LUT4 (Prop_lut4_I3_O)        0.045   100.189 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[2]_i_1/O
                         net (fo=1, routed)           0.000   100.189    debuggerTop/profiler/r_sample_data_write_reg[31]_0[2]
    SLICE_X62Y101        FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.833    99.161    debuggerTop/profiler/o_clk_5mhz
    SLICE_X62Y101        FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.557    99.717    
                         clock uncertainty            0.176    99.894    
    SLICE_X62Y101        FDRE (Hold_fdre_C_D)         0.124   100.018    debuggerTop/profiler/r_sample_data_write_reg[2]
  -------------------------------------------------------------------
                         required time                       -100.018    
                         arrival time                         100.189    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_5mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X2Y18     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X3Y21     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X1Y24     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X1Y28     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X3Y18     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X1Y23     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X1Y12     debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X0Y10     debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X0Y13     debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X2Y19     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X38Y132    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X38Y132    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X38Y132    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X38Y132    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X64Y91     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_57_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X62Y129    debuggerTop/nes/ppu/r_oam_reg[96][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X62Y129    debuggerTop/nes/ppu/r_oam_reg[96][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X62Y129    debuggerTop/nes/ppu/r_oam_reg[96][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y130    debuggerTop/nes/ppu/r_oam_reg[97][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X65Y128    debuggerTop/nes/ppu/r_oam_reg[97][1]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X38Y132    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X38Y132    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X38Y132    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X38Y132    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X64Y91     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_57_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y125    debuggerTop/nes/ppu/r_oam_reg[97][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X65Y126    debuggerTop/nes/ppu/r_oam_reg[98][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X60Y129    debuggerTop/nes/ppu/r_oam_reg[98][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X40Y134    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X40Y134    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      198.658ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             198.658ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.076ns  (logic 0.478ns (44.422%)  route 0.598ns (55.578%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y136                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X50Y136        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.598     1.076    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X49Y136        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X49Y136        FDRE (Setup_fdre_C_D)       -0.266   199.734    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        199.734    
                         arrival time                          -1.076    
  -------------------------------------------------------------------
                         slack                                198.658    

Slack (MET) :             198.668ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.062ns  (logic 0.478ns (45.001%)  route 0.584ns (54.999%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y136                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X50Y136        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.584     1.062    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X49Y136        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X49Y136        FDRE (Setup_fdre_C_D)       -0.270   199.730    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        199.730    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                198.668    

Slack (MET) :             198.763ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.017ns  (logic 0.419ns (41.208%)  route 0.598ns (58.792%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y137                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X51Y137        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.598     1.017    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X50Y137        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X50Y137        FDRE (Setup_fdre_C_D)       -0.220   199.780    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        199.780    
                         arrival time                          -1.017    
  -------------------------------------------------------------------
                         slack                                198.763    

Slack (MET) :             198.845ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        0.887ns  (logic 0.419ns (47.214%)  route 0.468ns (52.786%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y136                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X51Y136        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.468     0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X48Y136        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X48Y136        FDRE (Setup_fdre_C_D)       -0.268   199.732    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        199.732    
                         arrival time                          -0.887    
  -------------------------------------------------------------------
                         slack                                198.845    

Slack (MET) :             198.852ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.053ns  (logic 0.456ns (43.306%)  route 0.597ns (56.694%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y136                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X51Y136        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.597     1.053    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X48Y136        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X48Y136        FDRE (Setup_fdre_C_D)       -0.095   199.905    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        199.905    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                198.852    

Slack (MET) :             198.861ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.092ns  (logic 0.518ns (47.439%)  route 0.574ns (52.561%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y136                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X50Y136        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.574     1.092    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X50Y137        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X50Y137        FDRE (Setup_fdre_C_D)       -0.047   199.953    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        199.953    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                198.861    

Slack (MET) :             198.881ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.076ns  (logic 0.456ns (42.373%)  route 0.620ns (57.627%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y137                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X51Y137        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.620     1.076    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X50Y137        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X50Y137        FDRE (Setup_fdre_C_D)       -0.043   199.957    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        199.957    
                         arrival time                          -1.076    
  -------------------------------------------------------------------
                         slack                                198.881    

Slack (MET) :             198.951ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        0.956ns  (logic 0.518ns (54.166%)  route 0.438ns (45.834%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y136                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X50Y136        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.438     0.956    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X49Y136        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X49Y136        FDRE (Setup_fdre_C_D)       -0.093   199.907    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        199.907    
                         arrival time                          -0.956    
  -------------------------------------------------------------------
                         slack                                198.951    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       22.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.692ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[157][15]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.730ns  (logic 2.454ns (14.668%)  route 14.276ns (85.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 38.248 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.650    -0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y52         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.564 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=510, routed)        14.276    15.840    debuggerTop/video_output/D[7]
    SLICE_X32Y177        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[157][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.665    38.248    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y177        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[157][15]/C
                         clock pessimism              0.488    38.737    
                         clock uncertainty           -0.138    38.599    
    SLICE_X32Y177        FDCE (Setup_fdce_C_D)       -0.067    38.532    debuggerTop/video_output/r_linebuffer1_reg[157][15]
  -------------------------------------------------------------------
                         required time                         38.532    
                         arrival time                         -15.840    
  -------------------------------------------------------------------
                         slack                                 22.692    

Slack (MET) :             23.026ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[159][15]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.434ns  (logic 2.454ns (14.933%)  route 13.980ns (85.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 38.247 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.650    -0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y52         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.564 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=510, routed)        13.980    15.544    debuggerTop/video_output/D[7]
    SLICE_X34Y177        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[159][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.664    38.247    debuggerTop/video_output/o_clk_25mhz
    SLICE_X34Y177        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[159][15]/C
                         clock pessimism              0.488    38.736    
                         clock uncertainty           -0.138    38.598    
    SLICE_X34Y177        FDCE (Setup_fdce_C_D)       -0.028    38.570    debuggerTop/video_output/r_linebuffer1_reg[159][15]
  -------------------------------------------------------------------
                         required time                         38.570    
                         arrival time                         -15.544    
  -------------------------------------------------------------------
                         slack                                 23.026    

Slack (MET) :             23.236ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[150][15]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.186ns  (logic 2.454ns (15.161%)  route 13.732ns (84.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 38.248 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.650    -0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y52         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.564 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=510, routed)        13.732    15.297    debuggerTop/video_output/D[7]
    SLICE_X33Y177        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[150][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.665    38.248    debuggerTop/video_output/o_clk_25mhz
    SLICE_X33Y177        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[150][15]/C
                         clock pessimism              0.488    38.737    
                         clock uncertainty           -0.138    38.599    
    SLICE_X33Y177        FDCE (Setup_fdce_C_D)       -0.067    38.532    debuggerTop/video_output/r_linebuffer1_reg[150][15]
  -------------------------------------------------------------------
                         required time                         38.532    
                         arrival time                         -15.297    
  -------------------------------------------------------------------
                         slack                                 23.236    

Slack (MET) :             23.244ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[171][15]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.221ns  (logic 2.454ns (15.129%)  route 13.767ns (84.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 38.255 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.650    -0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y52         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.564 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=510, routed)        13.767    15.331    debuggerTop/video_output/D[7]
    SLICE_X42Y192        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[171][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.672    38.255    debuggerTop/video_output/o_clk_25mhz
    SLICE_X42Y192        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[171][15]/C
                         clock pessimism              0.488    38.744    
                         clock uncertainty           -0.138    38.606    
    SLICE_X42Y192        FDCE (Setup_fdce_C_D)       -0.031    38.575    debuggerTop/video_output/r_linebuffer0_reg[171][15]
  -------------------------------------------------------------------
                         required time                         38.575    
                         arrival time                         -15.331    
  -------------------------------------------------------------------
                         slack                                 23.244    

Slack (MET) :             23.252ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[145][15]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.175ns  (logic 2.454ns (15.172%)  route 13.721ns (84.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 38.244 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.650    -0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y52         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.564 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=510, routed)        13.721    15.285    debuggerTop/video_output/D[7]
    SLICE_X36Y174        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[145][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.661    38.244    debuggerTop/video_output/o_clk_25mhz
    SLICE_X36Y174        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[145][15]/C
                         clock pessimism              0.488    38.733    
                         clock uncertainty           -0.138    38.595    
    SLICE_X36Y174        FDCE (Setup_fdce_C_D)       -0.058    38.537    debuggerTop/video_output/r_linebuffer1_reg[145][15]
  -------------------------------------------------------------------
                         required time                         38.537    
                         arrival time                         -15.285    
  -------------------------------------------------------------------
                         slack                                 23.252    

Slack (MET) :             23.255ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[152][15]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.172ns  (logic 2.454ns (15.174%)  route 13.718ns (84.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 38.244 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.650    -0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y52         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.564 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=510, routed)        13.718    15.282    debuggerTop/video_output/D[7]
    SLICE_X37Y174        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[152][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.661    38.244    debuggerTop/video_output/o_clk_25mhz
    SLICE_X37Y174        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[152][15]/C
                         clock pessimism              0.488    38.733    
                         clock uncertainty           -0.138    38.595    
    SLICE_X37Y174        FDCE (Setup_fdce_C_D)       -0.058    38.537    debuggerTop/video_output/r_linebuffer1_reg[152][15]
  -------------------------------------------------------------------
                         required time                         38.537    
                         arrival time                         -15.282    
  -------------------------------------------------------------------
                         slack                                 23.255    

Slack (MET) :             23.282ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[158][15]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.140ns  (logic 2.454ns (15.205%)  route 13.686ns (84.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 38.248 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.650    -0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y52         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.564 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=510, routed)        13.686    15.250    debuggerTop/video_output/D[7]
    SLICE_X31Y177        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[158][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.665    38.248    debuggerTop/video_output/o_clk_25mhz
    SLICE_X31Y177        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[158][15]/C
                         clock pessimism              0.488    38.737    
                         clock uncertainty           -0.138    38.599    
    SLICE_X31Y177        FDCE (Setup_fdce_C_D)       -0.067    38.532    debuggerTop/video_output/r_linebuffer1_reg[158][15]
  -------------------------------------------------------------------
                         required time                         38.532    
                         arrival time                         -15.250    
  -------------------------------------------------------------------
                         slack                                 23.282    

Slack (MET) :             23.365ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[170][14]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.011ns  (logic 2.454ns (15.327%)  route 13.557ns (84.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 38.230 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.650    -0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y52         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[2])
                                                      2.454     1.564 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[2]
                         net (fo=510, routed)        13.557    15.121    debuggerTop/video_output/D[6]
    SLICE_X52Y176        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[170][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.647    38.230    debuggerTop/video_output/o_clk_25mhz
    SLICE_X52Y176        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[170][14]/C
                         clock pessimism              0.488    38.719    
                         clock uncertainty           -0.138    38.581    
    SLICE_X52Y176        FDCE (Setup_fdce_C_D)       -0.095    38.486    debuggerTop/video_output/r_linebuffer1_reg[170][14]
  -------------------------------------------------------------------
                         required time                         38.486    
                         arrival time                         -15.121    
  -------------------------------------------------------------------
                         slack                                 23.365    

Slack (MET) :             23.366ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[162][14]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.062ns  (logic 2.454ns (15.278%)  route 13.608ns (84.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 38.230 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.650    -0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y52         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[2])
                                                      2.454     1.564 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[2]
                         net (fo=510, routed)        13.608    15.173    debuggerTop/video_output/D[6]
    SLICE_X54Y176        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[162][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.647    38.230    debuggerTop/video_output/o_clk_25mhz
    SLICE_X54Y176        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[162][14]/C
                         clock pessimism              0.488    38.719    
                         clock uncertainty           -0.138    38.581    
    SLICE_X54Y176        FDCE (Setup_fdce_C_D)       -0.043    38.538    debuggerTop/video_output/r_linebuffer1_reg[162][14]
  -------------------------------------------------------------------
                         required time                         38.538    
                         arrival time                         -15.173    
  -------------------------------------------------------------------
                         slack                                 23.366    

Slack (MET) :             23.385ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[160][15]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.080ns  (logic 2.454ns (15.261%)  route 13.626ns (84.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 38.255 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.650    -0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y52         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.564 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=510, routed)        13.626    15.190    debuggerTop/video_output/D[7]
    SLICE_X42Y191        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[160][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.672    38.255    debuggerTop/video_output/o_clk_25mhz
    SLICE_X42Y191        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[160][15]/C
                         clock pessimism              0.488    38.744    
                         clock uncertainty           -0.138    38.606    
    SLICE_X42Y191        FDCE (Setup_fdce_C_D)       -0.031    38.575    debuggerTop/video_output/r_linebuffer0_reg[160][15]
  -------------------------------------------------------------------
                         required time                         38.575    
                         arrival time                         -15.190    
  -------------------------------------------------------------------
                         slack                                 23.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.402%)  route 0.133ns (48.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X43Y136        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.133    -0.332    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1]
    SLICE_X43Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.826    -0.846    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X43Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.255    -0.591    
                         clock uncertainty            0.138    -0.453    
    SLICE_X43Y135        FDRE (Hold_fdre_C_D)         0.066    -0.387    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.035%)  route 0.142ns (42.965%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.641    -0.523    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X27Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y169        FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  debuggerTop/vga_generator/r_y_reg[1]/Q
                         net (fo=8, routed)           0.142    -0.239    debuggerTop/vga_generator/w_vga_y[1]
    SLICE_X26Y169        LUT5 (Prop_lut5_I1_O)        0.048    -0.191 r  debuggerTop/vga_generator/r_y[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    debuggerTop/vga_generator/r_y[4]_i_1_n_2
    SLICE_X26Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X26Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[4]/C
                         clock pessimism              0.248    -0.510    
                         clock uncertainty            0.138    -0.372    
    SLICE_X26Y169        FDCE (Hold_fdce_C_D)         0.105    -0.267    debuggerTop/vga_generator/r_y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.859%)  route 0.135ns (42.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X25Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/vga_generator/r_x_reg[6]/Q
                         net (fo=95, routed)          0.135    -0.244    debuggerTop/vga_generator/Q[5]
    SLICE_X24Y167        LUT6 (Prop_lut6_I4_O)        0.045    -0.199 r  debuggerTop/vga_generator/r_x[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    debuggerTop/vga_generator/r_x[8]
    SLICE_X24Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.917    -0.756    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X24Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/C
                         clock pessimism              0.248    -0.508    
                         clock uncertainty            0.138    -0.370    
    SLICE_X24Y167        FDCE (Hold_fdce_C_D)         0.092    -0.278    debuggerTop/vga_generator/r_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.148ns (54.071%)  route 0.126ns (45.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X42Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y135        FDRE (Prop_fdre_C_Q)         0.148    -0.458 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/Q
                         net (fo=1, routed)           0.126    -0.332    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dest_out
    SLICE_X40Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.138    -0.431    
    SLICE_X40Y135        FDRE (Hold_fdre_C_D)         0.017    -0.414    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.470%)  route 0.143ns (43.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.641    -0.523    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X27Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y169        FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  debuggerTop/vga_generator/r_y_reg[1]/Q
                         net (fo=8, routed)           0.143    -0.238    debuggerTop/vga_generator/w_vga_y[1]
    SLICE_X26Y169        LUT6 (Prop_lut6_I4_O)        0.045    -0.193 r  debuggerTop/vga_generator/r_y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    debuggerTop/vga_generator/r_y[5]_i_1_n_2
    SLICE_X26Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X26Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
                         clock pessimism              0.248    -0.510    
                         clock uncertainty            0.138    -0.372    
    SLICE_X26Y169        FDCE (Hold_fdce_C_D)         0.092    -0.280    debuggerTop/vga_generator/r_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_linebuffer_write_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer_write_index_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.189ns (55.020%)  route 0.155ns (44.980%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.640    -0.524    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y170        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y170        FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  debuggerTop/video_output/r_linebuffer_write_index_reg[0]/Q
                         net (fo=164, routed)         0.155    -0.228    debuggerTop/video_output/o_debug_linebuffer_write_index[0]
    SLICE_X26Y170        LUT4 (Prop_lut4_I3_O)        0.048    -0.180 r  debuggerTop/video_output/r_linebuffer_write_index[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    debuggerTop/video_output/p_0_in[1]
    SLICE_X26Y170        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.914    -0.759    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y170        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[1]/C
                         clock pessimism              0.248    -0.511    
                         clock uncertainty            0.138    -0.373    
    SLICE_X26Y170        FDCE (Hold_fdce_C_D)         0.105    -0.268    debuggerTop/video_output/r_linebuffer_write_index_reg[1]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.189ns (54.596%)  route 0.157ns (45.404%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.641    -0.523    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X26Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y169        FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  debuggerTop/vga_generator/r_y_reg[5]/Q
                         net (fo=6, routed)           0.157    -0.225    debuggerTop/vga_generator/w_vga_y[5]
    SLICE_X25Y169        LUT5 (Prop_lut5_I2_O)        0.048    -0.177 r  debuggerTop/vga_generator/r_y[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    debuggerTop/vga_generator/r_y[8]_i_1_n_2
    SLICE_X25Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X25Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[8]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.138    -0.371    
    SLICE_X25Y169        FDCE (Hold_fdce_C_D)         0.105    -0.266    debuggerTop/vga_generator/r_y_reg[8]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.190ns (54.570%)  route 0.158ns (45.430%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.641    -0.523    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X26Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y169        FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  debuggerTop/vga_generator/r_y_reg[5]/Q
                         net (fo=6, routed)           0.158    -0.224    debuggerTop/vga_generator/w_vga_y[5]
    SLICE_X25Y169        LUT4 (Prop_lut4_I2_O)        0.049    -0.175 r  debuggerTop/vga_generator/r_y[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    debuggerTop/vga_generator/r_y[7]_i_1_n_2
    SLICE_X25Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X25Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[7]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.138    -0.371    
    SLICE_X25Y169        FDCE (Hold_fdce_C_D)         0.107    -0.264    debuggerTop/vga_generator/r_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X41Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y135        FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.359    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[1]
    SLICE_X41Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X41Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/C
                         clock pessimism              0.238    -0.606    
                         clock uncertainty            0.138    -0.468    
    SLICE_X41Y135        FDRE (Hold_fdre_C_D)         0.017    -0.451    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_linebuffer_write_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer_write_index_reg[3]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.464%)  route 0.156ns (45.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.640    -0.524    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y170        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y170        FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  debuggerTop/video_output/r_linebuffer_write_index_reg[0]/Q
                         net (fo=164, routed)         0.156    -0.227    debuggerTop/video_output/o_debug_linebuffer_write_index[0]
    SLICE_X26Y170        LUT6 (Prop_lut6_I3_O)        0.045    -0.182 r  debuggerTop/video_output/r_linebuffer_write_index[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    -0.182    debuggerTop/video_output/r_linebuffer_write_index[3]_rep__0_i_1_n_2
    SLICE_X26Y170        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.914    -0.759    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y170        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[3]_rep__0/C
                         clock pessimism              0.248    -0.511    
                         clock uncertainty            0.138    -0.373    
    SLICE_X26Y170        FDCE (Hold_fdce_C_D)         0.092    -0.281    debuggerTop/video_output/r_linebuffer_write_index_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.099    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      198.658ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             198.658ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.076ns  (logic 0.478ns (44.422%)  route 0.598ns (55.578%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y136                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X50Y136        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.598     1.076    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X49Y136        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X49Y136        FDRE (Setup_fdre_C_D)       -0.266   199.734    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        199.734    
                         arrival time                          -1.076    
  -------------------------------------------------------------------
                         slack                                198.658    

Slack (MET) :             198.668ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.062ns  (logic 0.478ns (45.001%)  route 0.584ns (54.999%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y136                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X50Y136        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.584     1.062    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X49Y136        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X49Y136        FDRE (Setup_fdre_C_D)       -0.270   199.730    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        199.730    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                198.668    

Slack (MET) :             198.763ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.017ns  (logic 0.419ns (41.208%)  route 0.598ns (58.792%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y137                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X51Y137        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.598     1.017    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X50Y137        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X50Y137        FDRE (Setup_fdre_C_D)       -0.220   199.780    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        199.780    
                         arrival time                          -1.017    
  -------------------------------------------------------------------
                         slack                                198.763    

Slack (MET) :             198.845ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        0.887ns  (logic 0.419ns (47.214%)  route 0.468ns (52.786%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y136                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X51Y136        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.468     0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X48Y136        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X48Y136        FDRE (Setup_fdre_C_D)       -0.268   199.732    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        199.732    
                         arrival time                          -0.887    
  -------------------------------------------------------------------
                         slack                                198.845    

Slack (MET) :             198.852ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.053ns  (logic 0.456ns (43.306%)  route 0.597ns (56.694%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y136                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X51Y136        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.597     1.053    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X48Y136        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X48Y136        FDRE (Setup_fdre_C_D)       -0.095   199.905    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        199.905    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                198.852    

Slack (MET) :             198.861ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.092ns  (logic 0.518ns (47.439%)  route 0.574ns (52.561%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y136                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X50Y136        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.574     1.092    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X50Y137        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X50Y137        FDRE (Setup_fdre_C_D)       -0.047   199.953    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        199.953    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                198.861    

Slack (MET) :             198.881ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.076ns  (logic 0.456ns (42.373%)  route 0.620ns (57.627%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y137                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X51Y137        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.620     1.076    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X50Y137        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X50Y137        FDRE (Setup_fdre_C_D)       -0.043   199.957    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        199.957    
                         arrival time                          -1.076    
  -------------------------------------------------------------------
                         slack                                198.881    

Slack (MET) :             198.951ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        0.956ns  (logic 0.518ns (54.166%)  route 0.438ns (45.834%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y136                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X50Y136        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.438     0.956    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X49Y136        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X49Y136        FDRE (Setup_fdre_C_D)       -0.093   199.907    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        199.907    
                         arrival time                          -0.956    
  -------------------------------------------------------------------
                         slack                                198.951    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       38.328ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.328ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.012ns  (logic 0.419ns (41.405%)  route 0.593ns (58.595%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X47Y134        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.593     1.012    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X47Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X47Y135        FDRE (Setup_fdre_C_D)       -0.264    39.340    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.340    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                 38.328    

Slack (MET) :             38.432ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.079ns  (logic 0.456ns (42.271%)  route 0.623ns (57.729%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X47Y134        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.623     1.079    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X48Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X48Y134        FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -1.079    
  -------------------------------------------------------------------
                         slack                                 38.432    

Slack (MET) :             38.469ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.867ns  (logic 0.419ns (48.331%)  route 0.448ns (51.669%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X47Y134        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.448     0.867    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X47Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X47Y135        FDRE (Setup_fdre_C_D)       -0.268    39.336    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.336    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                 38.469    

Slack (MET) :             38.475ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.034ns  (logic 0.456ns (44.094%)  route 0.578ns (55.906%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X47Y134        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.578     1.034    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X47Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X47Y135        FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.034    
  -------------------------------------------------------------------
                         slack                                 38.475    

Slack (MET) :             38.478ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.858ns  (logic 0.419ns (48.845%)  route 0.439ns (51.155%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X47Y134        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.439     0.858    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X48Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X48Y134        FDRE (Setup_fdre_C_D)       -0.268    39.336    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.336    
                         arrival time                          -0.858    
  -------------------------------------------------------------------
                         slack                                 38.478    

Slack (MET) :             38.527ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.030ns  (logic 0.456ns (44.275%)  route 0.574ns (55.725%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X47Y134        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.574     1.030    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X46Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X46Y135        FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                 38.527    

Slack (MET) :             38.581ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.930ns  (logic 0.456ns (49.049%)  route 0.474ns (50.951%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X47Y134        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.474     0.930    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X47Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X47Y135        FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -0.930    
  -------------------------------------------------------------------
                         slack                                 38.581    

Slack (MET) :             38.657ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.904ns  (logic 0.456ns (50.446%)  route 0.448ns (49.554%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y135                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X45Y135        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.448     0.904    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X46Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X46Y135        FDRE (Setup_fdre_C_D)       -0.043    39.561    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.561    
                         arrival time                          -0.904    
  -------------------------------------------------------------------
                         slack                                 38.657    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       38.328ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.328ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.012ns  (logic 0.419ns (41.405%)  route 0.593ns (58.595%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X47Y134        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.593     1.012    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X47Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X47Y135        FDRE (Setup_fdre_C_D)       -0.264    39.340    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.340    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                 38.328    

Slack (MET) :             38.432ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.079ns  (logic 0.456ns (42.271%)  route 0.623ns (57.729%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X47Y134        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.623     1.079    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X48Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X48Y134        FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -1.079    
  -------------------------------------------------------------------
                         slack                                 38.432    

Slack (MET) :             38.469ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.867ns  (logic 0.419ns (48.331%)  route 0.448ns (51.669%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X47Y134        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.448     0.867    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X47Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X47Y135        FDRE (Setup_fdre_C_D)       -0.268    39.336    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.336    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                 38.469    

Slack (MET) :             38.475ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.034ns  (logic 0.456ns (44.094%)  route 0.578ns (55.906%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X47Y134        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.578     1.034    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X47Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X47Y135        FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.034    
  -------------------------------------------------------------------
                         slack                                 38.475    

Slack (MET) :             38.478ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.858ns  (logic 0.419ns (48.845%)  route 0.439ns (51.155%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X47Y134        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.439     0.858    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X48Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X48Y134        FDRE (Setup_fdre_C_D)       -0.268    39.336    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.336    
                         arrival time                          -0.858    
  -------------------------------------------------------------------
                         slack                                 38.478    

Slack (MET) :             38.527ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.030ns  (logic 0.456ns (44.275%)  route 0.574ns (55.725%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X47Y134        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.574     1.030    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X46Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X46Y135        FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                 38.527    

Slack (MET) :             38.581ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.930ns  (logic 0.456ns (49.049%)  route 0.474ns (50.951%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X47Y134        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.474     0.930    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X47Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X47Y135        FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -0.930    
  -------------------------------------------------------------------
                         slack                                 38.581    

Slack (MET) :             38.657ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.904ns  (logic 0.456ns (50.446%)  route 0.448ns (49.554%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y135                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X45Y135        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.448     0.904    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X46Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X46Y135        FDRE (Setup_fdre_C_D)       -0.043    39.561    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.561    
                         arrival time                          -0.904    
  -------------------------------------------------------------------
                         slack                                 38.657    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       41.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.045ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        58.334ns  (logic 10.085ns (17.288%)  route 48.249ns (82.711%))
  Logic Levels:           52  (LUT2=7 LUT3=8 LUT4=2 LUT5=13 LUT6=22)
  Clock Path Skew:        0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 198.715 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 99.065 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.605    99.065    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X57Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.459    99.524 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/Q
                         net (fo=162, routed)         1.898   101.422    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[5]
    SLICE_X71Y119        LUT5 (Prop_lut5_I0_O)        0.152   101.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_29/O
                         net (fo=14, routed)          1.397   102.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_1
    SLICE_X72Y116        LUT6 (Prop_lut6_I0_O)        0.332   103.303 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26/O
                         net (fo=1, routed)           1.220   104.523    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26_n_2
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.124   104.647 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           1.028   105.675    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X70Y123        LUT6 (Prop_lut6_I2_O)        0.124   105.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.855   107.655    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X56Y112        LUT2 (Prop_lut2_I1_O)        0.150   107.805 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          1.060   108.865    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X54Y111        LUT6 (Prop_lut6_I4_O)        0.328   109.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           1.318   110.511    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.152   110.663 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.079   111.742    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X62Y107        LUT2 (Prop_lut2_I1_O)        0.348   112.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.951   113.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I2_O)        0.124   113.165 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   113.336    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y104        LUT2 (Prop_lut2_I0_O)        0.124   113.460 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.763   114.223    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   114.347 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.097   115.443    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.118   115.561 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.610   116.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.326   116.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.566   117.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X56Y111        LUT5 (Prop_lut5_I0_O)        0.116   117.179 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.922   118.101    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.366   118.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.937   119.405    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X62Y107        LUT2 (Prop_lut2_I0_O)        0.318   119.723 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.557   120.280    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y107        LUT6 (Prop_lut6_I3_O)        0.328   120.608 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.721   121.329    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.124   121.453 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.904   122.357    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.124   122.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.428   122.909    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124   123.033 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.631   123.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X59Y108        LUT4 (Prop_lut4_I2_O)        0.118   123.783 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.640   124.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X58Y105        LUT5 (Prop_lut5_I3_O)        0.326   124.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.913   125.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X42Y102        LUT5 (Prop_lut5_I1_O)        0.124   125.786 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.626   126.412    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124   126.536 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   127.586    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.148   127.734 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.622   128.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X56Y111        LUT6 (Prop_lut6_I4_O)        0.328   128.684 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.302   128.987    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X55Y111        LUT5 (Prop_lut5_I0_O)        0.124   129.111 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.788   129.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.116   130.015 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.950   130.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X57Y106        LUT2 (Prop_lut2_I1_O)        0.328   131.293 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14/O
                         net (fo=1, routed)           0.661   131.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14_n_2
    SLICE_X60Y106        LUT6 (Prop_lut6_I5_O)        0.124   132.078 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=16, routed)          0.988   133.066    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_2
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.124   133.189 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.961   134.151    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.124   134.275 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.541   134.816    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X56Y112        LUT6 (Prop_lut6_I5_O)        0.124   134.940 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.300   135.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X55Y112        LUT5 (Prop_lut5_I0_O)        0.124   135.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.823   136.186    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X61Y111        LUT5 (Prop_lut5_I1_O)        0.150   136.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.838   137.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.326   137.500 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.466   137.966    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.124   138.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.933   139.023    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X55Y104        LUT6 (Prop_lut6_I0_O)        0.124   139.147 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.116   140.263    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.124   140.387 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.455   140.842    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.116   140.958 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.480   141.438    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.328   141.766 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.749   142.515    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.116   142.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.789   143.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X60Y103        LUT5 (Prop_lut5_I3_O)        0.328   143.747 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.807   145.554    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124   145.678 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.566   146.244    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I0_O)        0.124   146.368 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.627   146.994    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X54Y104        LUT6 (Prop_lut6_I2_O)        0.124   147.118 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.134   148.252    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.116   148.368 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.733   149.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X59Y112        LUT3 (Prop_lut3_I2_O)        0.322   149.423 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.436   149.860    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X59Y112        LUT5 (Prop_lut5_I2_O)        0.326   150.186 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.583   150.769    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X58Y109        LUT3 (Prop_lut3_I2_O)        0.124   150.893 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.769   151.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X60Y106        LUT6 (Prop_lut6_I0_O)        0.124   151.786 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.657   152.443    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X58Y101        LUT6 (Prop_lut6_I1_O)        0.124   152.567 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          4.831   157.399    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y9          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.735   198.715    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   199.195    
                         clock uncertainty           -0.185   199.010    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.444    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.444    
                         arrival time                        -157.399    
  -------------------------------------------------------------------
                         slack                                 41.045    

Slack (MET) :             41.215ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        57.996ns  (logic 10.085ns (17.389%)  route 47.911ns (82.611%))
  Logic Levels:           52  (LUT2=7 LUT3=8 LUT4=2 LUT5=13 LUT6=22)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 198.546 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 99.065 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.605    99.065    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X57Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.459    99.524 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/Q
                         net (fo=162, routed)         1.898   101.422    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[5]
    SLICE_X71Y119        LUT5 (Prop_lut5_I0_O)        0.152   101.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_29/O
                         net (fo=14, routed)          1.397   102.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_1
    SLICE_X72Y116        LUT6 (Prop_lut6_I0_O)        0.332   103.303 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26/O
                         net (fo=1, routed)           1.220   104.523    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26_n_2
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.124   104.647 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           1.028   105.675    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X70Y123        LUT6 (Prop_lut6_I2_O)        0.124   105.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.855   107.655    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X56Y112        LUT2 (Prop_lut2_I1_O)        0.150   107.805 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          1.060   108.865    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X54Y111        LUT6 (Prop_lut6_I4_O)        0.328   109.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           1.318   110.511    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.152   110.663 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.079   111.742    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X62Y107        LUT2 (Prop_lut2_I1_O)        0.348   112.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.951   113.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I2_O)        0.124   113.165 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   113.336    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y104        LUT2 (Prop_lut2_I0_O)        0.124   113.460 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.763   114.223    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   114.347 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.097   115.443    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.118   115.561 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.610   116.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.326   116.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.566   117.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X56Y111        LUT5 (Prop_lut5_I0_O)        0.116   117.179 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.922   118.101    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.366   118.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.937   119.405    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X62Y107        LUT2 (Prop_lut2_I0_O)        0.318   119.723 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.557   120.280    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y107        LUT6 (Prop_lut6_I3_O)        0.328   120.608 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.721   121.329    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.124   121.453 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.904   122.357    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.124   122.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.428   122.909    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124   123.033 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.631   123.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X59Y108        LUT4 (Prop_lut4_I2_O)        0.118   123.783 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.640   124.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X58Y105        LUT5 (Prop_lut5_I3_O)        0.326   124.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.913   125.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X42Y102        LUT5 (Prop_lut5_I1_O)        0.124   125.786 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.626   126.412    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124   126.536 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   127.586    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.148   127.734 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.622   128.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X56Y111        LUT6 (Prop_lut6_I4_O)        0.328   128.684 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.302   128.987    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X55Y111        LUT5 (Prop_lut5_I0_O)        0.124   129.111 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.788   129.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.116   130.015 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.950   130.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X57Y106        LUT2 (Prop_lut2_I1_O)        0.328   131.293 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14/O
                         net (fo=1, routed)           0.661   131.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14_n_2
    SLICE_X60Y106        LUT6 (Prop_lut6_I5_O)        0.124   132.078 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=16, routed)          0.988   133.066    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_2
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.124   133.189 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.961   134.151    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.124   134.275 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.541   134.816    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X56Y112        LUT6 (Prop_lut6_I5_O)        0.124   134.940 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.300   135.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X55Y112        LUT5 (Prop_lut5_I0_O)        0.124   135.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.823   136.186    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X61Y111        LUT5 (Prop_lut5_I1_O)        0.150   136.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.838   137.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.326   137.500 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.466   137.966    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.124   138.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.933   139.023    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X55Y104        LUT6 (Prop_lut6_I0_O)        0.124   139.147 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.116   140.263    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.124   140.387 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.455   140.842    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.116   140.958 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.480   141.438    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.328   141.766 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.749   142.515    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.116   142.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.789   143.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X60Y103        LUT5 (Prop_lut5_I3_O)        0.328   143.747 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.807   145.554    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124   145.678 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.566   146.244    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I0_O)        0.124   146.368 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.627   146.994    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X54Y104        LUT6 (Prop_lut6_I2_O)        0.124   147.118 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.134   148.252    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.116   148.368 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.733   149.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X59Y112        LUT3 (Prop_lut3_I2_O)        0.322   149.423 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.436   149.860    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X59Y112        LUT5 (Prop_lut5_I2_O)        0.326   150.186 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.583   150.769    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X58Y109        LUT3 (Prop_lut3_I2_O)        0.124   150.893 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.769   151.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X60Y106        LUT6 (Prop_lut6_I0_O)        0.124   151.786 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.657   152.443    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X58Y101        LUT6 (Prop_lut6_I1_O)        0.124   152.567 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          4.493   157.061    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.567   198.546    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   199.027    
                         clock uncertainty           -0.185   198.841    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.275    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.275    
                         arrival time                        -157.061    
  -------------------------------------------------------------------
                         slack                                 41.215    

Slack (MET) :             41.509ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        57.700ns  (logic 10.085ns (17.478%)  route 47.615ns (82.522%))
  Logic Levels:           52  (LUT2=7 LUT3=8 LUT4=2 LUT5=13 LUT6=22)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 198.545 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 99.065 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.605    99.065    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X57Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.459    99.524 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/Q
                         net (fo=162, routed)         1.898   101.422    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[5]
    SLICE_X71Y119        LUT5 (Prop_lut5_I0_O)        0.152   101.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_29/O
                         net (fo=14, routed)          1.397   102.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_1
    SLICE_X72Y116        LUT6 (Prop_lut6_I0_O)        0.332   103.303 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26/O
                         net (fo=1, routed)           1.220   104.523    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26_n_2
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.124   104.647 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           1.028   105.675    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X70Y123        LUT6 (Prop_lut6_I2_O)        0.124   105.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.855   107.655    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X56Y112        LUT2 (Prop_lut2_I1_O)        0.150   107.805 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          1.060   108.865    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X54Y111        LUT6 (Prop_lut6_I4_O)        0.328   109.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           1.318   110.511    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.152   110.663 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.079   111.742    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X62Y107        LUT2 (Prop_lut2_I1_O)        0.348   112.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.951   113.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I2_O)        0.124   113.165 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   113.336    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y104        LUT2 (Prop_lut2_I0_O)        0.124   113.460 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.763   114.223    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   114.347 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.097   115.443    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.118   115.561 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.610   116.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.326   116.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.566   117.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X56Y111        LUT5 (Prop_lut5_I0_O)        0.116   117.179 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.922   118.101    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.366   118.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.937   119.405    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X62Y107        LUT2 (Prop_lut2_I0_O)        0.318   119.723 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.557   120.280    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y107        LUT6 (Prop_lut6_I3_O)        0.328   120.608 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.721   121.329    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.124   121.453 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.904   122.357    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.124   122.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.428   122.909    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124   123.033 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.631   123.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X59Y108        LUT4 (Prop_lut4_I2_O)        0.118   123.783 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.640   124.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X58Y105        LUT5 (Prop_lut5_I3_O)        0.326   124.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.913   125.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X42Y102        LUT5 (Prop_lut5_I1_O)        0.124   125.786 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.626   126.412    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124   126.536 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   127.586    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.148   127.734 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.622   128.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X56Y111        LUT6 (Prop_lut6_I4_O)        0.328   128.684 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.302   128.987    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X55Y111        LUT5 (Prop_lut5_I0_O)        0.124   129.111 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.788   129.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.116   130.015 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.950   130.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X57Y106        LUT2 (Prop_lut2_I1_O)        0.328   131.293 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14/O
                         net (fo=1, routed)           0.661   131.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14_n_2
    SLICE_X60Y106        LUT6 (Prop_lut6_I5_O)        0.124   132.078 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=16, routed)          0.988   133.066    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_2
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.124   133.189 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.961   134.151    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.124   134.275 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.541   134.816    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X56Y112        LUT6 (Prop_lut6_I5_O)        0.124   134.940 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.300   135.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X55Y112        LUT5 (Prop_lut5_I0_O)        0.124   135.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.823   136.186    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X61Y111        LUT5 (Prop_lut5_I1_O)        0.150   136.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.838   137.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.326   137.500 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.466   137.966    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.124   138.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.933   139.023    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X55Y104        LUT6 (Prop_lut6_I0_O)        0.124   139.147 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.116   140.263    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.124   140.387 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.455   140.842    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.116   140.958 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.480   141.438    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.328   141.766 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.749   142.515    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.116   142.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.789   143.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X60Y103        LUT5 (Prop_lut5_I3_O)        0.328   143.747 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.807   145.554    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124   145.678 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.566   146.244    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I0_O)        0.124   146.368 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.627   146.994    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X54Y104        LUT6 (Prop_lut6_I2_O)        0.124   147.118 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.134   148.252    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.116   148.368 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.733   149.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X59Y112        LUT3 (Prop_lut3_I2_O)        0.322   149.423 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.436   149.860    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X59Y112        LUT5 (Prop_lut5_I2_O)        0.326   150.186 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.583   150.769    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X58Y109        LUT3 (Prop_lut3_I2_O)        0.124   150.893 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.769   151.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X60Y106        LUT6 (Prop_lut6_I0_O)        0.124   151.786 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.657   152.443    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X58Y101        LUT6 (Prop_lut6_I1_O)        0.124   152.567 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          4.198   156.765    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.566   198.545    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   199.026    
                         clock uncertainty           -0.185   198.840    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.274    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.274    
                         arrival time                        -156.765    
  -------------------------------------------------------------------
                         slack                                 41.509    

Slack (MET) :             41.843ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        57.362ns  (logic 10.085ns (17.581%)  route 47.277ns (82.419%))
  Logic Levels:           52  (LUT2=7 LUT3=8 LUT4=2 LUT5=13 LUT6=22)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 198.541 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 99.065 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.605    99.065    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X57Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.459    99.524 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/Q
                         net (fo=162, routed)         1.898   101.422    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[5]
    SLICE_X71Y119        LUT5 (Prop_lut5_I0_O)        0.152   101.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_29/O
                         net (fo=14, routed)          1.397   102.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_1
    SLICE_X72Y116        LUT6 (Prop_lut6_I0_O)        0.332   103.303 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26/O
                         net (fo=1, routed)           1.220   104.523    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26_n_2
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.124   104.647 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           1.028   105.675    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X70Y123        LUT6 (Prop_lut6_I2_O)        0.124   105.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.855   107.655    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X56Y112        LUT2 (Prop_lut2_I1_O)        0.150   107.805 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          1.060   108.865    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X54Y111        LUT6 (Prop_lut6_I4_O)        0.328   109.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           1.318   110.511    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.152   110.663 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.079   111.742    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X62Y107        LUT2 (Prop_lut2_I1_O)        0.348   112.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.951   113.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I2_O)        0.124   113.165 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   113.336    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y104        LUT2 (Prop_lut2_I0_O)        0.124   113.460 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.763   114.223    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   114.347 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.097   115.443    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.118   115.561 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.610   116.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.326   116.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.566   117.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X56Y111        LUT5 (Prop_lut5_I0_O)        0.116   117.179 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.922   118.101    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.366   118.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.937   119.405    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X62Y107        LUT2 (Prop_lut2_I0_O)        0.318   119.723 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.557   120.280    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y107        LUT6 (Prop_lut6_I3_O)        0.328   120.608 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.721   121.329    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.124   121.453 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.904   122.357    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.124   122.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.428   122.909    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124   123.033 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.631   123.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X59Y108        LUT4 (Prop_lut4_I2_O)        0.118   123.783 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.640   124.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X58Y105        LUT5 (Prop_lut5_I3_O)        0.326   124.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.913   125.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X42Y102        LUT5 (Prop_lut5_I1_O)        0.124   125.786 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.626   126.412    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124   126.536 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   127.586    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.148   127.734 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.622   128.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X56Y111        LUT6 (Prop_lut6_I4_O)        0.328   128.684 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.302   128.987    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X55Y111        LUT5 (Prop_lut5_I0_O)        0.124   129.111 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.788   129.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.116   130.015 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.950   130.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X57Y106        LUT2 (Prop_lut2_I1_O)        0.328   131.293 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14/O
                         net (fo=1, routed)           0.661   131.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14_n_2
    SLICE_X60Y106        LUT6 (Prop_lut6_I5_O)        0.124   132.078 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=16, routed)          0.988   133.066    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_2
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.124   133.189 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.961   134.151    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.124   134.275 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.541   134.816    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X56Y112        LUT6 (Prop_lut6_I5_O)        0.124   134.940 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.300   135.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X55Y112        LUT5 (Prop_lut5_I0_O)        0.124   135.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.823   136.186    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X61Y111        LUT5 (Prop_lut5_I1_O)        0.150   136.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.838   137.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.326   137.500 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.466   137.966    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.124   138.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.933   139.023    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X55Y104        LUT6 (Prop_lut6_I0_O)        0.124   139.147 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.116   140.263    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.124   140.387 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.455   140.842    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.116   140.958 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.480   141.438    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.328   141.766 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.749   142.515    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.116   142.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.789   143.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X60Y103        LUT5 (Prop_lut5_I3_O)        0.328   143.747 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.807   145.554    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124   145.678 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.566   146.244    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I0_O)        0.124   146.368 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.627   146.994    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X54Y104        LUT6 (Prop_lut6_I2_O)        0.124   147.118 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.134   148.252    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.116   148.368 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.733   149.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X59Y112        LUT3 (Prop_lut3_I2_O)        0.322   149.423 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.436   149.860    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X59Y112        LUT5 (Prop_lut5_I2_O)        0.326   150.186 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.583   150.769    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X58Y109        LUT3 (Prop_lut3_I2_O)        0.124   150.893 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.769   151.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X60Y106        LUT6 (Prop_lut6_I0_O)        0.124   151.786 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.657   152.443    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X58Y101        LUT6 (Prop_lut6_I1_O)        0.124   152.567 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          3.860   156.427    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.562   198.541    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   199.022    
                         clock uncertainty           -0.185   198.836    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.270    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.270    
                         arrival time                        -156.427    
  -------------------------------------------------------------------
                         slack                                 41.843    

Slack (MET) :             42.162ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        57.048ns  (logic 9.889ns (17.335%)  route 47.159ns (82.665%))
  Logic Levels:           52  (LUT2=8 LUT3=6 LUT4=3 LUT5=12 LUT6=23)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 198.546 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 99.065 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.605    99.065    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X57Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.459    99.524 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/Q
                         net (fo=162, routed)         1.898   101.422    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[5]
    SLICE_X71Y119        LUT5 (Prop_lut5_I0_O)        0.152   101.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_29/O
                         net (fo=14, routed)          1.397   102.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_1
    SLICE_X72Y116        LUT6 (Prop_lut6_I0_O)        0.332   103.303 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26/O
                         net (fo=1, routed)           1.220   104.523    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26_n_2
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.124   104.647 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           1.028   105.675    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X70Y123        LUT6 (Prop_lut6_I2_O)        0.124   105.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.855   107.655    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X56Y112        LUT2 (Prop_lut2_I1_O)        0.150   107.805 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          1.060   108.865    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X54Y111        LUT6 (Prop_lut6_I4_O)        0.328   109.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           1.318   110.511    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.152   110.663 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.079   111.742    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X62Y107        LUT2 (Prop_lut2_I1_O)        0.348   112.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.951   113.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I2_O)        0.124   113.165 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   113.336    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y104        LUT2 (Prop_lut2_I0_O)        0.124   113.460 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.763   114.223    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   114.347 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.097   115.443    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.118   115.561 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.610   116.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.326   116.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.566   117.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X56Y111        LUT5 (Prop_lut5_I0_O)        0.116   117.179 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.922   118.101    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.366   118.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.937   119.405    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X62Y107        LUT2 (Prop_lut2_I0_O)        0.318   119.723 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.557   120.280    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y107        LUT6 (Prop_lut6_I3_O)        0.328   120.608 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.721   121.329    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.124   121.453 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.904   122.357    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.124   122.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.428   122.909    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124   123.033 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.631   123.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X59Y108        LUT4 (Prop_lut4_I2_O)        0.118   123.783 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.640   124.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X58Y105        LUT5 (Prop_lut5_I3_O)        0.326   124.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.913   125.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X42Y102        LUT5 (Prop_lut5_I1_O)        0.124   125.786 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.626   126.412    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124   126.536 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   127.586    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.148   127.734 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.622   128.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X56Y111        LUT6 (Prop_lut6_I4_O)        0.328   128.684 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.302   128.987    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X55Y111        LUT5 (Prop_lut5_I0_O)        0.124   129.111 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.788   129.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.116   130.015 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.950   130.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X57Y106        LUT2 (Prop_lut2_I1_O)        0.328   131.293 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14/O
                         net (fo=1, routed)           0.661   131.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14_n_2
    SLICE_X60Y106        LUT6 (Prop_lut6_I5_O)        0.124   132.078 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=16, routed)          0.988   133.066    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_2
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.124   133.189 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.961   134.151    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.124   134.275 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.541   134.816    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X56Y112        LUT6 (Prop_lut6_I5_O)        0.124   134.940 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.300   135.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X55Y112        LUT5 (Prop_lut5_I0_O)        0.124   135.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.823   136.186    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X61Y111        LUT5 (Prop_lut5_I1_O)        0.150   136.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.838   137.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.326   137.500 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.466   137.966    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.124   138.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.933   139.023    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X55Y104        LUT6 (Prop_lut6_I0_O)        0.124   139.147 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.116   140.263    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.124   140.387 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.455   140.842    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.116   140.958 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.480   141.438    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.328   141.766 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.749   142.515    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.116   142.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.789   143.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X60Y103        LUT5 (Prop_lut5_I3_O)        0.328   143.747 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.807   145.554    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124   145.678 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.566   146.244    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I0_O)        0.124   146.368 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.627   146.994    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X54Y104        LUT6 (Prop_lut6_I2_O)        0.124   147.118 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.134   148.252    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.116   148.368 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.345   148.712    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X59Y113        LUT2 (Prop_lut2_I1_O)        0.328   149.040 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.407   149.447    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.124   149.571 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.650   150.222    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.124   150.346 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.945   151.291    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X59Y101        LUT6 (Prop_lut6_I0_O)        0.124   151.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.465   151.880    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X58Y99         LUT6 (Prop_lut6_I1_O)        0.124   152.004 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16__0/O
                         net (fo=16, routed)          4.108   156.113    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.567   198.546    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   199.027    
                         clock uncertainty           -0.185   198.841    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   198.275    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.275    
                         arrival time                        -156.113    
  -------------------------------------------------------------------
                         slack                                 42.162    

Slack (MET) :             42.252ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        56.948ns  (logic 10.085ns (17.709%)  route 46.863ns (82.291%))
  Logic Levels:           52  (LUT2=7 LUT3=8 LUT4=2 LUT5=13 LUT6=22)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 198.536 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 99.065 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.605    99.065    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X57Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.459    99.524 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/Q
                         net (fo=162, routed)         1.898   101.422    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[5]
    SLICE_X71Y119        LUT5 (Prop_lut5_I0_O)        0.152   101.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_29/O
                         net (fo=14, routed)          1.397   102.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_1
    SLICE_X72Y116        LUT6 (Prop_lut6_I0_O)        0.332   103.303 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26/O
                         net (fo=1, routed)           1.220   104.523    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26_n_2
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.124   104.647 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           1.028   105.675    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X70Y123        LUT6 (Prop_lut6_I2_O)        0.124   105.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.855   107.655    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X56Y112        LUT2 (Prop_lut2_I1_O)        0.150   107.805 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          1.060   108.865    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X54Y111        LUT6 (Prop_lut6_I4_O)        0.328   109.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           1.318   110.511    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.152   110.663 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.079   111.742    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X62Y107        LUT2 (Prop_lut2_I1_O)        0.348   112.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.951   113.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I2_O)        0.124   113.165 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   113.336    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y104        LUT2 (Prop_lut2_I0_O)        0.124   113.460 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.763   114.223    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   114.347 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.097   115.443    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.118   115.561 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.610   116.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.326   116.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.566   117.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X56Y111        LUT5 (Prop_lut5_I0_O)        0.116   117.179 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.922   118.101    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.366   118.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.937   119.405    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X62Y107        LUT2 (Prop_lut2_I0_O)        0.318   119.723 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.557   120.280    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y107        LUT6 (Prop_lut6_I3_O)        0.328   120.608 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.721   121.329    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.124   121.453 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.904   122.357    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.124   122.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.428   122.909    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124   123.033 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.631   123.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X59Y108        LUT4 (Prop_lut4_I2_O)        0.118   123.783 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.640   124.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X58Y105        LUT5 (Prop_lut5_I3_O)        0.326   124.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.913   125.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X42Y102        LUT5 (Prop_lut5_I1_O)        0.124   125.786 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.626   126.412    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124   126.536 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   127.586    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.148   127.734 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.622   128.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X56Y111        LUT6 (Prop_lut6_I4_O)        0.328   128.684 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.302   128.987    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X55Y111        LUT5 (Prop_lut5_I0_O)        0.124   129.111 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.788   129.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.116   130.015 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.950   130.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X57Y106        LUT2 (Prop_lut2_I1_O)        0.328   131.293 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14/O
                         net (fo=1, routed)           0.661   131.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14_n_2
    SLICE_X60Y106        LUT6 (Prop_lut6_I5_O)        0.124   132.078 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=16, routed)          0.988   133.066    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_2
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.124   133.189 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.961   134.151    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.124   134.275 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.541   134.816    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X56Y112        LUT6 (Prop_lut6_I5_O)        0.124   134.940 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.300   135.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X55Y112        LUT5 (Prop_lut5_I0_O)        0.124   135.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.823   136.186    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X61Y111        LUT5 (Prop_lut5_I1_O)        0.150   136.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.838   137.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.326   137.500 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.466   137.966    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.124   138.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.933   139.023    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X55Y104        LUT6 (Prop_lut6_I0_O)        0.124   139.147 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.116   140.263    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.124   140.387 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.455   140.842    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.116   140.958 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.480   141.438    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.328   141.766 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.749   142.515    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.116   142.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.789   143.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X60Y103        LUT5 (Prop_lut5_I3_O)        0.328   143.747 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.807   145.554    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124   145.678 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.566   146.244    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I0_O)        0.124   146.368 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.627   146.994    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X54Y104        LUT6 (Prop_lut6_I2_O)        0.124   147.118 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.134   148.252    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.116   148.368 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.733   149.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X59Y112        LUT3 (Prop_lut3_I2_O)        0.322   149.423 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.436   149.860    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X59Y112        LUT5 (Prop_lut5_I2_O)        0.326   150.186 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.583   150.769    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X58Y109        LUT3 (Prop_lut3_I2_O)        0.124   150.893 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.769   151.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X60Y106        LUT6 (Prop_lut6_I0_O)        0.124   151.786 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.657   152.443    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X58Y101        LUT6 (Prop_lut6_I1_O)        0.124   152.567 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          3.446   156.013    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.557   198.536    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   199.017    
                         clock uncertainty           -0.185   198.831    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.265    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.265    
                         arrival time                        -156.013    
  -------------------------------------------------------------------
                         slack                                 42.252    

Slack (MET) :             42.259ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        57.120ns  (logic 9.889ns (17.313%)  route 47.231ns (82.687%))
  Logic Levels:           52  (LUT2=8 LUT3=6 LUT4=3 LUT5=12 LUT6=23)
  Clock Path Skew:        0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 198.715 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 99.065 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.605    99.065    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X57Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.459    99.524 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/Q
                         net (fo=162, routed)         1.898   101.422    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[5]
    SLICE_X71Y119        LUT5 (Prop_lut5_I0_O)        0.152   101.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_29/O
                         net (fo=14, routed)          1.397   102.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_1
    SLICE_X72Y116        LUT6 (Prop_lut6_I0_O)        0.332   103.303 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26/O
                         net (fo=1, routed)           1.220   104.523    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26_n_2
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.124   104.647 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           1.028   105.675    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X70Y123        LUT6 (Prop_lut6_I2_O)        0.124   105.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.855   107.655    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X56Y112        LUT2 (Prop_lut2_I1_O)        0.150   107.805 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          1.060   108.865    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X54Y111        LUT6 (Prop_lut6_I4_O)        0.328   109.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           1.318   110.511    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.152   110.663 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.079   111.742    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X62Y107        LUT2 (Prop_lut2_I1_O)        0.348   112.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.951   113.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I2_O)        0.124   113.165 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   113.336    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y104        LUT2 (Prop_lut2_I0_O)        0.124   113.460 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.763   114.223    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   114.347 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.097   115.443    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.118   115.561 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.610   116.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.326   116.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.566   117.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X56Y111        LUT5 (Prop_lut5_I0_O)        0.116   117.179 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.922   118.101    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.366   118.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.937   119.405    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X62Y107        LUT2 (Prop_lut2_I0_O)        0.318   119.723 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.557   120.280    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y107        LUT6 (Prop_lut6_I3_O)        0.328   120.608 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.721   121.329    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.124   121.453 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.904   122.357    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.124   122.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.428   122.909    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124   123.033 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.631   123.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X59Y108        LUT4 (Prop_lut4_I2_O)        0.118   123.783 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.640   124.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X58Y105        LUT5 (Prop_lut5_I3_O)        0.326   124.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.913   125.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X42Y102        LUT5 (Prop_lut5_I1_O)        0.124   125.786 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.626   126.412    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124   126.536 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   127.586    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.148   127.734 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.622   128.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X56Y111        LUT6 (Prop_lut6_I4_O)        0.328   128.684 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.302   128.987    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X55Y111        LUT5 (Prop_lut5_I0_O)        0.124   129.111 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.788   129.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.116   130.015 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.950   130.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X57Y106        LUT2 (Prop_lut2_I1_O)        0.328   131.293 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14/O
                         net (fo=1, routed)           0.661   131.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14_n_2
    SLICE_X60Y106        LUT6 (Prop_lut6_I5_O)        0.124   132.078 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=16, routed)          0.988   133.066    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_2
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.124   133.189 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.961   134.151    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.124   134.275 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.541   134.816    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X56Y112        LUT6 (Prop_lut6_I5_O)        0.124   134.940 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.300   135.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X55Y112        LUT5 (Prop_lut5_I0_O)        0.124   135.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.823   136.186    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X61Y111        LUT5 (Prop_lut5_I1_O)        0.150   136.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.838   137.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.326   137.500 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.466   137.966    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.124   138.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.933   139.023    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X55Y104        LUT6 (Prop_lut6_I0_O)        0.124   139.147 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.116   140.263    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.124   140.387 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.455   140.842    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.116   140.958 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.480   141.438    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.328   141.766 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.749   142.515    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.116   142.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.789   143.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X60Y103        LUT5 (Prop_lut5_I3_O)        0.328   143.747 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.807   145.554    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124   145.678 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.566   146.244    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I0_O)        0.124   146.368 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.627   146.994    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X54Y104        LUT6 (Prop_lut6_I2_O)        0.124   147.118 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.134   148.252    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.116   148.368 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.345   148.712    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X59Y113        LUT2 (Prop_lut2_I1_O)        0.328   149.040 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.407   149.447    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.124   149.571 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.650   150.222    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.124   150.346 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.945   151.291    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X59Y101        LUT6 (Prop_lut6_I0_O)        0.124   151.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.465   151.880    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X58Y99         LUT6 (Prop_lut6_I1_O)        0.124   152.004 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16__0/O
                         net (fo=16, routed)          4.181   156.185    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y9          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.735   198.715    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   199.195    
                         clock uncertainty           -0.185   199.010    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   198.444    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.444    
                         arrival time                        -156.185    
  -------------------------------------------------------------------
                         slack                                 42.259    

Slack (MET) :             42.499ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        56.710ns  (logic 9.889ns (17.438%)  route 46.821ns (82.562%))
  Logic Levels:           52  (LUT2=8 LUT3=6 LUT4=3 LUT5=12 LUT6=23)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 198.545 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 99.065 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.605    99.065    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X57Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.459    99.524 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/Q
                         net (fo=162, routed)         1.898   101.422    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[5]
    SLICE_X71Y119        LUT5 (Prop_lut5_I0_O)        0.152   101.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_29/O
                         net (fo=14, routed)          1.397   102.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_1
    SLICE_X72Y116        LUT6 (Prop_lut6_I0_O)        0.332   103.303 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26/O
                         net (fo=1, routed)           1.220   104.523    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26_n_2
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.124   104.647 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           1.028   105.675    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X70Y123        LUT6 (Prop_lut6_I2_O)        0.124   105.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.855   107.655    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X56Y112        LUT2 (Prop_lut2_I1_O)        0.150   107.805 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          1.060   108.865    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X54Y111        LUT6 (Prop_lut6_I4_O)        0.328   109.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           1.318   110.511    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.152   110.663 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.079   111.742    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X62Y107        LUT2 (Prop_lut2_I1_O)        0.348   112.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.951   113.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I2_O)        0.124   113.165 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   113.336    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y104        LUT2 (Prop_lut2_I0_O)        0.124   113.460 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.763   114.223    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   114.347 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.097   115.443    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.118   115.561 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.610   116.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.326   116.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.566   117.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X56Y111        LUT5 (Prop_lut5_I0_O)        0.116   117.179 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.922   118.101    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.366   118.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.937   119.405    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X62Y107        LUT2 (Prop_lut2_I0_O)        0.318   119.723 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.557   120.280    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y107        LUT6 (Prop_lut6_I3_O)        0.328   120.608 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.721   121.329    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.124   121.453 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.904   122.357    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.124   122.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.428   122.909    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124   123.033 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.631   123.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X59Y108        LUT4 (Prop_lut4_I2_O)        0.118   123.783 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.640   124.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X58Y105        LUT5 (Prop_lut5_I3_O)        0.326   124.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.913   125.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X42Y102        LUT5 (Prop_lut5_I1_O)        0.124   125.786 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.626   126.412    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124   126.536 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   127.586    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.148   127.734 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.622   128.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X56Y111        LUT6 (Prop_lut6_I4_O)        0.328   128.684 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.302   128.987    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X55Y111        LUT5 (Prop_lut5_I0_O)        0.124   129.111 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.788   129.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.116   130.015 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.950   130.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X57Y106        LUT2 (Prop_lut2_I1_O)        0.328   131.293 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14/O
                         net (fo=1, routed)           0.661   131.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14_n_2
    SLICE_X60Y106        LUT6 (Prop_lut6_I5_O)        0.124   132.078 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=16, routed)          0.988   133.066    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_2
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.124   133.189 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.961   134.151    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.124   134.275 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.541   134.816    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X56Y112        LUT6 (Prop_lut6_I5_O)        0.124   134.940 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.300   135.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X55Y112        LUT5 (Prop_lut5_I0_O)        0.124   135.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.823   136.186    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X61Y111        LUT5 (Prop_lut5_I1_O)        0.150   136.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.838   137.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.326   137.500 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.466   137.966    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.124   138.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.933   139.023    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X55Y104        LUT6 (Prop_lut6_I0_O)        0.124   139.147 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.116   140.263    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.124   140.387 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.455   140.842    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.116   140.958 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.480   141.438    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.328   141.766 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.749   142.515    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.116   142.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.789   143.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X60Y103        LUT5 (Prop_lut5_I3_O)        0.328   143.747 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.807   145.554    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124   145.678 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.566   146.244    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I0_O)        0.124   146.368 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.627   146.994    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X54Y104        LUT6 (Prop_lut6_I2_O)        0.124   147.118 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.134   148.252    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.116   148.368 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.345   148.712    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X59Y113        LUT2 (Prop_lut2_I1_O)        0.328   149.040 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.407   149.447    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.124   149.571 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.650   150.222    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.124   150.346 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.945   151.291    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X59Y101        LUT6 (Prop_lut6_I0_O)        0.124   151.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.465   151.880    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X58Y99         LUT6 (Prop_lut6_I1_O)        0.124   152.004 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16__0/O
                         net (fo=16, routed)          3.770   155.775    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.566   198.545    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   199.026    
                         clock uncertainty           -0.185   198.840    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   198.274    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.274    
                         arrival time                        -155.775    
  -------------------------------------------------------------------
                         slack                                 42.499    

Slack (MET) :             42.521ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        56.685ns  (logic 9.889ns (17.446%)  route 46.796ns (82.554%))
  Logic Levels:           52  (LUT2=8 LUT3=6 LUT4=3 LUT5=12 LUT6=23)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 198.541 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 99.065 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.605    99.065    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X57Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.459    99.524 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/Q
                         net (fo=162, routed)         1.898   101.422    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[5]
    SLICE_X71Y119        LUT5 (Prop_lut5_I0_O)        0.152   101.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_29/O
                         net (fo=14, routed)          1.397   102.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_1
    SLICE_X72Y116        LUT6 (Prop_lut6_I0_O)        0.332   103.303 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26/O
                         net (fo=1, routed)           1.220   104.523    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26_n_2
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.124   104.647 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           1.028   105.675    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X70Y123        LUT6 (Prop_lut6_I2_O)        0.124   105.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.855   107.655    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X56Y112        LUT2 (Prop_lut2_I1_O)        0.150   107.805 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          1.060   108.865    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X54Y111        LUT6 (Prop_lut6_I4_O)        0.328   109.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           1.318   110.511    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.152   110.663 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.079   111.742    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X62Y107        LUT2 (Prop_lut2_I1_O)        0.348   112.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.951   113.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I2_O)        0.124   113.165 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   113.336    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y104        LUT2 (Prop_lut2_I0_O)        0.124   113.460 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.763   114.223    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   114.347 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.097   115.443    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.118   115.561 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.610   116.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.326   116.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.566   117.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X56Y111        LUT5 (Prop_lut5_I0_O)        0.116   117.179 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.922   118.101    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.366   118.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.937   119.405    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X62Y107        LUT2 (Prop_lut2_I0_O)        0.318   119.723 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.557   120.280    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y107        LUT6 (Prop_lut6_I3_O)        0.328   120.608 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.721   121.329    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.124   121.453 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.904   122.357    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.124   122.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.428   122.909    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124   123.033 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.631   123.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X59Y108        LUT4 (Prop_lut4_I2_O)        0.118   123.783 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.640   124.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X58Y105        LUT5 (Prop_lut5_I3_O)        0.326   124.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.913   125.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X42Y102        LUT5 (Prop_lut5_I1_O)        0.124   125.786 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.626   126.412    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124   126.536 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   127.586    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.148   127.734 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.622   128.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X56Y111        LUT6 (Prop_lut6_I4_O)        0.328   128.684 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.302   128.987    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X55Y111        LUT5 (Prop_lut5_I0_O)        0.124   129.111 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.788   129.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.116   130.015 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.950   130.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X57Y106        LUT2 (Prop_lut2_I1_O)        0.328   131.293 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14/O
                         net (fo=1, routed)           0.661   131.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14_n_2
    SLICE_X60Y106        LUT6 (Prop_lut6_I5_O)        0.124   132.078 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=16, routed)          0.988   133.066    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_2
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.124   133.189 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.961   134.151    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.124   134.275 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.541   134.816    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X56Y112        LUT6 (Prop_lut6_I5_O)        0.124   134.940 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.300   135.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X55Y112        LUT5 (Prop_lut5_I0_O)        0.124   135.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.823   136.186    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X61Y111        LUT5 (Prop_lut5_I1_O)        0.150   136.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.838   137.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.326   137.500 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.466   137.966    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.124   138.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.933   139.023    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X55Y104        LUT6 (Prop_lut6_I0_O)        0.124   139.147 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.116   140.263    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.124   140.387 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.455   140.842    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.116   140.958 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.480   141.438    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.328   141.766 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.749   142.515    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.116   142.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.789   143.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X60Y103        LUT5 (Prop_lut5_I3_O)        0.328   143.747 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.807   145.554    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124   145.678 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.566   146.244    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I0_O)        0.124   146.368 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.627   146.994    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X54Y104        LUT6 (Prop_lut6_I2_O)        0.124   147.118 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.134   148.252    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.116   148.368 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.345   148.712    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X59Y113        LUT2 (Prop_lut2_I1_O)        0.328   149.040 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.407   149.447    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.124   149.571 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.650   150.222    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.124   150.346 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.945   151.291    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X59Y101        LUT6 (Prop_lut6_I0_O)        0.124   151.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.465   151.880    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X58Y99         LUT6 (Prop_lut6_I1_O)        0.124   152.004 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16__0/O
                         net (fo=16, routed)          3.745   155.749    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.562   198.541    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   199.022    
                         clock uncertainty           -0.185   198.836    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   198.270    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.270    
                         arrival time                        -155.749    
  -------------------------------------------------------------------
                         slack                                 42.521    

Slack (MET) :             42.585ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        56.610ns  (logic 10.085ns (17.815%)  route 46.525ns (82.185%))
  Logic Levels:           52  (LUT2=7 LUT3=8 LUT4=2 LUT5=13 LUT6=22)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 198.531 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 99.065 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.605    99.065    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X57Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.459    99.524 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/Q
                         net (fo=162, routed)         1.898   101.422    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[5]
    SLICE_X71Y119        LUT5 (Prop_lut5_I0_O)        0.152   101.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_29/O
                         net (fo=14, routed)          1.397   102.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_1
    SLICE_X72Y116        LUT6 (Prop_lut6_I0_O)        0.332   103.303 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26/O
                         net (fo=1, routed)           1.220   104.523    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26_n_2
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.124   104.647 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           1.028   105.675    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X70Y123        LUT6 (Prop_lut6_I2_O)        0.124   105.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.855   107.655    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X56Y112        LUT2 (Prop_lut2_I1_O)        0.150   107.805 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          1.060   108.865    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X54Y111        LUT6 (Prop_lut6_I4_O)        0.328   109.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           1.318   110.511    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.152   110.663 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.079   111.742    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X62Y107        LUT2 (Prop_lut2_I1_O)        0.348   112.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.951   113.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I2_O)        0.124   113.165 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   113.336    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y104        LUT2 (Prop_lut2_I0_O)        0.124   113.460 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.763   114.223    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   114.347 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.097   115.443    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.118   115.561 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.610   116.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.326   116.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.566   117.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X56Y111        LUT5 (Prop_lut5_I0_O)        0.116   117.179 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.922   118.101    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.366   118.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.937   119.405    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X62Y107        LUT2 (Prop_lut2_I0_O)        0.318   119.723 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.557   120.280    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y107        LUT6 (Prop_lut6_I3_O)        0.328   120.608 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.721   121.329    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.124   121.453 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.904   122.357    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.124   122.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.428   122.909    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124   123.033 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.631   123.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X59Y108        LUT4 (Prop_lut4_I2_O)        0.118   123.783 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.640   124.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X58Y105        LUT5 (Prop_lut5_I3_O)        0.326   124.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.913   125.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X42Y102        LUT5 (Prop_lut5_I1_O)        0.124   125.786 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.626   126.412    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124   126.536 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   127.586    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.148   127.734 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.622   128.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X56Y111        LUT6 (Prop_lut6_I4_O)        0.328   128.684 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.302   128.987    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X55Y111        LUT5 (Prop_lut5_I0_O)        0.124   129.111 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.788   129.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.116   130.015 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.950   130.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X57Y106        LUT2 (Prop_lut2_I1_O)        0.328   131.293 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14/O
                         net (fo=1, routed)           0.661   131.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14_n_2
    SLICE_X60Y106        LUT6 (Prop_lut6_I5_O)        0.124   132.078 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=16, routed)          0.988   133.066    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_2
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.124   133.189 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.961   134.151    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.124   134.275 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.541   134.816    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X56Y112        LUT6 (Prop_lut6_I5_O)        0.124   134.940 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.300   135.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X55Y112        LUT5 (Prop_lut5_I0_O)        0.124   135.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.823   136.186    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X61Y111        LUT5 (Prop_lut5_I1_O)        0.150   136.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.838   137.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.326   137.500 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.466   137.966    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.124   138.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.933   139.023    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X55Y104        LUT6 (Prop_lut6_I0_O)        0.124   139.147 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.116   140.263    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.124   140.387 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.455   140.842    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.116   140.958 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.480   141.438    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.328   141.766 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.749   142.515    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.116   142.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.789   143.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X60Y103        LUT5 (Prop_lut5_I3_O)        0.328   143.747 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.807   145.554    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124   145.678 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.566   146.244    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I0_O)        0.124   146.368 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.627   146.994    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X54Y104        LUT6 (Prop_lut6_I2_O)        0.124   147.118 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.134   148.252    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.116   148.368 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.733   149.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X59Y112        LUT3 (Prop_lut3_I2_O)        0.322   149.423 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.436   149.860    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X59Y112        LUT5 (Prop_lut5_I2_O)        0.326   150.186 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.583   150.769    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X58Y109        LUT3 (Prop_lut3_I2_O)        0.124   150.893 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.769   151.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X60Y106        LUT6 (Prop_lut6_I0_O)        0.124   151.786 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.657   152.443    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X58Y101        LUT6 (Prop_lut6_I1_O)        0.124   152.567 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          3.108   155.675    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y14         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.552   198.531    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   199.012    
                         clock uncertainty           -0.185   198.826    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.260    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.260    
                         arrival time                        -155.675    
  -------------------------------------------------------------------
                         slack                                 42.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_value_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/values/r_profiler_sample_data_index_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.944%)  route 0.195ns (58.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/debugger/o_clk_5mhz
    SLICE_X69Y103        FDCE                                         r  debuggerTop/debugger/r_value_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/debugger/r_value_data_reg[7]/Q
                         net (fo=4, routed)           0.195    -0.266    debuggerTop/values/r_profiler_sample_data_index_reg[15]_0[6]
    SLICE_X66Y105        FDRE                                         r  debuggerTop/values/r_profiler_sample_data_index_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.834    -0.839    debuggerTop/values/o_clk_5mhz
    SLICE_X66Y105        FDRE                                         r  debuggerTop/values/r_profiler_sample_data_index_reg[7]/C
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.185    -0.379    
    SLICE_X66Y105        FDRE (Hold_fdre_C_D)         0.063    -0.316    debuggerTop/values/r_profiler_sample_data_index_reg[7]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.016%)  route 0.116ns (33.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.556    -0.608    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X47Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.116    -0.364    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X48Y135        LUT3 (Prop_lut3_I2_O)        0.098    -0.266 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[0]
    SLICE_X48Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.826    -0.847    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X48Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism              0.254    -0.593    
                         clock uncertainty            0.185    -0.408    
    SLICE_X48Y135        FDRE (Hold_fdre_C_D)         0.091    -0.317    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_value_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/values/r_profiler_sample_data_index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.882%)  route 0.188ns (57.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/debugger/o_clk_5mhz
    SLICE_X69Y103        FDCE                                         r  debuggerTop/debugger/r_value_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/debugger/r_value_data_reg[3]/Q
                         net (fo=4, routed)           0.188    -0.273    debuggerTop/values/r_profiler_sample_data_index_reg[15]_0[2]
    SLICE_X66Y105        FDRE                                         r  debuggerTop/values/r_profiler_sample_data_index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.834    -0.839    debuggerTop/values/o_clk_5mhz
    SLICE_X66Y105        FDRE                                         r  debuggerTop/values/r_profiler_sample_data_index_reg[3]/C
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.185    -0.379    
    SLICE_X66Y105        FDRE (Hold_fdre_C_D)         0.052    -0.327    debuggerTop/values/r_profiler_sample_data_index_reg[3]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        1.717ns  (logic 0.181ns (10.544%)  route 1.536ns (89.456%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns = ( 99.153 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.800    99.636    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X54Y111        LUT4 (Prop_lut4_I1_O)        0.044    99.680 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           0.156    99.837    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X54Y111        LUT6 (Prop_lut6_I2_O)        0.111    99.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.080   100.028    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]_0
    SLICE_X55Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.826    99.153    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X55Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.557    99.709    
                         clock uncertainty            0.185    99.895    
    SLICE_X55Y111        FDCE (Hold_fdce_C_D)         0.079    99.974    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                        -99.974    
                         arrival time                         100.028    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.590%)  route 0.182ns (56.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.554    -0.610    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y136        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/Q
                         net (fo=2, routed)           0.182    -0.287    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus1[1]
    SLICE_X52Y136        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.822    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X52Y136        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.253    -0.597    
                         clock uncertainty            0.185    -0.412    
    SLICE_X52Y136        FDRE (Hold_fdre_C_D)         0.070    -0.342    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[13]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        0.356ns  (logic 0.167ns (46.944%)  route 0.189ns (53.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 99.164 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 99.401 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.565    99.401    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X50Y93         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDCE (Prop_fdce_C_Q)         0.167    99.568 r  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[12]/Q
                         net (fo=2, routed)           0.189    99.756    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg_n_2_[12]
    SLICE_X49Y93         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.837    99.164    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X49Y93         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.275    99.439    
                         clock uncertainty            0.185    99.624    
    SLICE_X49Y93         FDCE (Hold_fdce_C_D)         0.077    99.701    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[13]
  -------------------------------------------------------------------
                         required time                        -99.701    
                         arrival time                          99.756    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_video_address_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/mcu_patterntable/r_nes_write_address_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        0.335ns  (logic 0.146ns (43.647%)  route 0.188ns (56.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns = ( 99.162 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 99.401 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.565    99.401    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X52Y99         FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.146    99.547 r  debuggerTop/nes/ppu/r_video_address_reg[4]/Q
                         net (fo=4, routed)           0.188    99.735    debuggerTop/mcu_patterntable/o_address_nametable[4]
    SLICE_X55Y99         FDCE                                         r  debuggerTop/mcu_patterntable/r_nes_write_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.835    99.162    debuggerTop/mcu_patterntable/o_clk_5mhz
    SLICE_X55Y99         FDCE                                         r  debuggerTop/mcu_patterntable/r_nes_write_address_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.255    99.417    
                         clock uncertainty            0.185    99.602    
    SLICE_X55Y99         FDCE (Hold_fdce_C_D)         0.077    99.679    debuggerTop/mcu_patterntable/r_nes_write_address_reg[4]
  -------------------------------------------------------------------
                         required time                        -99.679    
                         arrival time                          99.735    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_value_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/values/r_profiler_sample_index_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.939%)  route 0.187ns (57.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/debugger/o_clk_5mhz
    SLICE_X68Y104        FDCE                                         r  debuggerTop/debugger/r_value_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/debugger/r_value_data_reg[10]/Q
                         net (fo=3, routed)           0.187    -0.274    debuggerTop/values/r_profiler_sample_data_index_reg[15]_0[9]
    SLICE_X65Y103        FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.834    -0.839    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y103        FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[10]/C
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.185    -0.379    
    SLICE_X65Y103        FDRE (Hold_fdre_C_D)         0.046    -0.333    debuggerTop/values/r_profiler_sample_index_reg[10]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.590%)  route 0.182ns (56.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.554    -0.610    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y136        FDSE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y136        FDSE (Prop_fdse_C_Q)         0.141    -0.469 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/Q
                         net (fo=2, routed)           0.182    -0.287    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus1[0]
    SLICE_X52Y136        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.822    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X52Y136        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.253    -0.597    
                         clock uncertainty            0.185    -0.412    
    SLICE_X52Y136        FDRE (Hold_fdre_C_D)         0.066    -0.346    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_ppuctrl_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_video_address_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        0.360ns  (logic 0.212ns (58.844%)  route 0.148ns (41.157%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns = ( 99.157 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 99.396 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.560    99.396    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X50Y102        FDCE                                         r  debuggerTop/nes/ppu/r_ppuctrl_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDCE (Prop_fdce_C_Q)         0.167    99.563 r  debuggerTop/nes/ppu/r_ppuctrl_reg[4]/Q
                         net (fo=2, routed)           0.148    99.711    debuggerTop/nes/ppu/r_ppuctrl_reg[4]_0
    SLICE_X51Y101        LUT4 (Prop_lut4_I2_O)        0.045    99.756 r  debuggerTop/nes/ppu/r_video_address[12]_i_1/O
                         net (fo=1, routed)           0.000    99.756    debuggerTop/nes/ppu/r_video_address[12]_i_1_n_2
    SLICE_X51Y101        FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.830    99.157    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X51Y101        FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.255    99.412    
                         clock uncertainty            0.185    99.597    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.099    99.696    debuggerTop/nes/ppu/r_video_address_reg[12]
  -------------------------------------------------------------------
                         required time                        -99.696    
                         arrival time                          99.756    
  -------------------------------------------------------------------
                         slack                                  0.060    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       22.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.692ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[157][15]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.730ns  (logic 2.454ns (14.668%)  route 14.276ns (85.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 38.248 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.650    -0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y52         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.564 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=510, routed)        14.276    15.840    debuggerTop/video_output/D[7]
    SLICE_X32Y177        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[157][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.665    38.248    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y177        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[157][15]/C
                         clock pessimism              0.488    38.737    
                         clock uncertainty           -0.138    38.599    
    SLICE_X32Y177        FDCE (Setup_fdce_C_D)       -0.067    38.532    debuggerTop/video_output/r_linebuffer1_reg[157][15]
  -------------------------------------------------------------------
                         required time                         38.532    
                         arrival time                         -15.840    
  -------------------------------------------------------------------
                         slack                                 22.692    

Slack (MET) :             23.026ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[159][15]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.434ns  (logic 2.454ns (14.933%)  route 13.980ns (85.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 38.247 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.650    -0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y52         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.564 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=510, routed)        13.980    15.544    debuggerTop/video_output/D[7]
    SLICE_X34Y177        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[159][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.664    38.247    debuggerTop/video_output/o_clk_25mhz
    SLICE_X34Y177        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[159][15]/C
                         clock pessimism              0.488    38.736    
                         clock uncertainty           -0.138    38.598    
    SLICE_X34Y177        FDCE (Setup_fdce_C_D)       -0.028    38.570    debuggerTop/video_output/r_linebuffer1_reg[159][15]
  -------------------------------------------------------------------
                         required time                         38.570    
                         arrival time                         -15.544    
  -------------------------------------------------------------------
                         slack                                 23.026    

Slack (MET) :             23.236ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[150][15]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.186ns  (logic 2.454ns (15.161%)  route 13.732ns (84.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 38.248 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.650    -0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y52         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.564 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=510, routed)        13.732    15.297    debuggerTop/video_output/D[7]
    SLICE_X33Y177        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[150][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.665    38.248    debuggerTop/video_output/o_clk_25mhz
    SLICE_X33Y177        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[150][15]/C
                         clock pessimism              0.488    38.737    
                         clock uncertainty           -0.138    38.599    
    SLICE_X33Y177        FDCE (Setup_fdce_C_D)       -0.067    38.532    debuggerTop/video_output/r_linebuffer1_reg[150][15]
  -------------------------------------------------------------------
                         required time                         38.532    
                         arrival time                         -15.297    
  -------------------------------------------------------------------
                         slack                                 23.236    

Slack (MET) :             23.244ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[171][15]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.221ns  (logic 2.454ns (15.129%)  route 13.767ns (84.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 38.255 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.650    -0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y52         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.564 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=510, routed)        13.767    15.331    debuggerTop/video_output/D[7]
    SLICE_X42Y192        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[171][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.672    38.255    debuggerTop/video_output/o_clk_25mhz
    SLICE_X42Y192        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[171][15]/C
                         clock pessimism              0.488    38.744    
                         clock uncertainty           -0.138    38.606    
    SLICE_X42Y192        FDCE (Setup_fdce_C_D)       -0.031    38.575    debuggerTop/video_output/r_linebuffer0_reg[171][15]
  -------------------------------------------------------------------
                         required time                         38.575    
                         arrival time                         -15.331    
  -------------------------------------------------------------------
                         slack                                 23.244    

Slack (MET) :             23.252ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[145][15]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.175ns  (logic 2.454ns (15.172%)  route 13.721ns (84.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 38.244 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.650    -0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y52         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.564 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=510, routed)        13.721    15.285    debuggerTop/video_output/D[7]
    SLICE_X36Y174        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[145][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.661    38.244    debuggerTop/video_output/o_clk_25mhz
    SLICE_X36Y174        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[145][15]/C
                         clock pessimism              0.488    38.733    
                         clock uncertainty           -0.138    38.595    
    SLICE_X36Y174        FDCE (Setup_fdce_C_D)       -0.058    38.537    debuggerTop/video_output/r_linebuffer1_reg[145][15]
  -------------------------------------------------------------------
                         required time                         38.537    
                         arrival time                         -15.285    
  -------------------------------------------------------------------
                         slack                                 23.252    

Slack (MET) :             23.255ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[152][15]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.172ns  (logic 2.454ns (15.174%)  route 13.718ns (84.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 38.244 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.650    -0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y52         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.564 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=510, routed)        13.718    15.282    debuggerTop/video_output/D[7]
    SLICE_X37Y174        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[152][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.661    38.244    debuggerTop/video_output/o_clk_25mhz
    SLICE_X37Y174        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[152][15]/C
                         clock pessimism              0.488    38.733    
                         clock uncertainty           -0.138    38.595    
    SLICE_X37Y174        FDCE (Setup_fdce_C_D)       -0.058    38.537    debuggerTop/video_output/r_linebuffer1_reg[152][15]
  -------------------------------------------------------------------
                         required time                         38.537    
                         arrival time                         -15.282    
  -------------------------------------------------------------------
                         slack                                 23.255    

Slack (MET) :             23.282ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[158][15]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.140ns  (logic 2.454ns (15.205%)  route 13.686ns (84.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 38.248 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.650    -0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y52         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.564 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=510, routed)        13.686    15.250    debuggerTop/video_output/D[7]
    SLICE_X31Y177        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[158][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.665    38.248    debuggerTop/video_output/o_clk_25mhz
    SLICE_X31Y177        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[158][15]/C
                         clock pessimism              0.488    38.737    
                         clock uncertainty           -0.138    38.599    
    SLICE_X31Y177        FDCE (Setup_fdce_C_D)       -0.067    38.532    debuggerTop/video_output/r_linebuffer1_reg[158][15]
  -------------------------------------------------------------------
                         required time                         38.532    
                         arrival time                         -15.250    
  -------------------------------------------------------------------
                         slack                                 23.282    

Slack (MET) :             23.365ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[170][14]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.011ns  (logic 2.454ns (15.327%)  route 13.557ns (84.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 38.230 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.650    -0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y52         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[2])
                                                      2.454     1.564 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[2]
                         net (fo=510, routed)        13.557    15.121    debuggerTop/video_output/D[6]
    SLICE_X52Y176        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[170][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.647    38.230    debuggerTop/video_output/o_clk_25mhz
    SLICE_X52Y176        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[170][14]/C
                         clock pessimism              0.488    38.719    
                         clock uncertainty           -0.138    38.581    
    SLICE_X52Y176        FDCE (Setup_fdce_C_D)       -0.095    38.486    debuggerTop/video_output/r_linebuffer1_reg[170][14]
  -------------------------------------------------------------------
                         required time                         38.486    
                         arrival time                         -15.121    
  -------------------------------------------------------------------
                         slack                                 23.365    

Slack (MET) :             23.366ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[162][14]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.062ns  (logic 2.454ns (15.278%)  route 13.608ns (84.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 38.230 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.650    -0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y52         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[2])
                                                      2.454     1.564 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[2]
                         net (fo=510, routed)        13.608    15.173    debuggerTop/video_output/D[6]
    SLICE_X54Y176        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[162][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.647    38.230    debuggerTop/video_output/o_clk_25mhz
    SLICE_X54Y176        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[162][14]/C
                         clock pessimism              0.488    38.719    
                         clock uncertainty           -0.138    38.581    
    SLICE_X54Y176        FDCE (Setup_fdce_C_D)       -0.043    38.538    debuggerTop/video_output/r_linebuffer1_reg[162][14]
  -------------------------------------------------------------------
                         required time                         38.538    
                         arrival time                         -15.173    
  -------------------------------------------------------------------
                         slack                                 23.366    

Slack (MET) :             23.385ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[160][15]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.080ns  (logic 2.454ns (15.261%)  route 13.626ns (84.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 38.255 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.650    -0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y52         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.564 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=510, routed)        13.626    15.190    debuggerTop/video_output/D[7]
    SLICE_X42Y191        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[160][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.672    38.255    debuggerTop/video_output/o_clk_25mhz
    SLICE_X42Y191        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[160][15]/C
                         clock pessimism              0.488    38.744    
                         clock uncertainty           -0.138    38.606    
    SLICE_X42Y191        FDCE (Setup_fdce_C_D)       -0.031    38.575    debuggerTop/video_output/r_linebuffer0_reg[160][15]
  -------------------------------------------------------------------
                         required time                         38.575    
                         arrival time                         -15.190    
  -------------------------------------------------------------------
                         slack                                 23.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.402%)  route 0.133ns (48.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X43Y136        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.133    -0.332    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1]
    SLICE_X43Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.826    -0.846    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X43Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.255    -0.591    
                         clock uncertainty            0.138    -0.453    
    SLICE_X43Y135        FDRE (Hold_fdre_C_D)         0.066    -0.387    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.035%)  route 0.142ns (42.965%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.641    -0.523    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X27Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y169        FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  debuggerTop/vga_generator/r_y_reg[1]/Q
                         net (fo=8, routed)           0.142    -0.239    debuggerTop/vga_generator/w_vga_y[1]
    SLICE_X26Y169        LUT5 (Prop_lut5_I1_O)        0.048    -0.191 r  debuggerTop/vga_generator/r_y[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    debuggerTop/vga_generator/r_y[4]_i_1_n_2
    SLICE_X26Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X26Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[4]/C
                         clock pessimism              0.248    -0.510    
                         clock uncertainty            0.138    -0.372    
    SLICE_X26Y169        FDCE (Hold_fdce_C_D)         0.105    -0.267    debuggerTop/vga_generator/r_y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.859%)  route 0.135ns (42.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X25Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/vga_generator/r_x_reg[6]/Q
                         net (fo=95, routed)          0.135    -0.244    debuggerTop/vga_generator/Q[5]
    SLICE_X24Y167        LUT6 (Prop_lut6_I4_O)        0.045    -0.199 r  debuggerTop/vga_generator/r_x[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    debuggerTop/vga_generator/r_x[8]
    SLICE_X24Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.917    -0.756    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X24Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/C
                         clock pessimism              0.248    -0.508    
                         clock uncertainty            0.138    -0.370    
    SLICE_X24Y167        FDCE (Hold_fdce_C_D)         0.092    -0.278    debuggerTop/vga_generator/r_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.148ns (54.071%)  route 0.126ns (45.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X42Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y135        FDRE (Prop_fdre_C_Q)         0.148    -0.458 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/Q
                         net (fo=1, routed)           0.126    -0.332    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dest_out
    SLICE_X40Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.138    -0.431    
    SLICE_X40Y135        FDRE (Hold_fdre_C_D)         0.017    -0.414    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.470%)  route 0.143ns (43.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.641    -0.523    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X27Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y169        FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  debuggerTop/vga_generator/r_y_reg[1]/Q
                         net (fo=8, routed)           0.143    -0.238    debuggerTop/vga_generator/w_vga_y[1]
    SLICE_X26Y169        LUT6 (Prop_lut6_I4_O)        0.045    -0.193 r  debuggerTop/vga_generator/r_y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    debuggerTop/vga_generator/r_y[5]_i_1_n_2
    SLICE_X26Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X26Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
                         clock pessimism              0.248    -0.510    
                         clock uncertainty            0.138    -0.372    
    SLICE_X26Y169        FDCE (Hold_fdce_C_D)         0.092    -0.280    debuggerTop/vga_generator/r_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_linebuffer_write_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer_write_index_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.189ns (55.020%)  route 0.155ns (44.980%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.640    -0.524    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y170        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y170        FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  debuggerTop/video_output/r_linebuffer_write_index_reg[0]/Q
                         net (fo=164, routed)         0.155    -0.228    debuggerTop/video_output/o_debug_linebuffer_write_index[0]
    SLICE_X26Y170        LUT4 (Prop_lut4_I3_O)        0.048    -0.180 r  debuggerTop/video_output/r_linebuffer_write_index[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    debuggerTop/video_output/p_0_in[1]
    SLICE_X26Y170        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.914    -0.759    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y170        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[1]/C
                         clock pessimism              0.248    -0.511    
                         clock uncertainty            0.138    -0.373    
    SLICE_X26Y170        FDCE (Hold_fdce_C_D)         0.105    -0.268    debuggerTop/video_output/r_linebuffer_write_index_reg[1]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.189ns (54.596%)  route 0.157ns (45.404%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.641    -0.523    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X26Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y169        FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  debuggerTop/vga_generator/r_y_reg[5]/Q
                         net (fo=6, routed)           0.157    -0.225    debuggerTop/vga_generator/w_vga_y[5]
    SLICE_X25Y169        LUT5 (Prop_lut5_I2_O)        0.048    -0.177 r  debuggerTop/vga_generator/r_y[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    debuggerTop/vga_generator/r_y[8]_i_1_n_2
    SLICE_X25Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X25Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[8]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.138    -0.371    
    SLICE_X25Y169        FDCE (Hold_fdce_C_D)         0.105    -0.266    debuggerTop/vga_generator/r_y_reg[8]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.190ns (54.570%)  route 0.158ns (45.430%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.641    -0.523    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X26Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y169        FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  debuggerTop/vga_generator/r_y_reg[5]/Q
                         net (fo=6, routed)           0.158    -0.224    debuggerTop/vga_generator/w_vga_y[5]
    SLICE_X25Y169        LUT4 (Prop_lut4_I2_O)        0.049    -0.175 r  debuggerTop/vga_generator/r_y[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    debuggerTop/vga_generator/r_y[7]_i_1_n_2
    SLICE_X25Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X25Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[7]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.138    -0.371    
    SLICE_X25Y169        FDCE (Hold_fdce_C_D)         0.107    -0.264    debuggerTop/vga_generator/r_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X41Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y135        FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.359    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[1]
    SLICE_X41Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X41Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/C
                         clock pessimism              0.238    -0.606    
                         clock uncertainty            0.138    -0.468    
    SLICE_X41Y135        FDRE (Hold_fdre_C_D)         0.017    -0.451    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_linebuffer_write_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer_write_index_reg[3]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.464%)  route 0.156ns (45.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.640    -0.524    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y170        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y170        FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  debuggerTop/video_output/r_linebuffer_write_index_reg[0]/Q
                         net (fo=164, routed)         0.156    -0.227    debuggerTop/video_output/o_debug_linebuffer_write_index[0]
    SLICE_X26Y170        LUT6 (Prop_lut6_I3_O)        0.045    -0.182 r  debuggerTop/video_output/r_linebuffer_write_index[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    -0.182    debuggerTop/video_output/r_linebuffer_write_index[3]_rep__0_i_1_n_2
    SLICE_X26Y170        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.914    -0.759    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y170        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[3]_rep__0/C
                         clock pessimism              0.248    -0.511    
                         clock uncertainty            0.138    -0.373    
    SLICE_X26Y170        FDCE (Hold_fdce_C_D)         0.092    -0.281    debuggerTop/video_output/r_linebuffer_write_index_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.099    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      198.658ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             198.658ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.076ns  (logic 0.478ns (44.422%)  route 0.598ns (55.578%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y136                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X50Y136        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.598     1.076    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X49Y136        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X49Y136        FDRE (Setup_fdre_C_D)       -0.266   199.734    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        199.734    
                         arrival time                          -1.076    
  -------------------------------------------------------------------
                         slack                                198.658    

Slack (MET) :             198.668ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.062ns  (logic 0.478ns (45.001%)  route 0.584ns (54.999%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y136                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X50Y136        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.584     1.062    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X49Y136        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X49Y136        FDRE (Setup_fdre_C_D)       -0.270   199.730    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        199.730    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                198.668    

Slack (MET) :             198.763ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.017ns  (logic 0.419ns (41.208%)  route 0.598ns (58.792%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y137                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X51Y137        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.598     1.017    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X50Y137        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X50Y137        FDRE (Setup_fdre_C_D)       -0.220   199.780    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        199.780    
                         arrival time                          -1.017    
  -------------------------------------------------------------------
                         slack                                198.763    

Slack (MET) :             198.845ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        0.887ns  (logic 0.419ns (47.214%)  route 0.468ns (52.786%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y136                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X51Y136        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.468     0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X48Y136        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X48Y136        FDRE (Setup_fdre_C_D)       -0.268   199.732    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        199.732    
                         arrival time                          -0.887    
  -------------------------------------------------------------------
                         slack                                198.845    

Slack (MET) :             198.852ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.053ns  (logic 0.456ns (43.306%)  route 0.597ns (56.694%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y136                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X51Y136        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.597     1.053    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X48Y136        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X48Y136        FDRE (Setup_fdre_C_D)       -0.095   199.905    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        199.905    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                198.852    

Slack (MET) :             198.861ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.092ns  (logic 0.518ns (47.439%)  route 0.574ns (52.561%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y136                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X50Y136        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.574     1.092    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X50Y137        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X50Y137        FDRE (Setup_fdre_C_D)       -0.047   199.953    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        199.953    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                198.861    

Slack (MET) :             198.881ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.076ns  (logic 0.456ns (42.373%)  route 0.620ns (57.627%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y137                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X51Y137        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.620     1.076    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X50Y137        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X50Y137        FDRE (Setup_fdre_C_D)       -0.043   199.957    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        199.957    
                         arrival time                          -1.076    
  -------------------------------------------------------------------
                         slack                                198.881    

Slack (MET) :             198.951ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        0.956ns  (logic 0.518ns (54.166%)  route 0.438ns (45.834%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y136                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X50Y136        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.438     0.956    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X49Y136        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X49Y136        FDRE (Setup_fdre_C_D)       -0.093   199.907    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        199.907    
                         arrival time                          -0.956    
  -------------------------------------------------------------------
                         slack                                198.951    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      198.658ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             198.658ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.076ns  (logic 0.478ns (44.422%)  route 0.598ns (55.578%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y136                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X50Y136        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.598     1.076    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X49Y136        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X49Y136        FDRE (Setup_fdre_C_D)       -0.266   199.734    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        199.734    
                         arrival time                          -1.076    
  -------------------------------------------------------------------
                         slack                                198.658    

Slack (MET) :             198.668ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.062ns  (logic 0.478ns (45.001%)  route 0.584ns (54.999%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y136                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X50Y136        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.584     1.062    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X49Y136        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X49Y136        FDRE (Setup_fdre_C_D)       -0.270   199.730    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        199.730    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                198.668    

Slack (MET) :             198.763ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.017ns  (logic 0.419ns (41.208%)  route 0.598ns (58.792%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y137                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X51Y137        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.598     1.017    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X50Y137        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X50Y137        FDRE (Setup_fdre_C_D)       -0.220   199.780    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        199.780    
                         arrival time                          -1.017    
  -------------------------------------------------------------------
                         slack                                198.763    

Slack (MET) :             198.845ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        0.887ns  (logic 0.419ns (47.214%)  route 0.468ns (52.786%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y136                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X51Y136        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.468     0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X48Y136        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X48Y136        FDRE (Setup_fdre_C_D)       -0.268   199.732    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        199.732    
                         arrival time                          -0.887    
  -------------------------------------------------------------------
                         slack                                198.845    

Slack (MET) :             198.852ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.053ns  (logic 0.456ns (43.306%)  route 0.597ns (56.694%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y136                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X51Y136        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.597     1.053    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X48Y136        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X48Y136        FDRE (Setup_fdre_C_D)       -0.095   199.905    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        199.905    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                198.852    

Slack (MET) :             198.861ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.092ns  (logic 0.518ns (47.439%)  route 0.574ns (52.561%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y136                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X50Y136        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.574     1.092    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X50Y137        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X50Y137        FDRE (Setup_fdre_C_D)       -0.047   199.953    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        199.953    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                198.861    

Slack (MET) :             198.881ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.076ns  (logic 0.456ns (42.373%)  route 0.620ns (57.627%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y137                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X51Y137        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.620     1.076    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X50Y137        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X50Y137        FDRE (Setup_fdre_C_D)       -0.043   199.957    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        199.957    
                         arrival time                          -1.076    
  -------------------------------------------------------------------
                         slack                                198.881    

Slack (MET) :             198.951ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        0.956ns  (logic 0.518ns (54.166%)  route 0.438ns (45.834%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y136                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X50Y136        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.438     0.956    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X49Y136        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X49Y136        FDRE (Setup_fdre_C_D)       -0.093   199.907    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        199.907    
                         arrival time                          -0.956    
  -------------------------------------------------------------------
                         slack                                198.951    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       38.328ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.328ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.012ns  (logic 0.419ns (41.405%)  route 0.593ns (58.595%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X47Y134        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.593     1.012    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X47Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X47Y135        FDRE (Setup_fdre_C_D)       -0.264    39.340    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.340    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                 38.328    

Slack (MET) :             38.432ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.079ns  (logic 0.456ns (42.271%)  route 0.623ns (57.729%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X47Y134        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.623     1.079    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X48Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X48Y134        FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -1.079    
  -------------------------------------------------------------------
                         slack                                 38.432    

Slack (MET) :             38.469ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.867ns  (logic 0.419ns (48.331%)  route 0.448ns (51.669%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X47Y134        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.448     0.867    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X47Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X47Y135        FDRE (Setup_fdre_C_D)       -0.268    39.336    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.336    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                 38.469    

Slack (MET) :             38.475ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.034ns  (logic 0.456ns (44.094%)  route 0.578ns (55.906%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X47Y134        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.578     1.034    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X47Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X47Y135        FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.034    
  -------------------------------------------------------------------
                         slack                                 38.475    

Slack (MET) :             38.478ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.858ns  (logic 0.419ns (48.845%)  route 0.439ns (51.155%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X47Y134        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.439     0.858    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X48Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X48Y134        FDRE (Setup_fdre_C_D)       -0.268    39.336    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.336    
                         arrival time                          -0.858    
  -------------------------------------------------------------------
                         slack                                 38.478    

Slack (MET) :             38.527ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.030ns  (logic 0.456ns (44.275%)  route 0.574ns (55.725%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X47Y134        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.574     1.030    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X46Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X46Y135        FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                 38.527    

Slack (MET) :             38.581ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.930ns  (logic 0.456ns (49.049%)  route 0.474ns (50.951%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X47Y134        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.474     0.930    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X47Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X47Y135        FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -0.930    
  -------------------------------------------------------------------
                         slack                                 38.581    

Slack (MET) :             38.657ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.904ns  (logic 0.456ns (50.446%)  route 0.448ns (49.554%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y135                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X45Y135        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.448     0.904    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X46Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X46Y135        FDRE (Setup_fdre_C_D)       -0.043    39.561    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.561    
                         arrival time                          -0.904    
  -------------------------------------------------------------------
                         slack                                 38.657    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       41.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.045ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        58.334ns  (logic 10.085ns (17.288%)  route 48.249ns (82.711%))
  Logic Levels:           52  (LUT2=7 LUT3=8 LUT4=2 LUT5=13 LUT6=22)
  Clock Path Skew:        0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 198.715 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 99.065 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.605    99.065    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X57Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.459    99.524 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/Q
                         net (fo=162, routed)         1.898   101.422    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[5]
    SLICE_X71Y119        LUT5 (Prop_lut5_I0_O)        0.152   101.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_29/O
                         net (fo=14, routed)          1.397   102.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_1
    SLICE_X72Y116        LUT6 (Prop_lut6_I0_O)        0.332   103.303 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26/O
                         net (fo=1, routed)           1.220   104.523    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26_n_2
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.124   104.647 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           1.028   105.675    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X70Y123        LUT6 (Prop_lut6_I2_O)        0.124   105.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.855   107.655    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X56Y112        LUT2 (Prop_lut2_I1_O)        0.150   107.805 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          1.060   108.865    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X54Y111        LUT6 (Prop_lut6_I4_O)        0.328   109.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           1.318   110.511    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.152   110.663 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.079   111.742    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X62Y107        LUT2 (Prop_lut2_I1_O)        0.348   112.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.951   113.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I2_O)        0.124   113.165 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   113.336    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y104        LUT2 (Prop_lut2_I0_O)        0.124   113.460 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.763   114.223    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   114.347 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.097   115.443    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.118   115.561 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.610   116.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.326   116.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.566   117.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X56Y111        LUT5 (Prop_lut5_I0_O)        0.116   117.179 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.922   118.101    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.366   118.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.937   119.405    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X62Y107        LUT2 (Prop_lut2_I0_O)        0.318   119.723 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.557   120.280    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y107        LUT6 (Prop_lut6_I3_O)        0.328   120.608 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.721   121.329    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.124   121.453 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.904   122.357    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.124   122.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.428   122.909    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124   123.033 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.631   123.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X59Y108        LUT4 (Prop_lut4_I2_O)        0.118   123.783 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.640   124.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X58Y105        LUT5 (Prop_lut5_I3_O)        0.326   124.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.913   125.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X42Y102        LUT5 (Prop_lut5_I1_O)        0.124   125.786 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.626   126.412    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124   126.536 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   127.586    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.148   127.734 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.622   128.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X56Y111        LUT6 (Prop_lut6_I4_O)        0.328   128.684 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.302   128.987    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X55Y111        LUT5 (Prop_lut5_I0_O)        0.124   129.111 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.788   129.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.116   130.015 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.950   130.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X57Y106        LUT2 (Prop_lut2_I1_O)        0.328   131.293 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14/O
                         net (fo=1, routed)           0.661   131.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14_n_2
    SLICE_X60Y106        LUT6 (Prop_lut6_I5_O)        0.124   132.078 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=16, routed)          0.988   133.066    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_2
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.124   133.189 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.961   134.151    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.124   134.275 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.541   134.816    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X56Y112        LUT6 (Prop_lut6_I5_O)        0.124   134.940 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.300   135.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X55Y112        LUT5 (Prop_lut5_I0_O)        0.124   135.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.823   136.186    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X61Y111        LUT5 (Prop_lut5_I1_O)        0.150   136.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.838   137.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.326   137.500 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.466   137.966    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.124   138.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.933   139.023    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X55Y104        LUT6 (Prop_lut6_I0_O)        0.124   139.147 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.116   140.263    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.124   140.387 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.455   140.842    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.116   140.958 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.480   141.438    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.328   141.766 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.749   142.515    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.116   142.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.789   143.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X60Y103        LUT5 (Prop_lut5_I3_O)        0.328   143.747 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.807   145.554    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124   145.678 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.566   146.244    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I0_O)        0.124   146.368 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.627   146.994    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X54Y104        LUT6 (Prop_lut6_I2_O)        0.124   147.118 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.134   148.252    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.116   148.368 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.733   149.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X59Y112        LUT3 (Prop_lut3_I2_O)        0.322   149.423 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.436   149.860    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X59Y112        LUT5 (Prop_lut5_I2_O)        0.326   150.186 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.583   150.769    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X58Y109        LUT3 (Prop_lut3_I2_O)        0.124   150.893 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.769   151.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X60Y106        LUT6 (Prop_lut6_I0_O)        0.124   151.786 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.657   152.443    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X58Y101        LUT6 (Prop_lut6_I1_O)        0.124   152.567 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          4.831   157.399    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y9          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.735   198.715    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   199.195    
                         clock uncertainty           -0.185   199.010    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.444    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.444    
                         arrival time                        -157.399    
  -------------------------------------------------------------------
                         slack                                 41.045    

Slack (MET) :             41.215ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        57.996ns  (logic 10.085ns (17.389%)  route 47.911ns (82.611%))
  Logic Levels:           52  (LUT2=7 LUT3=8 LUT4=2 LUT5=13 LUT6=22)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 198.546 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 99.065 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.605    99.065    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X57Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.459    99.524 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/Q
                         net (fo=162, routed)         1.898   101.422    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[5]
    SLICE_X71Y119        LUT5 (Prop_lut5_I0_O)        0.152   101.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_29/O
                         net (fo=14, routed)          1.397   102.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_1
    SLICE_X72Y116        LUT6 (Prop_lut6_I0_O)        0.332   103.303 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26/O
                         net (fo=1, routed)           1.220   104.523    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26_n_2
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.124   104.647 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           1.028   105.675    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X70Y123        LUT6 (Prop_lut6_I2_O)        0.124   105.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.855   107.655    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X56Y112        LUT2 (Prop_lut2_I1_O)        0.150   107.805 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          1.060   108.865    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X54Y111        LUT6 (Prop_lut6_I4_O)        0.328   109.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           1.318   110.511    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.152   110.663 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.079   111.742    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X62Y107        LUT2 (Prop_lut2_I1_O)        0.348   112.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.951   113.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I2_O)        0.124   113.165 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   113.336    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y104        LUT2 (Prop_lut2_I0_O)        0.124   113.460 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.763   114.223    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   114.347 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.097   115.443    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.118   115.561 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.610   116.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.326   116.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.566   117.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X56Y111        LUT5 (Prop_lut5_I0_O)        0.116   117.179 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.922   118.101    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.366   118.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.937   119.405    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X62Y107        LUT2 (Prop_lut2_I0_O)        0.318   119.723 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.557   120.280    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y107        LUT6 (Prop_lut6_I3_O)        0.328   120.608 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.721   121.329    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.124   121.453 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.904   122.357    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.124   122.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.428   122.909    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124   123.033 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.631   123.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X59Y108        LUT4 (Prop_lut4_I2_O)        0.118   123.783 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.640   124.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X58Y105        LUT5 (Prop_lut5_I3_O)        0.326   124.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.913   125.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X42Y102        LUT5 (Prop_lut5_I1_O)        0.124   125.786 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.626   126.412    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124   126.536 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   127.586    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.148   127.734 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.622   128.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X56Y111        LUT6 (Prop_lut6_I4_O)        0.328   128.684 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.302   128.987    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X55Y111        LUT5 (Prop_lut5_I0_O)        0.124   129.111 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.788   129.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.116   130.015 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.950   130.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X57Y106        LUT2 (Prop_lut2_I1_O)        0.328   131.293 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14/O
                         net (fo=1, routed)           0.661   131.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14_n_2
    SLICE_X60Y106        LUT6 (Prop_lut6_I5_O)        0.124   132.078 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=16, routed)          0.988   133.066    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_2
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.124   133.189 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.961   134.151    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.124   134.275 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.541   134.816    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X56Y112        LUT6 (Prop_lut6_I5_O)        0.124   134.940 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.300   135.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X55Y112        LUT5 (Prop_lut5_I0_O)        0.124   135.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.823   136.186    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X61Y111        LUT5 (Prop_lut5_I1_O)        0.150   136.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.838   137.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.326   137.500 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.466   137.966    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.124   138.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.933   139.023    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X55Y104        LUT6 (Prop_lut6_I0_O)        0.124   139.147 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.116   140.263    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.124   140.387 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.455   140.842    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.116   140.958 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.480   141.438    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.328   141.766 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.749   142.515    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.116   142.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.789   143.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X60Y103        LUT5 (Prop_lut5_I3_O)        0.328   143.747 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.807   145.554    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124   145.678 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.566   146.244    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I0_O)        0.124   146.368 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.627   146.994    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X54Y104        LUT6 (Prop_lut6_I2_O)        0.124   147.118 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.134   148.252    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.116   148.368 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.733   149.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X59Y112        LUT3 (Prop_lut3_I2_O)        0.322   149.423 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.436   149.860    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X59Y112        LUT5 (Prop_lut5_I2_O)        0.326   150.186 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.583   150.769    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X58Y109        LUT3 (Prop_lut3_I2_O)        0.124   150.893 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.769   151.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X60Y106        LUT6 (Prop_lut6_I0_O)        0.124   151.786 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.657   152.443    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X58Y101        LUT6 (Prop_lut6_I1_O)        0.124   152.567 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          4.493   157.061    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.567   198.546    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   199.027    
                         clock uncertainty           -0.185   198.841    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.275    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.275    
                         arrival time                        -157.061    
  -------------------------------------------------------------------
                         slack                                 41.215    

Slack (MET) :             41.509ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        57.700ns  (logic 10.085ns (17.478%)  route 47.615ns (82.522%))
  Logic Levels:           52  (LUT2=7 LUT3=8 LUT4=2 LUT5=13 LUT6=22)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 198.545 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 99.065 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.605    99.065    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X57Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.459    99.524 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/Q
                         net (fo=162, routed)         1.898   101.422    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[5]
    SLICE_X71Y119        LUT5 (Prop_lut5_I0_O)        0.152   101.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_29/O
                         net (fo=14, routed)          1.397   102.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_1
    SLICE_X72Y116        LUT6 (Prop_lut6_I0_O)        0.332   103.303 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26/O
                         net (fo=1, routed)           1.220   104.523    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26_n_2
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.124   104.647 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           1.028   105.675    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X70Y123        LUT6 (Prop_lut6_I2_O)        0.124   105.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.855   107.655    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X56Y112        LUT2 (Prop_lut2_I1_O)        0.150   107.805 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          1.060   108.865    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X54Y111        LUT6 (Prop_lut6_I4_O)        0.328   109.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           1.318   110.511    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.152   110.663 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.079   111.742    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X62Y107        LUT2 (Prop_lut2_I1_O)        0.348   112.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.951   113.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I2_O)        0.124   113.165 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   113.336    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y104        LUT2 (Prop_lut2_I0_O)        0.124   113.460 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.763   114.223    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   114.347 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.097   115.443    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.118   115.561 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.610   116.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.326   116.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.566   117.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X56Y111        LUT5 (Prop_lut5_I0_O)        0.116   117.179 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.922   118.101    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.366   118.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.937   119.405    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X62Y107        LUT2 (Prop_lut2_I0_O)        0.318   119.723 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.557   120.280    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y107        LUT6 (Prop_lut6_I3_O)        0.328   120.608 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.721   121.329    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.124   121.453 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.904   122.357    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.124   122.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.428   122.909    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124   123.033 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.631   123.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X59Y108        LUT4 (Prop_lut4_I2_O)        0.118   123.783 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.640   124.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X58Y105        LUT5 (Prop_lut5_I3_O)        0.326   124.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.913   125.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X42Y102        LUT5 (Prop_lut5_I1_O)        0.124   125.786 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.626   126.412    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124   126.536 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   127.586    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.148   127.734 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.622   128.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X56Y111        LUT6 (Prop_lut6_I4_O)        0.328   128.684 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.302   128.987    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X55Y111        LUT5 (Prop_lut5_I0_O)        0.124   129.111 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.788   129.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.116   130.015 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.950   130.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X57Y106        LUT2 (Prop_lut2_I1_O)        0.328   131.293 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14/O
                         net (fo=1, routed)           0.661   131.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14_n_2
    SLICE_X60Y106        LUT6 (Prop_lut6_I5_O)        0.124   132.078 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=16, routed)          0.988   133.066    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_2
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.124   133.189 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.961   134.151    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.124   134.275 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.541   134.816    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X56Y112        LUT6 (Prop_lut6_I5_O)        0.124   134.940 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.300   135.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X55Y112        LUT5 (Prop_lut5_I0_O)        0.124   135.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.823   136.186    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X61Y111        LUT5 (Prop_lut5_I1_O)        0.150   136.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.838   137.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.326   137.500 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.466   137.966    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.124   138.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.933   139.023    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X55Y104        LUT6 (Prop_lut6_I0_O)        0.124   139.147 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.116   140.263    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.124   140.387 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.455   140.842    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.116   140.958 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.480   141.438    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.328   141.766 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.749   142.515    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.116   142.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.789   143.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X60Y103        LUT5 (Prop_lut5_I3_O)        0.328   143.747 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.807   145.554    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124   145.678 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.566   146.244    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I0_O)        0.124   146.368 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.627   146.994    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X54Y104        LUT6 (Prop_lut6_I2_O)        0.124   147.118 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.134   148.252    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.116   148.368 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.733   149.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X59Y112        LUT3 (Prop_lut3_I2_O)        0.322   149.423 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.436   149.860    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X59Y112        LUT5 (Prop_lut5_I2_O)        0.326   150.186 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.583   150.769    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X58Y109        LUT3 (Prop_lut3_I2_O)        0.124   150.893 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.769   151.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X60Y106        LUT6 (Prop_lut6_I0_O)        0.124   151.786 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.657   152.443    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X58Y101        LUT6 (Prop_lut6_I1_O)        0.124   152.567 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          4.198   156.765    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.566   198.545    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   199.026    
                         clock uncertainty           -0.185   198.840    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.274    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.274    
                         arrival time                        -156.765    
  -------------------------------------------------------------------
                         slack                                 41.509    

Slack (MET) :             41.843ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        57.362ns  (logic 10.085ns (17.581%)  route 47.277ns (82.419%))
  Logic Levels:           52  (LUT2=7 LUT3=8 LUT4=2 LUT5=13 LUT6=22)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 198.541 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 99.065 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.605    99.065    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X57Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.459    99.524 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/Q
                         net (fo=162, routed)         1.898   101.422    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[5]
    SLICE_X71Y119        LUT5 (Prop_lut5_I0_O)        0.152   101.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_29/O
                         net (fo=14, routed)          1.397   102.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_1
    SLICE_X72Y116        LUT6 (Prop_lut6_I0_O)        0.332   103.303 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26/O
                         net (fo=1, routed)           1.220   104.523    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26_n_2
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.124   104.647 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           1.028   105.675    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X70Y123        LUT6 (Prop_lut6_I2_O)        0.124   105.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.855   107.655    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X56Y112        LUT2 (Prop_lut2_I1_O)        0.150   107.805 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          1.060   108.865    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X54Y111        LUT6 (Prop_lut6_I4_O)        0.328   109.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           1.318   110.511    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.152   110.663 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.079   111.742    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X62Y107        LUT2 (Prop_lut2_I1_O)        0.348   112.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.951   113.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I2_O)        0.124   113.165 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   113.336    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y104        LUT2 (Prop_lut2_I0_O)        0.124   113.460 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.763   114.223    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   114.347 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.097   115.443    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.118   115.561 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.610   116.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.326   116.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.566   117.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X56Y111        LUT5 (Prop_lut5_I0_O)        0.116   117.179 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.922   118.101    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.366   118.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.937   119.405    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X62Y107        LUT2 (Prop_lut2_I0_O)        0.318   119.723 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.557   120.280    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y107        LUT6 (Prop_lut6_I3_O)        0.328   120.608 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.721   121.329    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.124   121.453 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.904   122.357    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.124   122.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.428   122.909    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124   123.033 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.631   123.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X59Y108        LUT4 (Prop_lut4_I2_O)        0.118   123.783 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.640   124.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X58Y105        LUT5 (Prop_lut5_I3_O)        0.326   124.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.913   125.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X42Y102        LUT5 (Prop_lut5_I1_O)        0.124   125.786 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.626   126.412    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124   126.536 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   127.586    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.148   127.734 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.622   128.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X56Y111        LUT6 (Prop_lut6_I4_O)        0.328   128.684 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.302   128.987    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X55Y111        LUT5 (Prop_lut5_I0_O)        0.124   129.111 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.788   129.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.116   130.015 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.950   130.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X57Y106        LUT2 (Prop_lut2_I1_O)        0.328   131.293 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14/O
                         net (fo=1, routed)           0.661   131.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14_n_2
    SLICE_X60Y106        LUT6 (Prop_lut6_I5_O)        0.124   132.078 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=16, routed)          0.988   133.066    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_2
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.124   133.189 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.961   134.151    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.124   134.275 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.541   134.816    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X56Y112        LUT6 (Prop_lut6_I5_O)        0.124   134.940 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.300   135.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X55Y112        LUT5 (Prop_lut5_I0_O)        0.124   135.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.823   136.186    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X61Y111        LUT5 (Prop_lut5_I1_O)        0.150   136.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.838   137.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.326   137.500 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.466   137.966    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.124   138.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.933   139.023    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X55Y104        LUT6 (Prop_lut6_I0_O)        0.124   139.147 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.116   140.263    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.124   140.387 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.455   140.842    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.116   140.958 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.480   141.438    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.328   141.766 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.749   142.515    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.116   142.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.789   143.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X60Y103        LUT5 (Prop_lut5_I3_O)        0.328   143.747 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.807   145.554    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124   145.678 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.566   146.244    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I0_O)        0.124   146.368 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.627   146.994    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X54Y104        LUT6 (Prop_lut6_I2_O)        0.124   147.118 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.134   148.252    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.116   148.368 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.733   149.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X59Y112        LUT3 (Prop_lut3_I2_O)        0.322   149.423 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.436   149.860    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X59Y112        LUT5 (Prop_lut5_I2_O)        0.326   150.186 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.583   150.769    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X58Y109        LUT3 (Prop_lut3_I2_O)        0.124   150.893 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.769   151.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X60Y106        LUT6 (Prop_lut6_I0_O)        0.124   151.786 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.657   152.443    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X58Y101        LUT6 (Prop_lut6_I1_O)        0.124   152.567 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          3.860   156.427    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.562   198.541    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   199.022    
                         clock uncertainty           -0.185   198.836    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.270    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.270    
                         arrival time                        -156.427    
  -------------------------------------------------------------------
                         slack                                 41.843    

Slack (MET) :             42.162ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        57.048ns  (logic 9.889ns (17.335%)  route 47.159ns (82.665%))
  Logic Levels:           52  (LUT2=8 LUT3=6 LUT4=3 LUT5=12 LUT6=23)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 198.546 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 99.065 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.605    99.065    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X57Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.459    99.524 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/Q
                         net (fo=162, routed)         1.898   101.422    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[5]
    SLICE_X71Y119        LUT5 (Prop_lut5_I0_O)        0.152   101.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_29/O
                         net (fo=14, routed)          1.397   102.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_1
    SLICE_X72Y116        LUT6 (Prop_lut6_I0_O)        0.332   103.303 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26/O
                         net (fo=1, routed)           1.220   104.523    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26_n_2
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.124   104.647 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           1.028   105.675    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X70Y123        LUT6 (Prop_lut6_I2_O)        0.124   105.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.855   107.655    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X56Y112        LUT2 (Prop_lut2_I1_O)        0.150   107.805 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          1.060   108.865    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X54Y111        LUT6 (Prop_lut6_I4_O)        0.328   109.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           1.318   110.511    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.152   110.663 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.079   111.742    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X62Y107        LUT2 (Prop_lut2_I1_O)        0.348   112.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.951   113.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I2_O)        0.124   113.165 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   113.336    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y104        LUT2 (Prop_lut2_I0_O)        0.124   113.460 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.763   114.223    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   114.347 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.097   115.443    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.118   115.561 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.610   116.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.326   116.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.566   117.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X56Y111        LUT5 (Prop_lut5_I0_O)        0.116   117.179 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.922   118.101    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.366   118.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.937   119.405    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X62Y107        LUT2 (Prop_lut2_I0_O)        0.318   119.723 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.557   120.280    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y107        LUT6 (Prop_lut6_I3_O)        0.328   120.608 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.721   121.329    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.124   121.453 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.904   122.357    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.124   122.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.428   122.909    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124   123.033 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.631   123.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X59Y108        LUT4 (Prop_lut4_I2_O)        0.118   123.783 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.640   124.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X58Y105        LUT5 (Prop_lut5_I3_O)        0.326   124.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.913   125.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X42Y102        LUT5 (Prop_lut5_I1_O)        0.124   125.786 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.626   126.412    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124   126.536 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   127.586    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.148   127.734 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.622   128.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X56Y111        LUT6 (Prop_lut6_I4_O)        0.328   128.684 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.302   128.987    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X55Y111        LUT5 (Prop_lut5_I0_O)        0.124   129.111 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.788   129.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.116   130.015 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.950   130.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X57Y106        LUT2 (Prop_lut2_I1_O)        0.328   131.293 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14/O
                         net (fo=1, routed)           0.661   131.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14_n_2
    SLICE_X60Y106        LUT6 (Prop_lut6_I5_O)        0.124   132.078 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=16, routed)          0.988   133.066    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_2
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.124   133.189 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.961   134.151    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.124   134.275 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.541   134.816    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X56Y112        LUT6 (Prop_lut6_I5_O)        0.124   134.940 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.300   135.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X55Y112        LUT5 (Prop_lut5_I0_O)        0.124   135.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.823   136.186    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X61Y111        LUT5 (Prop_lut5_I1_O)        0.150   136.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.838   137.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.326   137.500 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.466   137.966    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.124   138.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.933   139.023    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X55Y104        LUT6 (Prop_lut6_I0_O)        0.124   139.147 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.116   140.263    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.124   140.387 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.455   140.842    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.116   140.958 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.480   141.438    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.328   141.766 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.749   142.515    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.116   142.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.789   143.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X60Y103        LUT5 (Prop_lut5_I3_O)        0.328   143.747 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.807   145.554    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124   145.678 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.566   146.244    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I0_O)        0.124   146.368 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.627   146.994    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X54Y104        LUT6 (Prop_lut6_I2_O)        0.124   147.118 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.134   148.252    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.116   148.368 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.345   148.712    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X59Y113        LUT2 (Prop_lut2_I1_O)        0.328   149.040 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.407   149.447    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.124   149.571 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.650   150.222    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.124   150.346 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.945   151.291    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X59Y101        LUT6 (Prop_lut6_I0_O)        0.124   151.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.465   151.880    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X58Y99         LUT6 (Prop_lut6_I1_O)        0.124   152.004 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16__0/O
                         net (fo=16, routed)          4.108   156.113    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.567   198.546    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   199.027    
                         clock uncertainty           -0.185   198.841    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   198.275    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.275    
                         arrival time                        -156.113    
  -------------------------------------------------------------------
                         slack                                 42.162    

Slack (MET) :             42.252ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        56.948ns  (logic 10.085ns (17.709%)  route 46.863ns (82.291%))
  Logic Levels:           52  (LUT2=7 LUT3=8 LUT4=2 LUT5=13 LUT6=22)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 198.536 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 99.065 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.605    99.065    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X57Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.459    99.524 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/Q
                         net (fo=162, routed)         1.898   101.422    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[5]
    SLICE_X71Y119        LUT5 (Prop_lut5_I0_O)        0.152   101.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_29/O
                         net (fo=14, routed)          1.397   102.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_1
    SLICE_X72Y116        LUT6 (Prop_lut6_I0_O)        0.332   103.303 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26/O
                         net (fo=1, routed)           1.220   104.523    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26_n_2
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.124   104.647 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           1.028   105.675    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X70Y123        LUT6 (Prop_lut6_I2_O)        0.124   105.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.855   107.655    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X56Y112        LUT2 (Prop_lut2_I1_O)        0.150   107.805 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          1.060   108.865    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X54Y111        LUT6 (Prop_lut6_I4_O)        0.328   109.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           1.318   110.511    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.152   110.663 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.079   111.742    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X62Y107        LUT2 (Prop_lut2_I1_O)        0.348   112.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.951   113.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I2_O)        0.124   113.165 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   113.336    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y104        LUT2 (Prop_lut2_I0_O)        0.124   113.460 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.763   114.223    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   114.347 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.097   115.443    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.118   115.561 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.610   116.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.326   116.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.566   117.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X56Y111        LUT5 (Prop_lut5_I0_O)        0.116   117.179 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.922   118.101    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.366   118.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.937   119.405    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X62Y107        LUT2 (Prop_lut2_I0_O)        0.318   119.723 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.557   120.280    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y107        LUT6 (Prop_lut6_I3_O)        0.328   120.608 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.721   121.329    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.124   121.453 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.904   122.357    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.124   122.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.428   122.909    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124   123.033 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.631   123.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X59Y108        LUT4 (Prop_lut4_I2_O)        0.118   123.783 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.640   124.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X58Y105        LUT5 (Prop_lut5_I3_O)        0.326   124.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.913   125.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X42Y102        LUT5 (Prop_lut5_I1_O)        0.124   125.786 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.626   126.412    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124   126.536 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   127.586    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.148   127.734 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.622   128.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X56Y111        LUT6 (Prop_lut6_I4_O)        0.328   128.684 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.302   128.987    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X55Y111        LUT5 (Prop_lut5_I0_O)        0.124   129.111 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.788   129.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.116   130.015 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.950   130.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X57Y106        LUT2 (Prop_lut2_I1_O)        0.328   131.293 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14/O
                         net (fo=1, routed)           0.661   131.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14_n_2
    SLICE_X60Y106        LUT6 (Prop_lut6_I5_O)        0.124   132.078 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=16, routed)          0.988   133.066    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_2
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.124   133.189 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.961   134.151    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.124   134.275 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.541   134.816    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X56Y112        LUT6 (Prop_lut6_I5_O)        0.124   134.940 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.300   135.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X55Y112        LUT5 (Prop_lut5_I0_O)        0.124   135.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.823   136.186    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X61Y111        LUT5 (Prop_lut5_I1_O)        0.150   136.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.838   137.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.326   137.500 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.466   137.966    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.124   138.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.933   139.023    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X55Y104        LUT6 (Prop_lut6_I0_O)        0.124   139.147 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.116   140.263    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.124   140.387 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.455   140.842    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.116   140.958 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.480   141.438    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.328   141.766 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.749   142.515    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.116   142.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.789   143.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X60Y103        LUT5 (Prop_lut5_I3_O)        0.328   143.747 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.807   145.554    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124   145.678 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.566   146.244    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I0_O)        0.124   146.368 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.627   146.994    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X54Y104        LUT6 (Prop_lut6_I2_O)        0.124   147.118 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.134   148.252    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.116   148.368 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.733   149.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X59Y112        LUT3 (Prop_lut3_I2_O)        0.322   149.423 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.436   149.860    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X59Y112        LUT5 (Prop_lut5_I2_O)        0.326   150.186 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.583   150.769    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X58Y109        LUT3 (Prop_lut3_I2_O)        0.124   150.893 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.769   151.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X60Y106        LUT6 (Prop_lut6_I0_O)        0.124   151.786 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.657   152.443    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X58Y101        LUT6 (Prop_lut6_I1_O)        0.124   152.567 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          3.446   156.013    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.557   198.536    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   199.017    
                         clock uncertainty           -0.185   198.831    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.265    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.265    
                         arrival time                        -156.013    
  -------------------------------------------------------------------
                         slack                                 42.252    

Slack (MET) :             42.259ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        57.120ns  (logic 9.889ns (17.313%)  route 47.231ns (82.687%))
  Logic Levels:           52  (LUT2=8 LUT3=6 LUT4=3 LUT5=12 LUT6=23)
  Clock Path Skew:        0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 198.715 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 99.065 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.605    99.065    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X57Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.459    99.524 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/Q
                         net (fo=162, routed)         1.898   101.422    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[5]
    SLICE_X71Y119        LUT5 (Prop_lut5_I0_O)        0.152   101.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_29/O
                         net (fo=14, routed)          1.397   102.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_1
    SLICE_X72Y116        LUT6 (Prop_lut6_I0_O)        0.332   103.303 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26/O
                         net (fo=1, routed)           1.220   104.523    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26_n_2
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.124   104.647 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           1.028   105.675    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X70Y123        LUT6 (Prop_lut6_I2_O)        0.124   105.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.855   107.655    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X56Y112        LUT2 (Prop_lut2_I1_O)        0.150   107.805 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          1.060   108.865    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X54Y111        LUT6 (Prop_lut6_I4_O)        0.328   109.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           1.318   110.511    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.152   110.663 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.079   111.742    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X62Y107        LUT2 (Prop_lut2_I1_O)        0.348   112.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.951   113.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I2_O)        0.124   113.165 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   113.336    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y104        LUT2 (Prop_lut2_I0_O)        0.124   113.460 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.763   114.223    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   114.347 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.097   115.443    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.118   115.561 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.610   116.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.326   116.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.566   117.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X56Y111        LUT5 (Prop_lut5_I0_O)        0.116   117.179 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.922   118.101    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.366   118.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.937   119.405    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X62Y107        LUT2 (Prop_lut2_I0_O)        0.318   119.723 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.557   120.280    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y107        LUT6 (Prop_lut6_I3_O)        0.328   120.608 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.721   121.329    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.124   121.453 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.904   122.357    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.124   122.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.428   122.909    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124   123.033 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.631   123.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X59Y108        LUT4 (Prop_lut4_I2_O)        0.118   123.783 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.640   124.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X58Y105        LUT5 (Prop_lut5_I3_O)        0.326   124.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.913   125.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X42Y102        LUT5 (Prop_lut5_I1_O)        0.124   125.786 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.626   126.412    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124   126.536 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   127.586    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.148   127.734 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.622   128.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X56Y111        LUT6 (Prop_lut6_I4_O)        0.328   128.684 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.302   128.987    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X55Y111        LUT5 (Prop_lut5_I0_O)        0.124   129.111 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.788   129.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.116   130.015 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.950   130.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X57Y106        LUT2 (Prop_lut2_I1_O)        0.328   131.293 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14/O
                         net (fo=1, routed)           0.661   131.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14_n_2
    SLICE_X60Y106        LUT6 (Prop_lut6_I5_O)        0.124   132.078 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=16, routed)          0.988   133.066    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_2
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.124   133.189 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.961   134.151    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.124   134.275 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.541   134.816    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X56Y112        LUT6 (Prop_lut6_I5_O)        0.124   134.940 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.300   135.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X55Y112        LUT5 (Prop_lut5_I0_O)        0.124   135.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.823   136.186    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X61Y111        LUT5 (Prop_lut5_I1_O)        0.150   136.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.838   137.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.326   137.500 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.466   137.966    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.124   138.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.933   139.023    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X55Y104        LUT6 (Prop_lut6_I0_O)        0.124   139.147 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.116   140.263    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.124   140.387 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.455   140.842    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.116   140.958 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.480   141.438    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.328   141.766 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.749   142.515    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.116   142.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.789   143.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X60Y103        LUT5 (Prop_lut5_I3_O)        0.328   143.747 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.807   145.554    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124   145.678 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.566   146.244    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I0_O)        0.124   146.368 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.627   146.994    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X54Y104        LUT6 (Prop_lut6_I2_O)        0.124   147.118 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.134   148.252    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.116   148.368 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.345   148.712    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X59Y113        LUT2 (Prop_lut2_I1_O)        0.328   149.040 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.407   149.447    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.124   149.571 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.650   150.222    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.124   150.346 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.945   151.291    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X59Y101        LUT6 (Prop_lut6_I0_O)        0.124   151.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.465   151.880    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X58Y99         LUT6 (Prop_lut6_I1_O)        0.124   152.004 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16__0/O
                         net (fo=16, routed)          4.181   156.185    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y9          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.735   198.715    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   199.195    
                         clock uncertainty           -0.185   199.010    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   198.444    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.444    
                         arrival time                        -156.185    
  -------------------------------------------------------------------
                         slack                                 42.259    

Slack (MET) :             42.499ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        56.710ns  (logic 9.889ns (17.438%)  route 46.821ns (82.562%))
  Logic Levels:           52  (LUT2=8 LUT3=6 LUT4=3 LUT5=12 LUT6=23)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 198.545 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 99.065 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.605    99.065    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X57Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.459    99.524 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/Q
                         net (fo=162, routed)         1.898   101.422    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[5]
    SLICE_X71Y119        LUT5 (Prop_lut5_I0_O)        0.152   101.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_29/O
                         net (fo=14, routed)          1.397   102.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_1
    SLICE_X72Y116        LUT6 (Prop_lut6_I0_O)        0.332   103.303 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26/O
                         net (fo=1, routed)           1.220   104.523    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26_n_2
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.124   104.647 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           1.028   105.675    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X70Y123        LUT6 (Prop_lut6_I2_O)        0.124   105.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.855   107.655    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X56Y112        LUT2 (Prop_lut2_I1_O)        0.150   107.805 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          1.060   108.865    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X54Y111        LUT6 (Prop_lut6_I4_O)        0.328   109.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           1.318   110.511    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.152   110.663 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.079   111.742    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X62Y107        LUT2 (Prop_lut2_I1_O)        0.348   112.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.951   113.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I2_O)        0.124   113.165 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   113.336    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y104        LUT2 (Prop_lut2_I0_O)        0.124   113.460 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.763   114.223    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   114.347 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.097   115.443    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.118   115.561 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.610   116.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.326   116.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.566   117.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X56Y111        LUT5 (Prop_lut5_I0_O)        0.116   117.179 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.922   118.101    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.366   118.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.937   119.405    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X62Y107        LUT2 (Prop_lut2_I0_O)        0.318   119.723 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.557   120.280    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y107        LUT6 (Prop_lut6_I3_O)        0.328   120.608 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.721   121.329    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.124   121.453 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.904   122.357    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.124   122.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.428   122.909    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124   123.033 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.631   123.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X59Y108        LUT4 (Prop_lut4_I2_O)        0.118   123.783 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.640   124.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X58Y105        LUT5 (Prop_lut5_I3_O)        0.326   124.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.913   125.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X42Y102        LUT5 (Prop_lut5_I1_O)        0.124   125.786 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.626   126.412    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124   126.536 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   127.586    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.148   127.734 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.622   128.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X56Y111        LUT6 (Prop_lut6_I4_O)        0.328   128.684 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.302   128.987    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X55Y111        LUT5 (Prop_lut5_I0_O)        0.124   129.111 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.788   129.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.116   130.015 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.950   130.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X57Y106        LUT2 (Prop_lut2_I1_O)        0.328   131.293 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14/O
                         net (fo=1, routed)           0.661   131.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14_n_2
    SLICE_X60Y106        LUT6 (Prop_lut6_I5_O)        0.124   132.078 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=16, routed)          0.988   133.066    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_2
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.124   133.189 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.961   134.151    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.124   134.275 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.541   134.816    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X56Y112        LUT6 (Prop_lut6_I5_O)        0.124   134.940 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.300   135.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X55Y112        LUT5 (Prop_lut5_I0_O)        0.124   135.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.823   136.186    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X61Y111        LUT5 (Prop_lut5_I1_O)        0.150   136.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.838   137.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.326   137.500 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.466   137.966    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.124   138.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.933   139.023    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X55Y104        LUT6 (Prop_lut6_I0_O)        0.124   139.147 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.116   140.263    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.124   140.387 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.455   140.842    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.116   140.958 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.480   141.438    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.328   141.766 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.749   142.515    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.116   142.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.789   143.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X60Y103        LUT5 (Prop_lut5_I3_O)        0.328   143.747 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.807   145.554    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124   145.678 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.566   146.244    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I0_O)        0.124   146.368 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.627   146.994    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X54Y104        LUT6 (Prop_lut6_I2_O)        0.124   147.118 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.134   148.252    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.116   148.368 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.345   148.712    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X59Y113        LUT2 (Prop_lut2_I1_O)        0.328   149.040 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.407   149.447    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.124   149.571 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.650   150.222    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.124   150.346 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.945   151.291    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X59Y101        LUT6 (Prop_lut6_I0_O)        0.124   151.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.465   151.880    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X58Y99         LUT6 (Prop_lut6_I1_O)        0.124   152.004 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16__0/O
                         net (fo=16, routed)          3.770   155.775    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.566   198.545    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   199.026    
                         clock uncertainty           -0.185   198.840    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   198.274    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.274    
                         arrival time                        -155.775    
  -------------------------------------------------------------------
                         slack                                 42.499    

Slack (MET) :             42.521ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        56.685ns  (logic 9.889ns (17.446%)  route 46.796ns (82.554%))
  Logic Levels:           52  (LUT2=8 LUT3=6 LUT4=3 LUT5=12 LUT6=23)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 198.541 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 99.065 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.605    99.065    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X57Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.459    99.524 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/Q
                         net (fo=162, routed)         1.898   101.422    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[5]
    SLICE_X71Y119        LUT5 (Prop_lut5_I0_O)        0.152   101.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_29/O
                         net (fo=14, routed)          1.397   102.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_1
    SLICE_X72Y116        LUT6 (Prop_lut6_I0_O)        0.332   103.303 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26/O
                         net (fo=1, routed)           1.220   104.523    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26_n_2
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.124   104.647 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           1.028   105.675    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X70Y123        LUT6 (Prop_lut6_I2_O)        0.124   105.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.855   107.655    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X56Y112        LUT2 (Prop_lut2_I1_O)        0.150   107.805 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          1.060   108.865    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X54Y111        LUT6 (Prop_lut6_I4_O)        0.328   109.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           1.318   110.511    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.152   110.663 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.079   111.742    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X62Y107        LUT2 (Prop_lut2_I1_O)        0.348   112.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.951   113.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I2_O)        0.124   113.165 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   113.336    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y104        LUT2 (Prop_lut2_I0_O)        0.124   113.460 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.763   114.223    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   114.347 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.097   115.443    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.118   115.561 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.610   116.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.326   116.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.566   117.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X56Y111        LUT5 (Prop_lut5_I0_O)        0.116   117.179 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.922   118.101    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.366   118.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.937   119.405    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X62Y107        LUT2 (Prop_lut2_I0_O)        0.318   119.723 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.557   120.280    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y107        LUT6 (Prop_lut6_I3_O)        0.328   120.608 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.721   121.329    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.124   121.453 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.904   122.357    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.124   122.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.428   122.909    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124   123.033 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.631   123.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X59Y108        LUT4 (Prop_lut4_I2_O)        0.118   123.783 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.640   124.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X58Y105        LUT5 (Prop_lut5_I3_O)        0.326   124.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.913   125.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X42Y102        LUT5 (Prop_lut5_I1_O)        0.124   125.786 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.626   126.412    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124   126.536 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   127.586    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.148   127.734 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.622   128.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X56Y111        LUT6 (Prop_lut6_I4_O)        0.328   128.684 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.302   128.987    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X55Y111        LUT5 (Prop_lut5_I0_O)        0.124   129.111 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.788   129.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.116   130.015 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.950   130.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X57Y106        LUT2 (Prop_lut2_I1_O)        0.328   131.293 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14/O
                         net (fo=1, routed)           0.661   131.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14_n_2
    SLICE_X60Y106        LUT6 (Prop_lut6_I5_O)        0.124   132.078 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=16, routed)          0.988   133.066    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_2
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.124   133.189 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.961   134.151    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.124   134.275 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.541   134.816    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X56Y112        LUT6 (Prop_lut6_I5_O)        0.124   134.940 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.300   135.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X55Y112        LUT5 (Prop_lut5_I0_O)        0.124   135.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.823   136.186    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X61Y111        LUT5 (Prop_lut5_I1_O)        0.150   136.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.838   137.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.326   137.500 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.466   137.966    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.124   138.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.933   139.023    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X55Y104        LUT6 (Prop_lut6_I0_O)        0.124   139.147 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.116   140.263    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.124   140.387 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.455   140.842    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.116   140.958 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.480   141.438    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.328   141.766 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.749   142.515    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.116   142.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.789   143.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X60Y103        LUT5 (Prop_lut5_I3_O)        0.328   143.747 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.807   145.554    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124   145.678 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.566   146.244    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I0_O)        0.124   146.368 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.627   146.994    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X54Y104        LUT6 (Prop_lut6_I2_O)        0.124   147.118 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.134   148.252    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.116   148.368 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.345   148.712    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X59Y113        LUT2 (Prop_lut2_I1_O)        0.328   149.040 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.407   149.447    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.124   149.571 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.650   150.222    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.124   150.346 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.945   151.291    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X59Y101        LUT6 (Prop_lut6_I0_O)        0.124   151.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.465   151.880    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X58Y99         LUT6 (Prop_lut6_I1_O)        0.124   152.004 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16__0/O
                         net (fo=16, routed)          3.745   155.749    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.562   198.541    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   199.022    
                         clock uncertainty           -0.185   198.836    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   198.270    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.270    
                         arrival time                        -155.749    
  -------------------------------------------------------------------
                         slack                                 42.521    

Slack (MET) :             42.585ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        56.610ns  (logic 10.085ns (17.815%)  route 46.525ns (82.185%))
  Logic Levels:           52  (LUT2=7 LUT3=8 LUT4=2 LUT5=13 LUT6=22)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 198.531 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 99.065 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.605    99.065    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X57Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDCE (Prop_fdce_C_Q)         0.459    99.524 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]/Q
                         net (fo=162, routed)         1.898   101.422    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[5]
    SLICE_X71Y119        LUT5 (Prop_lut5_I0_O)        0.152   101.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_29/O
                         net (fo=14, routed)          1.397   102.971    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_1
    SLICE_X72Y116        LUT6 (Prop_lut6_I0_O)        0.332   103.303 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26/O
                         net (fo=1, routed)           1.220   104.523    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_26_n_2
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.124   104.647 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12/O
                         net (fo=1, routed)           1.028   105.675    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_12_n_2
    SLICE_X70Y123        LUT6 (Prop_lut6_I2_O)        0.124   105.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          1.855   107.655    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X56Y112        LUT2 (Prop_lut2_I1_O)        0.150   107.805 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          1.060   108.865    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X54Y111        LUT6 (Prop_lut6_I4_O)        0.328   109.193 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           1.318   110.511    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.152   110.663 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_3__0/O
                         net (fo=21, routed)          1.079   111.742    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X62Y107        LUT2 (Prop_lut2_I1_O)        0.348   112.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.951   113.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y104        LUT6 (Prop_lut6_I2_O)        0.124   113.165 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   113.336    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y104        LUT2 (Prop_lut2_I0_O)        0.124   113.460 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.763   114.223    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   114.347 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.097   115.443    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.118   115.561 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.610   116.171    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I4_O)        0.326   116.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.566   117.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X56Y111        LUT5 (Prop_lut5_I0_O)        0.116   117.179 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.922   118.101    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X59Y109        LUT5 (Prop_lut5_I0_O)        0.366   118.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.937   119.405    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X62Y107        LUT2 (Prop_lut2_I0_O)        0.318   119.723 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.557   120.280    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y107        LUT6 (Prop_lut6_I3_O)        0.328   120.608 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.721   121.329    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.124   121.453 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.904   122.357    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.124   122.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.428   122.909    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124   123.033 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.631   123.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X59Y108        LUT4 (Prop_lut4_I2_O)        0.118   123.783 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.640   124.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X58Y105        LUT5 (Prop_lut5_I3_O)        0.326   124.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=112, routed)         0.913   125.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_0
    SLICE_X42Y102        LUT5 (Prop_lut5_I1_O)        0.124   125.786 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.626   126.412    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124   126.536 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.050   127.586    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X56Y110        LUT3 (Prop_lut3_I2_O)        0.148   127.734 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.622   128.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X56Y111        LUT6 (Prop_lut6_I4_O)        0.328   128.684 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.302   128.987    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X55Y111        LUT5 (Prop_lut5_I0_O)        0.124   129.111 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.788   129.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[1]
    SLICE_X58Y109        LUT5 (Prop_lut5_I1_O)        0.116   130.015 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.950   130.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X57Y106        LUT2 (Prop_lut2_I1_O)        0.328   131.293 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14/O
                         net (fo=1, routed)           0.661   131.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_14_n_2
    SLICE_X60Y106        LUT6 (Prop_lut6_I5_O)        0.124   132.078 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=16, routed)          0.988   133.066    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_2
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.124   133.189 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.961   134.151    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X57Y112        LUT3 (Prop_lut3_I2_O)        0.124   134.275 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.541   134.816    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X56Y112        LUT6 (Prop_lut6_I5_O)        0.124   134.940 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.300   135.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X55Y112        LUT5 (Prop_lut5_I0_O)        0.124   135.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.823   136.186    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_4[0]
    SLICE_X61Y111        LUT5 (Prop_lut5_I1_O)        0.150   136.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.838   137.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.326   137.500 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11/O
                         net (fo=1, routed)           0.466   137.966    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_11_n_2
    SLICE_X60Y105        LUT6 (Prop_lut6_I5_O)        0.124   138.090 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=31, routed)          0.933   139.023    debuggerTop/memory_ram/r_ir_reg[1]
    SLICE_X55Y104        LUT6 (Prop_lut6_I0_O)        0.124   139.147 r  debuggerTop/memory_ram/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.116   140.263    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.124   140.387 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.455   140.842    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X60Y113        LUT2 (Prop_lut2_I1_O)        0.116   140.958 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.480   141.438    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X59Y113        LUT6 (Prop_lut6_I0_O)        0.328   141.766 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.749   142.515    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.116   142.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.789   143.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X60Y103        LUT5 (Prop_lut5_I3_O)        0.328   143.747 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=85, routed)          1.807   145.554    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124   145.678 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.566   146.244    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I0_O)        0.124   146.368 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.627   146.994    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X54Y104        LUT6 (Prop_lut6_I2_O)        0.124   147.118 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.134   148.252    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X58Y112        LUT3 (Prop_lut3_I2_O)        0.116   148.368 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.733   149.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X59Y112        LUT3 (Prop_lut3_I2_O)        0.322   149.423 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.436   149.860    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X59Y112        LUT5 (Prop_lut5_I2_O)        0.326   150.186 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.583   150.769    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X58Y109        LUT3 (Prop_lut3_I2_O)        0.124   150.893 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.769   151.662    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X60Y106        LUT6 (Prop_lut6_I0_O)        0.124   151.786 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.657   152.443    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X58Y101        LUT6 (Prop_lut6_I1_O)        0.124   152.567 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          3.108   155.675    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y14         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.552   198.531    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   199.012    
                         clock uncertainty           -0.185   198.826    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.260    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.260    
                         arrival time                        -155.675    
  -------------------------------------------------------------------
                         slack                                 42.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_value_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/values/r_profiler_sample_data_index_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.944%)  route 0.195ns (58.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/debugger/o_clk_5mhz
    SLICE_X69Y103        FDCE                                         r  debuggerTop/debugger/r_value_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/debugger/r_value_data_reg[7]/Q
                         net (fo=4, routed)           0.195    -0.266    debuggerTop/values/r_profiler_sample_data_index_reg[15]_0[6]
    SLICE_X66Y105        FDRE                                         r  debuggerTop/values/r_profiler_sample_data_index_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.834    -0.839    debuggerTop/values/o_clk_5mhz
    SLICE_X66Y105        FDRE                                         r  debuggerTop/values/r_profiler_sample_data_index_reg[7]/C
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.185    -0.379    
    SLICE_X66Y105        FDRE (Hold_fdre_C_D)         0.063    -0.316    debuggerTop/values/r_profiler_sample_data_index_reg[7]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.016%)  route 0.116ns (33.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.556    -0.608    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X47Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.116    -0.364    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X48Y135        LUT3 (Prop_lut3_I2_O)        0.098    -0.266 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[0]
    SLICE_X48Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.826    -0.847    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X48Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism              0.254    -0.593    
                         clock uncertainty            0.185    -0.408    
    SLICE_X48Y135        FDRE (Hold_fdre_C_D)         0.091    -0.317    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_value_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/values/r_profiler_sample_data_index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.882%)  route 0.188ns (57.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/debugger/o_clk_5mhz
    SLICE_X69Y103        FDCE                                         r  debuggerTop/debugger/r_value_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/debugger/r_value_data_reg[3]/Q
                         net (fo=4, routed)           0.188    -0.273    debuggerTop/values/r_profiler_sample_data_index_reg[15]_0[2]
    SLICE_X66Y105        FDRE                                         r  debuggerTop/values/r_profiler_sample_data_index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.834    -0.839    debuggerTop/values/o_clk_5mhz
    SLICE_X66Y105        FDRE                                         r  debuggerTop/values/r_profiler_sample_data_index_reg[3]/C
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.185    -0.379    
    SLICE_X66Y105        FDRE (Hold_fdre_C_D)         0.052    -0.327    debuggerTop/values/r_profiler_sample_data_index_reg[3]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.717ns  (logic 0.181ns (10.544%)  route 1.536ns (89.456%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns = ( 99.153 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.800    99.636    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X54Y111        LUT4 (Prop_lut4_I1_O)        0.044    99.680 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           0.156    99.837    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X54Y111        LUT6 (Prop_lut6_I2_O)        0.111    99.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.080   100.028    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]_0
    SLICE_X55Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.826    99.153    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X55Y111        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.557    99.709    
                         clock uncertainty            0.185    99.895    
    SLICE_X55Y111        FDCE (Hold_fdce_C_D)         0.079    99.974    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                        -99.974    
                         arrival time                         100.028    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.590%)  route 0.182ns (56.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.554    -0.610    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y136        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/Q
                         net (fo=2, routed)           0.182    -0.287    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus1[1]
    SLICE_X52Y136        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.822    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X52Y136        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.253    -0.597    
                         clock uncertainty            0.185    -0.412    
    SLICE_X52Y136        FDRE (Hold_fdre_C_D)         0.070    -0.342    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[13]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.356ns  (logic 0.167ns (46.944%)  route 0.189ns (53.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 99.164 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 99.401 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.565    99.401    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X50Y93         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDCE (Prop_fdce_C_Q)         0.167    99.568 r  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[12]/Q
                         net (fo=2, routed)           0.189    99.756    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg_n_2_[12]
    SLICE_X49Y93         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.837    99.164    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X49Y93         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.275    99.439    
                         clock uncertainty            0.185    99.624    
    SLICE_X49Y93         FDCE (Hold_fdce_C_D)         0.077    99.701    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[13]
  -------------------------------------------------------------------
                         required time                        -99.701    
                         arrival time                          99.756    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_video_address_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/mcu_patterntable/r_nes_write_address_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.335ns  (logic 0.146ns (43.647%)  route 0.188ns (56.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns = ( 99.162 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 99.401 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.565    99.401    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X52Y99         FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.146    99.547 r  debuggerTop/nes/ppu/r_video_address_reg[4]/Q
                         net (fo=4, routed)           0.188    99.735    debuggerTop/mcu_patterntable/o_address_nametable[4]
    SLICE_X55Y99         FDCE                                         r  debuggerTop/mcu_patterntable/r_nes_write_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.835    99.162    debuggerTop/mcu_patterntable/o_clk_5mhz
    SLICE_X55Y99         FDCE                                         r  debuggerTop/mcu_patterntable/r_nes_write_address_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.255    99.417    
                         clock uncertainty            0.185    99.602    
    SLICE_X55Y99         FDCE (Hold_fdce_C_D)         0.077    99.679    debuggerTop/mcu_patterntable/r_nes_write_address_reg[4]
  -------------------------------------------------------------------
                         required time                        -99.679    
                         arrival time                          99.735    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_value_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/values/r_profiler_sample_index_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.939%)  route 0.187ns (57.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/debugger/o_clk_5mhz
    SLICE_X68Y104        FDCE                                         r  debuggerTop/debugger/r_value_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/debugger/r_value_data_reg[10]/Q
                         net (fo=3, routed)           0.187    -0.274    debuggerTop/values/r_profiler_sample_data_index_reg[15]_0[9]
    SLICE_X65Y103        FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.834    -0.839    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y103        FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[10]/C
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.185    -0.379    
    SLICE_X65Y103        FDRE (Hold_fdre_C_D)         0.046    -0.333    debuggerTop/values/r_profiler_sample_index_reg[10]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.590%)  route 0.182ns (56.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.554    -0.610    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y136        FDSE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y136        FDSE (Prop_fdse_C_Q)         0.141    -0.469 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/Q
                         net (fo=2, routed)           0.182    -0.287    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus1[0]
    SLICE_X52Y136        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.822    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X52Y136        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.253    -0.597    
                         clock uncertainty            0.185    -0.412    
    SLICE_X52Y136        FDRE (Hold_fdre_C_D)         0.066    -0.346    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_ppuctrl_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_video_address_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.360ns  (logic 0.212ns (58.844%)  route 0.148ns (41.157%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns = ( 99.157 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 99.396 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.560    99.396    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X50Y102        FDCE                                         r  debuggerTop/nes/ppu/r_ppuctrl_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDCE (Prop_fdce_C_Q)         0.167    99.563 r  debuggerTop/nes/ppu/r_ppuctrl_reg[4]/Q
                         net (fo=2, routed)           0.148    99.711    debuggerTop/nes/ppu/r_ppuctrl_reg[4]_0
    SLICE_X51Y101        LUT4 (Prop_lut4_I2_O)        0.045    99.756 r  debuggerTop/nes/ppu/r_video_address[12]_i_1/O
                         net (fo=1, routed)           0.000    99.756    debuggerTop/nes/ppu/r_video_address[12]_i_1_n_2
    SLICE_X51Y101        FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.830    99.157    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X51Y101        FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.255    99.412    
                         clock uncertainty            0.185    99.597    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.099    99.696    debuggerTop/nes/ppu/r_video_address_reg[12]
  -------------------------------------------------------------------
                         required time                        -99.696    
                         arrival time                          99.756    
  -------------------------------------------------------------------
                         slack                                  0.060    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       38.328ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.328ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.012ns  (logic 0.419ns (41.405%)  route 0.593ns (58.595%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X47Y134        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.593     1.012    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X47Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X47Y135        FDRE (Setup_fdre_C_D)       -0.264    39.340    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.340    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                 38.328    

Slack (MET) :             38.432ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.079ns  (logic 0.456ns (42.271%)  route 0.623ns (57.729%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X47Y134        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.623     1.079    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X48Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X48Y134        FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -1.079    
  -------------------------------------------------------------------
                         slack                                 38.432    

Slack (MET) :             38.469ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.867ns  (logic 0.419ns (48.331%)  route 0.448ns (51.669%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X47Y134        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.448     0.867    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X47Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X47Y135        FDRE (Setup_fdre_C_D)       -0.268    39.336    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.336    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                 38.469    

Slack (MET) :             38.475ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.034ns  (logic 0.456ns (44.094%)  route 0.578ns (55.906%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X47Y134        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.578     1.034    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X47Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X47Y135        FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.034    
  -------------------------------------------------------------------
                         slack                                 38.475    

Slack (MET) :             38.478ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.858ns  (logic 0.419ns (48.845%)  route 0.439ns (51.155%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X47Y134        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.439     0.858    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X48Y134        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X48Y134        FDRE (Setup_fdre_C_D)       -0.268    39.336    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.336    
                         arrival time                          -0.858    
  -------------------------------------------------------------------
                         slack                                 38.478    

Slack (MET) :             38.527ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.030ns  (logic 0.456ns (44.275%)  route 0.574ns (55.725%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X47Y134        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.574     1.030    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X46Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X46Y135        FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                 38.527    

Slack (MET) :             38.581ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.930ns  (logic 0.456ns (49.049%)  route 0.474ns (50.951%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y134                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X47Y134        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.474     0.930    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X47Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X47Y135        FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -0.930    
  -------------------------------------------------------------------
                         slack                                 38.581    

Slack (MET) :             38.657ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.904ns  (logic 0.456ns (50.446%)  route 0.448ns (49.554%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y135                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X45Y135        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.448     0.904    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X46Y135        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X46Y135        FDRE (Setup_fdre_C_D)       -0.043    39.561    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.561    
                         arrival time                          -0.904    
  -------------------------------------------------------------------
                         slack                                 38.657    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.383ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.707ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.383ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 0.580ns (21.987%)  route 2.058ns (78.013%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 38.258 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.678     0.398    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.124     0.522 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.379     1.901    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X32Y162        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.675    38.258    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X32Y162        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__0/C
                         clock pessimism              0.569    38.827    
                         clock uncertainty           -0.138    38.689    
    SLICE_X32Y162        FDCE (Recov_fdce_C_CLR)     -0.405    38.284    debuggerTop/vga_generator/r_x_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         38.284    
                         arrival time                          -1.901    
  -------------------------------------------------------------------
                         slack                                 36.383    

Slack (MET) :             36.383ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 0.580ns (21.987%)  route 2.058ns (78.013%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 38.258 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.678     0.398    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.124     0.522 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.379     1.901    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X32Y162        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.675    38.258    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X32Y162        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__1/C
                         clock pessimism              0.569    38.827    
                         clock uncertainty           -0.138    38.689    
    SLICE_X32Y162        FDCE (Recov_fdce_C_CLR)     -0.405    38.284    debuggerTop/vga_generator/r_x_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         38.284    
                         arrival time                          -1.901    
  -------------------------------------------------------------------
                         slack                                 36.383    

Slack (MET) :             36.383ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__9/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 0.580ns (21.987%)  route 2.058ns (78.013%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 38.258 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.678     0.398    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.124     0.522 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.379     1.901    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X32Y162        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.675    38.258    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X32Y162        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__9/C
                         clock pessimism              0.569    38.827    
                         clock uncertainty           -0.138    38.689    
    SLICE_X32Y162        FDCE (Recov_fdce_C_CLR)     -0.405    38.284    debuggerTop/vga_generator/r_x_reg[2]_rep__9
  -------------------------------------------------------------------
                         required time                         38.284    
                         arrival time                          -1.901    
  -------------------------------------------------------------------
                         slack                                 36.383    

Slack (MET) :             36.383ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 0.580ns (21.987%)  route 2.058ns (78.013%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 38.258 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.678     0.398    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.124     0.522 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.379     1.901    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X32Y162        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.675    38.258    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X32Y162        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep/C
                         clock pessimism              0.569    38.827    
                         clock uncertainty           -0.138    38.689    
    SLICE_X32Y162        FDCE (Recov_fdce_C_CLR)     -0.405    38.284    debuggerTop/vga_generator/r_x_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         38.284    
                         arrival time                          -1.901    
  -------------------------------------------------------------------
                         slack                                 36.383    

Slack (MET) :             36.529ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__10/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.580ns (23.277%)  route 1.912ns (76.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 38.258 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.678     0.398    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.124     0.522 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.233     1.755    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X31Y162        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.675    38.258    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X31Y162        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__10/C
                         clock pessimism              0.569    38.827    
                         clock uncertainty           -0.138    38.689    
    SLICE_X31Y162        FDCE (Recov_fdce_C_CLR)     -0.405    38.284    debuggerTop/vga_generator/r_x_reg[2]_rep__10
  -------------------------------------------------------------------
                         required time                         38.284    
                         arrival time                          -1.755    
  -------------------------------------------------------------------
                         slack                                 36.529    

Slack (MET) :             36.599ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[10]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.580ns (23.821%)  route 1.855ns (76.179%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 38.253 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.678     0.398    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.124     0.522 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.176     1.698    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X24Y169        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.670    38.253    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X24Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[10]/C
                         clock pessimism              0.587    38.840    
                         clock uncertainty           -0.138    38.702    
    SLICE_X24Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.297    debuggerTop/vga_generator/r_y_reg[10]
  -------------------------------------------------------------------
                         required time                         38.297    
                         arrival time                          -1.698    
  -------------------------------------------------------------------
                         slack                                 36.599    

Slack (MET) :             36.599ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[9]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.580ns (23.821%)  route 1.855ns (76.179%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 38.253 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.678     0.398    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.124     0.522 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.176     1.698    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X24Y169        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.670    38.253    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X24Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/C
                         clock pessimism              0.587    38.840    
                         clock uncertainty           -0.138    38.702    
    SLICE_X24Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.297    debuggerTop/vga_generator/r_y_reg[9]
  -------------------------------------------------------------------
                         required time                         38.297    
                         arrival time                          -1.698    
  -------------------------------------------------------------------
                         slack                                 36.599    

Slack (MET) :             36.604ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.430ns  (logic 0.580ns (23.864%)  route 1.850ns (76.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 38.253 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.678     0.398    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.124     0.522 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.172     1.694    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X25Y169        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.670    38.253    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X25Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/C
                         clock pessimism              0.587    38.840    
                         clock uncertainty           -0.138    38.702    
    SLICE_X25Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.297    debuggerTop/vga_generator/r_y_reg[6]
  -------------------------------------------------------------------
                         required time                         38.297    
                         arrival time                          -1.694    
  -------------------------------------------------------------------
                         slack                                 36.604    

Slack (MET) :             36.604ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.430ns  (logic 0.580ns (23.864%)  route 1.850ns (76.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 38.253 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.678     0.398    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.124     0.522 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.172     1.694    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X25Y169        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.670    38.253    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X25Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[7]/C
                         clock pessimism              0.587    38.840    
                         clock uncertainty           -0.138    38.702    
    SLICE_X25Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.297    debuggerTop/vga_generator/r_y_reg[7]
  -------------------------------------------------------------------
                         required time                         38.297    
                         arrival time                          -1.694    
  -------------------------------------------------------------------
                         slack                                 36.604    

Slack (MET) :             36.604ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[8]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.430ns  (logic 0.580ns (23.864%)  route 1.850ns (76.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 38.253 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.678     0.398    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.124     0.522 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.172     1.694    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X25Y169        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.670    38.253    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X25Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[8]/C
                         clock pessimism              0.587    38.840    
                         clock uncertainty           -0.138    38.702    
    SLICE_X25Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.297    debuggerTop/vga_generator/r_y_reg[8]
  -------------------------------------------------------------------
                         required time                         38.297    
                         arrival time                          -1.694    
  -------------------------------------------------------------------
                         slack                                 36.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__5/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.686%)  route 0.462ns (71.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.242    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.220     0.128    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X22Y171        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.914    -0.759    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X22Y171        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__5/C
                         clock pessimism              0.271    -0.488    
    SLICE_X22Y171        FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    debuggerTop/vga_generator/r_x_reg[1]_rep__5
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.686%)  route 0.462ns (71.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.242    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.220     0.128    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X22Y171        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.914    -0.759    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X22Y171        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__7/C
                         clock pessimism              0.271    -0.488    
    SLICE_X22Y171        FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    debuggerTop/vga_generator/r_x_reg[1]_rep__7
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__5/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.686%)  route 0.462ns (71.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.242    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.220     0.128    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X22Y171        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.914    -0.759    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X22Y171        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__5/C
                         clock pessimism              0.271    -0.488    
    SLICE_X22Y171        FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    debuggerTop/vga_generator/r_x_reg[2]_rep__5
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__6/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.686%)  route 0.462ns (71.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.242    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.220     0.128    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X22Y171        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.914    -0.759    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X22Y171        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__6/C
                         clock pessimism              0.271    -0.488    
    SLICE_X22Y171        FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    debuggerTop/vga_generator/r_x_reg[2]_rep__6
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__7/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.686%)  route 0.462ns (71.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.242    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.220     0.128    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X22Y171        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.914    -0.759    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X22Y171        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__7/C
                         clock pessimism              0.271    -0.488    
    SLICE_X22Y171        FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    debuggerTop/vga_generator/r_x_reg[2]_rep__7
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.242    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.234     0.142    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X28Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep/C
                         clock pessimism              0.271    -0.487    
    SLICE_X28Y167        FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    debuggerTop/vga_generator/r_x_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__6/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.242    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.234     0.142    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X28Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__6/C
                         clock pessimism              0.271    -0.487    
    SLICE_X28Y167        FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    debuggerTop/vga_generator/r_x_reg[1]_rep__6
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.242    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.234     0.142    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X28Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]/C
                         clock pessimism              0.271    -0.487    
    SLICE_X28Y167        FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    debuggerTop/vga_generator/r_x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.242    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.234     0.142    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X28Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]/C
                         clock pessimism              0.271    -0.487    
    SLICE_X28Y167        FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    debuggerTop/vga_generator/r_x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.201%)  route 0.498ns (72.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.242    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.255     0.163    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X21Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.918    -0.755    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X21Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__2/C
                         clock pessimism              0.271    -0.484    
    SLICE_X21Y167        FDCE (Remov_fdce_C_CLR)     -0.092    -0.576    debuggerTop/vga_generator/r_x_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.739    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.383ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.570ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.383ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 0.580ns (21.987%)  route 2.058ns (78.013%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 38.258 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.678     0.398    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.124     0.522 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.379     1.901    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X32Y162        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.675    38.258    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X32Y162        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__0/C
                         clock pessimism              0.569    38.827    
                         clock uncertainty           -0.138    38.689    
    SLICE_X32Y162        FDCE (Recov_fdce_C_CLR)     -0.405    38.284    debuggerTop/vga_generator/r_x_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         38.284    
                         arrival time                          -1.901    
  -------------------------------------------------------------------
                         slack                                 36.383    

Slack (MET) :             36.383ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 0.580ns (21.987%)  route 2.058ns (78.013%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 38.258 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.678     0.398    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.124     0.522 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.379     1.901    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X32Y162        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.675    38.258    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X32Y162        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__1/C
                         clock pessimism              0.569    38.827    
                         clock uncertainty           -0.138    38.689    
    SLICE_X32Y162        FDCE (Recov_fdce_C_CLR)     -0.405    38.284    debuggerTop/vga_generator/r_x_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         38.284    
                         arrival time                          -1.901    
  -------------------------------------------------------------------
                         slack                                 36.383    

Slack (MET) :             36.383ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__9/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 0.580ns (21.987%)  route 2.058ns (78.013%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 38.258 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.678     0.398    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.124     0.522 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.379     1.901    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X32Y162        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.675    38.258    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X32Y162        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__9/C
                         clock pessimism              0.569    38.827    
                         clock uncertainty           -0.138    38.689    
    SLICE_X32Y162        FDCE (Recov_fdce_C_CLR)     -0.405    38.284    debuggerTop/vga_generator/r_x_reg[2]_rep__9
  -------------------------------------------------------------------
                         required time                         38.284    
                         arrival time                          -1.901    
  -------------------------------------------------------------------
                         slack                                 36.383    

Slack (MET) :             36.383ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 0.580ns (21.987%)  route 2.058ns (78.013%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 38.258 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.678     0.398    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.124     0.522 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.379     1.901    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X32Y162        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.675    38.258    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X32Y162        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep/C
                         clock pessimism              0.569    38.827    
                         clock uncertainty           -0.138    38.689    
    SLICE_X32Y162        FDCE (Recov_fdce_C_CLR)     -0.405    38.284    debuggerTop/vga_generator/r_x_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         38.284    
                         arrival time                          -1.901    
  -------------------------------------------------------------------
                         slack                                 36.383    

Slack (MET) :             36.529ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__10/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.580ns (23.277%)  route 1.912ns (76.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 38.258 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.678     0.398    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.124     0.522 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.233     1.755    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X31Y162        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.675    38.258    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X31Y162        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__10/C
                         clock pessimism              0.569    38.827    
                         clock uncertainty           -0.138    38.689    
    SLICE_X31Y162        FDCE (Recov_fdce_C_CLR)     -0.405    38.284    debuggerTop/vga_generator/r_x_reg[2]_rep__10
  -------------------------------------------------------------------
                         required time                         38.284    
                         arrival time                          -1.755    
  -------------------------------------------------------------------
                         slack                                 36.529    

Slack (MET) :             36.599ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[10]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.580ns (23.821%)  route 1.855ns (76.179%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 38.253 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.678     0.398    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.124     0.522 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.176     1.698    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X24Y169        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.670    38.253    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X24Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[10]/C
                         clock pessimism              0.587    38.840    
                         clock uncertainty           -0.138    38.702    
    SLICE_X24Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.297    debuggerTop/vga_generator/r_y_reg[10]
  -------------------------------------------------------------------
                         required time                         38.297    
                         arrival time                          -1.698    
  -------------------------------------------------------------------
                         slack                                 36.599    

Slack (MET) :             36.599ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[9]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.580ns (23.821%)  route 1.855ns (76.179%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 38.253 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.678     0.398    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.124     0.522 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.176     1.698    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X24Y169        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.670    38.253    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X24Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/C
                         clock pessimism              0.587    38.840    
                         clock uncertainty           -0.138    38.702    
    SLICE_X24Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.297    debuggerTop/vga_generator/r_y_reg[9]
  -------------------------------------------------------------------
                         required time                         38.297    
                         arrival time                          -1.698    
  -------------------------------------------------------------------
                         slack                                 36.599    

Slack (MET) :             36.604ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.430ns  (logic 0.580ns (23.864%)  route 1.850ns (76.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 38.253 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.678     0.398    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.124     0.522 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.172     1.694    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X25Y169        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.670    38.253    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X25Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/C
                         clock pessimism              0.587    38.840    
                         clock uncertainty           -0.138    38.702    
    SLICE_X25Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.297    debuggerTop/vga_generator/r_y_reg[6]
  -------------------------------------------------------------------
                         required time                         38.297    
                         arrival time                          -1.694    
  -------------------------------------------------------------------
                         slack                                 36.604    

Slack (MET) :             36.604ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.430ns  (logic 0.580ns (23.864%)  route 1.850ns (76.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 38.253 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.678     0.398    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.124     0.522 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.172     1.694    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X25Y169        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.670    38.253    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X25Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[7]/C
                         clock pessimism              0.587    38.840    
                         clock uncertainty           -0.138    38.702    
    SLICE_X25Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.297    debuggerTop/vga_generator/r_y_reg[7]
  -------------------------------------------------------------------
                         required time                         38.297    
                         arrival time                          -1.694    
  -------------------------------------------------------------------
                         slack                                 36.604    

Slack (MET) :             36.604ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[8]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.430ns  (logic 0.580ns (23.864%)  route 1.850ns (76.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 38.253 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.678     0.398    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.124     0.522 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.172     1.694    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X25Y169        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.670    38.253    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X25Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[8]/C
                         clock pessimism              0.587    38.840    
                         clock uncertainty           -0.138    38.702    
    SLICE_X25Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.297    debuggerTop/vga_generator/r_y_reg[8]
  -------------------------------------------------------------------
                         required time                         38.297    
                         arrival time                          -1.694    
  -------------------------------------------------------------------
                         slack                                 36.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__5/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.686%)  route 0.462ns (71.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.242    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.220     0.128    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X22Y171        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.914    -0.759    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X22Y171        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__5/C
                         clock pessimism              0.271    -0.488    
                         clock uncertainty            0.138    -0.350    
    SLICE_X22Y171        FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    debuggerTop/vga_generator/r_x_reg[1]_rep__5
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.686%)  route 0.462ns (71.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.242    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.220     0.128    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X22Y171        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.914    -0.759    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X22Y171        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__7/C
                         clock pessimism              0.271    -0.488    
                         clock uncertainty            0.138    -0.350    
    SLICE_X22Y171        FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    debuggerTop/vga_generator/r_x_reg[1]_rep__7
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__5/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.686%)  route 0.462ns (71.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.242    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.220     0.128    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X22Y171        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.914    -0.759    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X22Y171        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__5/C
                         clock pessimism              0.271    -0.488    
                         clock uncertainty            0.138    -0.350    
    SLICE_X22Y171        FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    debuggerTop/vga_generator/r_x_reg[2]_rep__5
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__6/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.686%)  route 0.462ns (71.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.242    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.220     0.128    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X22Y171        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.914    -0.759    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X22Y171        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__6/C
                         clock pessimism              0.271    -0.488    
                         clock uncertainty            0.138    -0.350    
    SLICE_X22Y171        FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    debuggerTop/vga_generator/r_x_reg[2]_rep__6
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__7/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.686%)  route 0.462ns (71.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.242    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.220     0.128    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X22Y171        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.914    -0.759    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X22Y171        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__7/C
                         clock pessimism              0.271    -0.488    
                         clock uncertainty            0.138    -0.350    
    SLICE_X22Y171        FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    debuggerTop/vga_generator/r_x_reg[2]_rep__7
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.242    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.234     0.142    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X28Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep/C
                         clock pessimism              0.271    -0.487    
                         clock uncertainty            0.138    -0.349    
    SLICE_X28Y167        FDCE (Remov_fdce_C_CLR)     -0.092    -0.441    debuggerTop/vga_generator/r_x_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__6/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.242    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.234     0.142    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X28Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__6/C
                         clock pessimism              0.271    -0.487    
                         clock uncertainty            0.138    -0.349    
    SLICE_X28Y167        FDCE (Remov_fdce_C_CLR)     -0.092    -0.441    debuggerTop/vga_generator/r_x_reg[1]_rep__6
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.242    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.234     0.142    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X28Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]/C
                         clock pessimism              0.271    -0.487    
                         clock uncertainty            0.138    -0.349    
    SLICE_X28Y167        FDCE (Remov_fdce_C_CLR)     -0.092    -0.441    debuggerTop/vga_generator/r_x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.242    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.234     0.142    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X28Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]/C
                         clock pessimism              0.271    -0.487    
                         clock uncertainty            0.138    -0.349    
    SLICE_X28Y167        FDCE (Remov_fdce_C_CLR)     -0.092    -0.441    debuggerTop/vga_generator/r_x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.201%)  route 0.498ns (72.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.242    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.255     0.163    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X21Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.918    -0.755    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X21Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__2/C
                         clock pessimism              0.271    -0.484    
                         clock uncertainty            0.138    -0.346    
    SLICE_X21Y167        FDCE (Remov_fdce_C_CLR)     -0.092    -0.438    debuggerTop/vga_generator/r_x_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.601    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.383ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.570ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.383ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 0.580ns (21.987%)  route 2.058ns (78.013%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 38.258 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.678     0.398    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.124     0.522 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.379     1.901    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X32Y162        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.675    38.258    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X32Y162        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__0/C
                         clock pessimism              0.569    38.827    
                         clock uncertainty           -0.138    38.689    
    SLICE_X32Y162        FDCE (Recov_fdce_C_CLR)     -0.405    38.284    debuggerTop/vga_generator/r_x_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         38.284    
                         arrival time                          -1.901    
  -------------------------------------------------------------------
                         slack                                 36.383    

Slack (MET) :             36.383ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 0.580ns (21.987%)  route 2.058ns (78.013%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 38.258 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.678     0.398    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.124     0.522 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.379     1.901    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X32Y162        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.675    38.258    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X32Y162        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__1/C
                         clock pessimism              0.569    38.827    
                         clock uncertainty           -0.138    38.689    
    SLICE_X32Y162        FDCE (Recov_fdce_C_CLR)     -0.405    38.284    debuggerTop/vga_generator/r_x_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         38.284    
                         arrival time                          -1.901    
  -------------------------------------------------------------------
                         slack                                 36.383    

Slack (MET) :             36.383ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__9/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 0.580ns (21.987%)  route 2.058ns (78.013%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 38.258 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.678     0.398    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.124     0.522 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.379     1.901    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X32Y162        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.675    38.258    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X32Y162        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__9/C
                         clock pessimism              0.569    38.827    
                         clock uncertainty           -0.138    38.689    
    SLICE_X32Y162        FDCE (Recov_fdce_C_CLR)     -0.405    38.284    debuggerTop/vga_generator/r_x_reg[2]_rep__9
  -------------------------------------------------------------------
                         required time                         38.284    
                         arrival time                          -1.901    
  -------------------------------------------------------------------
                         slack                                 36.383    

Slack (MET) :             36.383ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 0.580ns (21.987%)  route 2.058ns (78.013%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 38.258 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.678     0.398    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.124     0.522 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.379     1.901    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X32Y162        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.675    38.258    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X32Y162        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep/C
                         clock pessimism              0.569    38.827    
                         clock uncertainty           -0.138    38.689    
    SLICE_X32Y162        FDCE (Recov_fdce_C_CLR)     -0.405    38.284    debuggerTop/vga_generator/r_x_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         38.284    
                         arrival time                          -1.901    
  -------------------------------------------------------------------
                         slack                                 36.383    

Slack (MET) :             36.529ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__10/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.580ns (23.277%)  route 1.912ns (76.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 38.258 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.678     0.398    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.124     0.522 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.233     1.755    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X31Y162        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.675    38.258    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X31Y162        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__10/C
                         clock pessimism              0.569    38.827    
                         clock uncertainty           -0.138    38.689    
    SLICE_X31Y162        FDCE (Recov_fdce_C_CLR)     -0.405    38.284    debuggerTop/vga_generator/r_x_reg[2]_rep__10
  -------------------------------------------------------------------
                         required time                         38.284    
                         arrival time                          -1.755    
  -------------------------------------------------------------------
                         slack                                 36.529    

Slack (MET) :             36.599ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[10]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.580ns (23.821%)  route 1.855ns (76.179%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 38.253 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.678     0.398    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.124     0.522 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.176     1.698    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X24Y169        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.670    38.253    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X24Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[10]/C
                         clock pessimism              0.587    38.840    
                         clock uncertainty           -0.138    38.702    
    SLICE_X24Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.297    debuggerTop/vga_generator/r_y_reg[10]
  -------------------------------------------------------------------
                         required time                         38.297    
                         arrival time                          -1.698    
  -------------------------------------------------------------------
                         slack                                 36.599    

Slack (MET) :             36.599ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[9]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.580ns (23.821%)  route 1.855ns (76.179%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 38.253 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.678     0.398    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.124     0.522 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.176     1.698    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X24Y169        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.670    38.253    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X24Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/C
                         clock pessimism              0.587    38.840    
                         clock uncertainty           -0.138    38.702    
    SLICE_X24Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.297    debuggerTop/vga_generator/r_y_reg[9]
  -------------------------------------------------------------------
                         required time                         38.297    
                         arrival time                          -1.698    
  -------------------------------------------------------------------
                         slack                                 36.599    

Slack (MET) :             36.604ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.430ns  (logic 0.580ns (23.864%)  route 1.850ns (76.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 38.253 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.678     0.398    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.124     0.522 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.172     1.694    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X25Y169        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.670    38.253    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X25Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/C
                         clock pessimism              0.587    38.840    
                         clock uncertainty           -0.138    38.702    
    SLICE_X25Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.297    debuggerTop/vga_generator/r_y_reg[6]
  -------------------------------------------------------------------
                         required time                         38.297    
                         arrival time                          -1.694    
  -------------------------------------------------------------------
                         slack                                 36.604    

Slack (MET) :             36.604ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.430ns  (logic 0.580ns (23.864%)  route 1.850ns (76.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 38.253 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.678     0.398    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.124     0.522 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.172     1.694    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X25Y169        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.670    38.253    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X25Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[7]/C
                         clock pessimism              0.587    38.840    
                         clock uncertainty           -0.138    38.702    
    SLICE_X25Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.297    debuggerTop/vga_generator/r_y_reg[7]
  -------------------------------------------------------------------
                         required time                         38.297    
                         arrival time                          -1.694    
  -------------------------------------------------------------------
                         slack                                 36.604    

Slack (MET) :             36.604ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[8]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.430ns  (logic 0.580ns (23.864%)  route 1.850ns (76.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 38.253 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.678     0.398    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.124     0.522 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.172     1.694    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X25Y169        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.670    38.253    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X25Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[8]/C
                         clock pessimism              0.587    38.840    
                         clock uncertainty           -0.138    38.702    
    SLICE_X25Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.297    debuggerTop/vga_generator/r_y_reg[8]
  -------------------------------------------------------------------
                         required time                         38.297    
                         arrival time                          -1.694    
  -------------------------------------------------------------------
                         slack                                 36.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__5/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.686%)  route 0.462ns (71.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.242    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.220     0.128    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X22Y171        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.914    -0.759    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X22Y171        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__5/C
                         clock pessimism              0.271    -0.488    
                         clock uncertainty            0.138    -0.350    
    SLICE_X22Y171        FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    debuggerTop/vga_generator/r_x_reg[1]_rep__5
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.686%)  route 0.462ns (71.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.242    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.220     0.128    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X22Y171        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.914    -0.759    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X22Y171        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__7/C
                         clock pessimism              0.271    -0.488    
                         clock uncertainty            0.138    -0.350    
    SLICE_X22Y171        FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    debuggerTop/vga_generator/r_x_reg[1]_rep__7
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__5/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.686%)  route 0.462ns (71.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.242    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.220     0.128    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X22Y171        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.914    -0.759    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X22Y171        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__5/C
                         clock pessimism              0.271    -0.488    
                         clock uncertainty            0.138    -0.350    
    SLICE_X22Y171        FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    debuggerTop/vga_generator/r_x_reg[2]_rep__5
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__6/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.686%)  route 0.462ns (71.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.242    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.220     0.128    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X22Y171        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.914    -0.759    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X22Y171        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__6/C
                         clock pessimism              0.271    -0.488    
                         clock uncertainty            0.138    -0.350    
    SLICE_X22Y171        FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    debuggerTop/vga_generator/r_x_reg[2]_rep__6
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__7/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.686%)  route 0.462ns (71.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.242    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.220     0.128    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X22Y171        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.914    -0.759    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X22Y171        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__7/C
                         clock pessimism              0.271    -0.488    
                         clock uncertainty            0.138    -0.350    
    SLICE_X22Y171        FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    debuggerTop/vga_generator/r_x_reg[2]_rep__7
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.242    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.234     0.142    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X28Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep/C
                         clock pessimism              0.271    -0.487    
                         clock uncertainty            0.138    -0.349    
    SLICE_X28Y167        FDCE (Remov_fdce_C_CLR)     -0.092    -0.441    debuggerTop/vga_generator/r_x_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__6/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.242    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.234     0.142    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X28Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__6/C
                         clock pessimism              0.271    -0.487    
                         clock uncertainty            0.138    -0.349    
    SLICE_X28Y167        FDCE (Remov_fdce_C_CLR)     -0.092    -0.441    debuggerTop/vga_generator/r_x_reg[1]_rep__6
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.242    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.234     0.142    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X28Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]/C
                         clock pessimism              0.271    -0.487    
                         clock uncertainty            0.138    -0.349    
    SLICE_X28Y167        FDCE (Remov_fdce_C_CLR)     -0.092    -0.441    debuggerTop/vga_generator/r_x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.242    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.234     0.142    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X28Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]/C
                         clock pessimism              0.271    -0.487    
                         clock uncertainty            0.138    -0.349    
    SLICE_X28Y167        FDCE (Remov_fdce_C_CLR)     -0.092    -0.441    debuggerTop/vga_generator/r_x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.201%)  route 0.498ns (72.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.242    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.255     0.163    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X21Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.918    -0.755    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X21Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__2/C
                         clock pessimism              0.271    -0.484    
                         clock uncertainty            0.138    -0.346    
    SLICE_X21Y167        FDCE (Remov_fdce_C_CLR)     -0.092    -0.438    debuggerTop/vga_generator/r_x_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.601    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.707ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.389ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 0.580ns (21.987%)  route 2.058ns (78.013%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 38.258 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.678     0.398    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.124     0.522 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.379     1.901    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X32Y162        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.675    38.258    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X32Y162        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__0/C
                         clock pessimism              0.569    38.827    
                         clock uncertainty           -0.132    38.695    
    SLICE_X32Y162        FDCE (Recov_fdce_C_CLR)     -0.405    38.290    debuggerTop/vga_generator/r_x_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         38.290    
                         arrival time                          -1.901    
  -------------------------------------------------------------------
                         slack                                 36.389    

Slack (MET) :             36.389ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 0.580ns (21.987%)  route 2.058ns (78.013%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 38.258 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.678     0.398    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.124     0.522 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.379     1.901    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X32Y162        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.675    38.258    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X32Y162        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__1/C
                         clock pessimism              0.569    38.827    
                         clock uncertainty           -0.132    38.695    
    SLICE_X32Y162        FDCE (Recov_fdce_C_CLR)     -0.405    38.290    debuggerTop/vga_generator/r_x_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         38.290    
                         arrival time                          -1.901    
  -------------------------------------------------------------------
                         slack                                 36.389    

Slack (MET) :             36.389ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__9/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 0.580ns (21.987%)  route 2.058ns (78.013%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 38.258 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.678     0.398    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.124     0.522 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.379     1.901    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X32Y162        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.675    38.258    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X32Y162        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__9/C
                         clock pessimism              0.569    38.827    
                         clock uncertainty           -0.132    38.695    
    SLICE_X32Y162        FDCE (Recov_fdce_C_CLR)     -0.405    38.290    debuggerTop/vga_generator/r_x_reg[2]_rep__9
  -------------------------------------------------------------------
                         required time                         38.290    
                         arrival time                          -1.901    
  -------------------------------------------------------------------
                         slack                                 36.389    

Slack (MET) :             36.389ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 0.580ns (21.987%)  route 2.058ns (78.013%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 38.258 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.678     0.398    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.124     0.522 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.379     1.901    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X32Y162        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.675    38.258    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X32Y162        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep/C
                         clock pessimism              0.569    38.827    
                         clock uncertainty           -0.132    38.695    
    SLICE_X32Y162        FDCE (Recov_fdce_C_CLR)     -0.405    38.290    debuggerTop/vga_generator/r_x_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         38.290    
                         arrival time                          -1.901    
  -------------------------------------------------------------------
                         slack                                 36.389    

Slack (MET) :             36.535ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__10/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.580ns (23.277%)  route 1.912ns (76.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 38.258 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.678     0.398    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.124     0.522 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.233     1.755    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X31Y162        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.675    38.258    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X31Y162        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__10/C
                         clock pessimism              0.569    38.827    
                         clock uncertainty           -0.132    38.695    
    SLICE_X31Y162        FDCE (Recov_fdce_C_CLR)     -0.405    38.290    debuggerTop/vga_generator/r_x_reg[2]_rep__10
  -------------------------------------------------------------------
                         required time                         38.290    
                         arrival time                          -1.755    
  -------------------------------------------------------------------
                         slack                                 36.535    

Slack (MET) :             36.605ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[10]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.580ns (23.821%)  route 1.855ns (76.179%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 38.253 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.678     0.398    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.124     0.522 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.176     1.698    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X24Y169        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.670    38.253    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X24Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[10]/C
                         clock pessimism              0.587    38.840    
                         clock uncertainty           -0.132    38.708    
    SLICE_X24Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.303    debuggerTop/vga_generator/r_y_reg[10]
  -------------------------------------------------------------------
                         required time                         38.303    
                         arrival time                          -1.698    
  -------------------------------------------------------------------
                         slack                                 36.605    

Slack (MET) :             36.605ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[9]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.580ns (23.821%)  route 1.855ns (76.179%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 38.253 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.678     0.398    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.124     0.522 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.176     1.698    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X24Y169        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.670    38.253    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X24Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/C
                         clock pessimism              0.587    38.840    
                         clock uncertainty           -0.132    38.708    
    SLICE_X24Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.303    debuggerTop/vga_generator/r_y_reg[9]
  -------------------------------------------------------------------
                         required time                         38.303    
                         arrival time                          -1.698    
  -------------------------------------------------------------------
                         slack                                 36.605    

Slack (MET) :             36.609ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.430ns  (logic 0.580ns (23.864%)  route 1.850ns (76.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 38.253 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.678     0.398    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.124     0.522 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.172     1.694    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X25Y169        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.670    38.253    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X25Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/C
                         clock pessimism              0.587    38.840    
                         clock uncertainty           -0.132    38.708    
    SLICE_X25Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.303    debuggerTop/vga_generator/r_y_reg[6]
  -------------------------------------------------------------------
                         required time                         38.303    
                         arrival time                          -1.694    
  -------------------------------------------------------------------
                         slack                                 36.609    

Slack (MET) :             36.609ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.430ns  (logic 0.580ns (23.864%)  route 1.850ns (76.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 38.253 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.678     0.398    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.124     0.522 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.172     1.694    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X25Y169        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.670    38.253    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X25Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[7]/C
                         clock pessimism              0.587    38.840    
                         clock uncertainty           -0.132    38.708    
    SLICE_X25Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.303    debuggerTop/vga_generator/r_y_reg[7]
  -------------------------------------------------------------------
                         required time                         38.303    
                         arrival time                          -1.694    
  -------------------------------------------------------------------
                         slack                                 36.609    

Slack (MET) :             36.609ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[8]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.430ns  (logic 0.580ns (23.864%)  route 1.850ns (76.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 38.253 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.803    -0.737    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.456    -0.281 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.678     0.398    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.124     0.522 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          1.172     1.694    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X25Y169        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        1.670    38.253    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X25Y169        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[8]/C
                         clock pessimism              0.587    38.840    
                         clock uncertainty           -0.132    38.708    
    SLICE_X25Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.303    debuggerTop/vga_generator/r_y_reg[8]
  -------------------------------------------------------------------
                         required time                         38.303    
                         arrival time                          -1.694    
  -------------------------------------------------------------------
                         slack                                 36.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__5/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.686%)  route 0.462ns (71.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.242    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.220     0.128    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X22Y171        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.914    -0.759    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X22Y171        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__5/C
                         clock pessimism              0.271    -0.488    
    SLICE_X22Y171        FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    debuggerTop/vga_generator/r_x_reg[1]_rep__5
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.686%)  route 0.462ns (71.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.242    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.220     0.128    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X22Y171        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.914    -0.759    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X22Y171        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__7/C
                         clock pessimism              0.271    -0.488    
    SLICE_X22Y171        FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    debuggerTop/vga_generator/r_x_reg[1]_rep__7
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__5/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.686%)  route 0.462ns (71.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.242    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.220     0.128    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X22Y171        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.914    -0.759    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X22Y171        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__5/C
                         clock pessimism              0.271    -0.488    
    SLICE_X22Y171        FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    debuggerTop/vga_generator/r_x_reg[2]_rep__5
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__6/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.686%)  route 0.462ns (71.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.242    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.220     0.128    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X22Y171        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.914    -0.759    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X22Y171        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__6/C
                         clock pessimism              0.271    -0.488    
    SLICE_X22Y171        FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    debuggerTop/vga_generator/r_x_reg[2]_rep__6
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__7/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.686%)  route 0.462ns (71.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.242    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.220     0.128    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X22Y171        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.914    -0.759    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X22Y171        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__7/C
                         clock pessimism              0.271    -0.488    
    SLICE_X22Y171        FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    debuggerTop/vga_generator/r_x_reg[2]_rep__7
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.242    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.234     0.142    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X28Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep/C
                         clock pessimism              0.271    -0.487    
    SLICE_X28Y167        FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    debuggerTop/vga_generator/r_x_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__6/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.242    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.234     0.142    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X28Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__6/C
                         clock pessimism              0.271    -0.487    
    SLICE_X28Y167        FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    debuggerTop/vga_generator/r_x_reg[1]_rep__6
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.242    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.234     0.142    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X28Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]/C
                         clock pessimism              0.271    -0.487    
    SLICE_X28Y167        FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    debuggerTop/vga_generator/r_x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.242    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.234     0.142    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X28Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.915    -0.758    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]/C
                         clock pessimism              0.271    -0.487    
    SLICE_X28Y167        FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    debuggerTop/vga_generator/r_x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.201%)  route 0.498ns (72.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.643    -0.521    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y167        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y167        FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.242    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X26Y167        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=54, routed)          0.255     0.163    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X21Y167        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6263, routed)        0.918    -0.755    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X21Y167        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__2/C
                         clock pessimism              0.271    -0.484    
    SLICE_X21Y167        FDCE (Remov_fdce_C_CLR)     -0.092    -0.576    debuggerTop/vga_generator/r_x_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.739    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       91.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.473ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.343ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.115ns  (logic 0.580ns (7.147%)  route 7.535ns (92.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 98.475 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          2.691     2.224    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.124     2.348 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.844     7.192    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X70Y103        FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.496    98.475    debuggerTop/profiler/o_clk_5mhz
    SLICE_X70Y103        FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.560    99.035    
                         clock uncertainty           -0.185    98.849    
    SLICE_X70Y103        FDCE (Recov_fdce_C_CLR)     -0.314    98.535    debuggerTop/profiler/r_sample_write_index_reg[0]
  -------------------------------------------------------------------
                         required time                         98.535    
                         arrival time                          -7.192    
  -------------------------------------------------------------------
                         slack                                 91.343    

Slack (MET) :             91.343ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.115ns  (logic 0.580ns (7.147%)  route 7.535ns (92.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 98.475 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          2.691     2.224    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.124     2.348 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.844     7.192    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X70Y103        FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.496    98.475    debuggerTop/profiler/o_clk_5mhz
    SLICE_X70Y103        FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.560    99.035    
                         clock uncertainty           -0.185    98.849    
    SLICE_X70Y103        FDCE (Recov_fdce_C_CLR)     -0.314    98.535    debuggerTop/profiler/r_sample_write_index_reg[1]
  -------------------------------------------------------------------
                         required time                         98.535    
                         arrival time                          -7.192    
  -------------------------------------------------------------------
                         slack                                 91.343    

Slack (MET) :             91.343ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.115ns  (logic 0.580ns (7.147%)  route 7.535ns (92.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 98.475 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          2.691     2.224    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.124     2.348 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.844     7.192    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X70Y103        FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.496    98.475    debuggerTop/profiler/o_clk_5mhz
    SLICE_X70Y103        FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.560    99.035    
                         clock uncertainty           -0.185    98.849    
    SLICE_X70Y103        FDCE (Recov_fdce_C_CLR)     -0.314    98.535    debuggerTop/profiler/r_sample_write_index_reg[2]
  -------------------------------------------------------------------
                         required time                         98.535    
                         arrival time                          -7.192    
  -------------------------------------------------------------------
                         slack                                 91.343    

Slack (MET) :             91.343ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.115ns  (logic 0.580ns (7.147%)  route 7.535ns (92.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 98.475 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          2.691     2.224    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.124     2.348 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.844     7.192    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X70Y103        FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.496    98.475    debuggerTop/profiler/o_clk_5mhz
    SLICE_X70Y103        FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.560    99.035    
                         clock uncertainty           -0.185    98.849    
    SLICE_X70Y103        FDCE (Recov_fdce_C_CLR)     -0.314    98.535    debuggerTop/profiler/r_sample_write_index_reg[3]
  -------------------------------------------------------------------
                         required time                         98.535    
                         arrival time                          -7.192    
  -------------------------------------------------------------------
                         slack                                 91.343    

Slack (MET) :             91.502ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/clockEnable/r_counter_reg[1]/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.911ns  (logic 0.580ns (7.331%)  route 7.331ns (92.669%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 98.472 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          2.691     2.224    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.124     2.348 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.640     6.988    debuggerTop/nes/clockEnable/r_counter_reg[0]_2
    SLICE_X61Y105        FDPE                                         f  debuggerTop/nes/clockEnable/r_counter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.493    98.472    debuggerTop/nes/clockEnable/o_clk_5mhz
    SLICE_X61Y105        FDPE                                         r  debuggerTop/nes/clockEnable/r_counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.560    99.032    
                         clock uncertainty           -0.185    98.846    
    SLICE_X61Y105        FDPE (Recov_fdpe_C_PRE)     -0.356    98.490    debuggerTop/nes/clockEnable/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         98.490    
                         arrival time                          -6.988    
  -------------------------------------------------------------------
                         slack                                 91.502    

Slack (MET) :             91.540ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.919ns  (logic 0.580ns (7.324%)  route 7.339ns (92.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 98.475 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          2.691     2.224    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.124     2.348 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.647     6.996    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X70Y104        FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.496    98.475    debuggerTop/profiler/o_clk_5mhz
    SLICE_X70Y104        FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.560    99.035    
                         clock uncertainty           -0.185    98.849    
    SLICE_X70Y104        FDCE (Recov_fdce_C_CLR)     -0.314    98.535    debuggerTop/profiler/r_sample_write_index_reg[4]
  -------------------------------------------------------------------
                         required time                         98.535    
                         arrival time                          -6.996    
  -------------------------------------------------------------------
                         slack                                 91.540    

Slack (MET) :             91.540ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.919ns  (logic 0.580ns (7.324%)  route 7.339ns (92.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 98.475 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          2.691     2.224    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.124     2.348 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.647     6.996    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X70Y104        FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.496    98.475    debuggerTop/profiler/o_clk_5mhz
    SLICE_X70Y104        FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.560    99.035    
                         clock uncertainty           -0.185    98.849    
    SLICE_X70Y104        FDCE (Recov_fdce_C_CLR)     -0.314    98.535    debuggerTop/profiler/r_sample_write_index_reg[5]
  -------------------------------------------------------------------
                         required time                         98.535    
                         arrival time                          -6.996    
  -------------------------------------------------------------------
                         slack                                 91.540    

Slack (MET) :             91.540ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.919ns  (logic 0.580ns (7.324%)  route 7.339ns (92.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 98.475 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          2.691     2.224    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.124     2.348 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.647     6.996    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X70Y104        FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.496    98.475    debuggerTop/profiler/o_clk_5mhz
    SLICE_X70Y104        FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.560    99.035    
                         clock uncertainty           -0.185    98.849    
    SLICE_X70Y104        FDCE (Recov_fdce_C_CLR)     -0.314    98.535    debuggerTop/profiler/r_sample_write_index_reg[6]
  -------------------------------------------------------------------
                         required time                         98.535    
                         arrival time                          -6.996    
  -------------------------------------------------------------------
                         slack                                 91.540    

Slack (MET) :             91.540ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.919ns  (logic 0.580ns (7.324%)  route 7.339ns (92.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 98.475 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          2.691     2.224    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.124     2.348 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.647     6.996    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X70Y104        FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.496    98.475    debuggerTop/profiler/o_clk_5mhz
    SLICE_X70Y104        FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.560    99.035    
                         clock uncertainty           -0.185    98.849    
    SLICE_X70Y104        FDCE (Recov_fdce_C_CLR)     -0.314    98.535    debuggerTop/profiler/r_sample_write_index_reg[7]
  -------------------------------------------------------------------
                         required time                         98.535    
                         arrival time                          -6.996    
  -------------------------------------------------------------------
                         slack                                 91.540    

Slack (MET) :             91.671ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[10]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.788ns  (logic 0.580ns (7.448%)  route 7.208ns (92.552%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 98.475 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          2.691     2.224    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.124     2.348 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.516     6.865    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X70Y105        FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.496    98.475    debuggerTop/profiler/o_clk_5mhz
    SLICE_X70Y105        FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.560    99.035    
                         clock uncertainty           -0.185    98.849    
    SLICE_X70Y105        FDCE (Recov_fdce_C_CLR)     -0.314    98.535    debuggerTop/profiler/r_sample_write_index_reg[10]
  -------------------------------------------------------------------
                         required time                         98.535    
                         arrival time                          -6.865    
  -------------------------------------------------------------------
                         slack                                 91.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.473ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.186ns (7.713%)  route 2.226ns (92.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.095     0.634    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.045     0.679 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.130     1.809    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X55Y109        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.826    -0.846    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X55Y109        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/C
                         clock pessimism              0.275    -0.571    
    SLICE_X55Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.473ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.186ns (7.713%)  route 2.226ns (92.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.095     0.634    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.045     0.679 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.130     1.809    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X55Y109        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.826    -0.846    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X55Y109        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/C
                         clock pessimism              0.275    -0.571    
    SLICE_X55Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.473ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.186ns (7.713%)  route 2.226ns (92.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.095     0.634    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.045     0.679 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.130     1.809    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X55Y109        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.826    -0.846    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X55Y109        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/C
                         clock pessimism              0.275    -0.571    
    SLICE_X55Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.483ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.186ns (7.591%)  route 2.264ns (92.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.095     0.634    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.045     0.679 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.169     1.848    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X60Y108        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X60Y108        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X60Y108        FDCE (Remov_fdce_C_CLR)     -0.067    -0.635    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.635    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  2.483    

Slack (MET) :             2.483ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.186ns (7.591%)  route 2.264ns (92.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.095     0.634    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.045     0.679 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.169     1.848    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X60Y108        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X60Y108        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X60Y108        FDCE (Remov_fdce_C_CLR)     -0.067    -0.635    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.635    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  2.483    

Slack (MET) :             2.503ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.468ns  (logic 0.186ns (7.537%)  route 2.282ns (92.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.095     0.634    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.045     0.679 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.186     1.866    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X54Y106        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.827    -0.845    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X54Y106        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/C
                         clock pessimism              0.275    -0.570    
    SLICE_X54Y106        FDCE (Remov_fdce_C_CLR)     -0.067    -0.637    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg
  -------------------------------------------------------------------
                         required time                          0.637    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  2.503    

Slack (MET) :             2.508ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.186ns (7.591%)  route 2.264ns (92.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.095     0.634    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.045     0.679 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.169     1.848    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X61Y108        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X61Y108        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X61Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.660    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  2.508    

Slack (MET) :             2.508ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.186ns (7.591%)  route 2.264ns (92.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.095     0.634    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.045     0.679 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.169     1.848    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X61Y108        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X61Y108        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X61Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.660    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  2.508    

Slack (MET) :             2.508ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.186ns (7.591%)  route 2.264ns (92.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.095     0.634    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.045     0.679 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.169     1.848    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X61Y108        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X61Y108        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X61Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.660    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  2.508    

Slack (MET) :             2.547ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.186ns (7.400%)  route 2.328ns (92.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.095     0.634    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.045     0.679 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.232     1.911    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X60Y109        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X60Y109        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X60Y109        FDCE (Remov_fdce_C_CLR)     -0.067    -0.635    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.635    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  2.547    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       91.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.287ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.343ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.115ns  (logic 0.580ns (7.147%)  route 7.535ns (92.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 98.475 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          2.691     2.224    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.124     2.348 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.844     7.192    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X70Y103        FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.496    98.475    debuggerTop/profiler/o_clk_5mhz
    SLICE_X70Y103        FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.560    99.035    
                         clock uncertainty           -0.185    98.849    
    SLICE_X70Y103        FDCE (Recov_fdce_C_CLR)     -0.314    98.535    debuggerTop/profiler/r_sample_write_index_reg[0]
  -------------------------------------------------------------------
                         required time                         98.535    
                         arrival time                          -7.192    
  -------------------------------------------------------------------
                         slack                                 91.343    

Slack (MET) :             91.343ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.115ns  (logic 0.580ns (7.147%)  route 7.535ns (92.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 98.475 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          2.691     2.224    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.124     2.348 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.844     7.192    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X70Y103        FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.496    98.475    debuggerTop/profiler/o_clk_5mhz
    SLICE_X70Y103        FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.560    99.035    
                         clock uncertainty           -0.185    98.849    
    SLICE_X70Y103        FDCE (Recov_fdce_C_CLR)     -0.314    98.535    debuggerTop/profiler/r_sample_write_index_reg[1]
  -------------------------------------------------------------------
                         required time                         98.535    
                         arrival time                          -7.192    
  -------------------------------------------------------------------
                         slack                                 91.343    

Slack (MET) :             91.343ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.115ns  (logic 0.580ns (7.147%)  route 7.535ns (92.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 98.475 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          2.691     2.224    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.124     2.348 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.844     7.192    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X70Y103        FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.496    98.475    debuggerTop/profiler/o_clk_5mhz
    SLICE_X70Y103        FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.560    99.035    
                         clock uncertainty           -0.185    98.849    
    SLICE_X70Y103        FDCE (Recov_fdce_C_CLR)     -0.314    98.535    debuggerTop/profiler/r_sample_write_index_reg[2]
  -------------------------------------------------------------------
                         required time                         98.535    
                         arrival time                          -7.192    
  -------------------------------------------------------------------
                         slack                                 91.343    

Slack (MET) :             91.343ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.115ns  (logic 0.580ns (7.147%)  route 7.535ns (92.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 98.475 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          2.691     2.224    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.124     2.348 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.844     7.192    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X70Y103        FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.496    98.475    debuggerTop/profiler/o_clk_5mhz
    SLICE_X70Y103        FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.560    99.035    
                         clock uncertainty           -0.185    98.849    
    SLICE_X70Y103        FDCE (Recov_fdce_C_CLR)     -0.314    98.535    debuggerTop/profiler/r_sample_write_index_reg[3]
  -------------------------------------------------------------------
                         required time                         98.535    
                         arrival time                          -7.192    
  -------------------------------------------------------------------
                         slack                                 91.343    

Slack (MET) :             91.502ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/clockEnable/r_counter_reg[1]/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.911ns  (logic 0.580ns (7.331%)  route 7.331ns (92.669%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 98.472 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          2.691     2.224    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.124     2.348 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.640     6.988    debuggerTop/nes/clockEnable/r_counter_reg[0]_2
    SLICE_X61Y105        FDPE                                         f  debuggerTop/nes/clockEnable/r_counter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.493    98.472    debuggerTop/nes/clockEnable/o_clk_5mhz
    SLICE_X61Y105        FDPE                                         r  debuggerTop/nes/clockEnable/r_counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.560    99.032    
                         clock uncertainty           -0.185    98.846    
    SLICE_X61Y105        FDPE (Recov_fdpe_C_PRE)     -0.356    98.490    debuggerTop/nes/clockEnable/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         98.490    
                         arrival time                          -6.988    
  -------------------------------------------------------------------
                         slack                                 91.502    

Slack (MET) :             91.540ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.919ns  (logic 0.580ns (7.324%)  route 7.339ns (92.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 98.475 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          2.691     2.224    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.124     2.348 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.647     6.996    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X70Y104        FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.496    98.475    debuggerTop/profiler/o_clk_5mhz
    SLICE_X70Y104        FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.560    99.035    
                         clock uncertainty           -0.185    98.849    
    SLICE_X70Y104        FDCE (Recov_fdce_C_CLR)     -0.314    98.535    debuggerTop/profiler/r_sample_write_index_reg[4]
  -------------------------------------------------------------------
                         required time                         98.535    
                         arrival time                          -6.996    
  -------------------------------------------------------------------
                         slack                                 91.540    

Slack (MET) :             91.540ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.919ns  (logic 0.580ns (7.324%)  route 7.339ns (92.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 98.475 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          2.691     2.224    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.124     2.348 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.647     6.996    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X70Y104        FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.496    98.475    debuggerTop/profiler/o_clk_5mhz
    SLICE_X70Y104        FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.560    99.035    
                         clock uncertainty           -0.185    98.849    
    SLICE_X70Y104        FDCE (Recov_fdce_C_CLR)     -0.314    98.535    debuggerTop/profiler/r_sample_write_index_reg[5]
  -------------------------------------------------------------------
                         required time                         98.535    
                         arrival time                          -6.996    
  -------------------------------------------------------------------
                         slack                                 91.540    

Slack (MET) :             91.540ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.919ns  (logic 0.580ns (7.324%)  route 7.339ns (92.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 98.475 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          2.691     2.224    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.124     2.348 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.647     6.996    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X70Y104        FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.496    98.475    debuggerTop/profiler/o_clk_5mhz
    SLICE_X70Y104        FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.560    99.035    
                         clock uncertainty           -0.185    98.849    
    SLICE_X70Y104        FDCE (Recov_fdce_C_CLR)     -0.314    98.535    debuggerTop/profiler/r_sample_write_index_reg[6]
  -------------------------------------------------------------------
                         required time                         98.535    
                         arrival time                          -6.996    
  -------------------------------------------------------------------
                         slack                                 91.540    

Slack (MET) :             91.540ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.919ns  (logic 0.580ns (7.324%)  route 7.339ns (92.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 98.475 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          2.691     2.224    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.124     2.348 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.647     6.996    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X70Y104        FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.496    98.475    debuggerTop/profiler/o_clk_5mhz
    SLICE_X70Y104        FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.560    99.035    
                         clock uncertainty           -0.185    98.849    
    SLICE_X70Y104        FDCE (Recov_fdce_C_CLR)     -0.314    98.535    debuggerTop/profiler/r_sample_write_index_reg[7]
  -------------------------------------------------------------------
                         required time                         98.535    
                         arrival time                          -6.996    
  -------------------------------------------------------------------
                         slack                                 91.540    

Slack (MET) :             91.671ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[10]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.788ns  (logic 0.580ns (7.448%)  route 7.208ns (92.552%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 98.475 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          2.691     2.224    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.124     2.348 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.516     6.865    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X70Y105        FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.496    98.475    debuggerTop/profiler/o_clk_5mhz
    SLICE_X70Y105        FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.560    99.035    
                         clock uncertainty           -0.185    98.849    
    SLICE_X70Y105        FDCE (Recov_fdce_C_CLR)     -0.314    98.535    debuggerTop/profiler/r_sample_write_index_reg[10]
  -------------------------------------------------------------------
                         required time                         98.535    
                         arrival time                          -6.865    
  -------------------------------------------------------------------
                         slack                                 91.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.287ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.186ns (7.713%)  route 2.226ns (92.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.095     0.634    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.045     0.679 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.130     1.809    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X55Y109        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.826    -0.846    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X55Y109        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/C
                         clock pessimism              0.275    -0.571    
                         clock uncertainty            0.185    -0.386    
    SLICE_X55Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.478    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  2.287    

Slack (MET) :             2.287ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.186ns (7.713%)  route 2.226ns (92.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.095     0.634    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.045     0.679 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.130     1.809    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X55Y109        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.826    -0.846    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X55Y109        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/C
                         clock pessimism              0.275    -0.571    
                         clock uncertainty            0.185    -0.386    
    SLICE_X55Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.478    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  2.287    

Slack (MET) :             2.287ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.186ns (7.713%)  route 2.226ns (92.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.095     0.634    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.045     0.679 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.130     1.809    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X55Y109        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.826    -0.846    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X55Y109        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/C
                         clock pessimism              0.275    -0.571    
                         clock uncertainty            0.185    -0.386    
    SLICE_X55Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.478    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  2.287    

Slack (MET) :             2.298ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.186ns (7.591%)  route 2.264ns (92.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.095     0.634    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.045     0.679 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.169     1.848    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X60Y108        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X60Y108        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.185    -0.383    
    SLICE_X60Y108        FDCE (Remov_fdce_C_CLR)     -0.067    -0.450    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.298ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.186ns (7.591%)  route 2.264ns (92.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.095     0.634    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.045     0.679 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.169     1.848    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X60Y108        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X60Y108        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.185    -0.383    
    SLICE_X60Y108        FDCE (Remov_fdce_C_CLR)     -0.067    -0.450    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.317ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.468ns  (logic 0.186ns (7.537%)  route 2.282ns (92.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.095     0.634    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.045     0.679 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.186     1.866    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X54Y106        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.827    -0.845    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X54Y106        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/C
                         clock pessimism              0.275    -0.570    
                         clock uncertainty            0.185    -0.385    
    SLICE_X54Y106        FDCE (Remov_fdce_C_CLR)     -0.067    -0.452    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  2.317    

Slack (MET) :             2.323ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.186ns (7.591%)  route 2.264ns (92.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.095     0.634    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.045     0.679 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.169     1.848    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X61Y108        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X61Y108        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.185    -0.383    
    SLICE_X61Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.475    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.323ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.186ns (7.591%)  route 2.264ns (92.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.095     0.634    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.045     0.679 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.169     1.848    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X61Y108        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X61Y108        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.185    -0.383    
    SLICE_X61Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.475    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.323ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.186ns (7.591%)  route 2.264ns (92.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.095     0.634    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.045     0.679 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.169     1.848    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X61Y108        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X61Y108        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.185    -0.383    
    SLICE_X61Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.475    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.361ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.186ns (7.400%)  route 2.328ns (92.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.095     0.634    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.045     0.679 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.232     1.911    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X60Y109        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X60Y109        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.185    -0.383    
    SLICE_X60Y109        FDCE (Remov_fdce_C_CLR)     -0.067    -0.450    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  2.361    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       91.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.287ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.343ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.115ns  (logic 0.580ns (7.147%)  route 7.535ns (92.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 98.475 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          2.691     2.224    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.124     2.348 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.844     7.192    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X70Y103        FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.496    98.475    debuggerTop/profiler/o_clk_5mhz
    SLICE_X70Y103        FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.560    99.035    
                         clock uncertainty           -0.185    98.849    
    SLICE_X70Y103        FDCE (Recov_fdce_C_CLR)     -0.314    98.535    debuggerTop/profiler/r_sample_write_index_reg[0]
  -------------------------------------------------------------------
                         required time                         98.535    
                         arrival time                          -7.192    
  -------------------------------------------------------------------
                         slack                                 91.343    

Slack (MET) :             91.343ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.115ns  (logic 0.580ns (7.147%)  route 7.535ns (92.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 98.475 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          2.691     2.224    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.124     2.348 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.844     7.192    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X70Y103        FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.496    98.475    debuggerTop/profiler/o_clk_5mhz
    SLICE_X70Y103        FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.560    99.035    
                         clock uncertainty           -0.185    98.849    
    SLICE_X70Y103        FDCE (Recov_fdce_C_CLR)     -0.314    98.535    debuggerTop/profiler/r_sample_write_index_reg[1]
  -------------------------------------------------------------------
                         required time                         98.535    
                         arrival time                          -7.192    
  -------------------------------------------------------------------
                         slack                                 91.343    

Slack (MET) :             91.343ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.115ns  (logic 0.580ns (7.147%)  route 7.535ns (92.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 98.475 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          2.691     2.224    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.124     2.348 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.844     7.192    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X70Y103        FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.496    98.475    debuggerTop/profiler/o_clk_5mhz
    SLICE_X70Y103        FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.560    99.035    
                         clock uncertainty           -0.185    98.849    
    SLICE_X70Y103        FDCE (Recov_fdce_C_CLR)     -0.314    98.535    debuggerTop/profiler/r_sample_write_index_reg[2]
  -------------------------------------------------------------------
                         required time                         98.535    
                         arrival time                          -7.192    
  -------------------------------------------------------------------
                         slack                                 91.343    

Slack (MET) :             91.343ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.115ns  (logic 0.580ns (7.147%)  route 7.535ns (92.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 98.475 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          2.691     2.224    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.124     2.348 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.844     7.192    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X70Y103        FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.496    98.475    debuggerTop/profiler/o_clk_5mhz
    SLICE_X70Y103        FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.560    99.035    
                         clock uncertainty           -0.185    98.849    
    SLICE_X70Y103        FDCE (Recov_fdce_C_CLR)     -0.314    98.535    debuggerTop/profiler/r_sample_write_index_reg[3]
  -------------------------------------------------------------------
                         required time                         98.535    
                         arrival time                          -7.192    
  -------------------------------------------------------------------
                         slack                                 91.343    

Slack (MET) :             91.502ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/clockEnable/r_counter_reg[1]/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.911ns  (logic 0.580ns (7.331%)  route 7.331ns (92.669%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 98.472 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          2.691     2.224    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.124     2.348 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.640     6.988    debuggerTop/nes/clockEnable/r_counter_reg[0]_2
    SLICE_X61Y105        FDPE                                         f  debuggerTop/nes/clockEnable/r_counter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.493    98.472    debuggerTop/nes/clockEnable/o_clk_5mhz
    SLICE_X61Y105        FDPE                                         r  debuggerTop/nes/clockEnable/r_counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.560    99.032    
                         clock uncertainty           -0.185    98.846    
    SLICE_X61Y105        FDPE (Recov_fdpe_C_PRE)     -0.356    98.490    debuggerTop/nes/clockEnable/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         98.490    
                         arrival time                          -6.988    
  -------------------------------------------------------------------
                         slack                                 91.502    

Slack (MET) :             91.540ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.919ns  (logic 0.580ns (7.324%)  route 7.339ns (92.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 98.475 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          2.691     2.224    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.124     2.348 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.647     6.996    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X70Y104        FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.496    98.475    debuggerTop/profiler/o_clk_5mhz
    SLICE_X70Y104        FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.560    99.035    
                         clock uncertainty           -0.185    98.849    
    SLICE_X70Y104        FDCE (Recov_fdce_C_CLR)     -0.314    98.535    debuggerTop/profiler/r_sample_write_index_reg[4]
  -------------------------------------------------------------------
                         required time                         98.535    
                         arrival time                          -6.996    
  -------------------------------------------------------------------
                         slack                                 91.540    

Slack (MET) :             91.540ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.919ns  (logic 0.580ns (7.324%)  route 7.339ns (92.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 98.475 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          2.691     2.224    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.124     2.348 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.647     6.996    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X70Y104        FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.496    98.475    debuggerTop/profiler/o_clk_5mhz
    SLICE_X70Y104        FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.560    99.035    
                         clock uncertainty           -0.185    98.849    
    SLICE_X70Y104        FDCE (Recov_fdce_C_CLR)     -0.314    98.535    debuggerTop/profiler/r_sample_write_index_reg[5]
  -------------------------------------------------------------------
                         required time                         98.535    
                         arrival time                          -6.996    
  -------------------------------------------------------------------
                         slack                                 91.540    

Slack (MET) :             91.540ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.919ns  (logic 0.580ns (7.324%)  route 7.339ns (92.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 98.475 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          2.691     2.224    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.124     2.348 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.647     6.996    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X70Y104        FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.496    98.475    debuggerTop/profiler/o_clk_5mhz
    SLICE_X70Y104        FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.560    99.035    
                         clock uncertainty           -0.185    98.849    
    SLICE_X70Y104        FDCE (Recov_fdce_C_CLR)     -0.314    98.535    debuggerTop/profiler/r_sample_write_index_reg[6]
  -------------------------------------------------------------------
                         required time                         98.535    
                         arrival time                          -6.996    
  -------------------------------------------------------------------
                         slack                                 91.540    

Slack (MET) :             91.540ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.919ns  (logic 0.580ns (7.324%)  route 7.339ns (92.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 98.475 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          2.691     2.224    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.124     2.348 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.647     6.996    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X70Y104        FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.496    98.475    debuggerTop/profiler/o_clk_5mhz
    SLICE_X70Y104        FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.560    99.035    
                         clock uncertainty           -0.185    98.849    
    SLICE_X70Y104        FDCE (Recov_fdce_C_CLR)     -0.314    98.535    debuggerTop/profiler/r_sample_write_index_reg[7]
  -------------------------------------------------------------------
                         required time                         98.535    
                         arrival time                          -6.996    
  -------------------------------------------------------------------
                         slack                                 91.540    

Slack (MET) :             91.671ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[10]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.788ns  (logic 0.580ns (7.448%)  route 7.208ns (92.552%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 98.475 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          2.691     2.224    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.124     2.348 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.516     6.865    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X70Y105        FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.496    98.475    debuggerTop/profiler/o_clk_5mhz
    SLICE_X70Y105        FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.560    99.035    
                         clock uncertainty           -0.185    98.849    
    SLICE_X70Y105        FDCE (Recov_fdce_C_CLR)     -0.314    98.535    debuggerTop/profiler/r_sample_write_index_reg[10]
  -------------------------------------------------------------------
                         required time                         98.535    
                         arrival time                          -6.865    
  -------------------------------------------------------------------
                         slack                                 91.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.287ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.186ns (7.713%)  route 2.226ns (92.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.095     0.634    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.045     0.679 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.130     1.809    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X55Y109        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.826    -0.846    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X55Y109        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/C
                         clock pessimism              0.275    -0.571    
                         clock uncertainty            0.185    -0.386    
    SLICE_X55Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.478    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  2.287    

Slack (MET) :             2.287ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.186ns (7.713%)  route 2.226ns (92.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.095     0.634    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.045     0.679 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.130     1.809    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X55Y109        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.826    -0.846    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X55Y109        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/C
                         clock pessimism              0.275    -0.571    
                         clock uncertainty            0.185    -0.386    
    SLICE_X55Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.478    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  2.287    

Slack (MET) :             2.287ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.186ns (7.713%)  route 2.226ns (92.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.095     0.634    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.045     0.679 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.130     1.809    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X55Y109        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.826    -0.846    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X55Y109        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/C
                         clock pessimism              0.275    -0.571    
                         clock uncertainty            0.185    -0.386    
    SLICE_X55Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.478    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  2.287    

Slack (MET) :             2.298ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.186ns (7.591%)  route 2.264ns (92.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.095     0.634    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.045     0.679 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.169     1.848    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X60Y108        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X60Y108        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.185    -0.383    
    SLICE_X60Y108        FDCE (Remov_fdce_C_CLR)     -0.067    -0.450    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.298ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.186ns (7.591%)  route 2.264ns (92.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.095     0.634    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.045     0.679 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.169     1.848    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X60Y108        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X60Y108        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.185    -0.383    
    SLICE_X60Y108        FDCE (Remov_fdce_C_CLR)     -0.067    -0.450    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.317ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.468ns  (logic 0.186ns (7.537%)  route 2.282ns (92.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.095     0.634    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.045     0.679 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.186     1.866    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X54Y106        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.827    -0.845    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X54Y106        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/C
                         clock pessimism              0.275    -0.570    
                         clock uncertainty            0.185    -0.385    
    SLICE_X54Y106        FDCE (Remov_fdce_C_CLR)     -0.067    -0.452    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  2.317    

Slack (MET) :             2.323ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.186ns (7.591%)  route 2.264ns (92.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.095     0.634    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.045     0.679 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.169     1.848    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X61Y108        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X61Y108        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.185    -0.383    
    SLICE_X61Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.475    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.323ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.186ns (7.591%)  route 2.264ns (92.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.095     0.634    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.045     0.679 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.169     1.848    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X61Y108        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X61Y108        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.185    -0.383    
    SLICE_X61Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.475    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.323ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.186ns (7.591%)  route 2.264ns (92.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.095     0.634    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.045     0.679 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.169     1.848    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X61Y108        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X61Y108        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.185    -0.383    
    SLICE_X61Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.475    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.361ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.186ns (7.400%)  route 2.328ns (92.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.095     0.634    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.045     0.679 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.232     1.911    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X60Y109        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X60Y109        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.185    -0.383    
    SLICE_X60Y109        FDCE (Remov_fdce_C_CLR)     -0.067    -0.450    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  2.361    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       91.352ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.473ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.352ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.115ns  (logic 0.580ns (7.147%)  route 7.535ns (92.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 98.475 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          2.691     2.224    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.124     2.348 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.844     7.192    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X70Y103        FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.496    98.475    debuggerTop/profiler/o_clk_5mhz
    SLICE_X70Y103        FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.560    99.035    
                         clock uncertainty           -0.176    98.858    
    SLICE_X70Y103        FDCE (Recov_fdce_C_CLR)     -0.314    98.544    debuggerTop/profiler/r_sample_write_index_reg[0]
  -------------------------------------------------------------------
                         required time                         98.544    
                         arrival time                          -7.192    
  -------------------------------------------------------------------
                         slack                                 91.352    

Slack (MET) :             91.352ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.115ns  (logic 0.580ns (7.147%)  route 7.535ns (92.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 98.475 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          2.691     2.224    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.124     2.348 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.844     7.192    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X70Y103        FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.496    98.475    debuggerTop/profiler/o_clk_5mhz
    SLICE_X70Y103        FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.560    99.035    
                         clock uncertainty           -0.176    98.858    
    SLICE_X70Y103        FDCE (Recov_fdce_C_CLR)     -0.314    98.544    debuggerTop/profiler/r_sample_write_index_reg[1]
  -------------------------------------------------------------------
                         required time                         98.544    
                         arrival time                          -7.192    
  -------------------------------------------------------------------
                         slack                                 91.352    

Slack (MET) :             91.352ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.115ns  (logic 0.580ns (7.147%)  route 7.535ns (92.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 98.475 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          2.691     2.224    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.124     2.348 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.844     7.192    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X70Y103        FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.496    98.475    debuggerTop/profiler/o_clk_5mhz
    SLICE_X70Y103        FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.560    99.035    
                         clock uncertainty           -0.176    98.858    
    SLICE_X70Y103        FDCE (Recov_fdce_C_CLR)     -0.314    98.544    debuggerTop/profiler/r_sample_write_index_reg[2]
  -------------------------------------------------------------------
                         required time                         98.544    
                         arrival time                          -7.192    
  -------------------------------------------------------------------
                         slack                                 91.352    

Slack (MET) :             91.352ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.115ns  (logic 0.580ns (7.147%)  route 7.535ns (92.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 98.475 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          2.691     2.224    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.124     2.348 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.844     7.192    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X70Y103        FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.496    98.475    debuggerTop/profiler/o_clk_5mhz
    SLICE_X70Y103        FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.560    99.035    
                         clock uncertainty           -0.176    98.858    
    SLICE_X70Y103        FDCE (Recov_fdce_C_CLR)     -0.314    98.544    debuggerTop/profiler/r_sample_write_index_reg[3]
  -------------------------------------------------------------------
                         required time                         98.544    
                         arrival time                          -7.192    
  -------------------------------------------------------------------
                         slack                                 91.352    

Slack (MET) :             91.511ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/clockEnable/r_counter_reg[1]/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.911ns  (logic 0.580ns (7.331%)  route 7.331ns (92.669%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 98.472 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          2.691     2.224    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.124     2.348 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.640     6.988    debuggerTop/nes/clockEnable/r_counter_reg[0]_2
    SLICE_X61Y105        FDPE                                         f  debuggerTop/nes/clockEnable/r_counter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.493    98.472    debuggerTop/nes/clockEnable/o_clk_5mhz
    SLICE_X61Y105        FDPE                                         r  debuggerTop/nes/clockEnable/r_counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.560    99.032    
                         clock uncertainty           -0.176    98.855    
    SLICE_X61Y105        FDPE (Recov_fdpe_C_PRE)     -0.356    98.499    debuggerTop/nes/clockEnable/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         98.499    
                         arrival time                          -6.988    
  -------------------------------------------------------------------
                         slack                                 91.511    

Slack (MET) :             91.549ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.919ns  (logic 0.580ns (7.324%)  route 7.339ns (92.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 98.475 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          2.691     2.224    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.124     2.348 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.647     6.996    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X70Y104        FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.496    98.475    debuggerTop/profiler/o_clk_5mhz
    SLICE_X70Y104        FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.560    99.035    
                         clock uncertainty           -0.176    98.858    
    SLICE_X70Y104        FDCE (Recov_fdce_C_CLR)     -0.314    98.544    debuggerTop/profiler/r_sample_write_index_reg[4]
  -------------------------------------------------------------------
                         required time                         98.544    
                         arrival time                          -6.996    
  -------------------------------------------------------------------
                         slack                                 91.549    

Slack (MET) :             91.549ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.919ns  (logic 0.580ns (7.324%)  route 7.339ns (92.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 98.475 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          2.691     2.224    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.124     2.348 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.647     6.996    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X70Y104        FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.496    98.475    debuggerTop/profiler/o_clk_5mhz
    SLICE_X70Y104        FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.560    99.035    
                         clock uncertainty           -0.176    98.858    
    SLICE_X70Y104        FDCE (Recov_fdce_C_CLR)     -0.314    98.544    debuggerTop/profiler/r_sample_write_index_reg[5]
  -------------------------------------------------------------------
                         required time                         98.544    
                         arrival time                          -6.996    
  -------------------------------------------------------------------
                         slack                                 91.549    

Slack (MET) :             91.549ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.919ns  (logic 0.580ns (7.324%)  route 7.339ns (92.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 98.475 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          2.691     2.224    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.124     2.348 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.647     6.996    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X70Y104        FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.496    98.475    debuggerTop/profiler/o_clk_5mhz
    SLICE_X70Y104        FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.560    99.035    
                         clock uncertainty           -0.176    98.858    
    SLICE_X70Y104        FDCE (Recov_fdce_C_CLR)     -0.314    98.544    debuggerTop/profiler/r_sample_write_index_reg[6]
  -------------------------------------------------------------------
                         required time                         98.544    
                         arrival time                          -6.996    
  -------------------------------------------------------------------
                         slack                                 91.549    

Slack (MET) :             91.549ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.919ns  (logic 0.580ns (7.324%)  route 7.339ns (92.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 98.475 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          2.691     2.224    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.124     2.348 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.647     6.996    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X70Y104        FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.496    98.475    debuggerTop/profiler/o_clk_5mhz
    SLICE_X70Y104        FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.560    99.035    
                         clock uncertainty           -0.176    98.858    
    SLICE_X70Y104        FDCE (Recov_fdce_C_CLR)     -0.314    98.544    debuggerTop/profiler/r_sample_write_index_reg[7]
  -------------------------------------------------------------------
                         required time                         98.544    
                         arrival time                          -6.996    
  -------------------------------------------------------------------
                         slack                                 91.549    

Slack (MET) :             91.680ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[10]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.788ns  (logic 0.580ns (7.448%)  route 7.208ns (92.552%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 98.475 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.617    -0.923    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          2.691     2.224    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.124     2.348 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         4.516     6.865    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X70Y105        FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        1.496    98.475    debuggerTop/profiler/o_clk_5mhz
    SLICE_X70Y105        FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.560    99.035    
                         clock uncertainty           -0.176    98.858    
    SLICE_X70Y105        FDCE (Recov_fdce_C_CLR)     -0.314    98.544    debuggerTop/profiler/r_sample_write_index_reg[10]
  -------------------------------------------------------------------
                         required time                         98.544    
                         arrival time                          -6.865    
  -------------------------------------------------------------------
                         slack                                 91.680    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.473ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.186ns (7.713%)  route 2.226ns (92.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.095     0.634    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.045     0.679 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.130     1.809    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X55Y109        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.826    -0.846    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X55Y109        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/C
                         clock pessimism              0.275    -0.571    
    SLICE_X55Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.473ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.186ns (7.713%)  route 2.226ns (92.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.095     0.634    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.045     0.679 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.130     1.809    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X55Y109        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.826    -0.846    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X55Y109        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/C
                         clock pessimism              0.275    -0.571    
    SLICE_X55Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.473ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.186ns (7.713%)  route 2.226ns (92.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.095     0.634    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.045     0.679 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.130     1.809    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X55Y109        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.826    -0.846    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X55Y109        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/C
                         clock pessimism              0.275    -0.571    
    SLICE_X55Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.483ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.186ns (7.591%)  route 2.264ns (92.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.095     0.634    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.045     0.679 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.169     1.848    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X60Y108        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X60Y108        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X60Y108        FDCE (Remov_fdce_C_CLR)     -0.067    -0.635    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.635    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  2.483    

Slack (MET) :             2.483ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.186ns (7.591%)  route 2.264ns (92.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.095     0.634    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.045     0.679 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.169     1.848    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X60Y108        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X60Y108        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X60Y108        FDCE (Remov_fdce_C_CLR)     -0.067    -0.635    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.635    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  2.483    

Slack (MET) :             2.503ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.468ns  (logic 0.186ns (7.537%)  route 2.282ns (92.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.095     0.634    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.045     0.679 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.186     1.866    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X54Y106        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.827    -0.845    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X54Y106        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/C
                         clock pessimism              0.275    -0.570    
    SLICE_X54Y106        FDCE (Remov_fdce_C_CLR)     -0.067    -0.637    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg
  -------------------------------------------------------------------
                         required time                          0.637    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  2.503    

Slack (MET) :             2.508ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.186ns (7.591%)  route 2.264ns (92.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.095     0.634    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.045     0.679 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.169     1.848    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X61Y108        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X61Y108        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X61Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.660    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  2.508    

Slack (MET) :             2.508ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.186ns (7.591%)  route 2.264ns (92.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.095     0.634    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.045     0.679 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.169     1.848    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X61Y108        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X61Y108        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X61Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.660    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  2.508    

Slack (MET) :             2.508ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.186ns (7.591%)  route 2.264ns (92.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.095     0.634    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.045     0.679 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.169     1.848    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X61Y108        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X61Y108        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X61Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.660    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  2.508    

Slack (MET) :             2.547ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.186ns (7.400%)  route 2.328ns (92.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X67Y103        FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=19, routed)          1.095     0.634    debuggerTop/values/w_nes_reset_n
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.045     0.679 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=293, routed)         1.232     1.911    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X60Y109        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3336, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X60Y109        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X60Y109        FDCE (Remov_fdce_C_CLR)     -0.067    -0.635    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.635    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  2.547    





