# Synopsys Constraint Checker(syntax only), version map201503actrcp1, Build 002R, built Jul  1 2015
# Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

# Written on Tue Mar 15 19:40:03 2016


##### DESIGN INFO #######################################################

Top View:                "build"
Constraint File(s):      "C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.sdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                                                       Requested     Requested     Clock        Clock               
Clock                                                       Frequency     Period        Type         Group               
-------------------------------------------------------------------------------------------------------------------------
System                                                      100.0 MHz     10.000        system       system_clkgroup     
build_sb_CCC_0_FCCC|GL0_net_inferred_clock                  100.0 MHz     10.000        inferred     Inferred_clkgroup_2 
build_sb_CCC_0_FCCC|GL1_net_inferred_clock                  100.0 MHz     10.000        inferred     Inferred_clkgroup_1 
build_sb_CCC_0_FCCC|GL2_net_inferred_clock                  100.0 MHz     10.000        inferred     Inferred_clkgroup_0 
build_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_3 
ident_coreinst.comm_block_INST.dr2_tck                      1.0 MHz       1000.000      declared     identify_jtag_group1
ident_coreinst.comm_block_INST.tck                          1.0 MHz       1000.000      declared     identify_jtag_group1
=========================================================================================================================
