
AVRASM ver. 2.2.8  C:\Users\Ruben\OneDrive - Universidad del Valle de Guatemala\Ciclo_5\progra_micro\Reloj\Proyecto_1\Proyecto_1\main.asm Thu Mar 14 00:39:27 2024

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\Ruben\OneDrive - Universidad del Valle de Guatemala\Ciclo_5\progra_micro\Reloj\Proyecto_1\Proyecto_1\main.asm(11): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\M328PDEF.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\Ruben\OneDrive - Universidad del Valle de Guatemala\Ciclo_5\progra_micro\Reloj\Proyecto_1\Proyecto_1\main.asm(11): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\M328PDEF.inc'
                                 
                                 //***************************************************************************
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 // Universidad del Valle de Guatemala
                                 // IE2023: Programacin de Microcontroladores
                                 // Autor: Ruben Granados
                                 // Proyecto: Proyecto 1
                                 // Hardware: ATMEGA328P
                                 // Created: 22/03/2024
                                 //***************************************************************************
                                 // Proyecto 1
                                 //***************************************************************************
                                 .include "M328PDEF.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 .cseg
                                 .def cont500ms = R18		; puede ser variable
                                 .def cont1s = R19
                                 .def estado = R20
                                 ;.def valorz = R27
                                 .def useg = R21
                                 .def dseg = R22
                                 .def umin = R23
                                 .def dmin = R24
                                 .def uhor = R25
                                 ;.def dhor = R26
                                 .def udia = R0
                                 .def ddia = R1
                                 .def umes = R2
                                 .def dmes = R3
                                 .def uamin = R4
                                 .def damin = R5
                                 .def uahor = R6
                                 .def dahor = R7
                                 
                                 .org 0x00
000000 940c 0022                 	jmp MAIN		; vector principal
                                 
                                 .org 0x0006
000006 940c 0187                 	jmp ISR_PCINT0	; vector interrupcin
                                 
                                 .org 0x0020			; vector TIMER0
000020 940c 0182                 	jmp ISR_TIMER0_OVF
                                 //***************************************************************************
                                 // MAIN
                                 //***************************************************************************
                                 MAIN:
                                 ;Stack
000022 ef0f                      	LDI R16, LOW(RAMEND)
000023 bf0d                      	OUT SPL, R16
000024 e018                      	LDI R17, HIGH(RAMEND)
000025 bf1e                      	OUT SPH, R17
                                 
                                 //***************************************************************************
                                 // LISTA DE VALORES PARA DISPLAY
                                 //***************************************************************************
000026 063f
000027 4f5b
000028 6d66
000029 077d
00002a 6f7f
00002b 3977
00002c 7671
00002d 0637                      T7S: .DB 0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x6F,0x77,0x39,0x71,0x76,0x37,0x06
                                 
                                 //***************************************************************************
                                 // SETUP
                                 //***************************************************************************
                                 SETUP:	
                                 	
                                 ;INPUTS
00002e 9a28                      	sbi PORTB, PB0
00002f 9820                      	cbi DDRB, PB0
000030 9a29                      	sbi PORTB, PB1
000031 9821                      	cbi DDRB, PB1
000032 9a2a                      	sbi PORTB, PB2
000033 9822                      	cbi DDRB, PB2
                                 ;OUTPUT
000034 ef0f                      	ldi R16, 0xFF		; display
000035 b907                      	out DDRC, R16
000036 9a24                      	sbi DDRB, PB4		; g
000037 982c                      	cbi PORTB, PB4
                                 	
000038 9a23                      	sbi DDRB, PB3		; DD :
000039 982b                      	cbi PORTB, PB3
                                 	
00003a 9a25                      	sbi DDRB, PB5		; alarma
00003b 982d                      	cbi PORTB, PB5
                                 ;OUTPUT TRANSISTORS
00003c ef0f                      	ldi R16, 0xFF
00003d b90a                      	out DDRD, R16
                                 
00003e 940e 017a                 	call Init_T0		; inicializar Timer0
                                 ;INTERRUPCIONES POR PULSADORES
                                 //					PB2			PB1				PB0
000040 e007                      	ldi R16, (1 << PCINT2)|(1 << PCINT1)|(1 << PCINT0)
000041 9300 006b                 	sts PCMSK0, R16		; habilitar
                                 
000043 e001                      	ldi R16, (1 << PCIE0)
000044 9300 0068                 	sts PCICR, R16		; habilitar
                                 
000046 9478                      	sei					; habilitar interrupciones globales
                                 	
000047 27bb                      	clr R27				; valor que obtendr de la lista 
000048 e0f0                      	ldi ZH, HIGH(T7S << 1)
000049 e4ec                      	ldi ZL, LOW(T7S << 1)
00004a 0feb                      	add ZL, R27
00004b 91b4                      	lpm R27, Z
                                 ;valores iniciales
00004c 2722                      	clr cont500ms
00004d 2733                      	clr cont1s
00004e e040                      	ldi estado, 0
                                 	
00004f e8c0                      	ldi R28, 0b1000_0000
000050 2e8c                      	mov R8, R28
                                 
000051 27cc                      	clr R28
                                 ;hora
000052 e0a0                      	ldi R26, 0
000053 e090                      	ldi uhor, 0
000054 e080                      	ldi dmin, 0 
000055 e070                      	ldi umin, 0
000056 e060                      	ldi dseg, 0
000057 e050                      	ldi useg, 0
                                 ;fecha
000058 e0c0                      	ldi R28, 0
000059 2e1c                      	mov ddia, R28
00005a e0c1                      	ldi R28, 1
00005b 2e0c                      	mov udia, R28
                                 	
00005c e0c0                      	ldi R28, 0
00005d 2e3c                      	mov dmes, R28
00005e e0c1                      	ldi R28, 1
00005f 2e2c                      	mov umes, R28
                                 ;alarma
000060 e0c0                      	ldi R28, 0
000061 2e7c                      	mov dahor, R28
000062 e0c0                      	ldi R28, 0
000063 2e6c                      	mov uahor, R28
                                 
000064 e0c0                      	ldi R28, 0
000065 2e5c                      	mov damin, R28
000066 e0c0                      	ldi R28, 0
000067 2e4c                      	mov uamin, R28
                                 
000068 e0d0                      	ldi R29, 0			; ON/OFF alarma
                                 
                                 //***************************************************************************
                                 // LOOP
                                 //***************************************************************************
                                 LOOP:
                                 	;call TEST_DISPLAY
                                 	;call TEST_LISTA_DISPLAY
000069 ff40                      	sbrs estado, 0		; estado bit0 = 1?
00006a 940c 0099                 	jmp ESTADO_XXX0		; bit0 = 0
00006c 940c 00a8                 	jmp ESTADO_XXX1		; bit0 = 1
                                 	
00006e c000                      	rjmp PULSO
                                 
                                 //***************************************************************************
                                 // PULSO
                                 //***************************************************************************
                                 PULSO:
00006f 3322                      	cpi cont500ms, 50
000070 f7c1                      	brne LOOP
000071 2722                      	clr cont500ms
                                 ;encender o no: DOS PUNTOS
000072 fc87                      	sbrc R8, 7
000073 9a1b                      	sbi PINB, PB3
000074 fe87                      	sbrs R8, 7
000075 982b                      	cbi PORTB, PB3
                                 
000076 9533                      	inc cont1s
000077 3032                      	cpi cont1s, 2
000078 f781                      	brne LOOP
000079 2733                      	clr cont1s
                                 ; segundos
00007a e0c9                      	ldi R28, 9
00007b 135c                      	cpse useg, R28
00007c 940e 047e                 	call INC_USEG
00007e 2755                      	clr useg
                                 
00007f e0c5                      	ldi R28, 5
000080 136c                      	cpse dseg, R28
000081 940e 0480                 	call INC_DSEG
000083 2766                      	clr dseg
                                 ; minutos
000084 e0c9                      	ldi R28, 9
000085 137c                      	cpse umin, R28
000086 940e 0482                 	call INC_UMIN
000088 2777                      	clr umin
                                 
000089 e0c5                      	ldi R28, 5
00008a 138c                      	cpse dmin, R28
00008b 940e 0484                 	call INC_DMIN
00008d 2788                      	clr dmin
                                 
                                 ; horas
00008e e0c9                      	ldi R28, 9
00008f 139c                      	cpse uhor, R28
000090 940e 0486                 	call INC_UHOR
000092 2799                      	clr uhor
                                 
000093 e0c2                      	ldi R28, 2
000094 13ac                      	cpse R26, R28
000095 940e 0495                 	call INC_DHOR
000097 27aa                      	clr R26
                                 
000098 cfd0                      	rjmp LOOP	
                                 
                                 //***************************************************************************
                                 // DEFINIR ESTADOS
                                 //***************************************************************************
                                 ESTADO_XXX0:
000099 ff41                      	sbrs estado, 1
00009a 940c 009e                 	jmp ESTADO_XX00
00009c 940c 00b7                 	jmp ESTADO_XX10
                                 
                                 ESTADO_XX00:
00009e ff42                      	sbrs estado, 2
00009f 940c 00a3                 	jmp ESTADO_X000
0000a1 940c 00cb                 	JMP ESTADO_X100
                                 
                                 ESTADO_X000:
0000a3 ff43                      	sbrs estado, 3
0000a4 940c 00d9                 	jmp ESTADO_0000
0000a6 940c 013e                 	jmp ESTADO_1000
                                 
                                 ESTADO_XXX1:
0000a8 ff41                      	sbrs estado, 1
0000a9 940c 00ad                 	jmp ESTADO_XX01
0000ab 940c 00c1                 	jmp ESTADO_XX11
                                 
                                 ESTADO_XX01:
0000ad ff42                      	sbrs estado, 2
0000ae 940c 00b2                 	jmp ESTADO_X001
0000b0 940c 00d0                 	jmp ESTADO_X101
                                 ESTADO_X001:
0000b2 ff43                      	sbrs estado, 3
0000b3 940c 00ef                 	jmp ESTADO_0001
0000b5 940c 0147                 	jmp ESTADO_1001
                                 ESTADO_XX10:
0000b7 ff42                      	sbrs estado, 2
0000b8 940c 00bc                 	jmp ESTADO_X010
0000ba 940c 00d3                 	jmp ESTADO_X110
                                 ESTADO_X010:
0000bc ff43                      	sbrs estado, 3
0000bd 940c 00fb                 	jmp ESTADO_0010
0000bf 940c 014f                 	jmp	ESTADO_1010
                                 ESTADO_XX11:
0000c1 ff42                      	sbrs estado, 2
0000c2 940c 00c6                 	jmp	ESTADO_X011
0000c4 940c 00d6                 	jmp ESTADO_X111
                                 ESTADO_X011:
0000c6 ff43                      	sbrs estado, 3
0000c7 940c 010e                 	jmp ESTADO_0011
0000c9 940c 0156                 	jmp ESTADO_1011
                                 ESTADO_X100:
0000cb ff43                      	sbrs estado, 3
0000cc 940c 0118                 	jmp ESTADO_0100
0000ce 940c 0069                 	jmp LOOP
                                 	;jmp ESTADO_1100
                                 ESTADO_X101:
0000d0 ff43                      	sbrs estado, 3
0000d1 940c 0122                 	jmp ESTADO_0101
                                 	;jmp ESTADO_1101
                                 ESTADO_X110:
0000d3 ff43                      	sbrs estado, 3
0000d4 940c 012b                 	jmp ESTADO_0110
                                 	;jmp ESTADO_1110
                                 ESTADO_X111:
0000d6 ff43                      	sbrs estado, 3
0000d7 940c 0135                 	jmp ESTADO_0111
                                 	;jmp ESTADO_1111
                                 
                                 //***************************************************************************
                                 // ESTADOS
                                 //***************************************************************************
                                 ;                                     0000
                                 ESTADO_0000:
0000d9 e8c0                      	ldi R28, 0b1000_0000
0000da 2e8c                      	mov R8, R28
                                 	;ldi useg, 0
0000db 940e 0278                 	call USEG_DISPLAY
0000dd 940e 0293                 	call DSEG_DISPLAY
0000df 940e 02ae                 	call UMIN_DISPLAY
0000e1 940e 02c9                 	call DMIN_DISPLAY
0000e3 940e 02e4                 	call UHOR_DISPLAY
0000e5 940e 02ff                 	call DHOR_DISPLAY
                                 
0000e7 ffd0                      	sbrs R29, 0
0000e8 982d                      	cbi PORTB, PB5
0000e9 fdd0                      	sbrc R29, 0
0000ea 940e 0170                 	call ALARMA
                                 
0000ec cf82                      	rjmp PULSO
0000ed 940c 0069                 	jmp LOOP
                                 ;                                     0001
                                 ESTADO_0001:
0000ef 2488                      	clr R8
0000f0 940e 031a                 	call UDIA_DISPLAY
0000f2 940e 0335                 	call DDIA_DISPLAY
0000f4 940e 0350                 	call UMES_DISPLAY
0000f6 940e 036b                 	call DMES_DISPLAY
0000f8 cf76                      	rjmp PULSO
0000f9 940c 0069                 	jmp LOOP
                                 ;                                     0010
                                 ESTADO_0010:
0000fb 9a2b                      	sbi PORTB, PB3
0000fc 940e 0386                 	call UAMIN_DISPLAY
0000fe 940e 03a1                 	call DAMIN_DISPLAY
000100 940e 03bc                 	call UAHOR_DISPLAY
000102 940e 03d7                 	call DAHOR_DISPLAY
000104 ffd0                      	sbrs R29, 0
000105 940e 016b                 	call ALARMA_OFF_DISPLAY
000107 fdd0                      	sbrc R29, 0
000108 940e 0166                 	call ALARMA_ON_DISPLAY
00010a 2488                      	clr R8
00010b cf63                      	rjmp PULSO
00010c 940c 0069                 	jmp LOOP
                                 ;                                     0011
                                 ESTADO_0011:
00010e 2488                      	clr R8
00010f 940e 02e4                 	call UHOR_DISPLAY
000111 940e 02ff                 	call DHOR_DISPLAY
000113 940e 040e                 	call H_DISPLAY
000115 cf59                      	rjmp PULSO
000116 940c 0069                 	jmp LOOP
                                 ;                                     0100
                                 ESTADO_0100:
000118 e0cc                      	ldi R28, 12
000119 940e 031a                 	call UDIA_DISPLAY
00011b 940e 0335                 	call DDIA_DISPLAY
00011d 940e 042a                 	call F_DISPLAY
00011f cf4f                      	rjmp PULSO
000120 940c 0069                 	jmp LOOP
                                 ;                                     0101
                                 ESTADO_0101:
000122 940e 03bc                 	call UAHOR_DISPLAY
000124 940e 03d7                 	call DAHOR_DISPLAY
000126 940e 03f2                 	call A_DISPLAY
000128 cf46                      	rjmp PULSO
000129 940c 0069                 	jmp LOOP
                                 ;                                     0110
                                 ESTADO_0110:
00012b 2488                      	clr R8
00012c 940e 02ae                 	call UMIN_DISPLAY
00012e 940e 02c9                 	call DMIN_DISPLAY
000130 940e 040e                 	call H_DISPLAY
000132 cf3c                      	rjmp PULSO
000133 940c 0069                 	jmp LOOP
                                 ;                                     0111
                                 ESTADO_0111:
000135 940e 0350                 	call UMES_DISPLAY
000137 940e 036b                 	call DMES_DISPLAY
000139 940e 042a                 	call F_DISPLAY
00013b cf33                      	rjmp PULSO
00013c 940c 0069                 	jmp LOOP
                                 ;                                     1000
                                 ESTADO_1000:
00013e 940e 0386                 	call UAMIN_DISPLAY
000140 940e 03a1                 	call DAMIN_DISPLAY
000142 940e 03f2                 	call A_DISPLAY
000144 cf2a                      	rjmp PULSO
000145 940c 0069                 	jmp LOOP
                                 ;                                     1001
                                 ESTADO_1001:
000147 e0d0                      	ldi R29, 0
000148 940e 0462                 	call O_DISPLAY
00014a 940e 042a                 	call F_DISPLAY
00014c cf22                      	rjmp PULSO
00014d 940c 0069                 	jmp LOOP
                                 ;                                     1010
                                 ESTADO_1010:
00014f e0d1                      	ldi R29, 1
000150 940e 0462                 	call O_DISPLAY
000152 940e 0446                 	call N_DISPLAY
000154 940c 0069                 	jmp LOOP
                                 ;									1011
                                 ESTADO_1011:
000156 2488                      	clr R8
000157 9a2b                      	sbi PORTB, PB3
000158 9a2d                      	sbi PORTB, PB5
000159 940e 02ae                 	call UMIN_DISPLAY
00015b 940e 02c9                 	call DMIN_DISPLAY
00015d 940e 02e4                 	call UHOR_DISPLAY
00015f 940e 02ff                 	call DHOR_DISPLAY
000161 940e 03f2                 	call A_DISPLAY
000163 cf0b                      	rjmp PULSO
000164 940c 0069                 	jmp LOOP
                                 
                                 //***************************************************************************
                                 // ALARMA ON
                                 //***************************************************************************
                                 ALARMA_ON_DISPLAY:
000166 940e 0462                 	call O_DISPLAY
000168 940e 0446                 	call N_DISPLAY
00016a 9508                      	ret
                                 //***************************************************************************
                                 // ALARMA OFF
                                 //***************************************************************************
                                 ALARMA_OFF_DISPLAY:
00016b 940e 0462                 	call O_DISPLAY
00016d 940e 042a                 	call F_DISPLAY
00016f 9508                      	ret
                                 
                                 //***************************************************************************
                                 // ALARMA COMPARACION
                                 //***************************************************************************
                                 ALARMA:
000170 127a                      	cpse dahor, R26
000171 9508                      	ret
000172 1269                      	cpse uahor, uhor
000173 9508                      	ret
000174 1258                      	cpse damin, dmin
000175 9508                      	ret
000176 1247                      	cpse uamin, umin
000177 9508                      	ret
000178 e04b                      	ldi estado, 11
000179 9508                      	ret
                                 	
                                 //***************************************************************************
                                 // TIMER0
                                 //***************************************************************************
                                 Init_T0:
00017a e005                      	ldi R16, (1 << CS02)|(1 << CS00)	;config prescaler 1024
00017b bd05                      	out TCCR0B, R16
00017c e603                      	ldi R16, 99							;valor desbordamiento
00017d bd06                      	out TCNT0, R16						; valor inicial contador
00017e e001                      	ldi R16, (1 << TOIE0)
00017f 9300 006e                 	sts TIMSK0, R16
000181 9508                      	ret
                                 
                                 //***************************************************************************
                                 // ISR Timer 0 Overflow
                                 //***************************************************************************
                                 ISR_TIMER0_OVF:
                                 	;push R17				; guardar en pila R16
                                 	;in R17, sreg
                                 	;push R17				; guardar en pila SREG
                                 
000182 e613                      	ldi R17, 99				; cargar el valor de desbordamiento
000183 bd16                      	out TCNT0, R17			; cargar valor inicial
000184 9aa8                      	sbi TIFR0, TOV0			; borrar bandra TOV0
000185 9523                      	inc cont500ms					; incrementar contador 10 ms
                                 
                                 	;pop R17					; obtener SREG
                                 	;out sreg, R17			; restaurar valor antiguo SREG
                                 	;pop R17					; obtener valor R16
000186 9518                      	reti
                                 
                                 //***************************************************************************
                                 // ISR PCINT0
                                 //***************************************************************************
                                 ISR_PCINT0:
000187 930f                      	push R16
000188 b70f                      	in R16, SREG
000189 930f                      	push R16
                                 
00018a ff40                      	sbrs estado, 0		; estado bit0 = 1?
00018b 940c 018f                 	jmp ISR_ESTADO_XXX0		; bit0 = 0
00018d 940c 019e                 	jmp ISR_ESTADO_XXX1		; bit0 = 1
                                 
                                 //***************************************************************************
                                 // DEFINIR ISR_ESTADOS
                                 //***************************************************************************
                                 ISR_ESTADO_XXX0:
00018f ff41                      	sbrs estado, 1
000190 940c 0194                 	jmp ISR_ESTADO_XX00
000192 940c 01ad                 	jmp ISR_ESTADO_XX10
                                 
                                 ISR_ESTADO_XX00:
000194 ff42                      	sbrs estado, 2
000195 940c 0199                 	jmp ISR_ESTADO_X000
000197 940c 01c1                 	JMP ISR_ESTADO_X100
                                 
                                 ISR_ESTADO_X000:
000199 ff43                      	sbrs estado, 3
00019a 940c 01d5                 	jmp ISR_ESTADO_0000
00019c 940c 0231                 	jmp ISR_ESTADO_1000
                                 
                                 ISR_ESTADO_XXX1:
00019e ff41                      	sbrs estado, 1
00019f 940c 01a3                 	jmp ISR_ESTADO_XX01
0001a1 940c 01b7                 	jmp ISR_ESTADO_XX11
                                 
                                 ISR_ESTADO_XX01:
0001a3 ff42                      	sbrs estado, 2
0001a4 940c 01a8                 	jmp ISR_ESTADO_X001
0001a6 940c 01c6                 	jmp ISR_ESTADO_X101
                                 ISR_ESTADO_X001:
0001a8 ff43                      	sbrs estado, 3
0001a9 940c 01e0                 	jmp ISR_ESTADO_0001
0001ab 940c 023e                 	jmp ISR_ESTADO_1001
                                 ISR_ESTADO_XX10:
0001ad ff42                      	sbrs estado, 2
0001ae 940c 01b2                 	jmp ISR_ESTADO_X010
0001b0 940c 01cb                 	jmp ISR_ESTADO_X110
                                 ISR_ESTADO_X010:
0001b2 ff43                      	sbrs estado, 3
0001b3 940c 01e8                 	jmp ISR_ESTADO_0010
0001b5 940c 0246                 	jmp	ISR_ESTADO_1010
                                 ISR_ESTADO_XX11:
0001b7 ff42                      	sbrs estado, 2
0001b8 940c 01bc                 	jmp	ISR_ESTADO_X011
0001ba 940c 01d0                 	jmp ISR_ESTADO_X111
                                 ISR_ESTADO_X011:
0001bc ff43                      	sbrs estado, 3
0001bd 940c 01f0                 	jmp ISR_ESTADO_0011
0001bf 940c 024e                 	jmp ISR_ESTADO_1011
                                 ISR_ESTADO_X100:
0001c1 ff43                      	sbrs estado, 3
0001c2 940c 01fd                 	jmp ISR_ESTADO_0100
0001c4 940c 0259                 	jmp ISR_POP_PCINT0
                                 	;jmp ESTADO_1100
                                 ISR_ESTADO_X101:
0001c6 ff43                      	sbrs estado, 3
0001c7 940c 020a                 	jmp ISR_ESTADO_0101
0001c9 940c 0259                 	jmp ISR_POP_PCINT0
                                 	;jmp ESTADO_1101
                                 ISR_ESTADO_X110:
0001cb ff43                      	sbrs estado, 3
0001cc 940c 0217                 	jmp ISR_ESTADO_0110
0001ce 940c 0259                 	jmp ISR_POP_PCINT0
                                 	;jmp ESTADO_1110
                                 ISR_ESTADO_X111:
0001d0 ff43                      	sbrs estado, 3
0001d1 940c 0224                 	jmp ISR_ESTADO_0111
0001d3 940c 0259                 	jmp ISR_POP_PCINT0
                                 	;jmp ESTADO_1111
                                 
                                 //***************************************************************************
                                 // ISR_ESTADOS
                                 //***************************************************************************
                                 ;                                     0000
                                 ISR_ESTADO_0000:
0001d5 b103                      	in R16, PINB
0001d6 ff00                      	sbrs R16, PB0
0001d7 e041                      	ldi estado, 1			; PB0 = 0
0001d8 b103                      	in R16, PINB
0001d9 ff01                      	sbrs R16, PB1
0001da e042                      	ldi estado, 2			; PB1 = 0
0001db b103                      	in R16, PINB
0001dc ff02                      	sbrs R16, PB2
0001dd e043                      	ldi estado, 3			; PB2 = 0
0001de 940c 0259                 	jmp ISR_POP_PCINT0
                                 ;                                     0001
                                 ISR_ESTADO_0001:
0001e0 b103                      	in R16, PINB
0001e1 ff00                      	sbrs R16, PB0
0001e2 e040                      	ldi estado, 0			; PB0 = 0
0001e3 b103                      	in R16, PINB
0001e4 ff02                      	sbrs R16, PB2
0001e5 e047                      	ldi estado, 7
0001e6 940c 0259                 	jmp ISR_POP_PCINT0
                                 ;                                     0010
                                 ISR_ESTADO_0010:
0001e8 b103                      	in R16, PINB
0001e9 ff02                      	sbrs R16, PB2			; PB2
0001ea e045                      	ldi estado, 5
0001eb b103                      	in R16, PINB
0001ec ff01                      	sbrs R16, PB1
0001ed e040                      	ldi estado, 0			; PB1 = 0
0001ee 940c 0259                 	jmp ISR_POP_PCINT0
                                 ;                                     0011
                                 ISR_ESTADO_0011:
0001f0 b103                      	in R16, PINB
0001f1 ff00                      	sbrs R16, PB0
0001f2 940c 0545                 	jmp ISR_INC_UHOR			; PB0 = 0
0001f4 b103                      	in R16, PINB
0001f5 ff01                      	sbrs R16, PB1
0001f6 940c 055c                 	jmp ISR_DEC_UHOR			; PB1 = 0
0001f8 b103                      	in R16, PINB
0001f9 ff02                      	sbrs R16, PB2
0001fa e046                      	ldi estado, 6			; PB2 = 0
0001fb 940c 0259                 	jmp ISR_POP_PCINT0
                                 ;                                     0100
                                 ISR_ESTADO_0100:
0001fd b103                      	in R16, PINB
0001fe ff02                      	sbrs R16, PB2
0001ff e041                      	ldi estado, 1			; PB2 = 0
000200 b103                      	in R16, PINB
000201 ff00                      	sbrs R16, PB0
000202 940c 05ff                 	jmp ISR_INC_UDIA
000204 b103                      	in R16, PINB
000205 ff01                      	sbrs R16, PB1
000206 940c 067a                 	jmp ISR_DEC_DIA
000208 940c 0259                 	jmp ISR_POP_PCINT0
                                 ;                                     0101
                                 ISR_ESTADO_0101:
00020a b103                      	in R16, PINB
00020b ff02                      	sbrs R16, PB2
00020c e048                      	ldi estado, 8
00020d b103                      	in R16, PINB
00020e ff00                      	sbrs R16, PB0
00020f 940c 059b                 	jmp ISR_INC_A_UHOR
000211 b103                      	in R16, PINB
000212 ff01                      	sbrs R16, PB1
000213 940c 05b2                 	jmp ISR_DEC_A_UHOR
000215 940c 0259                 	jmp ISR_POP_PCINT0
                                 ;                                     0110
                                 ISR_ESTADO_0110:
000217 b103                      	in R16, PINB
000218 ff02                      	sbrs R16, PB2
000219 e040                      	ldi estado, 0			; PB2 = 0
00021a b103                      	in R16, PINB
00021b ff00                      	sbrs R16, PB0
00021c 940c 051f                 	jmp ISR_INC_UMIN
00021e b103                      	in R16, PINB
00021f ff01                      	sbrs R16, PB1
000220 940c 0533                 	jmp ISR_DEC_UMIN
000222 940c 0259                 	jmp ISR_POP_PCINT0
                                 ;                                     0111
                                 ISR_ESTADO_0111:
000224 b103                      	in R16, PINB
000225 ff02                      	sbrs R16, PB2
000226 e044                      	ldi estado, 4			; PB2 = 0
000227 b103                      	in R16, PINB
000228 ff00                      	sbrs R16, PB0
000229 940c 05cc                 	jmp ISR_INC_UMES
00022b b103                      	in R16, PINB
00022c ff01                      	sbrs R16, PB1
00022d 940c 05e5                 	jmp ISR_DEC_UMES
00022f 940c 0259                 	jmp ISR_POP_PCINT0
                                 ;                                     1000
                                 ISR_ESTADO_1000:
000231 b103                      	in R16, PINB
000232 ff02                      	sbrs R16, PB2
000233 e049                      	ldi estado, 9
000234 b103                      	in R16, PINB
000235 ff00                      	sbrs R16, PB0
000236 940c 0573                 	jmp ISR_INC_A_UMIN
000238 b103                      	in R16, PINB
000239 ff01                      	sbrs R16, PB1
00023a 940c 0587                 	jmp ISR_DEC_A_UMIN
00023c 940c 0259                 	jmp ISR_POP_PCINT0
                                 ;                                     1001
                                 ISR_ESTADO_1001:
00023e b103                      	in R16, PINB
00023f ff02                      	sbrs R16, PB2
000240 e042                      	ldi estado, 2
000241 b103                      	in R16, PINB
000242 ff00                      	sbrs R16, PB0
000243 e04a                      	ldi estado, 10
000244 940c 0259                 	jmp ISR_POP_PCINT0
                                 ;                                     1010
                                 ISR_ESTADO_1010:
000246 b103                      	in R16, PINB
000247 ff02                      	sbrs R16, PB2
000248 e042                      	ldi estado, 2
000249 b103                      	in R16, PINB
00024a ff01                      	sbrs R16, PB1
00024b e049                      	ldi estado, 9
00024c 940c 0259                 	jmp ISR_POP_PCINT0
                                 ;									1011
                                 ISR_ESTADO_1011:
00024e b103                      	in R16, PINB
00024f ff02                      	sbrs R16, PB2
000250 940c 0254                 	jmp ISR_ESTADO_1011_2
000252 940c 0259                 	jmp ISR_POP_PCINT0
                                 
                                 ISR_ESTADO_1011_2:
000254 e0d0                      	ldi R29, 0
000255 e040                      	ldi estado, 0
000256 982d                      	cbi PORTB, PB5
000257 940c 0259                 	jmp ISR_POP_PCINT0
                                 
                                 //***************************************************************************
                                 // ISR_POP_PCINT0
                                 //***************************************************************************
                                 ISR_POP_PCINT0:
000259 9ad8                      	sbi PCIFR, PCIF0
                                 
00025a 910f                      	pop R16
00025b bf0f                      	out SREG, R16
00025c 910f                      	pop R16
00025d 9518                      	reti
                                 //***************************************************************************
                                 // TEST DISPLAY
                                 //***************************************************************************
                                 TEST_DISPLAY:
00025e 9a30                      	sbi PINC, PC0
00025f 9a31                      	sbi PINC, PC1
000260 9a32                      	sbi PINC, PC2
000261 9a33                      	sbi PINC, PC3
000262 9a34                      	sbi PINC, PC4
000263 9a35                      	sbi PINC, PC5
000264 9a1c                      	sbi PINB, PB4
                                 	;sbi PORTB, PB3
                                 	;sbi PINB, PB5
                                 
000265 9a4a                      	sbi PIND, PD2
000266 9a4b                      	sbi PIND, PD3
000267 9a4c                      	sbi PIND, PD4
000268 9a4d                      	sbi PIND, PD5
000269 9a4e                      	sbi PIND, PD6
00026a 9a4f                      	sbi PIND, PD7
                                 	
00026b 9508                      	ret
                                 
                                 //***************************************************************************
                                 // TEST LISTA DISPLAY
                                 //***************************************************************************
                                 TEST_LISTA_DISPLAY:
                                 	;ldi useg, 0 
00026c 2fb5                      	mov R27, useg
00026d e0f0                      	ldi ZH, HIGH(T7S << 1)
00026e e4ec                      	ldi ZL, LOW(T7S << 1)
00026f 0feb                      	add ZL, R27
000270 91b4                      	lpm R27, Z
                                 
000271 fdb6                      	sbrc R27, PC6
000272 9a2c                      	sbi PORTB, PB4
000273 ffb6                      	sbrs R27, PC6
000274 982c                      	cbi PORTB, PB4
                                 
000275 b9b8                      	out PORTC, R27
000276 9a4f                      	sbi PIND, PD7
                                 
000277 9508                      	ret
                                 
                                 //***************************************************************************
                                 // USEG DISPLAY
                                 //***************************************************************************
                                 USEG_DISPLAY:	
000278 985a                      	cbi PORTD, PD2
000279 985b                      	cbi PORTD, PD3
00027a 985c                      	cbi PORTD, PD4
00027b 985d                      	cbi PORTD, PD5
00027c 985e                      	cbi PORTD, PD6
                                 	
                                 
00027d 2fb5                      	mov R27, useg
00027e e0f0                      	ldi ZH, HIGH(T7S << 1)
00027f e4ec                      	ldi ZL, LOW(T7S << 1)
000280 0feb                      	add ZL, R27
000281 91b4                      	lpm R27, Z
                                 
000282 985a                      	cbi PORTD, PD2
000283 985b                      	cbi PORTD, PD3
000284 985c                      	cbi PORTD, PD4
000285 985d                      	cbi PORTD, PD5
000286 985e                      	cbi PORTD, PD6
                                 
000287 fdb6                      	sbrc R27, PC6
000288 9a2c                      	sbi PORTB, PB4
000289 ffb6                      	sbrs R27, PC6
00028a 982c                      	cbi PORTB, PB4
                                 
00028b b9b8                      	out PORTC, R27
00028c 9a5f                      	sbi PORTD, PD7
                                 	
00028d 985a                      	cbi PORTD, PD2
00028e 985b                      	cbi PORTD, PD3
00028f 985c                      	cbi PORTD, PD4
000290 985d                      	cbi PORTD, PD5
000291 985e                      	cbi PORTD, PD6
                                 
000292 9508                      	ret
                                 
                                 //***************************************************************************
                                 // DSEG DISPLAY
                                 //***************************************************************************
                                 DSEG_DISPLAY:
000293 985a                      	cbi PORTD, PD2
000294 985b                      	cbi PORTD, PD3
000295 985c                      	cbi PORTD, PD4
000296 985d                      	cbi PORTD, PD5
000297 985f                      	cbi PORTD, PD7
                                 
000298 2fb6                      	mov R27, dseg
000299 e0f0                      	ldi ZH, HIGH(T7S << 1)
00029a e4ec                      	ldi ZL, LOW(T7S << 1)
00029b 0feb                      	add ZL, R27
00029c 91b4                      	lpm R27, Z
                                 
00029d 985a                      	cbi PORTD, PD2
00029e 985b                      	cbi PORTD, PD3
00029f 985c                      	cbi PORTD, PD4
0002a0 985d                      	cbi PORTD, PD5
0002a1 985f                      	cbi PORTD, PD7
                                 
0002a2 fdb6                      	sbrc R27, PC6
0002a3 9a2c                      	sbi PORTB, PB4
0002a4 ffb6                      	sbrs R27, PC6
0002a5 982c                      	cbi PORTB, PB4
                                 
0002a6 b9b8                      	out PORTC, R27
0002a7 9a5e                      	sbi PORTD, PD6
                                 	
0002a8 985a                      	cbi PORTD, PD2
0002a9 985b                      	cbi PORTD, PD3
0002aa 985c                      	cbi PORTD, PD4
0002ab 985d                      	cbi PORTD, PD5
0002ac 985f                      	cbi PORTD, PD7
                                 
0002ad 9508                      	ret
                                 
                                 //***************************************************************************
                                 // UMIN DISPLAY
                                 //***************************************************************************
                                 UMIN_DISPLAY:
0002ae 985a                      	cbi PORTD, PD2
0002af 985b                      	cbi PORTD, PD3
0002b0 985c                      	cbi PORTD, PD4
0002b1 985e                      	cbi PORTD, PD6
0002b2 985f                      	cbi PORTD, PD7
                                 
0002b3 2fb7                      	mov R27, umin
0002b4 e0f0                      	ldi ZH, HIGH(T7S << 1)
0002b5 e4ec                      	ldi ZL, LOW(T7S << 1)
0002b6 0feb                      	add ZL, R27
0002b7 91b4                      	lpm R27, Z
                                 
0002b8 985a                      	cbi PORTD, PD2
0002b9 985b                      	cbi PORTD, PD3
0002ba 985c                      	cbi PORTD, PD4
0002bb 985e                      	cbi PORTD, PD6
0002bc 985f                      	cbi PORTD, PD7
                                 
0002bd fdb6                      	sbrc R27, PC6
0002be 9a2c                      	sbi PORTB, PB4
0002bf ffb6                      	sbrs R27, PC6
0002c0 982c                      	cbi PORTB, PB4
                                 
0002c1 b9b8                      	out PORTC, R27
0002c2 9a5d                      	sbi PORTD, PD5
                                 	
0002c3 985a                      	cbi PORTD, PD2
0002c4 985b                      	cbi PORTD, PD3
0002c5 985c                      	cbi PORTD, PD4
0002c6 985e                      	cbi PORTD, PD6
0002c7 985f                      	cbi PORTD, PD7
                                 
0002c8 9508                      	ret
                                 //***************************************************************************
                                 // DMIN DISPLAY
                                 //***************************************************************************
                                 DMIN_DISPLAY:
0002c9 985a                      	cbi PORTD, PD2
0002ca 985b                      	cbi PORTD, PD3
0002cb 985d                      	cbi PORTD, PD5
0002cc 985e                      	cbi PORTD, PD6
0002cd 985f                      	cbi PORTD, PD7
                                 
0002ce 2fb8                      	mov R27, dmin
0002cf e0f0                      	ldi ZH, HIGH(T7S << 1)
0002d0 e4ec                      	ldi ZL, LOW(T7S << 1)
0002d1 0feb                      	add ZL, R27
0002d2 91b4                      	lpm R27, Z
                                 
0002d3 985a                      	cbi PORTD, PD2
0002d4 985b                      	cbi PORTD, PD3
0002d5 985d                      	cbi PORTD, PD5
0002d6 985e                      	cbi PORTD, PD6
0002d7 985f                      	cbi PORTD, PD7
                                 
0002d8 fdb6                      	sbrc R27, PC6
0002d9 9a2c                      	sbi PORTB, PB4
0002da ffb6                      	sbrs R27, PC6
0002db 982c                      	cbi PORTB, PB4
                                 
0002dc b9b8                      	out PORTC, R27
0002dd 9a5c                      	sbi PORTD, PD4
                                 	
0002de 985a                      	cbi PORTD, PD2
0002df 985b                      	cbi PORTD, PD3
0002e0 985d                      	cbi PORTD, PD5
0002e1 985e                      	cbi PORTD, PD6
0002e2 985f                      	cbi PORTD, PD7
                                 
0002e3 9508                      	ret
                                 
                                 //***************************************************************************
                                 // UHOR DISPLAY
                                 //***************************************************************************
                                 UHOR_DISPLAY:
0002e4 985a                      	cbi PORTD, PD2
0002e5 985c                      	cbi PORTD, PD4
0002e6 985d                      	cbi PORTD, PD5
0002e7 985e                      	cbi PORTD, PD6
0002e8 985f                      	cbi PORTD, PD7
                                 
0002e9 2fb9                      	mov R27, uhor
0002ea e0f0                      	ldi ZH, HIGH(T7S << 1)
0002eb e4ec                      	ldi ZL, LOW(T7S << 1)
0002ec 0feb                      	add ZL, R27
0002ed 91b4                      	lpm R27, Z
                                 
0002ee 985a                      	cbi PORTD, PD2
0002ef 985c                      	cbi PORTD, PD4
0002f0 985d                      	cbi PORTD, PD5
0002f1 985e                      	cbi PORTD, PD6
0002f2 985f                      	cbi PORTD, PD7
                                 
0002f3 fdb6                      	sbrc R27, PC6
0002f4 9a2c                      	sbi PORTB, PB4
0002f5 ffb6                      	sbrs R27, PC6
0002f6 982c                      	cbi PORTB, PB4
                                 
0002f7 b9b8                      	out PORTC, R27
0002f8 9a5b                      	sbi PORTD, PD3
                                 	
0002f9 985a                      	cbi PORTD, PD2
0002fa 985c                      	cbi PORTD, PD4
0002fb 985d                      	cbi PORTD, PD5
0002fc 985e                      	cbi PORTD, PD6
0002fd 985f                      	cbi PORTD, PD7
                                 
0002fe 9508                      	ret
                                 
                                 //***************************************************************************
                                 // DHOR DISPLAY
                                 //***************************************************************************
                                 DHOR_DISPLAY:
0002ff 985b                      	cbi PORTD, PD3
000300 985c                      	cbi PORTD, PD4
000301 985d                      	cbi PORTD, PD5
000302 985e                      	cbi PORTD, PD6
000303 985f                      	cbi PORTD, PD7
                                 
000304 2fba                      	mov R27, R26
000305 e0f0                      	ldi ZH, HIGH(T7S << 1)
000306 e4ec                      	ldi ZL, LOW(T7S << 1)
000307 0feb                      	add ZL, R27
000308 91b4                      	lpm R27, Z
                                 
000309 985b                      	cbi PORTD, PD3
00030a 985c                      	cbi PORTD, PD4
00030b 985d                      	cbi PORTD, PD5
00030c 985e                      	cbi PORTD, PD6
00030d 985f                      	cbi PORTD, PD7
                                 
00030e fdb6                      	sbrc R27, PC6
00030f 9a2c                      	sbi PORTB, PB4
000310 ffb6                      	sbrs R27, PC6
000311 982c                      	cbi PORTB, PB4
                                 
000312 b9b8                      	out PORTC, R27
000313 9a5a                      	sbi PORTD, PD2
                                 	
000314 985b                      	cbi PORTD, PD3
000315 985c                      	cbi PORTD, PD4
000316 985d                      	cbi PORTD, PD5
000317 985e                      	cbi PORTD, PD6
000318 985f                      	cbi PORTD, PD7
                                 
000319 9508                      	ret
                                 
                                 //***************************************************************************
                                 // UDIA DISPLAY
                                 //***************************************************************************
                                 UDIA_DISPLAY:
00031a 985d                      	cbi PORTD, PD5
00031b 985c                      	cbi PORTD, PD4
00031c 985a                      	cbi PORTD, PD2
00031d 985e                      	cbi PORTD, PD6
00031e 985f                      	cbi PORTD, PD7
                                 
00031f 2db0                      	mov R27, udia
000320 e0f0                      	ldi ZH, HIGH(T7S << 1)
000321 e4ec                      	ldi ZL, LOW(T7S << 1)
000322 0feb                      	add ZL, R27
000323 91b4                      	lpm R27, Z
                                 
000324 985d                      	cbi PORTD, PD5
000325 985c                      	cbi PORTD, PD4
000326 985a                      	cbi PORTD, PD2
000327 985e                      	cbi PORTD, PD6
000328 985f                      	cbi PORTD, PD7
                                 
000329 fdb6                      	sbrc R27, PC6
00032a 9a2c                      	sbi PORTB, PB4
00032b ffb6                      	sbrs R27, PC6
00032c 982c                      	cbi PORTB, PB4
                                 
00032d b9b8                      	out PORTC, R27
00032e 9a5b                      	sbi PORTD, PD3
                                 	
00032f 985d                      	cbi PORTD, PD5
000330 985c                      	cbi PORTD, PD4
000331 985a                      	cbi PORTD, PD2
000332 985e                      	cbi PORTD, PD6
000333 985f                      	cbi PORTD, PD7
                                 
000334 9508                      	ret
                                 //***************************************************************************
                                 // DDIA DISPLAY
                                 //***************************************************************************
                                 DDIA_DISPLAY:
000335 985b                      	cbi PORTD, PD3
000336 985d                      	cbi PORTD, PD5
000337 985c                      	cbi PORTD, PD4
000338 985e                      	cbi PORTD, PD6
000339 985f                      	cbi PORTD, PD7
                                 
00033a 2db1                      	mov R27, ddia
00033b e0f0                      	ldi ZH, HIGH(T7S << 1)
00033c e4ec                      	ldi ZL, LOW(T7S << 1)
00033d 0feb                      	add ZL, R27
00033e 91b4                      	lpm R27, Z
                                 
00033f 985b                      	cbi PORTD, PD3
000340 985d                      	cbi PORTD, PD5
000341 985c                      	cbi PORTD, PD4
000342 985e                      	cbi PORTD, PD6
000343 985f                      	cbi PORTD, PD7
                                 
000344 fdb6                      	sbrc R27, PC6
000345 9a2c                      	sbi PORTB, PB4
000346 ffb6                      	sbrs R27, PC6
000347 982c                      	cbi PORTB, PB4
                                 
000348 b9b8                      	out PORTC, R27
000349 9a5a                      	sbi PORTD, PD2
                                 	
00034a 985b                      	cbi PORTD, PD3
00034b 985d                      	cbi PORTD, PD5
00034c 985c                      	cbi PORTD, PD4
00034d 985e                      	cbi PORTD, PD6
00034e 985f                      	cbi PORTD, PD7
                                 
00034f 9508                      	ret
                                 //***************************************************************************
                                 // UMES DISPLAY
                                 //***************************************************************************
                                 UMES_DISPLAY:
000350 985c                      	cbi PORTD, PD4
000351 985b                      	cbi PORTD, PD3
000352 985a                      	cbi PORTD, PD2
000353 985e                      	cbi PORTD, PD6
000354 985f                      	cbi PORTD, PD7
                                 
000355 2db2                      	mov R27, umes
000356 e0f0                      	ldi ZH, HIGH(T7S << 1)
000357 e4ec                      	ldi ZL, LOW(T7S << 1)
000358 0feb                      	add ZL, R27
000359 91b4                      	lpm R27, Z
                                 
00035a 985c                      	cbi PORTD, PD4
00035b 985b                      	cbi PORTD, PD3
00035c 985a                      	cbi PORTD, PD2
00035d 985e                      	cbi PORTD, PD6
00035e 985f                      	cbi PORTD, PD7
                                 
00035f fdb6                      	sbrc R27, PC6
000360 9a2c                      	sbi PORTB, PB4
000361 ffb6                      	sbrs R27, PC6
000362 982c                      	cbi PORTB, PB4
                                 
000363 b9b8                      	out PORTC, R27
000364 9a5d                      	sbi PORTD, PD5
                                 	
000365 985c                      	cbi PORTD, PD4
000366 985b                      	cbi PORTD, PD3
000367 985a                      	cbi PORTD, PD2
000368 985e                      	cbi PORTD, PD6
000369 985f                      	cbi PORTD, PD7
                                 
00036a 9508                      	ret
                                 //***************************************************************************
                                 // DMES DISPLAY
                                 //***************************************************************************
                                 DMES_DISPLAY:
00036b 985a                      	cbi PORTD, PD2
00036c 985d                      	cbi PORTD, PD5
00036d 985b                      	cbi PORTD, PD3
00036e 985e                      	cbi PORTD, PD6
00036f 985f                      	cbi PORTD, PD7
                                 
000370 2db3                      	mov R27, dmes
000371 e0f0                      	ldi ZH, HIGH(T7S << 1)
000372 e4ec                      	ldi ZL, LOW(T7S << 1)
000373 0feb                      	add ZL, R27
000374 91b4                      	lpm R27, Z
                                 
000375 985a                      	cbi PORTD, PD2
000376 985d                      	cbi PORTD, PD5
000377 985b                      	cbi PORTD, PD3
000378 985e                      	cbi PORTD, PD6
000379 985f                      	cbi PORTD, PD7
                                 
00037a fdb6                      	sbrc R27, PC6
00037b 9a2c                      	sbi PORTB, PB4
00037c ffb6                      	sbrs R27, PC6
00037d 982c                      	cbi PORTB, PB4
                                 
00037e b9b8                      	out PORTC, R27
00037f 9a5c                      	sbi PORTD, PD4
                                 	
000380 985a                      	cbi PORTD, PD2
000381 985d                      	cbi PORTD, PD5
000382 985b                      	cbi PORTD, PD3
000383 985e                      	cbi PORTD, PD6
000384 985f                      	cbi PORTD, PD7
                                 
000385 9508                      	ret
                                 //***************************************************************************
                                 // UAMIN DISPLAY
                                 //***************************************************************************
                                 UAMIN_DISPLAY:
000386 985c                      	cbi PORTD, PD4
000387 985b                      	cbi PORTD, PD3
000388 985a                      	cbi PORTD, PD2
000389 985e                      	cbi PORTD, PD6
00038a 985f                      	cbi PORTD, PD7
                                 
00038b 2db4                      	mov R27, uamin
00038c e0f0                      	ldi ZH, HIGH(T7S << 1)
00038d e4ec                      	ldi ZL, LOW(T7S << 1)
00038e 0feb                      	add ZL, R27
00038f 91b4                      	lpm R27, Z
                                 
000390 985c                      	cbi PORTD, PD4
000391 985b                      	cbi PORTD, PD3
000392 985a                      	cbi PORTD, PD2
000393 985e                      	cbi PORTD, PD6
000394 985f                      	cbi PORTD, PD7
                                 
000395 fdb6                      	sbrc R27, PC6
000396 9a2c                      	sbi PORTB, PB4
000397 ffb6                      	sbrs R27, PC6
000398 982c                      	cbi PORTB, PB4
                                 
000399 b9b8                      	out PORTC, R27
00039a 9a5d                      	sbi PORTD, PD5
                                 	
00039b 985c                      	cbi PORTD, PD4
00039c 985b                      	cbi PORTD, PD3
00039d 985a                      	cbi PORTD, PD2
00039e 985e                      	cbi PORTD, PD6
00039f 985f                      	cbi PORTD, PD7
                                 
0003a0 9508                      	ret
                                 //***************************************************************************
                                 // DAMIN DISPLAY
                                 //***************************************************************************
                                 DAMIN_DISPLAY:
0003a1 985d                      	cbi PORTD, PD5
0003a2 985b                      	cbi PORTD, PD3
0003a3 985a                      	cbi PORTD, PD2
0003a4 985e                      	cbi PORTD, PD6
0003a5 985f                      	cbi PORTD, PD7
                                 
0003a6 2db5                      	mov R27, damin
0003a7 e0f0                      	ldi ZH, HIGH(T7S << 1)
0003a8 e4ec                      	ldi ZL, LOW(T7S << 1)
0003a9 0feb                      	add ZL, R27
0003aa 91b4                      	lpm R27, Z
                                 
0003ab 985d                      	cbi PORTD, PD5
0003ac 985b                      	cbi PORTD, PD3
0003ad 985a                      	cbi PORTD, PD2
0003ae 985e                      	cbi PORTD, PD6
0003af 985f                      	cbi PORTD, PD7
                                 
0003b0 fdb6                      	sbrc R27, PC6
0003b1 9a2c                      	sbi PORTB, PB4
0003b2 ffb6                      	sbrs R27, PC6
0003b3 982c                      	cbi PORTB, PB4
                                 
0003b4 b9b8                      	out PORTC, R27
0003b5 9a5c                      	sbi PORTD, PD4
                                 	
0003b6 985d                      	cbi PORTD, PD5
0003b7 985b                      	cbi PORTD, PD3
0003b8 985a                      	cbi PORTD, PD2
0003b9 985e                      	cbi PORTD, PD6
0003ba 985f                      	cbi PORTD, PD7
                                 
0003bb 9508                      	ret
                                 //***************************************************************************
                                 // UAHOR DISPLAY
                                 //***************************************************************************
                                 UAHOR_DISPLAY:
0003bc 985c                      	cbi PORTD, PD4
0003bd 985d                      	cbi PORTD, PD5
0003be 985a                      	cbi PORTD, PD2
0003bf 985e                      	cbi PORTD, PD6
0003c0 985f                      	cbi PORTD, PD7
                                 
0003c1 2db6                      	mov R27, uahor
0003c2 e0f0                      	ldi ZH, HIGH(T7S << 1)
0003c3 e4ec                      	ldi ZL, LOW(T7S << 1)
0003c4 0feb                      	add ZL, R27
0003c5 91b4                      	lpm R27, Z
                                 
0003c6 985c                      	cbi PORTD, PD4
0003c7 985d                      	cbi PORTD, PD5
0003c8 985a                      	cbi PORTD, PD2
0003c9 985e                      	cbi PORTD, PD6
0003ca 985f                      	cbi PORTD, PD7
                                 
0003cb fdb6                      	sbrc R27, PC6
0003cc 9a2c                      	sbi PORTB, PB4
0003cd ffb6                      	sbrs R27, PC6
0003ce 982c                      	cbi PORTB, PB4
                                 
0003cf b9b8                      	out PORTC, R27
0003d0 9a5b                      	sbi PORTD, PD3
                                 	
0003d1 985c                      	cbi PORTD, PD4
0003d2 985d                      	cbi PORTD, PD5
0003d3 985a                      	cbi PORTD, PD2
0003d4 985e                      	cbi PORTD, PD6
0003d5 985f                      	cbi PORTD, PD7
                                 
0003d6 9508                      	ret
                                 //***************************************************************************
                                 // UAMIN DISPLAY
                                 //***************************************************************************
                                 DAHOR_DISPLAY:
0003d7 985c                      	cbi PORTD, PD4
0003d8 985b                      	cbi PORTD, PD3
0003d9 985d                      	cbi PORTD, PD5
0003da 985e                      	cbi PORTD, PD6
0003db 985f                      	cbi PORTD, PD7
                                 
0003dc 2db7                      	mov R27, dahor
0003dd e0f0                      	ldi ZH, HIGH(T7S << 1)
0003de e4ec                      	ldi ZL, LOW(T7S << 1)
0003df 0feb                      	add ZL, R27
0003e0 91b4                      	lpm R27, Z
                                 
0003e1 985c                      	cbi PORTD, PD4
0003e2 985b                      	cbi PORTD, PD3
0003e3 985d                      	cbi PORTD, PD5
0003e4 985e                      	cbi PORTD, PD6
0003e5 985f                      	cbi PORTD, PD7
                                 
0003e6 fdb6                      	sbrc R27, PC6
0003e7 9a2c                      	sbi PORTB, PB4
0003e8 ffb6                      	sbrs R27, PC6
0003e9 982c                      	cbi PORTB, PB4
                                 
0003ea b9b8                      	out PORTC, R27
0003eb 9a5a                      	sbi PORTD, PD2
                                 	
0003ec 985c                      	cbi PORTD, PD4
0003ed 985b                      	cbi PORTD, PD3
0003ee 985d                      	cbi PORTD, PD5
0003ef 985e                      	cbi PORTD, PD6
0003f0 985f                      	cbi PORTD, PD7
                                 
0003f1 9508                      	ret
                                 //***************************************************************************
                                 // LETRA A DISPLAY
                                 //***************************************************************************
                                 A_DISPLAY:
0003f2 e0ca                      	ldi R28, 10
                                 
0003f3 985a                      	cbi PORTD, PD2
0003f4 985c                      	cbi PORTD, PD4
0003f5 985b                      	cbi PORTD, PD3
0003f6 985e                      	cbi PORTD, PD6
0003f7 985d                      	cbi PORTD, PD5
                                 
0003f8 2fbc                      	mov R27, R28
0003f9 e0f0                      	ldi ZH, HIGH(T7S << 1)
0003fa e4ec                      	ldi ZL, LOW(T7S << 1)
0003fb 0feb                      	add ZL, R27
0003fc 91b4                      	lpm R27, Z
                                 
0003fd 985a                      	cbi PORTD, PD2
0003fe 985c                      	cbi PORTD, PD4
0003ff 985b                      	cbi PORTD, PD3
000400 985e                      	cbi PORTD, PD6
000401 985d                      	cbi PORTD, PD5
                                 
000402 fdb6                      	sbrc R27, PC6
000403 9a2c                      	sbi PORTB, PB4
000404 ffb6                      	sbrs R27, PC6
000405 982c                      	cbi PORTB, PB4
                                 
000406 b9b8                      	out PORTC, R27
000407 9a5f                      	sbi PORTD, PD7
                                 	
000408 985a                      	cbi PORTD, PD2
000409 985c                      	cbi PORTD, PD4
00040a 985b                      	cbi PORTD, PD3
00040b 985e                      	cbi PORTD, PD6
00040c 985d                      	cbi PORTD, PD5
                                 
00040d 9508                      	ret
                                 
                                 //***************************************************************************
                                 // LETRA H DISPLAY
                                 //***************************************************************************
                                 H_DISPLAY:
00040e e0cd                      	ldi R28, 13
                                 
00040f 985a                      	cbi PORTD, PD2
000410 985c                      	cbi PORTD, PD4
000411 985b                      	cbi PORTD, PD3
000412 985e                      	cbi PORTD, PD6
000413 985d                      	cbi PORTD, PD5
                                 
000414 2fbc                      	mov R27, R28
000415 e0f0                      	ldi ZH, HIGH(T7S << 1)
000416 e4ec                      	ldi ZL, LOW(T7S << 1)
000417 0feb                      	add ZL, R27
000418 91b4                      	lpm R27, Z
                                 
000419 985a                      	cbi PORTD, PD2
00041a 985c                      	cbi PORTD, PD4
00041b 985b                      	cbi PORTD, PD3
00041c 985e                      	cbi PORTD, PD6
00041d 985d                      	cbi PORTD, PD5
                                 
00041e fdb6                      	sbrc R27, PC6
00041f 9a2c                      	sbi PORTB, PB4
000420 ffb6                      	sbrs R27, PC6
000421 982c                      	cbi PORTB, PB4
                                 
000422 b9b8                      	out PORTC, R27
000423 9a5f                      	sbi PORTD, PD7
                                 	
000424 985a                      	cbi PORTD, PD2
000425 985c                      	cbi PORTD, PD4
000426 985b                      	cbi PORTD, PD3
000427 985e                      	cbi PORTD, PD6
000428 985d                      	cbi PORTD, PD5
                                 
000429 9508                      	ret
                                 //***************************************************************************
                                 // LETRA F DISPLAY
                                 //***************************************************************************
                                 F_DISPLAY:
00042a e0cc                      	ldi R28, 12
                                 
00042b 985a                      	cbi PORTD, PD2
00042c 985c                      	cbi PORTD, PD4
00042d 985b                      	cbi PORTD, PD3
00042e 985e                      	cbi PORTD, PD6
00042f 985d                      	cbi PORTD, PD5
                                 
000430 2fbc                      	mov R27, R28
000431 e0f0                      	ldi ZH, HIGH(T7S << 1)
000432 e4ec                      	ldi ZL, LOW(T7S << 1)
000433 0feb                      	add ZL, R27
000434 91b4                      	lpm R27, Z
                                 
000435 985a                      	cbi PORTD, PD2
000436 985c                      	cbi PORTD, PD4
000437 985b                      	cbi PORTD, PD3
000438 985e                      	cbi PORTD, PD6
000439 985d                      	cbi PORTD, PD5
                                 
00043a fdb6                      	sbrc R27, PC6
00043b 9a2c                      	sbi PORTB, PB4
00043c ffb6                      	sbrs R27, PC6
00043d 982c                      	cbi PORTB, PB4
                                 
00043e b9b8                      	out PORTC, R27
00043f 9a5f                      	sbi PORTD, PD7
                                 	
000440 985a                      	cbi PORTD, PD2
000441 985c                      	cbi PORTD, PD4
000442 985b                      	cbi PORTD, PD3
000443 985e                      	cbi PORTD, PD6
000444 985d                      	cbi PORTD, PD5
                                 
000445 9508                      	ret
                                 //***************************************************************************
                                 // LETRA N DISPLAY
                                 //***************************************************************************
                                 N_DISPLAY:
000446 e0ce                      	ldi R28, 14
                                 
000447 985a                      	cbi PORTD, PD2
000448 985c                      	cbi PORTD, PD4
000449 985b                      	cbi PORTD, PD3
00044a 985e                      	cbi PORTD, PD6
00044b 985d                      	cbi PORTD, PD5
                                 
00044c 2fbc                      	mov R27, R28
00044d e0f0                      	ldi ZH, HIGH(T7S << 1)
00044e e4ec                      	ldi ZL, LOW(T7S << 1)
00044f 0feb                      	add ZL, R27
000450 91b4                      	lpm R27, Z
                                 
000451 985a                      	cbi PORTD, PD2
000452 985c                      	cbi PORTD, PD4
000453 985b                      	cbi PORTD, PD3
000454 985e                      	cbi PORTD, PD6
000455 985d                      	cbi PORTD, PD5
                                 
000456 fdb6                      	sbrc R27, PC6
000457 9a2c                      	sbi PORTB, PB4
000458 ffb6                      	sbrs R27, PC6
000459 982c                      	cbi PORTB, PB4
                                 
00045a b9b8                      	out PORTC, R27
00045b 9a5f                      	sbi PORTD, PD7
                                 	
00045c 985a                      	cbi PORTD, PD2
00045d 985c                      	cbi PORTD, PD4
00045e 985b                      	cbi PORTD, PD3
00045f 985e                      	cbi PORTD, PD6
000460 985d                      	cbi PORTD, PD5
                                 
000461 9508                      	ret
                                 //***************************************************************************
                                 // LETRA O DISPLAY
                                 //***************************************************************************
                                 O_DISPLAY:
000462 e0c0                      	ldi R28, 0
                                 
000463 985a                      	cbi PORTD, PD2
000464 985c                      	cbi PORTD, PD4
000465 985b                      	cbi PORTD, PD3
000466 985f                      	cbi PORTD, PD7
000467 985d                      	cbi PORTD, PD5
                                 
000468 2fbc                      	mov R27, R28
000469 e0f0                      	ldi ZH, HIGH(T7S << 1)
00046a e4ec                      	ldi ZL, LOW(T7S << 1)
00046b 0feb                      	add ZL, R27
00046c 91b4                      	lpm R27, Z
                                 
00046d 985a                      	cbi PORTD, PD2
00046e 985c                      	cbi PORTD, PD4
00046f 985b                      	cbi PORTD, PD3
000470 985f                      	cbi PORTD, PD7
000471 985d                      	cbi PORTD, PD5
                                 
000472 fdb6                      	sbrc R27, PC6
000473 9a2c                      	sbi PORTB, PB4
000474 ffb6                      	sbrs R27, PC6
000475 982c                      	cbi PORTB, PB4
                                 
000476 b9b8                      	out PORTC, R27
000477 9a5e                      	sbi PORTD, PD6
                                 	
000478 985a                      	cbi PORTD, PD2
000479 985c                      	cbi PORTD, PD4
00047a 985b                      	cbi PORTD, PD3
00047b 985f                      	cbi PORTD, PD7
00047c 985d                      	cbi PORTD, PD5
                                 
00047d 9508                      	ret
                                 //***************************************************************************
                                 // INCREMENTAR RELOJ
                                 //***************************************************************************
                                 INC_USEG:
00047e 9553                      	inc useg
00047f cbe9                      	rjmp LOOP
                                 INC_DSEG:
000480 9563                      	inc dseg
000481 cbe7                      	rjmp LOOP
                                 INC_UMIN:
000482 9573                      	inc umin
000483 cbe5                      	rjmp LOOP
                                 INC_DMIN:
000484 9583                      	inc dmin
000485 cbe3                      	rjmp LOOP
                                 INC_UHOR:
000486 e0c2                      	ldi R28, 2
000487 13ac                      	cpse R26, R28
000488 940e 0493                 	call INC_UHOR_2
00048a e0c3                      	ldi R28, 3
00048b 139c                      	cpse uhor, R28
00048c 940e 0493                 	call INC_UHOR_2
00048e 2799                      	clr uhor
00048f 27aa                      	clr R26
000490 940e 0497                 	call INC_UDIA
000492 cbd6                      	rjmp LOOP
                                 INC_UHOR_2:
000493 9593                      	inc uhor
000494 cbd4                      	rjmp LOOP
                                 INC_DHOR:
000495 95a3                      	inc R26
000496 cbd2                      	rjmp LOOP
                                 
                                 //***************************************************************************
                                 // INCREMENTAR FECHA
                                 //***************************************************************************
                                 INC_UDIA:
000497 e0c0                      	ldi R28, 0
000498 11c3                      	cpse R28, dmes
000499 c067                      	rjmp MES_1X
00049a c052                      	rjmp MES_0X
                                 
                                 INC_UDIA_2:
00049b 9403                      	inc udia
00049c cbcc                      	rjmp LOOP
                                 INC_DDIA:
00049d 9413                      	inc ddia
00049e cbca                      	rjmp LOOP
                                 INC_UMES:
00049f e0c1                      	ldi R28, 1
0004a0 123c                      	cpse dmes, R28
0004a1 940e 04ab                 	call INC_UMES_3
                                 	
0004a3 e0c2                      	ldi R28, 2
0004a4 122c                      	cpse umes, R28
0004a5 940e 04b1                 	call INC_UMES_2
0004a7 e0c1                      	ldi R28, 1
0004a8 2e2c                      	mov umes, R28
0004a9 2433                      	clr dmes
0004aa cbbe                      	rjmp LOOP
                                 INC_UMES_3: 
0004ab e0c9                      	ldi R28, 9
0004ac 122c                      	cpse umes, R28
0004ad 940e 04b1                 	call INC_UMES_2
0004af 2422                      	clr umes
0004b0 c002                      	rjmp INC_DMES
                                 INC_UMES_2:
0004b1 9423                      	inc umes
0004b2 cbb6                      	rjmp LOOP
                                 INC_DMES:
0004b3 e0c2                      	ldi R28, 2
0004b4 122c                      	cpse umes, R28
0004b5 940e 04b9                 	call INC_DMES_2
0004b7 2433                      	clr dmes
0004b8 cbb0                      	rjmp LOOP
                                 INC_DMES_2:
0004b9 9433                      	inc dmes
0004ba cbae                      	rjmp LOOP
                                 //***************************************************************************
                                 // MESES PARTE 2
                                 //***************************************************************************
                                 MES_31D_2:
                                 ;CONTINUIDAD DE DIAS 
0004bb e0c9                      	ldi R28, 9
0004bc 120c                      	cpse udia, R28
0004bd 940e 049b                 	call INC_UDIA_2
0004bf 2400                      	clr udia
                                 ; LIMITE MES
0004c0 e0c3                      	ldi R28, 3
0004c1 121c                      	cpse ddia, R28
0004c2 940e 049d                 	call INC_DDIA
0004c4 2411                      	clr ddia			; RESET
0004c5 e0c1                      	ldi R28, 1
0004c6 2e0c                      	mov udia, R28
                                 
0004c7 cba1                      	rjmp LOOP
                                 //***************************************************************************
                                 MES_30D_2:
                                 ;CONTINUIDAD DE DIAS
0004c8 e0c9                      	ldi R28, 9
0004c9 120c                      	cpse udia, R28
0004ca 940e 049b                 	call INC_UDIA_2
0004cc 2400                      	clr udia
                                 ; LIMITE MES
0004cd e0c3                      	ldi R28, 3
0004ce 121c                      	cpse ddia, R28
0004cf 940e 049d                 	call INC_DDIA
0004d1 2411                      	clr ddia			; RESET
0004d2 e0c1                      	ldi R28, 1
0004d3 2e0c                      	mov udia, R28
                                 
0004d4 cb94                      	rjmp LOOP
                                 //***************************************************************************
                                 MES_28D_2:
                                 ;CONTINUIDAD DE DIAS
0004d5 e0c9                      	ldi R28, 9
0004d6 120c                      	cpse udia, R28
0004d7 940e 049b                 	call INC_UDIA_2
0004d9 2400                      	clr udia
                                 ; LIMITE MES
0004da e0c2                      	ldi R28, 2
0004db 121c                      	cpse ddia, R28
0004dc 940e 049d                 	call INC_DDIA
0004de 2411                      	clr ddia			; RESET
0004df e0c1                      	ldi R28, 1			
0004e0 2e0c                      	mov udia, R28
                                 
0004e1 cb87                      	rjmp LOOP
                                 //***************************************************************************
                                 // MES 28 DIAS
                                 //***************************************************************************
                                 MES_28D:
0004e2 e0c2                      	ldi R28, 2			; LIMITE DECENAS
0004e3 121c                      	cpse ddia, R28
0004e4 cff0                      	rjmp MES_28D_2
                                 
0004e5 e0c8                      	ldi R28, 8			; LIMITE UNIDADES
0004e6 120c                      	cpse udia, R28
0004e7 940e 049b                 	call INC_UDIA_2
0004e9 e0c1                      	ldi R28, 1			; RESET
0004ea 2e0c                      	mov udia, R28
0004eb 2411                      	clr ddia
                                 
0004ec cfb2                      	rjmp INC_UMES
                                 //***************************************************************************
                                 // SELECCIONAR MES 0X
                                 //***************************************************************************
                                 MES_0X:
0004ed 2dc2                      	mov R28, umes
0004ee 30c1                      	cpi R28, 1
0004ef f0c9                      	breq MES_31D
0004f0 30c2                      	cpi R28, 2
0004f1 f381                      	breq MES_28D
0004f2 30c3                      	cpi R28, 3
0004f3 f0a9                      	breq MES_31D
0004f4 30c4                      	cpi R28, 4
0004f5 f0f1                      	breq MES_30D
0004f6 30c5                      	cpi R28, 5
0004f7 f089                      	breq MES_31D
0004f8 30c6                      	cpi R28, 6
0004f9 f0d1                      	breq MES_30D
0004fa 30c7                      	cpi R28, 7
0004fb f069                      	breq MES_31D
0004fc 30c8                      	cpi R28, 8
0004fd f059                      	breq MES_31D
0004fe 30c9                      	cpi R28, 9
0004ff f0a1                      	breq MES_30D
000500 cb68                      	rjmp LOOP
                                 //***************************************************************************
                                 // SELECCIONAR MES 1X
                                 //***************************************************************************
                                 MES_1X:
000501 2dc2                      	mov R28, umes
000502 30c0                      	cpi R28, 0
000503 f029                      	breq MES_31D
000504 30c1                      	cpi R28, 1
000505 f071                      	breq MES_30D
000506 30c2                      	cpi R28, 2
000507 f009                      	breq MES_31D
000508 cb60                      	rjmp LOOP
                                 //***************************************************************************
                                 // MES 31 DIAS
                                 //***************************************************************************
                                 MES_31D:
000509 e0c3                      	ldi R28, 3			; LIMITE DECENAS
00050a 121c                      	cpse ddia, R28
00050b cfaf                      	rjmp MES_31D_2
                                 
00050c e0c1                      	ldi R28, 1			; LIMITE UNIDADES
00050d 120c                      	cpse udia, R28
00050e 940e 049b                 	call INC_UDIA_2
000510 e0c1                      	ldi R28, 1			; RESET
000511 2e0c                      	mov udia, R28
000512 2411                      	clr ddia
                                 
000513 cf8b                      	rjmp INC_UMES
                                 //***************************************************************************
                                 // MES 30 DIAS
                                 //***************************************************************************
                                 MES_30D:
000514 e0c3                      	ldi R28, 3			; LIMITE DECENAS
000515 121c                      	cpse ddia, R28
000516 cfb1                      	rjmp MES_30D_2
                                 
000517 e0c0                      	ldi R28, 0			; LIMITE UNIDADES
000518 120c                      	cpse udia, R28	
000519 940e 049b                 	call INC_UDIA_2
00051b e0c1                      	ldi R28, 1			; RESET
00051c 2e0c                      	mov udia, R28
00051d 2411                      	clr ddia
00051e cf80                      	rjmp INC_UMES
                                 
                                 //***************************************************************************
                                 // HORA INTERRUPCIONES
                                 //***************************************************************************
                                 
                                 //***************************************************************************
                                 //  minutos interrupciones
                                 //***************************************************************************
                                 ISR_INC_UMIN:						; incrementar
00051f e0c9                      	ldi R28, 9
000520 137c                      	cpse umin, R28
000521 940c 0526                 	jmp ISR_INC_UMIN_2
000523 2777                      	clr umin
000524 940c 0529                 	jmp ISR_INC_DMIN
                                 ISR_INC_UMIN_2:
000526 9573                      	inc umin
000527 940c 0259                 	jmp ISR_POP_PCINT0
                                 ISR_INC_DMIN:
000529 e0c5                      	ldi R28, 5
00052a 138c                      	cpse dmin, R28
00052b 940c 0530                 	jmp ISR_INC_DMIN_2
00052d 2788                      	clr dmin
00052e 940c 0259                 	jmp ISR_POP_PCINT0
                                 ISR_INC_DMIN_2:
000530 9583                      	inc dmin
000531 940c 0259                 	jmp ISR_POP_PCINT0
                                 ISR_DEC_UMIN:						; decrementar
000533 e0c0                      	ldi R28, 0
000534 137c                      	cpse umin, R28
000535 940c 053f                 	jmp ISR_DEC_UMIN_2
000537 e079                      	ldi umin, 9
000538 e0c0                      	ldi R28, 0
000539 138c                      	cpse dmin, R28
00053a 940c 0542                 	jmp ISR_DEC_UMIN_3
00053c e085                      	ldi dmin, 5
00053d 940c 0259                 	jmp ISR_POP_PCINT0
                                 ISR_DEC_UMIN_2:
00053f 957a                      	dec umin
000540 940c 0259                 	jmp ISR_POP_PCINT0
                                 ISR_DEC_UMIN_3:
000542 958a                      	dec dmin
000543 940c 0259                 	jmp ISR_POP_PCINT0
                                 //***************************************************************************
                                 //  horas interrupciones
                                 //***************************************************************************
                                 ISR_INC_UHOR:						; incrementar
000545 e0c2                      	ldi R28, 2
000546 13ac                      	cpse R26, R28			
000547 940c 0551                 	jmp ISR_INC_UHOR_2
000549 e0c3                      	ldi R28, 3
00054a 139c                      	cpse uhor, R28
00054b 940c 0551                 	jmp ISR_INC_UHOR_2
00054d 2799                      	clr uhor
00054e 27aa                      	clr R26
00054f 940c 0259                 	jmp ISR_POP_PCINT0
                                 ISR_INC_UHOR_2:
000551 e0c9                      	ldi R28, 9
000552 139c                      	cpse uhor, R28
000553 940c 0559                 	jmp ISR_INC_UHOR_3
000555 2799                      	clr uhor
000556 95a3                      	inc R26
000557 940c 0259                 	jmp ISR_POP_PCINT0
                                 ISR_INC_UHOR_3:
000559 9593                      	inc uhor
00055a 940c 0259                 	jmp ISR_POP_PCINT0
                                 ISR_DEC_UHOR:						; decrementar
00055c e0c0                      	ldi R28, 0
00055d 13ac                      	cpse R26, R28
00055e 940c 056b                 	jmp ISR_DEC_UHOR_3
000560 e0c0                      	ldi R28, 0
000561 139c                      	cpse uhor, R28
000562 940c 0568                 	jmp ISR_DEC_UHOR_2
000564 e0a2                      	ldi R26, 2
000565 e093                      	ldi uhor, 3
000566 940c 0259                 	jmp ISR_POP_PCINT0
                                 ISR_DEC_UHOR_2:
000568 959a                      	dec uhor
000569 940c 0259                 	jmp ISR_POP_PCINT0
                                 ISR_DEC_UHOR_3:
00056b e0c0                      	ldi R28, 0
00056c 139c                      	cpse uhor, R28
00056d 940c 0568                 	jmp ISR_DEC_UHOR_2
00056f e099                      	ldi uhor, 9
000570 95aa                      	dec R26
000571 940c 0259                 	jmp ISR_POP_PCINT0
                                 
                                 //***************************************************************************
                                 // ALARMA INTERRUPCIONES
                                 //***************************************************************************
                                 
                                 //***************************************************************************
                                 //  minutos interrupciones
                                 //***************************************************************************
                                 ISR_INC_A_UMIN:						; incrementar
000573 e0c9                      	ldi R28, 9
000574 124c                      	cpse uamin, R28
000575 940c 057a                 	jmp ISR_INC_A_UMIN_2
000577 2444                      	clr uamin
000578 940c 057d                 	jmp ISR_INC_A_DMIN
                                 ISR_INC_A_UMIN_2:
00057a 9443                      	inc uamin
00057b 940c 0259                 	jmp ISR_POP_PCINT0
                                 ISR_INC_A_DMIN:
00057d e0c5                      	ldi R28, 5
00057e 125c                      	cpse damin, R28
00057f 940c 0584                 	jmp ISR_INC_A_DMIN_2
000581 2455                      	clr damin
000582 940c 0259                 	jmp ISR_POP_PCINT0
                                 ISR_INC_A_DMIN_2:
000584 9453                      	inc damin
000585 940c 0259                 	jmp ISR_POP_PCINT0
                                 ISR_DEC_A_UMIN:						; decrementar
000587 e0c0                      	ldi R28, 0
000588 124c                      	cpse uamin, R28
000589 940c 0595                 	jmp ISR_DEC_A_UMIN_2
00058b e0c9                      	ldi R28, 9
00058c 2e4c                      	mov uamin, R28
00058d e0c0                      	ldi R28, 0
00058e 125c                      	cpse damin, R28
00058f 940c 0598                 	jmp ISR_DEC_A_UMIN_3
000591 e0c5                      	ldi R28, 5
000592 2e5c                      	mov damin, R28
000593 940c 0259                 	jmp ISR_POP_PCINT0
                                 ISR_DEC_A_UMIN_2:
000595 944a                      	dec uamin
000596 940c 0259                 	jmp ISR_POP_PCINT0
                                 ISR_DEC_A_UMIN_3:
000598 945a                      	dec damin
000599 940c 0259                 	jmp ISR_POP_PCINT0
                                 //***************************************************************************
                                 //  horas interrupciones
                                 //***************************************************************************
                                 ISR_INC_A_UHOR:						; incrementar
00059b e0c2                      	ldi R28, 2
00059c 127c                      	cpse dahor, R28			
00059d 940c 05a7                 	jmp ISR_INC_A_UHOR_2
00059f e0c3                      	ldi R28, 3
0005a0 126c                      	cpse uahor, R28
0005a1 940c 05a7                 	jmp ISR_INC_A_UHOR_2
0005a3 2466                      	clr uahor
0005a4 2477                      	clr dahor
0005a5 940c 0259                 	jmp ISR_POP_PCINT0
                                 ISR_INC_A_UHOR_2:
0005a7 e0c9                      	ldi R28, 9
0005a8 126c                      	cpse uahor, R28
0005a9 940c 05af                 	jmp ISR_INC_A_UHOR_3
0005ab 2466                      	clr uahor
0005ac 9473                      	inc dahor
0005ad 940c 0259                 	jmp ISR_POP_PCINT0
                                 ISR_INC_A_UHOR_3:
0005af 9463                      	inc uahor
0005b0 940c 0259                 	jmp ISR_POP_PCINT0
                                 ISR_DEC_A_UHOR:						; decrementar
0005b2 e0c0                      	ldi R28, 0
0005b3 127c                      	cpse dahor, R28
0005b4 940c 05c3                 	jmp ISR_DEC_A_UHOR_3
0005b6 e0c0                      	ldi R28, 0
0005b7 126c                      	cpse uahor, R28
0005b8 940c 05c0                 	jmp ISR_DEC_A_UHOR_2
0005ba e0c2                      	ldi R28, 2
0005bb 2e7c                      	mov dahor, R28
0005bc e0c3                      	ldi R28, 3
0005bd 2e6c                      	mov uahor, R28
0005be 940c 0259                 	jmp ISR_POP_PCINT0
                                 ISR_DEC_A_UHOR_2:
0005c0 946a                      	dec uahor
0005c1 940c 0259                 	jmp ISR_POP_PCINT0
                                 ISR_DEC_A_UHOR_3:
0005c3 e0c0                      	ldi R28, 0
0005c4 126c                      	cpse uahor, R28
0005c5 940c 05c0                 	jmp ISR_DEC_A_UHOR_2
0005c7 e0c9                      	ldi R28, 9
0005c8 2e6c                      	mov uahor, R28
0005c9 947a                      	dec dahor
0005ca 940c 0259                 	jmp ISR_POP_PCINT0
                                 
                                 //***************************************************************************
                                 // FECHA INTERRUPCIONES
                                 //***************************************************************************
                                 
                                 //***************************************************************************
                                 //  meses interrupciones
                                 //***************************************************************************
                                 ISR_INC_UMES:
0005cc e0c0                      	ldi R28, 0
0005cd 123c                      	cpse dmes, R28
0005ce 940c 05dc                 	jmp ISR_INC_UMES_3
0005d0 e0c9                      	ldi R28, 9
0005d1 122c                      	cpse umes, R28
0005d2 940c 05d9                 	jmp ISR_INC_UMES_2
0005d4 2422                      	clr umes
0005d5 e0c1                      	ldi R28, 1
0005d6 2e3c                      	mov dmes, R28
0005d7 940c 0259                 	jmp ISR_POP_PCINT0
                                 ISR_INC_UMES_2:	
0005d9 9423                      	inc umes
0005da 940c 0259                 	jmp ISR_POP_PCINT0
                                 ISR_INC_UMES_3:
0005dc e0c2                      	ldi R28, 2
0005dd 122c                      	cpse umes, R28
0005de 940c 05d9                 	jmp ISR_INC_UMES_2
0005e0 e0c1                      	ldi R28, 1
0005e1 2e2c                      	mov umes, R28
0005e2 2433                      	clr dmes
0005e3 940c 0259                 	jmp ISR_POP_PCINT0
                                 ISR_DEC_UMES:
0005e5 e0c0                      	ldi R28, 0
0005e6 123c                      	cpse dmes, R28
0005e7 940c 05f3                 	jmp ISR_DEC_UMES_2
0005e9 e0c1                      	ldi R28, 1
0005ea 122c                      	cpse umes, R28
0005eb 940c 05fc                 	jmp ISR_DEC_UMES_3
0005ed e0c2                      	ldi R28, 2
0005ee 2e2c                      	mov umes, R28
0005ef e0c1                      	ldi R28, 1
0005f0 2e3c                      	mov dmes, R28
0005f1 940c 0259                 	jmp ISR_POP_PCINT0
                                 ISR_DEC_UMES_2:
0005f3 e0c0                      	ldi R28, 0
0005f4 122c                      	cpse umes, R28
0005f5 940c 05fc                 	jmp ISR_DEC_UMES_3
0005f7 e0c9                      	ldi R28, 9
0005f8 2e2c                      	mov umes, R28
0005f9 943a                      	dec dmes
0005fa 940c 0259                 	jmp ISR_POP_PCINT0
                                 ISR_DEC_UMES_3:
0005fc 942a                      	dec umes
0005fd 940c 0259                 	jmp ISR_POP_PCINT0
                                 //***************************************************************************
                                 //  dias interrupciones incrementar
                                 //***************************************************************************
                                 ISR_INC_UDIA:
0005ff e0c0                      	ldi R28, 0
000600 11c3                      	cpse R28, dmes
000601 940c 0627                 	jmp ISR_MES_1X
000603 940c 0612                 	jmp ISR_MES_0X
                                 ISR_MES_28D:
000605 e0c2                      	ldi R28, 2			; LIMITE DECENAS
000606 121c                      	cpse ddia, R28
000607 940c 066c                 	jmp ISR_MES_28D_2
                                 
000609 e0c8                      	ldi R28, 8			; LIMITE UNIDADES
00060a 120c                      	cpse udia, R28
00060b 940c 0658                 	jmp ISR_INC_UDIA_2
00060d e0c1                      	ldi R28, 1			; RESET
00060e 2e0c                      	mov udia, R28
00060f 2411                      	clr ddia
                                 
000610 940c 0259                 	jmp ISR_POP_PCINT0
                                 //***************************************************************************
                                 // SELECCIONAR MES 0X
                                 //***************************************************************************
                                 ISR_MES_0X:
000612 2dc2                      	mov R28, umes
000613 30c1                      	cpi R28, 1
000614 f0d9                      	breq ISR_MES_31D
000615 30c2                      	cpi R28, 2
000616 f371                      	breq ISR_MES_28D
000617 30c3                      	cpi R28, 3
000618 f0b9                      	breq ISR_MES_31D
000619 30c4                      	cpi R28, 4
00061a f111                      	breq ISR_MES_30D
00061b 30c5                      	cpi R28, 5
00061c f099                      	breq ISR_MES_31D
00061d 30c6                      	cpi R28, 6
00061e f0f1                      	breq ISR_MES_30D
00061f 30c7                      	cpi R28, 7
000620 f079                      	breq ISR_MES_31D
000621 30c8                      	cpi R28, 8
000622 f069                      	breq ISR_MES_31D
000623 30c9                      	cpi R28, 9
000624 f0c1                      	breq ISR_MES_30D
000625 940c 0259                 	jmp ISR_POP_PCINT0
                                 ISR_MES_1X:
000627 2dc2                      	mov R28, umes
000628 30c0                      	cpi R28, 0
000629 f031                      	breq ISR_MES_31D
00062a 30c1                      	cpi R28, 1
00062b f089                      	breq ISR_MES_30D
00062c 30c2                      	cpi R28, 2
00062d f011                      	breq ISR_MES_31D
00062e 940c 0259                 	jmp ISR_POP_PCINT0
                                 ISR_MES_31D:
000630 e0c3                      	ldi R28, 3			; LIMITE DECENAS
000631 121c                      	cpse ddia, R28
000632 940c 064a                 	jmp ISR_MES_31D_2
                                 
000634 e0c1                      	ldi R28, 1			; LIMITE UNIDADES
000635 120c                      	cpse udia, R28
000636 940c 0658                 	jmp ISR_INC_UDIA_2
000638 e0c1                      	ldi R28, 1			; RESET
000639 2e0c                      	mov udia, R28
00063a 2411                      	clr ddia
00063b 940c 0259                 	jmp ISR_POP_PCINT0
                                 //***************************************************************************
                                 ISR_MES_30D:
00063d e0c3                      	ldi R28, 3			; LIMITE DECENAS
00063e 121c                      	cpse ddia, R28
00063f 940c 065e                 	jmp ISR_MES_30D_2
                                 
000641 e0c0                      	ldi R28, 0			; LIMITE UNIDADES
000642 120c                      	cpse udia, R28	
000643 940c 0658                 	jmp ISR_INC_UDIA_2
000645 e0c1                      	ldi R28, 1			; RESET
000646 2e0c                      	mov udia, R28
000647 2411                      	clr ddia
000648 940c 0259                 	jmp ISR_POP_PCINT0
                                 
                                 ISR_MES_31D_2:
                                 ;CONTINUIDAD DE DIAS 
00064a e0c9                      	ldi R28, 9
00064b 120c                      	cpse udia, R28
00064c 940c 0658                 	jmp ISR_INC_UDIA_2
00064e 2400                      	clr udia
                                 ; LIMITE MES
00064f e0c3                      	ldi R28, 3
000650 121c                      	cpse ddia, R28
000651 940c 065b                 	jmp ISR_INC_DDIA
000653 2411                      	clr ddia			; RESET
000654 e0c1                      	ldi R28, 1
000655 2e0c                      	mov udia, R28
                                 
000656 940c 0259                 	jmp ISR_POP_PCINT0
                                 ISR_INC_UDIA_2:
000658 9403                      	inc udia
000659 940c 0259                 	jmp ISR_POP_PCINT0
                                 ISR_INC_DDIA:
00065b 9413                      	inc ddia
00065c 940c 0259                 	jmp ISR_POP_PCINT0
                                 //***************************************************************************
                                 ISR_MES_30D_2:
                                 ;CONTINUIDAD DE DIAS
00065e e0c9                      	ldi R28, 9
00065f 120c                      	cpse udia, R28
000660 940c 0658                 	jmp ISR_INC_UDIA_2
000662 2400                      	clr udia
                                 ; LIMITE MES
000663 e0c3                      	ldi R28, 3
000664 121c                      	cpse ddia, R28
000665 940c 065b                 	jmp ISR_INC_DDIA
000667 2411                      	clr ddia			; RESET
000668 e0c1                      	ldi R28, 1
000669 2e0c                      	mov udia, R28
00066a 940c 0259                 	jmp ISR_POP_PCINT0
                                 //***************************************************************************
                                 ISR_MES_28D_2:
                                 ;CONTINUIDAD DE DIAS
00066c e0c9                      	ldi R28, 9
00066d 120c                      	cpse udia, R28
00066e 940c 0658                 	jmp ISR_INC_UDIA_2
000670 2400                      	clr udia
                                 ; LIMITE MES
000671 e0c2                      	ldi R28, 2
000672 121c                      	cpse ddia, R28
000673 940c 065b                 	jmp ISR_INC_DDIA
000675 2411                      	clr ddia			; RESET
000676 e0c1                      	ldi R28, 1			
000677 2e0c                      	mov udia, R28
000678 940c 0259                 	jmp ISR_POP_PCINT0
                                 
                                 //***************************************************************************
                                 //  dias interrupciones decrementar
                                 //***************************************************************************
                                 ISR_DEC_DIA:
00067a e0c0                      	ldi R28, 0
00067b 11c3                      	cpse R28, dmes
00067c 940c 06af                 	jmp ISR_DEC_MES_1X
00067e 940c 069a                 	jmp ISR_DEC_MES_0X
                                 //***************************************************************************
                                 ISR_DEC_MES_28D:
000680 e0c0                      	ldi R28, 0						; limite ddia
000681 11c1                      	cpse R28, ddia
000682 940c 0691                 	jmp ISR_DECREMENTAR_28D_2
000684 e0c1                      	ldi R28, 1						; limite udia
000685 11c0                      	cpse R28, udia
000686 940c 068e                 	jmp ISR_DECREMENTAR_28D
000688 e0c8                      	ldi R28, 8						; reset
000689 2e0c                      	mov udia, R28
00068a e0c2                      	ldi R28, 2
00068b 2e1c                      	mov ddia, R28
00068c 940c 0259                 	jmp ISR_POP_PCINT0
                                 ISR_DECREMENTAR_28D:
00068e 940a                      	dec udia
00068f 940c 0259                 	jmp ISR_POP_PCINT0
                                 ISR_DECREMENTAR_28D_2:
000691 e0c0                      	ldi R28, 0
000692 120c                      	cpse udia, R28
000693 940c 068e                 	jmp ISR_DECREMENTAR_28D 
000695 e0c9                      	ldi R28, 9
000696 2e0c                      	mov udia, R28
000697 941a                      	dec ddia
000698 940c 0259                 	jmp ISR_POP_PCINT0
                                 //***************************************************************************
                                 // SELECCIONAR MES 0X
                                 //***************************************************************************
                                 ISR_DEC_MES_0X:
00069a 2dc2                      	mov R28, umes
00069b 30c1                      	cpi R28, 1
00069c f0d9                      	breq ISR_DEC_MES_31D
00069d 30c2                      	cpi R28, 2
00069e f309                      	breq ISR_DEC_MES_28D
00069f 30c3                      	cpi R28, 3
0006a0 f0b9                      	breq ISR_DEC_MES_31D
0006a1 30c4                      	cpi R28, 4
0006a2 f179                      	breq ISR_DEC_MES_30D
0006a3 30c5                      	cpi R28, 5
0006a4 f099                      	breq ISR_DEC_MES_31D
0006a5 30c6                      	cpi R28, 6
0006a6 f159                      	breq ISR_DEC_MES_30D
0006a7 30c7                      	cpi R28, 7
0006a8 f079                      	breq ISR_DEC_MES_31D
0006a9 30c8                      	cpi R28, 8
0006aa f069                      	breq ISR_DEC_MES_31D
0006ab 30c9                      	cpi R28, 9
0006ac f129                      	breq ISR_DEC_MES_30D
0006ad 940c 0259                 	jmp ISR_POP_PCINT0
                                 ISR_DEC_MES_1X:
0006af 2dc2                      	mov R28, umes
0006b0 30c0                      	cpi R28, 0
0006b1 f031                      	breq ISR_DEC_MES_31D
0006b2 30c1                      	cpi R28, 1
0006b3 f0f1                      	breq ISR_DEC_MES_30D
0006b4 30c2                      	cpi R28, 2
0006b5 f011                      	breq ISR_DEC_MES_31D
0006b6 940c 0259                 	jmp ISR_POP_PCINT0
                                 //***************************************************************************
                                 ISR_DEC_MES_31D:
0006b8 e0c0                      	ldi R28, 0						; limite ddia
0006b9 11c1                      	cpse R28, ddia
0006ba 940c 06c9                 	jmp ISR_DECREMENTAR_31D_2
0006bc e0c1                      	ldi R28, 1						; limite udia
0006bd 11c0                      	cpse R28, udia
0006be 940c 06c6                 	jmp ISR_DECREMENTAR_31D
0006c0 e0c1                      	ldi R28, 1						; reset
0006c1 2e0c                      	mov udia, R28
0006c2 e0c3                      	ldi R28, 3
0006c3 2e1c                      	mov ddia, R28
0006c4 940c 0259                 	jmp ISR_POP_PCINT0
                                 ISR_DECREMENTAR_31D:
0006c6 940a                      	dec udia
0006c7 940c 0259                 	jmp ISR_POP_PCINT0
                                 ISR_DECREMENTAR_31D_2:
0006c9 e0c0                      	ldi R28, 0
0006ca 120c                      	cpse udia, R28
0006cb 940c 06c6                 	jmp ISR_DECREMENTAR_31D 
0006cd e0c9                      	ldi R28, 9
0006ce 2e0c                      	mov udia, R28
0006cf 941a                      	dec ddia
0006d0 940c 0259                 	jmp ISR_POP_PCINT0
                                 //***************************************************************************
                                 ISR_DEC_MES_30D:
0006d2 e0c0                      	ldi R28, 0						; limite ddia
0006d3 11c1                      	cpse R28, ddia
0006d4 940c 06e3                 	jmp ISR_DECREMENTAR_30D_2
0006d6 e0c1                      	ldi R28, 1						; limite udia
0006d7 11c0                      	cpse R28, udia
0006d8 940c 06e0                 	jmp ISR_DECREMENTAR_30D
0006da e0c0                      	ldi R28, 0						; reset
0006db 2e0c                      	mov udia, R28
0006dc e0c3                      	ldi R28, 3
0006dd 2e1c                      	mov ddia, R28
0006de 940c 0259                 	jmp ISR_POP_PCINT0
                                 ISR_DECREMENTAR_30D:
0006e0 940a                      	dec udia
0006e1 940c 0259                 	jmp ISR_POP_PCINT0
                                 ISR_DECREMENTAR_30D_2:
0006e3 e0c0                      	ldi R28, 0
0006e4 120c                      	cpse udia, R28
0006e5 940c 06e0                 	jmp ISR_DECREMENTAR_30D 
0006e7 e0c9                      	ldi R28, 9
0006e8 2e0c                      	mov udia, R28
0006e9 941a                      	dec ddia


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   0 z  :  21 r0 :  49 r1 :  37 r2 :  24 r3 :  15 r4 :   9 
r5 :   9 r6 :  13 r7 :   9 r8 :   9 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16:  82 r17:   4 r18:   4 r19:   4 r20:  50 
r21:   6 r22:   5 r23:  12 r24:  12 r25:  18 r26:  14 r27: 123 r28: 286 
r29:   8 r30:  42 r31:  21 
Registers used: 26 out of 35 (74.3%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :  21 adiw  :   0 and   :   0 
andi  :   0 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  36 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :   2 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :  71 cbi   : 314 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :  52 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   0 cpc   :   0 
cpi   :  38 cpse  :  78 dec   :  16 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :  31 inc   :  23 jmp   : 202 
ld    :   0 ldd   :   0 ldi   : 209 lds   :   0 lpm   :  42 lsl   :   0 
lsr   :   0 mov   :  68 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   0 or    :   0 ori   :   0 out   :  28 pop   :   2 
push  :   2 rcall :   0 ret   :  29 reti  :   2 rjmp  :  40 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :  65 sbic  :   0 sbis  :   0 
sbiw  :   0 sbr   :   0 sbrc  :  23 sbrs  :  83 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :   3 
sub   :   0 subi  :   0 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 26 out of 113 (23.0%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000dd8   3472     16   3488   32768  10.6%
[.dseg] 0x000100 0x000100      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
