
Lock-unlock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005d38  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000019c  08005e48  08005e48  00006e48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005fe4  08005fe4  0000706c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005fe4  08005fe4  0000706c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005fe4  08005fe4  0000706c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005fe4  08005fe4  00006fe4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005fe8  08005fe8  00006fe8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08005fec  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000026ac  2000006c  08006058  0000706c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002718  08006058  00007718  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000706c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016a7a  00000000  00000000  00007095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000035dd  00000000  00000000  0001db0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001398  00000000  00000000  000210f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f24  00000000  00000000  00022488  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b141  00000000  00000000  000233ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000150e7  00000000  00000000  0003e4ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000983f5  00000000  00000000  000535d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000eb9c9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000059a0  00000000  00000000  000eba0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000094  00000000  00000000  000f13ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000006c 	.word	0x2000006c
 800012c:	00000000 	.word	0x00000000
 8000130:	08005e30 	.word	0x08005e30

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000070 	.word	0x20000070
 800014c:	08005e30 	.word	0x08005e30

08000150 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000150:	b480      	push	{r7}
 8000152:	b085      	sub	sp, #20
 8000154:	af00      	add	r7, sp, #0
 8000156:	60f8      	str	r0, [r7, #12]
 8000158:	60b9      	str	r1, [r7, #8]
 800015a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800015c:	68fb      	ldr	r3, [r7, #12]
 800015e:	4a06      	ldr	r2, [pc, #24]	@ (8000178 <vApplicationGetIdleTaskMemory+0x28>)
 8000160:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000162:	68bb      	ldr	r3, [r7, #8]
 8000164:	4a05      	ldr	r2, [pc, #20]	@ (800017c <vApplicationGetIdleTaskMemory+0x2c>)
 8000166:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000168:	687b      	ldr	r3, [r7, #4]
 800016a:	2280      	movs	r2, #128	@ 0x80
 800016c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800016e:	bf00      	nop
 8000170:	3714      	adds	r7, #20
 8000172:	46bd      	mov	sp, r7
 8000174:	bc80      	pop	{r7}
 8000176:	4770      	bx	lr
 8000178:	20000088 	.word	0x20000088
 800017c:	20000128 	.word	0x20000128

08000180 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000180:	b5b0      	push	{r4, r5, r7, lr}
 8000182:	b098      	sub	sp, #96	@ 0x60
 8000184:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000186:	f000 fcfd 	bl	8000b84 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800018a:	f000 f865 	bl	8000258 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800018e:	f000 f967 	bl	8000460 <MX_GPIO_Init>
  MX_CAN_Init();
 8000192:	f000 f8a3 	bl	80002dc <MX_CAN_Init>
  MX_USART2_UART_Init();
 8000196:	f000 f939 	bl	800040c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  RetargetInit(&huart2);
 800019a:	4826      	ldr	r0, [pc, #152]	@ (8000234 <main+0xb4>)
 800019c:	f000 fa96 	bl	80006cc <RetargetInit>

  printf("Iniciando sistema...\r\n");
 80001a0:	4825      	ldr	r0, [pc, #148]	@ (8000238 <main+0xb8>)
 80001a2:	f004 ffc7 	bl	8005134 <puts>

  /* USER CODE END 2 */

  /* USER CODE BEGIN RTOS_MUTEX */
  /* add mutexes, ... */
  osMutexDef(canMutex);
 80001a6:	2300      	movs	r3, #0
 80001a8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80001aa:	2300      	movs	r3, #0
 80001ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
  canMutexHandle = osMutexCreate(osMutex(canMutex));
 80001ae:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80001b2:	4618      	mov	r0, r3
 80001b4:	f002 fe6e 	bl	8002e94 <osMutexCreate>
 80001b8:	4603      	mov	r3, r0
 80001ba:	4a20      	ldr	r2, [pc, #128]	@ (800023c <main+0xbc>)
 80001bc:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80001be:	4b20      	ldr	r3, [pc, #128]	@ (8000240 <main+0xc0>)
 80001c0:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 80001c4:	461d      	mov	r5, r3
 80001c6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80001c8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80001ca:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80001ce:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80001d2:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80001d6:	2100      	movs	r1, #0
 80001d8:	4618      	mov	r0, r3
 80001da:	f002 fdfb 	bl	8002dd4 <osThreadCreate>
 80001de:	4603      	mov	r3, r0
 80001e0:	4a18      	ldr	r2, [pc, #96]	@ (8000244 <main+0xc4>)
 80001e2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  osThreadDef(SpeedTask, StartSpeedTask, osPriorityNormal, 0, 512);
 80001e4:	4b18      	ldr	r3, [pc, #96]	@ (8000248 <main+0xc8>)
 80001e6:	f107 0420 	add.w	r4, r7, #32
 80001ea:	461d      	mov	r5, r3
 80001ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80001ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80001f0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80001f4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadDef(TempTask, StartTempTask, osPriorityNormal, 0, 512);
 80001f8:	4b14      	ldr	r3, [pc, #80]	@ (800024c <main+0xcc>)
 80001fa:	1d3c      	adds	r4, r7, #4
 80001fc:	461d      	mov	r5, r3
 80001fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000200:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000202:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000206:	e884 0007 	stmia.w	r4, {r0, r1, r2}
//  osThreadDef(RxTask, StartRxTask, osPriorityHigh, 0, 512);

  SpeedTaskHandle = osThreadCreate(osThread(SpeedTask), NULL);
 800020a:	f107 0320 	add.w	r3, r7, #32
 800020e:	2100      	movs	r1, #0
 8000210:	4618      	mov	r0, r3
 8000212:	f002 fddf 	bl	8002dd4 <osThreadCreate>
 8000216:	4603      	mov	r3, r0
 8000218:	4a0d      	ldr	r2, [pc, #52]	@ (8000250 <main+0xd0>)
 800021a:	6013      	str	r3, [r2, #0]
  TempTaskHandle = osThreadCreate(osThread(TempTask), NULL);
 800021c:	1d3b      	adds	r3, r7, #4
 800021e:	2100      	movs	r1, #0
 8000220:	4618      	mov	r0, r3
 8000222:	f002 fdd7 	bl	8002dd4 <osThreadCreate>
 8000226:	4603      	mov	r3, r0
 8000228:	4a0a      	ldr	r2, [pc, #40]	@ (8000254 <main+0xd4>)
 800022a:	6013      	str	r3, [r2, #0]
  //xTaskCreate(StartTempTask, "TaskTemp", 128, NULL, 1, &TaskTempHandle);
  //xTaskCreate(StartRxTask, "TaskRx", 128, NULL, 2, &TaskRxHandle);
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800022c:	f002 fdcb 	bl	8002dc6 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000230:	bf00      	nop
 8000232:	e7fd      	b.n	8000230 <main+0xb0>
 8000234:	20000350 	.word	0x20000350
 8000238:	08005e48 	.word	0x08005e48
 800023c:	20000420 	.word	0x20000420
 8000240:	08005e6c 	.word	0x08005e6c
 8000244:	20000398 	.word	0x20000398
 8000248:	08005e94 	.word	0x08005e94
 800024c:	08005ebc 	.word	0x08005ebc
 8000250:	200003a0 	.word	0x200003a0
 8000254:	2000039c 	.word	0x2000039c

08000258 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000258:	b580      	push	{r7, lr}
 800025a:	b090      	sub	sp, #64	@ 0x40
 800025c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800025e:	f107 0318 	add.w	r3, r7, #24
 8000262:	2228      	movs	r2, #40	@ 0x28
 8000264:	2100      	movs	r1, #0
 8000266:	4618      	mov	r0, r3
 8000268:	f004 ff6c 	bl	8005144 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800026c:	1d3b      	adds	r3, r7, #4
 800026e:	2200      	movs	r2, #0
 8000270:	601a      	str	r2, [r3, #0]
 8000272:	605a      	str	r2, [r3, #4]
 8000274:	609a      	str	r2, [r3, #8]
 8000276:	60da      	str	r2, [r3, #12]
 8000278:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800027a:	2302      	movs	r3, #2
 800027c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800027e:	2301      	movs	r3, #1
 8000280:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000282:	2310      	movs	r3, #16
 8000284:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000286:	2302      	movs	r3, #2
 8000288:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800028a:	2300      	movs	r3, #0
 800028c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800028e:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8000292:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000294:	f107 0318 	add.w	r3, r7, #24
 8000298:	4618      	mov	r0, r3
 800029a:	f001 fcdb 	bl	8001c54 <HAL_RCC_OscConfig>
 800029e:	4603      	mov	r3, r0
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	d001      	beq.n	80002a8 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80002a4:	f000 fa0c 	bl	80006c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002a8:	230f      	movs	r3, #15
 80002aa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002ac:	2302      	movs	r3, #2
 80002ae:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002b0:	2300      	movs	r3, #0
 80002b2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80002b8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002ba:	2300      	movs	r3, #0
 80002bc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002be:	1d3b      	adds	r3, r7, #4
 80002c0:	2102      	movs	r1, #2
 80002c2:	4618      	mov	r0, r3
 80002c4:	f001 ff48 	bl	8002158 <HAL_RCC_ClockConfig>
 80002c8:	4603      	mov	r3, r0
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d001      	beq.n	80002d2 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80002ce:	f000 f9f7 	bl	80006c0 <Error_Handler>
  }
}
 80002d2:	bf00      	nop
 80002d4:	3740      	adds	r7, #64	@ 0x40
 80002d6:	46bd      	mov	sp, r7
 80002d8:	bd80      	pop	{r7, pc}
	...

080002dc <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 80002dc:	b580      	push	{r7, lr}
 80002de:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 80002e0:	4b44      	ldr	r3, [pc, #272]	@ (80003f4 <MX_CAN_Init+0x118>)
 80002e2:	4a45      	ldr	r2, [pc, #276]	@ (80003f8 <MX_CAN_Init+0x11c>)
 80002e4:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 80002e6:	4b43      	ldr	r3, [pc, #268]	@ (80003f4 <MX_CAN_Init+0x118>)
 80002e8:	2204      	movs	r2, #4
 80002ea:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80002ec:	4b41      	ldr	r3, [pc, #260]	@ (80003f4 <MX_CAN_Init+0x118>)
 80002ee:	2200      	movs	r2, #0
 80002f0:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80002f2:	4b40      	ldr	r3, [pc, #256]	@ (80003f4 <MX_CAN_Init+0x118>)
 80002f4:	2200      	movs	r2, #0
 80002f6:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_13TQ;
 80002f8:	4b3e      	ldr	r3, [pc, #248]	@ (80003f4 <MX_CAN_Init+0x118>)
 80002fa:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 80002fe:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000300:	4b3c      	ldr	r3, [pc, #240]	@ (80003f4 <MX_CAN_Init+0x118>)
 8000302:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8000306:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000308:	4b3a      	ldr	r3, [pc, #232]	@ (80003f4 <MX_CAN_Init+0x118>)
 800030a:	2200      	movs	r2, #0
 800030c:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 800030e:	4b39      	ldr	r3, [pc, #228]	@ (80003f4 <MX_CAN_Init+0x118>)
 8000310:	2200      	movs	r2, #0
 8000312:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000314:	4b37      	ldr	r3, [pc, #220]	@ (80003f4 <MX_CAN_Init+0x118>)
 8000316:	2200      	movs	r2, #0
 8000318:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = ENABLE;
 800031a:	4b36      	ldr	r3, [pc, #216]	@ (80003f4 <MX_CAN_Init+0x118>)
 800031c:	2201      	movs	r2, #1
 800031e:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000320:	4b34      	ldr	r3, [pc, #208]	@ (80003f4 <MX_CAN_Init+0x118>)
 8000322:	2200      	movs	r2, #0
 8000324:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000326:	4b33      	ldr	r3, [pc, #204]	@ (80003f4 <MX_CAN_Init+0x118>)
 8000328:	2200      	movs	r2, #0
 800032a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 800032c:	4831      	ldr	r0, [pc, #196]	@ (80003f4 <MX_CAN_Init+0x118>)
 800032e:	f000 fc5b 	bl	8000be8 <HAL_CAN_Init>
 8000332:	4603      	mov	r3, r0
 8000334:	2b00      	cmp	r3, #0
 8000336:	d001      	beq.n	800033c <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8000338:	f000 f9c2 	bl	80006c0 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
  SpeedTxHeader.DLC = 0x01;
 800033c:	4b2f      	ldr	r3, [pc, #188]	@ (80003fc <MX_CAN_Init+0x120>)
 800033e:	2201      	movs	r2, #1
 8000340:	611a      	str	r2, [r3, #16]
  SpeedTxHeader.IDE = CAN_ID_STD;
 8000342:	4b2e      	ldr	r3, [pc, #184]	@ (80003fc <MX_CAN_Init+0x120>)
 8000344:	2200      	movs	r2, #0
 8000346:	609a      	str	r2, [r3, #8]
  SpeedTxHeader.RTR = CAN_RTR_DATA;
 8000348:	4b2c      	ldr	r3, [pc, #176]	@ (80003fc <MX_CAN_Init+0x120>)
 800034a:	2200      	movs	r2, #0
 800034c:	60da      	str	r2, [r3, #12]
  SpeedTxHeader.StdId = 0x10;
 800034e:	4b2b      	ldr	r3, [pc, #172]	@ (80003fc <MX_CAN_Init+0x120>)
 8000350:	2210      	movs	r2, #16
 8000352:	601a      	str	r2, [r3, #0]
  SpeedTxHeader.ExtId = 0x00;
 8000354:	4b29      	ldr	r3, [pc, #164]	@ (80003fc <MX_CAN_Init+0x120>)
 8000356:	2200      	movs	r2, #0
 8000358:	605a      	str	r2, [r3, #4]
  SpeedTxHeader.TransmitGlobalTime = DISABLE;
 800035a:	4b28      	ldr	r3, [pc, #160]	@ (80003fc <MX_CAN_Init+0x120>)
 800035c:	2200      	movs	r2, #0
 800035e:	751a      	strb	r2, [r3, #20]

  TempTxHeader.DLC = 0x01;
 8000360:	4b27      	ldr	r3, [pc, #156]	@ (8000400 <MX_CAN_Init+0x124>)
 8000362:	2201      	movs	r2, #1
 8000364:	611a      	str	r2, [r3, #16]
  TempTxHeader.IDE = CAN_ID_STD;
 8000366:	4b26      	ldr	r3, [pc, #152]	@ (8000400 <MX_CAN_Init+0x124>)
 8000368:	2200      	movs	r2, #0
 800036a:	609a      	str	r2, [r3, #8]
  TempTxHeader.RTR = CAN_RTR_DATA;
 800036c:	4b24      	ldr	r3, [pc, #144]	@ (8000400 <MX_CAN_Init+0x124>)
 800036e:	2200      	movs	r2, #0
 8000370:	60da      	str	r2, [r3, #12]
  TempTxHeader.StdId = 0x11;
 8000372:	4b23      	ldr	r3, [pc, #140]	@ (8000400 <MX_CAN_Init+0x124>)
 8000374:	2211      	movs	r2, #17
 8000376:	601a      	str	r2, [r3, #0]
  TempTxHeader.ExtId = 0x00;
 8000378:	4b21      	ldr	r3, [pc, #132]	@ (8000400 <MX_CAN_Init+0x124>)
 800037a:	2200      	movs	r2, #0
 800037c:	605a      	str	r2, [r3, #4]
  TempTxHeader.TransmitGlobalTime = DISABLE;
 800037e:	4b20      	ldr	r3, [pc, #128]	@ (8000400 <MX_CAN_Init+0x124>)
 8000380:	2200      	movs	r2, #0
 8000382:	751a      	strb	r2, [r3, #20]

  RxHeader.DLC = 0x04;
 8000384:	4b1f      	ldr	r3, [pc, #124]	@ (8000404 <MX_CAN_Init+0x128>)
 8000386:	2204      	movs	r2, #4
 8000388:	611a      	str	r2, [r3, #16]
  RxHeader.ExtId = 0x00;
 800038a:	4b1e      	ldr	r3, [pc, #120]	@ (8000404 <MX_CAN_Init+0x128>)
 800038c:	2200      	movs	r2, #0
 800038e:	605a      	str	r2, [r3, #4]
  RxHeader.StdId = 0x01;
 8000390:	4b1c      	ldr	r3, [pc, #112]	@ (8000404 <MX_CAN_Init+0x128>)
 8000392:	2201      	movs	r2, #1
 8000394:	601a      	str	r2, [r3, #0]
  RxHeader.IDE = CAN_ID_STD;
 8000396:	4b1b      	ldr	r3, [pc, #108]	@ (8000404 <MX_CAN_Init+0x128>)
 8000398:	2200      	movs	r2, #0
 800039a:	609a      	str	r2, [r3, #8]
  RxHeader.RTR = CAN_RTR_DATA;
 800039c:	4b19      	ldr	r3, [pc, #100]	@ (8000404 <MX_CAN_Init+0x128>)
 800039e:	2200      	movs	r2, #0
 80003a0:	60da      	str	r2, [r3, #12]


  sf.FilterBank = 0;
 80003a2:	4b19      	ldr	r3, [pc, #100]	@ (8000408 <MX_CAN_Init+0x12c>)
 80003a4:	2200      	movs	r2, #0
 80003a6:	615a      	str	r2, [r3, #20]
  sf.FilterMode = CAN_FILTERMODE_IDMASK;
 80003a8:	4b17      	ldr	r3, [pc, #92]	@ (8000408 <MX_CAN_Init+0x12c>)
 80003aa:	2200      	movs	r2, #0
 80003ac:	619a      	str	r2, [r3, #24]
  sf.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 80003ae:	4b16      	ldr	r3, [pc, #88]	@ (8000408 <MX_CAN_Init+0x12c>)
 80003b0:	2200      	movs	r2, #0
 80003b2:	611a      	str	r2, [r3, #16]
  sf.FilterIdHigh = 0x0000;
 80003b4:	4b14      	ldr	r3, [pc, #80]	@ (8000408 <MX_CAN_Init+0x12c>)
 80003b6:	2200      	movs	r2, #0
 80003b8:	601a      	str	r2, [r3, #0]
  sf.FilterIdLow = 0x0000;
 80003ba:	4b13      	ldr	r3, [pc, #76]	@ (8000408 <MX_CAN_Init+0x12c>)
 80003bc:	2200      	movs	r2, #0
 80003be:	605a      	str	r2, [r3, #4]
  sf.FilterMaskIdHigh = 0x0000;
 80003c0:	4b11      	ldr	r3, [pc, #68]	@ (8000408 <MX_CAN_Init+0x12c>)
 80003c2:	2200      	movs	r2, #0
 80003c4:	609a      	str	r2, [r3, #8]
  sf.FilterMaskIdLow = 0x0000;
 80003c6:	4b10      	ldr	r3, [pc, #64]	@ (8000408 <MX_CAN_Init+0x12c>)
 80003c8:	2200      	movs	r2, #0
 80003ca:	60da      	str	r2, [r3, #12]
  sf.FilterScale = CAN_FILTERSCALE_32BIT;
 80003cc:	4b0e      	ldr	r3, [pc, #56]	@ (8000408 <MX_CAN_Init+0x12c>)
 80003ce:	2201      	movs	r2, #1
 80003d0:	61da      	str	r2, [r3, #28]
  sf.FilterActivation = CAN_FILTER_ENABLE;
 80003d2:	4b0d      	ldr	r3, [pc, #52]	@ (8000408 <MX_CAN_Init+0x12c>)
 80003d4:	2201      	movs	r2, #1
 80003d6:	621a      	str	r2, [r3, #32]
  sf.SlaveStartFilterBank = 15;
 80003d8:	4b0b      	ldr	r3, [pc, #44]	@ (8000408 <MX_CAN_Init+0x12c>)
 80003da:	220f      	movs	r2, #15
 80003dc:	625a      	str	r2, [r3, #36]	@ 0x24

  if(HAL_CAN_ConfigFilter(&hcan, &sf))
 80003de:	490a      	ldr	r1, [pc, #40]	@ (8000408 <MX_CAN_Init+0x12c>)
 80003e0:	4804      	ldr	r0, [pc, #16]	@ (80003f4 <MX_CAN_Init+0x118>)
 80003e2:	f000 fcfc 	bl	8000dde <HAL_CAN_ConfigFilter>
 80003e6:	4603      	mov	r3, r0
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	d001      	beq.n	80003f0 <MX_CAN_Init+0x114>
  {
	  Error_Handler();
 80003ec:	f000 f968 	bl	80006c0 <Error_Handler>
	  Error_Handler();
  }*/

  /* USER CODE END CAN_Init 2 */

}
 80003f0:	bf00      	nop
 80003f2:	bd80      	pop	{r7, pc}
 80003f4:	20000328 	.word	0x20000328
 80003f8:	40006400 	.word	0x40006400
 80003fc:	200003a4 	.word	0x200003a4
 8000400:	200003bc 	.word	0x200003bc
 8000404:	200003d4 	.word	0x200003d4
 8000408:	200003f8 	.word	0x200003f8

0800040c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800040c:	b580      	push	{r7, lr}
 800040e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000410:	4b11      	ldr	r3, [pc, #68]	@ (8000458 <MX_USART2_UART_Init+0x4c>)
 8000412:	4a12      	ldr	r2, [pc, #72]	@ (800045c <MX_USART2_UART_Init+0x50>)
 8000414:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000416:	4b10      	ldr	r3, [pc, #64]	@ (8000458 <MX_USART2_UART_Init+0x4c>)
 8000418:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800041c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800041e:	4b0e      	ldr	r3, [pc, #56]	@ (8000458 <MX_USART2_UART_Init+0x4c>)
 8000420:	2200      	movs	r2, #0
 8000422:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000424:	4b0c      	ldr	r3, [pc, #48]	@ (8000458 <MX_USART2_UART_Init+0x4c>)
 8000426:	2200      	movs	r2, #0
 8000428:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800042a:	4b0b      	ldr	r3, [pc, #44]	@ (8000458 <MX_USART2_UART_Init+0x4c>)
 800042c:	2200      	movs	r2, #0
 800042e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000430:	4b09      	ldr	r3, [pc, #36]	@ (8000458 <MX_USART2_UART_Init+0x4c>)
 8000432:	220c      	movs	r2, #12
 8000434:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000436:	4b08      	ldr	r3, [pc, #32]	@ (8000458 <MX_USART2_UART_Init+0x4c>)
 8000438:	2200      	movs	r2, #0
 800043a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800043c:	4b06      	ldr	r3, [pc, #24]	@ (8000458 <MX_USART2_UART_Init+0x4c>)
 800043e:	2200      	movs	r2, #0
 8000440:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000442:	4805      	ldr	r0, [pc, #20]	@ (8000458 <MX_USART2_UART_Init+0x4c>)
 8000444:	f002 fa84 	bl	8002950 <HAL_UART_Init>
 8000448:	4603      	mov	r3, r0
 800044a:	2b00      	cmp	r3, #0
 800044c:	d001      	beq.n	8000452 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800044e:	f000 f937 	bl	80006c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000452:	bf00      	nop
 8000454:	bd80      	pop	{r7, pc}
 8000456:	bf00      	nop
 8000458:	20000350 	.word	0x20000350
 800045c:	40004400 	.word	0x40004400

08000460 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000460:	b580      	push	{r7, lr}
 8000462:	b088      	sub	sp, #32
 8000464:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000466:	f107 0310 	add.w	r3, r7, #16
 800046a:	2200      	movs	r2, #0
 800046c:	601a      	str	r2, [r3, #0]
 800046e:	605a      	str	r2, [r3, #4]
 8000470:	609a      	str	r2, [r3, #8]
 8000472:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000474:	4b3d      	ldr	r3, [pc, #244]	@ (800056c <MX_GPIO_Init+0x10c>)
 8000476:	699b      	ldr	r3, [r3, #24]
 8000478:	4a3c      	ldr	r2, [pc, #240]	@ (800056c <MX_GPIO_Init+0x10c>)
 800047a:	f043 0310 	orr.w	r3, r3, #16
 800047e:	6193      	str	r3, [r2, #24]
 8000480:	4b3a      	ldr	r3, [pc, #232]	@ (800056c <MX_GPIO_Init+0x10c>)
 8000482:	699b      	ldr	r3, [r3, #24]
 8000484:	f003 0310 	and.w	r3, r3, #16
 8000488:	60fb      	str	r3, [r7, #12]
 800048a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800048c:	4b37      	ldr	r3, [pc, #220]	@ (800056c <MX_GPIO_Init+0x10c>)
 800048e:	699b      	ldr	r3, [r3, #24]
 8000490:	4a36      	ldr	r2, [pc, #216]	@ (800056c <MX_GPIO_Init+0x10c>)
 8000492:	f043 0320 	orr.w	r3, r3, #32
 8000496:	6193      	str	r3, [r2, #24]
 8000498:	4b34      	ldr	r3, [pc, #208]	@ (800056c <MX_GPIO_Init+0x10c>)
 800049a:	699b      	ldr	r3, [r3, #24]
 800049c:	f003 0320 	and.w	r3, r3, #32
 80004a0:	60bb      	str	r3, [r7, #8]
 80004a2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004a4:	4b31      	ldr	r3, [pc, #196]	@ (800056c <MX_GPIO_Init+0x10c>)
 80004a6:	699b      	ldr	r3, [r3, #24]
 80004a8:	4a30      	ldr	r2, [pc, #192]	@ (800056c <MX_GPIO_Init+0x10c>)
 80004aa:	f043 0304 	orr.w	r3, r3, #4
 80004ae:	6193      	str	r3, [r2, #24]
 80004b0:	4b2e      	ldr	r3, [pc, #184]	@ (800056c <MX_GPIO_Init+0x10c>)
 80004b2:	699b      	ldr	r3, [r3, #24]
 80004b4:	f003 0304 	and.w	r3, r3, #4
 80004b8:	607b      	str	r3, [r7, #4]
 80004ba:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004bc:	4b2b      	ldr	r3, [pc, #172]	@ (800056c <MX_GPIO_Init+0x10c>)
 80004be:	699b      	ldr	r3, [r3, #24]
 80004c0:	4a2a      	ldr	r2, [pc, #168]	@ (800056c <MX_GPIO_Init+0x10c>)
 80004c2:	f043 0308 	orr.w	r3, r3, #8
 80004c6:	6193      	str	r3, [r2, #24]
 80004c8:	4b28      	ldr	r3, [pc, #160]	@ (800056c <MX_GPIO_Init+0x10c>)
 80004ca:	699b      	ldr	r3, [r3, #24]
 80004cc:	f003 0308 	and.w	r3, r3, #8
 80004d0:	603b      	str	r3, [r7, #0]
 80004d2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80004d4:	2200      	movs	r2, #0
 80004d6:	2120      	movs	r1, #32
 80004d8:	4825      	ldr	r0, [pc, #148]	@ (8000570 <MX_GPIO_Init+0x110>)
 80004da:	f001 fb81 	bl	8001be0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(inputButton_GPIO_Port, inputButton_Pin, GPIO_PIN_RESET);
 80004de:	2200      	movs	r2, #0
 80004e0:	2180      	movs	r1, #128	@ 0x80
 80004e2:	4824      	ldr	r0, [pc, #144]	@ (8000574 <MX_GPIO_Init+0x114>)
 80004e4:	f001 fb7c 	bl	8001be0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80004e8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80004ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80004ee:	4b22      	ldr	r3, [pc, #136]	@ (8000578 <MX_GPIO_Init+0x118>)
 80004f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004f2:	2300      	movs	r3, #0
 80004f4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80004f6:	f107 0310 	add.w	r3, r7, #16
 80004fa:	4619      	mov	r1, r3
 80004fc:	481d      	ldr	r0, [pc, #116]	@ (8000574 <MX_GPIO_Init+0x114>)
 80004fe:	f001 f9eb 	bl	80018d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000502:	2320      	movs	r3, #32
 8000504:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000506:	2301      	movs	r3, #1
 8000508:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800050a:	2300      	movs	r3, #0
 800050c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800050e:	2302      	movs	r3, #2
 8000510:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000512:	f107 0310 	add.w	r3, r7, #16
 8000516:	4619      	mov	r1, r3
 8000518:	4815      	ldr	r0, [pc, #84]	@ (8000570 <MX_GPIO_Init+0x110>)
 800051a:	f001 f9dd 	bl	80018d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : inputButton_Pin */
  GPIO_InitStruct.Pin = inputButton_Pin;
 800051e:	2380      	movs	r3, #128	@ 0x80
 8000520:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000522:	2301      	movs	r3, #1
 8000524:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000526:	2300      	movs	r3, #0
 8000528:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800052a:	2302      	movs	r3, #2
 800052c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(inputButton_GPIO_Port, &GPIO_InitStruct);
 800052e:	f107 0310 	add.w	r3, r7, #16
 8000532:	4619      	mov	r1, r3
 8000534:	480f      	ldr	r0, [pc, #60]	@ (8000574 <MX_GPIO_Init+0x114>)
 8000536:	f001 f9cf 	bl	80018d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : actuactor_Pin */
  GPIO_InitStruct.Pin = actuactor_Pin;
 800053a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800053e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000540:	2300      	movs	r3, #0
 8000542:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000544:	2300      	movs	r3, #0
 8000546:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(actuactor_GPIO_Port, &GPIO_InitStruct);
 8000548:	f107 0310 	add.w	r3, r7, #16
 800054c:	4619      	mov	r1, r3
 800054e:	4809      	ldr	r0, [pc, #36]	@ (8000574 <MX_GPIO_Init+0x114>)
 8000550:	f001 f9c2 	bl	80018d8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000554:	2200      	movs	r2, #0
 8000556:	2105      	movs	r1, #5
 8000558:	2028      	movs	r0, #40	@ 0x28
 800055a:	f001 f992 	bl	8001882 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800055e:	2028      	movs	r0, #40	@ 0x28
 8000560:	f001 f9ab 	bl	80018ba <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000564:	bf00      	nop
 8000566:	3720      	adds	r7, #32
 8000568:	46bd      	mov	sp, r7
 800056a:	bd80      	pop	{r7, pc}
 800056c:	40021000 	.word	0x40021000
 8000570:	40010800 	.word	0x40010800
 8000574:	40011000 	.word	0x40011000
 8000578:	10210000 	.word	0x10210000

0800057c <StartTempTask>:

/* USER CODE BEGIN 4 */
void StartTempTask(void const * argument)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b082      	sub	sp, #8
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
	for(;;)
	{
//		osMutexWait(canMutexHandle, osWaitForever);
		printf("Temperature request...\r\n");
 8000584:	4804      	ldr	r0, [pc, #16]	@ (8000598 <StartTempTask+0x1c>)
 8000586:	f004 fdd5 	bl	8005134 <puts>
		osDelay(1000);
 800058a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800058e:	f002 fc6d 	bl	8002e6c <osDelay>
		printf("Temperature request...\r\n");
 8000592:	bf00      	nop
 8000594:	e7f6      	b.n	8000584 <StartTempTask+0x8>
 8000596:	bf00      	nop
 8000598:	08005ed8 	.word	0x08005ed8

0800059c <StartSpeedTask>:
	}

}

void StartSpeedTask(void const * argument)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b082      	sub	sp, #8
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
	for(;;)
	{
//		osMutexWait(canMutexHandle, osWaitForever);
		printf("Speed request...\r\n");
 80005a4:	4804      	ldr	r0, [pc, #16]	@ (80005b8 <StartSpeedTask+0x1c>)
 80005a6:	f004 fdc5 	bl	8005134 <puts>
		osDelay(2000);
 80005aa:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80005ae:	f002 fc5d 	bl	8002e6c <osDelay>
		printf("Speed request...\r\n");
 80005b2:	bf00      	nop
 80005b4:	e7f6      	b.n	80005a4 <StartSpeedTask+0x8>
 80005b6:	bf00      	nop
 80005b8:	08005ef0 	.word	0x08005ef0

080005bc <HAL_CAN_RxFifo0MsgPendingCallback>:
//	}
////	osMutexRelease(canMutexHandle);
//}

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b082      	sub	sp, #8
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
//	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
//	vTaskNotifyGiveFromISR(RxTaskHandle, &xHigherPriorityTaskWoken);
//	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
//	printf("Llamado a tarea Rx\r\n");

	while(HAL_CAN_GetRxFifoFillLevel(hcan, CAN_RX_FIFO0) > 0)
 80005c4:	e00b      	b.n	80005de <HAL_CAN_RxFifo0MsgPendingCallback+0x22>
	{
		if(HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK)
 80005c6:	4b0c      	ldr	r3, [pc, #48]	@ (80005f8 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 80005c8:	4a0c      	ldr	r2, [pc, #48]	@ (80005fc <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 80005ca:	2100      	movs	r1, #0
 80005cc:	6878      	ldr	r0, [r7, #4]
 80005ce:	f000 fd13 	bl	8000ff8 <HAL_CAN_GetRxMessage>
 80005d2:	4603      	mov	r3, r0
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d102      	bne.n	80005de <HAL_CAN_RxFifo0MsgPendingCallback+0x22>
		{
			/*printf("ID:0x%03lX DLC:%lu D:%02X %02X %02X %02X\r\n",
					RxHeader.StdId, RxHeader.DLC, RxData[0], RxData[1],
					RxData[2], RxData[3]);*/
			printf("CAN Rx interrupt...\r\n");
 80005d8:	4809      	ldr	r0, [pc, #36]	@ (8000600 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 80005da:	f004 fdab 	bl	8005134 <puts>
	while(HAL_CAN_GetRxFifoFillLevel(hcan, CAN_RX_FIFO0) > 0)
 80005de:	2100      	movs	r1, #0
 80005e0:	6878      	ldr	r0, [r7, #4]
 80005e2:	f000 fe2a 	bl	800123a <HAL_CAN_GetRxFifoFillLevel>
 80005e6:	4603      	mov	r3, r0
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d1ec      	bne.n	80005c6 <HAL_CAN_RxFifo0MsgPendingCallback+0xa>
		}
	}
}
 80005ec:	bf00      	nop
 80005ee:	bf00      	nop
 80005f0:	3708      	adds	r7, #8
 80005f2:	46bd      	mov	sp, r7
 80005f4:	bd80      	pop	{r7, pc}
 80005f6:	bf00      	nop
 80005f8:	200003f0 	.word	0x200003f0
 80005fc:	200003d4 	.word	0x200003d4
 8000600:	08005f04 	.word	0x08005f04

08000604 <vApplicationStackOverflowHook>:

/* USER CODE BEGIN 4 */


void vApplicationStackOverflowHook(TaskHandle_t xTask, char *pcTaskName)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b084      	sub	sp, #16
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
 800060c:	6039      	str	r1, [r7, #0]
    /* Esta función se llama si alguna tarea desborda su stack */
    printf("\r\n*** Stack overflow en la tarea: %s ***\r\n", pcTaskName);
 800060e:	6839      	ldr	r1, [r7, #0]
 8000610:	4808      	ldr	r0, [pc, #32]	@ (8000634 <vApplicationStackOverflowHook+0x30>)
 8000612:	f004 fd27 	bl	8005064 <iprintf>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000616:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800061a:	f383 8811 	msr	BASEPRI, r3
 800061e:	f3bf 8f6f 	isb	sy
 8000622:	f3bf 8f4f 	dsb	sy
 8000626:	60fb      	str	r3, [r7, #12]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8000628:	bf00      	nop
    taskDISABLE_INTERRUPTS();

}
 800062a:	bf00      	nop
 800062c:	3710      	adds	r7, #16
 800062e:	46bd      	mov	sp, r7
 8000630:	bd80      	pop	{r7, pc}
 8000632:	bf00      	nop
 8000634:	08005f1c 	.word	0x08005f1c

08000638 <vApplicationMallocFailedHook>:

void vApplicationMallocFailedHook(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b082      	sub	sp, #8
 800063c:	af00      	add	r7, sp, #0
    /* Esta función se llama si falla una asignación dinámica de memoria */
    printf("\r\n*** Error: malloc falló (heap insuficiente) ***\r\n");
 800063e:	4808      	ldr	r0, [pc, #32]	@ (8000660 <vApplicationMallocFailedHook+0x28>)
 8000640:	f004 fd78 	bl	8005134 <puts>
	__asm volatile
 8000644:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000648:	f383 8811 	msr	BASEPRI, r3
 800064c:	f3bf 8f6f 	isb	sy
 8000650:	f3bf 8f4f 	dsb	sy
 8000654:	607b      	str	r3, [r7, #4]
}
 8000656:	bf00      	nop
    taskDISABLE_INTERRUPTS();


}
 8000658:	bf00      	nop
 800065a:	3708      	adds	r7, #8
 800065c:	46bd      	mov	sp, r7
 800065e:	bd80      	pop	{r7, pc}
 8000660:	08005f48 	.word	0x08005f48

08000664 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b082      	sub	sp, #8
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	if(HAL_CAN_Start(&hcan) != HAL_OK)
 800066c:	480a      	ldr	r0, [pc, #40]	@ (8000698 <StartDefaultTask+0x34>)
 800066e:	f000 fc7f 	bl	8000f70 <HAL_CAN_Start>
 8000672:	4603      	mov	r3, r0
 8000674:	2b00      	cmp	r3, #0
 8000676:	d001      	beq.n	800067c <StartDefaultTask+0x18>
	  {
		  Error_Handler();
 8000678:	f000 f822 	bl	80006c0 <Error_Handler>
	  }
	if(HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 800067c:	2102      	movs	r1, #2
 800067e:	4806      	ldr	r0, [pc, #24]	@ (8000698 <StartDefaultTask+0x34>)
 8000680:	f000 fe02 	bl	8001288 <HAL_CAN_ActivateNotification>
 8000684:	4603      	mov	r3, r0
 8000686:	2b00      	cmp	r3, #0
 8000688:	d001      	beq.n	800068e <StartDefaultTask+0x2a>
	  {
		  Error_Handler();
 800068a:	f000 f819 	bl	80006c0 <Error_Handler>
	  }
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800068e:	2001      	movs	r0, #1
 8000690:	f002 fbec 	bl	8002e6c <osDelay>
 8000694:	e7fb      	b.n	800068e <StartDefaultTask+0x2a>
 8000696:	bf00      	nop
 8000698:	20000328 	.word	0x20000328

0800069c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b082      	sub	sp, #8
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4)
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	4a04      	ldr	r2, [pc, #16]	@ (80006bc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80006aa:	4293      	cmp	r3, r2
 80006ac:	d101      	bne.n	80006b2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80006ae:	f000 fa7f 	bl	8000bb0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80006b2:	bf00      	nop
 80006b4:	3708      	adds	r7, #8
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	40000800 	.word	0x40000800

080006c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006c0:	b480      	push	{r7}
 80006c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006c4:	b672      	cpsid	i
}
 80006c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006c8:	bf00      	nop
 80006ca:	e7fd      	b.n	80006c8 <Error_Handler+0x8>

080006cc <RetargetInit>:
#include <stdio.h>
#include "main.h"
#include "myprintf.h"
UART_HandleTypeDef* gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 80006d4:	4a07      	ldr	r2, [pc, #28]	@ (80006f4 <RetargetInit+0x28>)
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	6013      	str	r3, [r2, #0]
  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 80006da:	4b07      	ldr	r3, [pc, #28]	@ (80006f8 <RetargetInit+0x2c>)
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	6898      	ldr	r0, [r3, #8]
 80006e0:	2300      	movs	r3, #0
 80006e2:	2202      	movs	r2, #2
 80006e4:	2100      	movs	r1, #0
 80006e6:	f004 fae5 	bl	8004cb4 <setvbuf>
}
 80006ea:	bf00      	nop
 80006ec:	3708      	adds	r7, #8
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}
 80006f2:	bf00      	nop
 80006f4:	20000424 	.word	0x20000424
 80006f8:	2000001c 	.word	0x2000001c

080006fc <_write>:
int _write(int fd, char* ptr, int len) {
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b084      	sub	sp, #16
 8000700:	af00      	add	r7, sp, #0
 8000702:	60f8      	str	r0, [r7, #12]
 8000704:	60b9      	str	r1, [r7, #8]
 8000706:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8000708:	4b06      	ldr	r3, [pc, #24]	@ (8000724 <_write+0x28>)
 800070a:	6818      	ldr	r0, [r3, #0]
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	b29a      	uxth	r2, r3
 8000710:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000714:	68b9      	ldr	r1, [r7, #8]
 8000716:	f002 f96b 	bl	80029f0 <HAL_UART_Transmit>
  return len;
 800071a:	687b      	ldr	r3, [r7, #4]
}
 800071c:	4618      	mov	r0, r3
 800071e:	3710      	adds	r7, #16
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}
 8000724:	20000424 	.word	0x20000424

08000728 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b084      	sub	sp, #16
 800072c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800072e:	4b18      	ldr	r3, [pc, #96]	@ (8000790 <HAL_MspInit+0x68>)
 8000730:	699b      	ldr	r3, [r3, #24]
 8000732:	4a17      	ldr	r2, [pc, #92]	@ (8000790 <HAL_MspInit+0x68>)
 8000734:	f043 0301 	orr.w	r3, r3, #1
 8000738:	6193      	str	r3, [r2, #24]
 800073a:	4b15      	ldr	r3, [pc, #84]	@ (8000790 <HAL_MspInit+0x68>)
 800073c:	699b      	ldr	r3, [r3, #24]
 800073e:	f003 0301 	and.w	r3, r3, #1
 8000742:	60bb      	str	r3, [r7, #8]
 8000744:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000746:	4b12      	ldr	r3, [pc, #72]	@ (8000790 <HAL_MspInit+0x68>)
 8000748:	69db      	ldr	r3, [r3, #28]
 800074a:	4a11      	ldr	r2, [pc, #68]	@ (8000790 <HAL_MspInit+0x68>)
 800074c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000750:	61d3      	str	r3, [r2, #28]
 8000752:	4b0f      	ldr	r3, [pc, #60]	@ (8000790 <HAL_MspInit+0x68>)
 8000754:	69db      	ldr	r3, [r3, #28]
 8000756:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800075a:	607b      	str	r3, [r7, #4]
 800075c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800075e:	2200      	movs	r2, #0
 8000760:	210f      	movs	r1, #15
 8000762:	f06f 0001 	mvn.w	r0, #1
 8000766:	f001 f88c 	bl	8001882 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800076a:	4b0a      	ldr	r3, [pc, #40]	@ (8000794 <HAL_MspInit+0x6c>)
 800076c:	685b      	ldr	r3, [r3, #4]
 800076e:	60fb      	str	r3, [r7, #12]
 8000770:	68fb      	ldr	r3, [r7, #12]
 8000772:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000776:	60fb      	str	r3, [r7, #12]
 8000778:	68fb      	ldr	r3, [r7, #12]
 800077a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800077e:	60fb      	str	r3, [r7, #12]
 8000780:	4a04      	ldr	r2, [pc, #16]	@ (8000794 <HAL_MspInit+0x6c>)
 8000782:	68fb      	ldr	r3, [r7, #12]
 8000784:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000786:	bf00      	nop
 8000788:	3710      	adds	r7, #16
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	40021000 	.word	0x40021000
 8000794:	40010000 	.word	0x40010000

08000798 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b088      	sub	sp, #32
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007a0:	f107 0310 	add.w	r3, r7, #16
 80007a4:	2200      	movs	r2, #0
 80007a6:	601a      	str	r2, [r3, #0]
 80007a8:	605a      	str	r2, [r3, #4]
 80007aa:	609a      	str	r2, [r3, #8]
 80007ac:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	4a20      	ldr	r2, [pc, #128]	@ (8000834 <HAL_CAN_MspInit+0x9c>)
 80007b4:	4293      	cmp	r3, r2
 80007b6:	d139      	bne.n	800082c <HAL_CAN_MspInit+0x94>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80007b8:	4b1f      	ldr	r3, [pc, #124]	@ (8000838 <HAL_CAN_MspInit+0xa0>)
 80007ba:	69db      	ldr	r3, [r3, #28]
 80007bc:	4a1e      	ldr	r2, [pc, #120]	@ (8000838 <HAL_CAN_MspInit+0xa0>)
 80007be:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80007c2:	61d3      	str	r3, [r2, #28]
 80007c4:	4b1c      	ldr	r3, [pc, #112]	@ (8000838 <HAL_CAN_MspInit+0xa0>)
 80007c6:	69db      	ldr	r3, [r3, #28]
 80007c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80007cc:	60fb      	str	r3, [r7, #12]
 80007ce:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007d0:	4b19      	ldr	r3, [pc, #100]	@ (8000838 <HAL_CAN_MspInit+0xa0>)
 80007d2:	699b      	ldr	r3, [r3, #24]
 80007d4:	4a18      	ldr	r2, [pc, #96]	@ (8000838 <HAL_CAN_MspInit+0xa0>)
 80007d6:	f043 0304 	orr.w	r3, r3, #4
 80007da:	6193      	str	r3, [r2, #24]
 80007dc:	4b16      	ldr	r3, [pc, #88]	@ (8000838 <HAL_CAN_MspInit+0xa0>)
 80007de:	699b      	ldr	r3, [r3, #24]
 80007e0:	f003 0304 	and.w	r3, r3, #4
 80007e4:	60bb      	str	r3, [r7, #8]
 80007e6:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80007e8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80007ec:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007ee:	2300      	movs	r3, #0
 80007f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f2:	2300      	movs	r3, #0
 80007f4:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007f6:	f107 0310 	add.w	r3, r7, #16
 80007fa:	4619      	mov	r1, r3
 80007fc:	480f      	ldr	r0, [pc, #60]	@ (800083c <HAL_CAN_MspInit+0xa4>)
 80007fe:	f001 f86b 	bl	80018d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000802:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000806:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000808:	2302      	movs	r3, #2
 800080a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800080c:	2303      	movs	r3, #3
 800080e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000810:	f107 0310 	add.w	r3, r7, #16
 8000814:	4619      	mov	r1, r3
 8000816:	4809      	ldr	r0, [pc, #36]	@ (800083c <HAL_CAN_MspInit+0xa4>)
 8000818:	f001 f85e 	bl	80018d8 <HAL_GPIO_Init>

    /* USER CODE BEGIN CAN1_MspInit 1 */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 800081c:	2200      	movs	r2, #0
 800081e:	2105      	movs	r1, #5
 8000820:	2014      	movs	r0, #20
 8000822:	f001 f82e 	bl	8001882 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8000826:	2014      	movs	r0, #20
 8000828:	f001 f847 	bl	80018ba <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 800082c:	bf00      	nop
 800082e:	3720      	adds	r7, #32
 8000830:	46bd      	mov	sp, r7
 8000832:	bd80      	pop	{r7, pc}
 8000834:	40006400 	.word	0x40006400
 8000838:	40021000 	.word	0x40021000
 800083c:	40010800 	.word	0x40010800

08000840 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b088      	sub	sp, #32
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000848:	f107 0310 	add.w	r3, r7, #16
 800084c:	2200      	movs	r2, #0
 800084e:	601a      	str	r2, [r3, #0]
 8000850:	605a      	str	r2, [r3, #4]
 8000852:	609a      	str	r2, [r3, #8]
 8000854:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	4a15      	ldr	r2, [pc, #84]	@ (80008b0 <HAL_UART_MspInit+0x70>)
 800085c:	4293      	cmp	r3, r2
 800085e:	d123      	bne.n	80008a8 <HAL_UART_MspInit+0x68>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000860:	4b14      	ldr	r3, [pc, #80]	@ (80008b4 <HAL_UART_MspInit+0x74>)
 8000862:	69db      	ldr	r3, [r3, #28]
 8000864:	4a13      	ldr	r2, [pc, #76]	@ (80008b4 <HAL_UART_MspInit+0x74>)
 8000866:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800086a:	61d3      	str	r3, [r2, #28]
 800086c:	4b11      	ldr	r3, [pc, #68]	@ (80008b4 <HAL_UART_MspInit+0x74>)
 800086e:	69db      	ldr	r3, [r3, #28]
 8000870:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000874:	60fb      	str	r3, [r7, #12]
 8000876:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000878:	4b0e      	ldr	r3, [pc, #56]	@ (80008b4 <HAL_UART_MspInit+0x74>)
 800087a:	699b      	ldr	r3, [r3, #24]
 800087c:	4a0d      	ldr	r2, [pc, #52]	@ (80008b4 <HAL_UART_MspInit+0x74>)
 800087e:	f043 0304 	orr.w	r3, r3, #4
 8000882:	6193      	str	r3, [r2, #24]
 8000884:	4b0b      	ldr	r3, [pc, #44]	@ (80008b4 <HAL_UART_MspInit+0x74>)
 8000886:	699b      	ldr	r3, [r3, #24]
 8000888:	f003 0304 	and.w	r3, r3, #4
 800088c:	60bb      	str	r3, [r7, #8]
 800088e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000890:	230c      	movs	r3, #12
 8000892:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000894:	2302      	movs	r3, #2
 8000896:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000898:	2302      	movs	r3, #2
 800089a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800089c:	f107 0310 	add.w	r3, r7, #16
 80008a0:	4619      	mov	r1, r3
 80008a2:	4805      	ldr	r0, [pc, #20]	@ (80008b8 <HAL_UART_MspInit+0x78>)
 80008a4:	f001 f818 	bl	80018d8 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80008a8:	bf00      	nop
 80008aa:	3720      	adds	r7, #32
 80008ac:	46bd      	mov	sp, r7
 80008ae:	bd80      	pop	{r7, pc}
 80008b0:	40004400 	.word	0x40004400
 80008b4:	40021000 	.word	0x40021000
 80008b8:	40010800 	.word	0x40010800

080008bc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b08e      	sub	sp, #56	@ 0x38
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80008c4:	2300      	movs	r3, #0
 80008c6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80008c8:	2300      	movs	r3, #0
 80008ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 80008cc:	2300      	movs	r3, #0
 80008ce:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 80008d2:	4b34      	ldr	r3, [pc, #208]	@ (80009a4 <HAL_InitTick+0xe8>)
 80008d4:	69db      	ldr	r3, [r3, #28]
 80008d6:	4a33      	ldr	r2, [pc, #204]	@ (80009a4 <HAL_InitTick+0xe8>)
 80008d8:	f043 0304 	orr.w	r3, r3, #4
 80008dc:	61d3      	str	r3, [r2, #28]
 80008de:	4b31      	ldr	r3, [pc, #196]	@ (80009a4 <HAL_InitTick+0xe8>)
 80008e0:	69db      	ldr	r3, [r3, #28]
 80008e2:	f003 0304 	and.w	r3, r3, #4
 80008e6:	60fb      	str	r3, [r7, #12]
 80008e8:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80008ea:	f107 0210 	add.w	r2, r7, #16
 80008ee:	f107 0314 	add.w	r3, r7, #20
 80008f2:	4611      	mov	r1, r2
 80008f4:	4618      	mov	r0, r3
 80008f6:	f001 fd9f 	bl	8002438 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80008fa:	6a3b      	ldr	r3, [r7, #32]
 80008fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80008fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000900:	2b00      	cmp	r3, #0
 8000902:	d103      	bne.n	800090c <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000904:	f001 fd70 	bl	80023e8 <HAL_RCC_GetPCLK1Freq>
 8000908:	6378      	str	r0, [r7, #52]	@ 0x34
 800090a:	e004      	b.n	8000916 <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800090c:	f001 fd6c 	bl	80023e8 <HAL_RCC_GetPCLK1Freq>
 8000910:	4603      	mov	r3, r0
 8000912:	005b      	lsls	r3, r3, #1
 8000914:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000916:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000918:	4a23      	ldr	r2, [pc, #140]	@ (80009a8 <HAL_InitTick+0xec>)
 800091a:	fba2 2303 	umull	r2, r3, r2, r3
 800091e:	0c9b      	lsrs	r3, r3, #18
 8000920:	3b01      	subs	r3, #1
 8000922:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8000924:	4b21      	ldr	r3, [pc, #132]	@ (80009ac <HAL_InitTick+0xf0>)
 8000926:	4a22      	ldr	r2, [pc, #136]	@ (80009b0 <HAL_InitTick+0xf4>)
 8000928:	601a      	str	r2, [r3, #0]
   * Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 800092a:	4b20      	ldr	r3, [pc, #128]	@ (80009ac <HAL_InitTick+0xf0>)
 800092c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000930:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8000932:	4a1e      	ldr	r2, [pc, #120]	@ (80009ac <HAL_InitTick+0xf0>)
 8000934:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000936:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8000938:	4b1c      	ldr	r3, [pc, #112]	@ (80009ac <HAL_InitTick+0xf0>)
 800093a:	2200      	movs	r2, #0
 800093c:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800093e:	4b1b      	ldr	r3, [pc, #108]	@ (80009ac <HAL_InitTick+0xf0>)
 8000940:	2200      	movs	r2, #0
 8000942:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000944:	4b19      	ldr	r3, [pc, #100]	@ (80009ac <HAL_InitTick+0xf0>)
 8000946:	2200      	movs	r2, #0
 8000948:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 800094a:	4818      	ldr	r0, [pc, #96]	@ (80009ac <HAL_InitTick+0xf0>)
 800094c:	f001 fdc2 	bl	80024d4 <HAL_TIM_Base_Init>
 8000950:	4603      	mov	r3, r0
 8000952:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000956:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800095a:	2b00      	cmp	r3, #0
 800095c:	d11b      	bne.n	8000996 <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 800095e:	4813      	ldr	r0, [pc, #76]	@ (80009ac <HAL_InitTick+0xf0>)
 8000960:	f001 fe10 	bl	8002584 <HAL_TIM_Base_Start_IT>
 8000964:	4603      	mov	r3, r0
 8000966:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800096a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800096e:	2b00      	cmp	r3, #0
 8000970:	d111      	bne.n	8000996 <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000972:	201e      	movs	r0, #30
 8000974:	f000 ffa1 	bl	80018ba <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	2b0f      	cmp	r3, #15
 800097c:	d808      	bhi.n	8000990 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 800097e:	2200      	movs	r2, #0
 8000980:	6879      	ldr	r1, [r7, #4]
 8000982:	201e      	movs	r0, #30
 8000984:	f000 ff7d 	bl	8001882 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000988:	4a0a      	ldr	r2, [pc, #40]	@ (80009b4 <HAL_InitTick+0xf8>)
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	6013      	str	r3, [r2, #0]
 800098e:	e002      	b.n	8000996 <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8000990:	2301      	movs	r3, #1
 8000992:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000996:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800099a:	4618      	mov	r0, r3
 800099c:	3738      	adds	r7, #56	@ 0x38
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}
 80009a2:	bf00      	nop
 80009a4:	40021000 	.word	0x40021000
 80009a8:	431bde83 	.word	0x431bde83
 80009ac:	20000428 	.word	0x20000428
 80009b0:	40000800 	.word	0x40000800
 80009b4:	20000004 	.word	0x20000004

080009b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009b8:	b480      	push	{r7}
 80009ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80009bc:	bf00      	nop
 80009be:	e7fd      	b.n	80009bc <NMI_Handler+0x4>

080009c0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009c0:	b480      	push	{r7}
 80009c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009c4:	bf00      	nop
 80009c6:	e7fd      	b.n	80009c4 <HardFault_Handler+0x4>

080009c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009c8:	b480      	push	{r7}
 80009ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009cc:	bf00      	nop
 80009ce:	e7fd      	b.n	80009cc <MemManage_Handler+0x4>

080009d0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009d0:	b480      	push	{r7}
 80009d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009d4:	bf00      	nop
 80009d6:	e7fd      	b.n	80009d4 <BusFault_Handler+0x4>

080009d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009d8:	b480      	push	{r7}
 80009da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009dc:	bf00      	nop
 80009de:	e7fd      	b.n	80009dc <UsageFault_Handler+0x4>

080009e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009e0:	b480      	push	{r7}
 80009e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009e4:	bf00      	nop
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bc80      	pop	{r7}
 80009ea:	4770      	bx	lr

080009ec <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80009f0:	4802      	ldr	r0, [pc, #8]	@ (80009fc <TIM4_IRQHandler+0x10>)
 80009f2:	f001 fe19 	bl	8002628 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80009f6:	bf00      	nop
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	20000428 	.word	0x20000428

08000a00 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000a04:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000a08:	f001 f902 	bl	8001c10 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000a0c:	bf00      	nop
 8000a0e:	bd80      	pop	{r7, pc}

08000a10 <USB_LP_CAN1_RX0_IRQHandler>:

/* USER CODE BEGIN 1 */
void CAN1_RX0_IRQHandler(void)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	af00      	add	r7, sp, #0
	HAL_CAN_IRQHandler(&hcan);
 8000a14:	4802      	ldr	r0, [pc, #8]	@ (8000a20 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8000a16:	f000 fc5c 	bl	80012d2 <HAL_CAN_IRQHandler>
}
 8000a1a:	bf00      	nop
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	20000328 	.word	0x20000328

08000a24 <_read>:
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b086      	sub	sp, #24
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	60f8      	str	r0, [r7, #12]
 8000a2c:	60b9      	str	r1, [r7, #8]
 8000a2e:	607a      	str	r2, [r7, #4]
 8000a30:	2300      	movs	r3, #0
 8000a32:	617b      	str	r3, [r7, #20]
 8000a34:	e00a      	b.n	8000a4c <_read+0x28>
 8000a36:	f3af 8000 	nop.w
 8000a3a:	4601      	mov	r1, r0
 8000a3c:	68bb      	ldr	r3, [r7, #8]
 8000a3e:	1c5a      	adds	r2, r3, #1
 8000a40:	60ba      	str	r2, [r7, #8]
 8000a42:	b2ca      	uxtb	r2, r1
 8000a44:	701a      	strb	r2, [r3, #0]
 8000a46:	697b      	ldr	r3, [r7, #20]
 8000a48:	3301      	adds	r3, #1
 8000a4a:	617b      	str	r3, [r7, #20]
 8000a4c:	697a      	ldr	r2, [r7, #20]
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	429a      	cmp	r2, r3
 8000a52:	dbf0      	blt.n	8000a36 <_read+0x12>
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	4618      	mov	r0, r3
 8000a58:	3718      	adds	r7, #24
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}

08000a5e <_close>:
 8000a5e:	b480      	push	{r7}
 8000a60:	b083      	sub	sp, #12
 8000a62:	af00      	add	r7, sp, #0
 8000a64:	6078      	str	r0, [r7, #4]
 8000a66:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	370c      	adds	r7, #12
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bc80      	pop	{r7}
 8000a72:	4770      	bx	lr

08000a74 <_fstat>:
 8000a74:	b480      	push	{r7}
 8000a76:	b083      	sub	sp, #12
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
 8000a7c:	6039      	str	r1, [r7, #0]
 8000a7e:	683b      	ldr	r3, [r7, #0]
 8000a80:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000a84:	605a      	str	r2, [r3, #4]
 8000a86:	2300      	movs	r3, #0
 8000a88:	4618      	mov	r0, r3
 8000a8a:	370c      	adds	r7, #12
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	bc80      	pop	{r7}
 8000a90:	4770      	bx	lr

08000a92 <_isatty>:
 8000a92:	b480      	push	{r7}
 8000a94:	b083      	sub	sp, #12
 8000a96:	af00      	add	r7, sp, #0
 8000a98:	6078      	str	r0, [r7, #4]
 8000a9a:	2301      	movs	r3, #1
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	370c      	adds	r7, #12
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	bc80      	pop	{r7}
 8000aa4:	4770      	bx	lr

08000aa6 <_lseek>:
 8000aa6:	b480      	push	{r7}
 8000aa8:	b085      	sub	sp, #20
 8000aaa:	af00      	add	r7, sp, #0
 8000aac:	60f8      	str	r0, [r7, #12]
 8000aae:	60b9      	str	r1, [r7, #8]
 8000ab0:	607a      	str	r2, [r7, #4]
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	3714      	adds	r7, #20
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	bc80      	pop	{r7}
 8000abc:	4770      	bx	lr
	...

08000ac0 <_sbrk>:
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b086      	sub	sp, #24
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
 8000ac8:	4a14      	ldr	r2, [pc, #80]	@ (8000b1c <_sbrk+0x5c>)
 8000aca:	4b15      	ldr	r3, [pc, #84]	@ (8000b20 <_sbrk+0x60>)
 8000acc:	1ad3      	subs	r3, r2, r3
 8000ace:	617b      	str	r3, [r7, #20]
 8000ad0:	697b      	ldr	r3, [r7, #20]
 8000ad2:	613b      	str	r3, [r7, #16]
 8000ad4:	4b13      	ldr	r3, [pc, #76]	@ (8000b24 <_sbrk+0x64>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d102      	bne.n	8000ae2 <_sbrk+0x22>
 8000adc:	4b11      	ldr	r3, [pc, #68]	@ (8000b24 <_sbrk+0x64>)
 8000ade:	4a12      	ldr	r2, [pc, #72]	@ (8000b28 <_sbrk+0x68>)
 8000ae0:	601a      	str	r2, [r3, #0]
 8000ae2:	4b10      	ldr	r3, [pc, #64]	@ (8000b24 <_sbrk+0x64>)
 8000ae4:	681a      	ldr	r2, [r3, #0]
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	4413      	add	r3, r2
 8000aea:	693a      	ldr	r2, [r7, #16]
 8000aec:	429a      	cmp	r2, r3
 8000aee:	d207      	bcs.n	8000b00 <_sbrk+0x40>
 8000af0:	f004 fb40 	bl	8005174 <__errno>
 8000af4:	4603      	mov	r3, r0
 8000af6:	220c      	movs	r2, #12
 8000af8:	601a      	str	r2, [r3, #0]
 8000afa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000afe:	e009      	b.n	8000b14 <_sbrk+0x54>
 8000b00:	4b08      	ldr	r3, [pc, #32]	@ (8000b24 <_sbrk+0x64>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	60fb      	str	r3, [r7, #12]
 8000b06:	4b07      	ldr	r3, [pc, #28]	@ (8000b24 <_sbrk+0x64>)
 8000b08:	681a      	ldr	r2, [r3, #0]
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	4413      	add	r3, r2
 8000b0e:	4a05      	ldr	r2, [pc, #20]	@ (8000b24 <_sbrk+0x64>)
 8000b10:	6013      	str	r3, [r2, #0]
 8000b12:	68fb      	ldr	r3, [r7, #12]
 8000b14:	4618      	mov	r0, r3
 8000b16:	3718      	adds	r7, #24
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	20005000 	.word	0x20005000
 8000b20:	00000400 	.word	0x00000400
 8000b24:	20000470 	.word	0x20000470
 8000b28:	20002718 	.word	0x20002718

08000b2c <SystemInit>:
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0
 8000b30:	bf00      	nop
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bc80      	pop	{r7}
 8000b36:	4770      	bx	lr

08000b38 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000b38:	f7ff fff8 	bl	8000b2c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b3c:	480b      	ldr	r0, [pc, #44]	@ (8000b6c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000b3e:	490c      	ldr	r1, [pc, #48]	@ (8000b70 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000b40:	4a0c      	ldr	r2, [pc, #48]	@ (8000b74 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000b42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b44:	e002      	b.n	8000b4c <LoopCopyDataInit>

08000b46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b4a:	3304      	adds	r3, #4

08000b4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b50:	d3f9      	bcc.n	8000b46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b52:	4a09      	ldr	r2, [pc, #36]	@ (8000b78 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000b54:	4c09      	ldr	r4, [pc, #36]	@ (8000b7c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000b56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b58:	e001      	b.n	8000b5e <LoopFillZerobss>

08000b5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b5c:	3204      	adds	r2, #4

08000b5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b60:	d3fb      	bcc.n	8000b5a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b62:	f004 fb0d 	bl	8005180 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000b66:	f7ff fb0b 	bl	8000180 <main>
  bx lr
 8000b6a:	4770      	bx	lr
  ldr r0, =_sdata
 8000b6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b70:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000b74:	08005fec 	.word	0x08005fec
  ldr r2, =_sbss
 8000b78:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000b7c:	20002718 	.word	0x20002718

08000b80 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000b80:	e7fe      	b.n	8000b80 <ADC1_2_IRQHandler>
	...

08000b84 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b88:	4b08      	ldr	r3, [pc, #32]	@ (8000bac <HAL_Init+0x28>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	4a07      	ldr	r2, [pc, #28]	@ (8000bac <HAL_Init+0x28>)
 8000b8e:	f043 0310 	orr.w	r3, r3, #16
 8000b92:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b94:	2003      	movs	r0, #3
 8000b96:	f000 fe69 	bl	800186c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b9a:	200f      	movs	r0, #15
 8000b9c:	f7ff fe8e 	bl	80008bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ba0:	f7ff fdc2 	bl	8000728 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ba4:	2300      	movs	r3, #0
}
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	bd80      	pop	{r7, pc}
 8000baa:	bf00      	nop
 8000bac:	40022000 	.word	0x40022000

08000bb0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000bb4:	4b05      	ldr	r3, [pc, #20]	@ (8000bcc <HAL_IncTick+0x1c>)
 8000bb6:	781b      	ldrb	r3, [r3, #0]
 8000bb8:	461a      	mov	r2, r3
 8000bba:	4b05      	ldr	r3, [pc, #20]	@ (8000bd0 <HAL_IncTick+0x20>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	4413      	add	r3, r2
 8000bc0:	4a03      	ldr	r2, [pc, #12]	@ (8000bd0 <HAL_IncTick+0x20>)
 8000bc2:	6013      	str	r3, [r2, #0]
}
 8000bc4:	bf00      	nop
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bc80      	pop	{r7}
 8000bca:	4770      	bx	lr
 8000bcc:	20000008 	.word	0x20000008
 8000bd0:	20000474 	.word	0x20000474

08000bd4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0
  return uwTick;
 8000bd8:	4b02      	ldr	r3, [pc, #8]	@ (8000be4 <HAL_GetTick+0x10>)
 8000bda:	681b      	ldr	r3, [r3, #0]
}
 8000bdc:	4618      	mov	r0, r3
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bc80      	pop	{r7}
 8000be2:	4770      	bx	lr
 8000be4:	20000474 	.word	0x20000474

08000be8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b084      	sub	sp, #16
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d101      	bne.n	8000bfa <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000bf6:	2301      	movs	r3, #1
 8000bf8:	e0ed      	b.n	8000dd6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000c00:	b2db      	uxtb	r3, r3
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d102      	bne.n	8000c0c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000c06:	6878      	ldr	r0, [r7, #4]
 8000c08:	f7ff fdc6 	bl	8000798 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	681a      	ldr	r2, [r3, #0]
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	f042 0201 	orr.w	r2, r2, #1
 8000c1a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000c1c:	f7ff ffda 	bl	8000bd4 <HAL_GetTick>
 8000c20:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000c22:	e012      	b.n	8000c4a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000c24:	f7ff ffd6 	bl	8000bd4 <HAL_GetTick>
 8000c28:	4602      	mov	r2, r0
 8000c2a:	68fb      	ldr	r3, [r7, #12]
 8000c2c:	1ad3      	subs	r3, r2, r3
 8000c2e:	2b0a      	cmp	r3, #10
 8000c30:	d90b      	bls.n	8000c4a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c36:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	2205      	movs	r2, #5
 8000c42:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000c46:	2301      	movs	r3, #1
 8000c48:	e0c5      	b.n	8000dd6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	685b      	ldr	r3, [r3, #4]
 8000c50:	f003 0301 	and.w	r3, r3, #1
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d0e5      	beq.n	8000c24 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	681a      	ldr	r2, [r3, #0]
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	f022 0202 	bic.w	r2, r2, #2
 8000c66:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000c68:	f7ff ffb4 	bl	8000bd4 <HAL_GetTick>
 8000c6c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000c6e:	e012      	b.n	8000c96 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000c70:	f7ff ffb0 	bl	8000bd4 <HAL_GetTick>
 8000c74:	4602      	mov	r2, r0
 8000c76:	68fb      	ldr	r3, [r7, #12]
 8000c78:	1ad3      	subs	r3, r2, r3
 8000c7a:	2b0a      	cmp	r3, #10
 8000c7c:	d90b      	bls.n	8000c96 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c82:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	2205      	movs	r2, #5
 8000c8e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000c92:	2301      	movs	r3, #1
 8000c94:	e09f      	b.n	8000dd6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	685b      	ldr	r3, [r3, #4]
 8000c9c:	f003 0302 	and.w	r3, r3, #2
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d1e5      	bne.n	8000c70 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	7e1b      	ldrb	r3, [r3, #24]
 8000ca8:	2b01      	cmp	r3, #1
 8000caa:	d108      	bne.n	8000cbe <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	681a      	ldr	r2, [r3, #0]
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000cba:	601a      	str	r2, [r3, #0]
 8000cbc:	e007      	b.n	8000cce <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	681a      	ldr	r2, [r3, #0]
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000ccc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	7e5b      	ldrb	r3, [r3, #25]
 8000cd2:	2b01      	cmp	r3, #1
 8000cd4:	d108      	bne.n	8000ce8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	681a      	ldr	r2, [r3, #0]
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000ce4:	601a      	str	r2, [r3, #0]
 8000ce6:	e007      	b.n	8000cf8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	681a      	ldr	r2, [r3, #0]
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000cf6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	7e9b      	ldrb	r3, [r3, #26]
 8000cfc:	2b01      	cmp	r3, #1
 8000cfe:	d108      	bne.n	8000d12 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	681a      	ldr	r2, [r3, #0]
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	f042 0220 	orr.w	r2, r2, #32
 8000d0e:	601a      	str	r2, [r3, #0]
 8000d10:	e007      	b.n	8000d22 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	681a      	ldr	r2, [r3, #0]
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	f022 0220 	bic.w	r2, r2, #32
 8000d20:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	7edb      	ldrb	r3, [r3, #27]
 8000d26:	2b01      	cmp	r3, #1
 8000d28:	d108      	bne.n	8000d3c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	681a      	ldr	r2, [r3, #0]
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	f022 0210 	bic.w	r2, r2, #16
 8000d38:	601a      	str	r2, [r3, #0]
 8000d3a:	e007      	b.n	8000d4c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	681a      	ldr	r2, [r3, #0]
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	f042 0210 	orr.w	r2, r2, #16
 8000d4a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	7f1b      	ldrb	r3, [r3, #28]
 8000d50:	2b01      	cmp	r3, #1
 8000d52:	d108      	bne.n	8000d66 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	681a      	ldr	r2, [r3, #0]
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	f042 0208 	orr.w	r2, r2, #8
 8000d62:	601a      	str	r2, [r3, #0]
 8000d64:	e007      	b.n	8000d76 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	681a      	ldr	r2, [r3, #0]
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	f022 0208 	bic.w	r2, r2, #8
 8000d74:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	7f5b      	ldrb	r3, [r3, #29]
 8000d7a:	2b01      	cmp	r3, #1
 8000d7c:	d108      	bne.n	8000d90 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	681a      	ldr	r2, [r3, #0]
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	f042 0204 	orr.w	r2, r2, #4
 8000d8c:	601a      	str	r2, [r3, #0]
 8000d8e:	e007      	b.n	8000da0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	681a      	ldr	r2, [r3, #0]
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	f022 0204 	bic.w	r2, r2, #4
 8000d9e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	689a      	ldr	r2, [r3, #8]
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	68db      	ldr	r3, [r3, #12]
 8000da8:	431a      	orrs	r2, r3
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	691b      	ldr	r3, [r3, #16]
 8000dae:	431a      	orrs	r2, r3
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	695b      	ldr	r3, [r3, #20]
 8000db4:	ea42 0103 	orr.w	r1, r2, r3
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	685b      	ldr	r3, [r3, #4]
 8000dbc:	1e5a      	subs	r2, r3, #1
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	430a      	orrs	r2, r1
 8000dc4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	2200      	movs	r2, #0
 8000dca:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	2201      	movs	r2, #1
 8000dd0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000dd4:	2300      	movs	r3, #0
}
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	3710      	adds	r7, #16
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}

08000dde <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8000dde:	b480      	push	{r7}
 8000de0:	b087      	sub	sp, #28
 8000de2:	af00      	add	r7, sp, #0
 8000de4:	6078      	str	r0, [r7, #4]
 8000de6:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000df4:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8000df6:	7cfb      	ldrb	r3, [r7, #19]
 8000df8:	2b01      	cmp	r3, #1
 8000dfa:	d003      	beq.n	8000e04 <HAL_CAN_ConfigFilter+0x26>
 8000dfc:	7cfb      	ldrb	r3, [r7, #19]
 8000dfe:	2b02      	cmp	r3, #2
 8000e00:	f040 80aa 	bne.w	8000f58 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000e04:	697b      	ldr	r3, [r7, #20]
 8000e06:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000e0a:	f043 0201 	orr.w	r2, r3, #1
 8000e0e:	697b      	ldr	r3, [r7, #20]
 8000e10:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000e14:	683b      	ldr	r3, [r7, #0]
 8000e16:	695b      	ldr	r3, [r3, #20]
 8000e18:	f003 031f 	and.w	r3, r3, #31
 8000e1c:	2201      	movs	r2, #1
 8000e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e22:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000e24:	697b      	ldr	r3, [r7, #20]
 8000e26:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8000e2a:	68fb      	ldr	r3, [r7, #12]
 8000e2c:	43db      	mvns	r3, r3
 8000e2e:	401a      	ands	r2, r3
 8000e30:	697b      	ldr	r3, [r7, #20]
 8000e32:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	69db      	ldr	r3, [r3, #28]
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d123      	bne.n	8000e86 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000e3e:	697b      	ldr	r3, [r7, #20]
 8000e40:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	43db      	mvns	r3, r3
 8000e48:	401a      	ands	r2, r3
 8000e4a:	697b      	ldr	r3, [r7, #20]
 8000e4c:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000e50:	683b      	ldr	r3, [r7, #0]
 8000e52:	68db      	ldr	r3, [r3, #12]
 8000e54:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000e56:	683b      	ldr	r3, [r7, #0]
 8000e58:	685b      	ldr	r3, [r3, #4]
 8000e5a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000e5c:	683a      	ldr	r2, [r7, #0]
 8000e5e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000e60:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000e62:	697b      	ldr	r3, [r7, #20]
 8000e64:	3248      	adds	r2, #72	@ 0x48
 8000e66:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000e6a:	683b      	ldr	r3, [r7, #0]
 8000e6c:	689b      	ldr	r3, [r3, #8]
 8000e6e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000e70:	683b      	ldr	r3, [r7, #0]
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000e76:	683b      	ldr	r3, [r7, #0]
 8000e78:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000e7a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000e7c:	6979      	ldr	r1, [r7, #20]
 8000e7e:	3348      	adds	r3, #72	@ 0x48
 8000e80:	00db      	lsls	r3, r3, #3
 8000e82:	440b      	add	r3, r1
 8000e84:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000e86:	683b      	ldr	r3, [r7, #0]
 8000e88:	69db      	ldr	r3, [r3, #28]
 8000e8a:	2b01      	cmp	r3, #1
 8000e8c:	d122      	bne.n	8000ed4 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000e8e:	697b      	ldr	r3, [r7, #20]
 8000e90:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8000e94:	68fb      	ldr	r3, [r7, #12]
 8000e96:	431a      	orrs	r2, r3
 8000e98:	697b      	ldr	r3, [r7, #20]
 8000e9a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000e9e:	683b      	ldr	r3, [r7, #0]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	685b      	ldr	r3, [r3, #4]
 8000ea8:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000eaa:	683a      	ldr	r2, [r7, #0]
 8000eac:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000eae:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000eb0:	697b      	ldr	r3, [r7, #20]
 8000eb2:	3248      	adds	r2, #72	@ 0x48
 8000eb4:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000eb8:	683b      	ldr	r3, [r7, #0]
 8000eba:	689b      	ldr	r3, [r3, #8]
 8000ebc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	68db      	ldr	r3, [r3, #12]
 8000ec2:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000ec8:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000eca:	6979      	ldr	r1, [r7, #20]
 8000ecc:	3348      	adds	r3, #72	@ 0x48
 8000ece:	00db      	lsls	r3, r3, #3
 8000ed0:	440b      	add	r3, r1
 8000ed2:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000ed4:	683b      	ldr	r3, [r7, #0]
 8000ed6:	699b      	ldr	r3, [r3, #24]
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d109      	bne.n	8000ef0 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000edc:	697b      	ldr	r3, [r7, #20]
 8000ede:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	43db      	mvns	r3, r3
 8000ee6:	401a      	ands	r2, r3
 8000ee8:	697b      	ldr	r3, [r7, #20]
 8000eea:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8000eee:	e007      	b.n	8000f00 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	431a      	orrs	r2, r3
 8000efa:	697b      	ldr	r3, [r7, #20]
 8000efc:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	691b      	ldr	r3, [r3, #16]
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d109      	bne.n	8000f1c <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000f08:	697b      	ldr	r3, [r7, #20]
 8000f0a:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8000f0e:	68fb      	ldr	r3, [r7, #12]
 8000f10:	43db      	mvns	r3, r3
 8000f12:	401a      	ands	r2, r3
 8000f14:	697b      	ldr	r3, [r7, #20]
 8000f16:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8000f1a:	e007      	b.n	8000f2c <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000f1c:	697b      	ldr	r3, [r7, #20]
 8000f1e:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	431a      	orrs	r2, r3
 8000f26:	697b      	ldr	r3, [r7, #20]
 8000f28:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	6a1b      	ldr	r3, [r3, #32]
 8000f30:	2b01      	cmp	r3, #1
 8000f32:	d107      	bne.n	8000f44 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000f34:	697b      	ldr	r3, [r7, #20]
 8000f36:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	431a      	orrs	r2, r3
 8000f3e:	697b      	ldr	r3, [r7, #20]
 8000f40:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000f44:	697b      	ldr	r3, [r7, #20]
 8000f46:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000f4a:	f023 0201 	bic.w	r2, r3, #1
 8000f4e:	697b      	ldr	r3, [r7, #20]
 8000f50:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8000f54:	2300      	movs	r3, #0
 8000f56:	e006      	b.n	8000f66 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f5c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000f64:	2301      	movs	r3, #1
  }
}
 8000f66:	4618      	mov	r0, r3
 8000f68:	371c      	adds	r7, #28
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bc80      	pop	{r7}
 8000f6e:	4770      	bx	lr

08000f70 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b084      	sub	sp, #16
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000f7e:	b2db      	uxtb	r3, r3
 8000f80:	2b01      	cmp	r3, #1
 8000f82:	d12e      	bne.n	8000fe2 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	2202      	movs	r2, #2
 8000f88:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	681a      	ldr	r2, [r3, #0]
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	f022 0201 	bic.w	r2, r2, #1
 8000f9a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000f9c:	f7ff fe1a 	bl	8000bd4 <HAL_GetTick>
 8000fa0:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000fa2:	e012      	b.n	8000fca <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000fa4:	f7ff fe16 	bl	8000bd4 <HAL_GetTick>
 8000fa8:	4602      	mov	r2, r0
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	1ad3      	subs	r3, r2, r3
 8000fae:	2b0a      	cmp	r3, #10
 8000fb0:	d90b      	bls.n	8000fca <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fb6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	2205      	movs	r2, #5
 8000fc2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	e012      	b.n	8000ff0 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	f003 0301 	and.w	r3, r3, #1
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d1e5      	bne.n	8000fa4 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	2200      	movs	r2, #0
 8000fdc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	e006      	b.n	8000ff0 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fe6:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000fee:	2301      	movs	r3, #1
  }
}
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	3710      	adds	r7, #16
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}

08000ff8 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	b087      	sub	sp, #28
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	60f8      	str	r0, [r7, #12]
 8001000:	60b9      	str	r1, [r7, #8]
 8001002:	607a      	str	r2, [r7, #4]
 8001004:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	f893 3020 	ldrb.w	r3, [r3, #32]
 800100c:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800100e:	7dfb      	ldrb	r3, [r7, #23]
 8001010:	2b01      	cmp	r3, #1
 8001012:	d003      	beq.n	800101c <HAL_CAN_GetRxMessage+0x24>
 8001014:	7dfb      	ldrb	r3, [r7, #23]
 8001016:	2b02      	cmp	r3, #2
 8001018:	f040 8103 	bne.w	8001222 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800101c:	68bb      	ldr	r3, [r7, #8]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d10e      	bne.n	8001040 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	68db      	ldr	r3, [r3, #12]
 8001028:	f003 0303 	and.w	r3, r3, #3
 800102c:	2b00      	cmp	r3, #0
 800102e:	d116      	bne.n	800105e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001034:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800103c:	2301      	movs	r3, #1
 800103e:	e0f7      	b.n	8001230 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	691b      	ldr	r3, [r3, #16]
 8001046:	f003 0303 	and.w	r3, r3, #3
 800104a:	2b00      	cmp	r3, #0
 800104c:	d107      	bne.n	800105e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001052:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800105a:	2301      	movs	r3, #1
 800105c:	e0e8      	b.n	8001230 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	681a      	ldr	r2, [r3, #0]
 8001062:	68bb      	ldr	r3, [r7, #8]
 8001064:	331b      	adds	r3, #27
 8001066:	011b      	lsls	r3, r3, #4
 8001068:	4413      	add	r3, r2
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	f003 0204 	and.w	r2, r3, #4
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	689b      	ldr	r3, [r3, #8]
 8001078:	2b00      	cmp	r3, #0
 800107a:	d10c      	bne.n	8001096 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	681a      	ldr	r2, [r3, #0]
 8001080:	68bb      	ldr	r3, [r7, #8]
 8001082:	331b      	adds	r3, #27
 8001084:	011b      	lsls	r3, r3, #4
 8001086:	4413      	add	r3, r2
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	0d5b      	lsrs	r3, r3, #21
 800108c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	601a      	str	r2, [r3, #0]
 8001094:	e00b      	b.n	80010ae <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	681a      	ldr	r2, [r3, #0]
 800109a:	68bb      	ldr	r3, [r7, #8]
 800109c:	331b      	adds	r3, #27
 800109e:	011b      	lsls	r3, r3, #4
 80010a0:	4413      	add	r3, r2
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	08db      	lsrs	r3, r3, #3
 80010a6:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	681a      	ldr	r2, [r3, #0]
 80010b2:	68bb      	ldr	r3, [r7, #8]
 80010b4:	331b      	adds	r3, #27
 80010b6:	011b      	lsls	r3, r3, #4
 80010b8:	4413      	add	r3, r2
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	f003 0202 	and.w	r2, r3, #2
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	681a      	ldr	r2, [r3, #0]
 80010c8:	68bb      	ldr	r3, [r7, #8]
 80010ca:	331b      	adds	r3, #27
 80010cc:	011b      	lsls	r3, r3, #4
 80010ce:	4413      	add	r3, r2
 80010d0:	3304      	adds	r3, #4
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	f003 0308 	and.w	r3, r3, #8
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d003      	beq.n	80010e4 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	2208      	movs	r2, #8
 80010e0:	611a      	str	r2, [r3, #16]
 80010e2:	e00b      	b.n	80010fc <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	681a      	ldr	r2, [r3, #0]
 80010e8:	68bb      	ldr	r3, [r7, #8]
 80010ea:	331b      	adds	r3, #27
 80010ec:	011b      	lsls	r3, r3, #4
 80010ee:	4413      	add	r3, r2
 80010f0:	3304      	adds	r3, #4
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	f003 020f 	and.w	r2, r3, #15
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	681a      	ldr	r2, [r3, #0]
 8001100:	68bb      	ldr	r3, [r7, #8]
 8001102:	331b      	adds	r3, #27
 8001104:	011b      	lsls	r3, r3, #4
 8001106:	4413      	add	r3, r2
 8001108:	3304      	adds	r3, #4
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	0a1b      	lsrs	r3, r3, #8
 800110e:	b2da      	uxtb	r2, r3
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	681a      	ldr	r2, [r3, #0]
 8001118:	68bb      	ldr	r3, [r7, #8]
 800111a:	331b      	adds	r3, #27
 800111c:	011b      	lsls	r3, r3, #4
 800111e:	4413      	add	r3, r2
 8001120:	3304      	adds	r3, #4
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	0c1b      	lsrs	r3, r3, #16
 8001126:	b29a      	uxth	r2, r3
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	681a      	ldr	r2, [r3, #0]
 8001130:	68bb      	ldr	r3, [r7, #8]
 8001132:	011b      	lsls	r3, r3, #4
 8001134:	4413      	add	r3, r2
 8001136:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	b2da      	uxtb	r2, r3
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	681a      	ldr	r2, [r3, #0]
 8001146:	68bb      	ldr	r3, [r7, #8]
 8001148:	011b      	lsls	r3, r3, #4
 800114a:	4413      	add	r3, r2
 800114c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	0a1a      	lsrs	r2, r3, #8
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	3301      	adds	r3, #1
 8001158:	b2d2      	uxtb	r2, r2
 800115a:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	681a      	ldr	r2, [r3, #0]
 8001160:	68bb      	ldr	r3, [r7, #8]
 8001162:	011b      	lsls	r3, r3, #4
 8001164:	4413      	add	r3, r2
 8001166:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	0c1a      	lsrs	r2, r3, #16
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	3302      	adds	r3, #2
 8001172:	b2d2      	uxtb	r2, r2
 8001174:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	681a      	ldr	r2, [r3, #0]
 800117a:	68bb      	ldr	r3, [r7, #8]
 800117c:	011b      	lsls	r3, r3, #4
 800117e:	4413      	add	r3, r2
 8001180:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	0e1a      	lsrs	r2, r3, #24
 8001188:	683b      	ldr	r3, [r7, #0]
 800118a:	3303      	adds	r3, #3
 800118c:	b2d2      	uxtb	r2, r2
 800118e:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	681a      	ldr	r2, [r3, #0]
 8001194:	68bb      	ldr	r3, [r7, #8]
 8001196:	011b      	lsls	r3, r3, #4
 8001198:	4413      	add	r3, r2
 800119a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800119e:	681a      	ldr	r2, [r3, #0]
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	3304      	adds	r3, #4
 80011a4:	b2d2      	uxtb	r2, r2
 80011a6:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	681a      	ldr	r2, [r3, #0]
 80011ac:	68bb      	ldr	r3, [r7, #8]
 80011ae:	011b      	lsls	r3, r3, #4
 80011b0:	4413      	add	r3, r2
 80011b2:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	0a1a      	lsrs	r2, r3, #8
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	3305      	adds	r3, #5
 80011be:	b2d2      	uxtb	r2, r2
 80011c0:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	681a      	ldr	r2, [r3, #0]
 80011c6:	68bb      	ldr	r3, [r7, #8]
 80011c8:	011b      	lsls	r3, r3, #4
 80011ca:	4413      	add	r3, r2
 80011cc:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	0c1a      	lsrs	r2, r3, #16
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	3306      	adds	r3, #6
 80011d8:	b2d2      	uxtb	r2, r2
 80011da:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	681a      	ldr	r2, [r3, #0]
 80011e0:	68bb      	ldr	r3, [r7, #8]
 80011e2:	011b      	lsls	r3, r3, #4
 80011e4:	4413      	add	r3, r2
 80011e6:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	0e1a      	lsrs	r2, r3, #24
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	3307      	adds	r3, #7
 80011f2:	b2d2      	uxtb	r2, r2
 80011f4:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80011f6:	68bb      	ldr	r3, [r7, #8]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d108      	bne.n	800120e <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	68da      	ldr	r2, [r3, #12]
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	f042 0220 	orr.w	r2, r2, #32
 800120a:	60da      	str	r2, [r3, #12]
 800120c:	e007      	b.n	800121e <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	691a      	ldr	r2, [r3, #16]
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f042 0220 	orr.w	r2, r2, #32
 800121c:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800121e:	2300      	movs	r3, #0
 8001220:	e006      	b.n	8001230 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001226:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800122e:	2301      	movs	r3, #1
  }
}
 8001230:	4618      	mov	r0, r3
 8001232:	371c      	adds	r7, #28
 8001234:	46bd      	mov	sp, r7
 8001236:	bc80      	pop	{r7}
 8001238:	4770      	bx	lr

0800123a <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(const CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 800123a:	b480      	push	{r7}
 800123c:	b085      	sub	sp, #20
 800123e:	af00      	add	r7, sp, #0
 8001240:	6078      	str	r0, [r7, #4]
 8001242:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8001244:	2300      	movs	r3, #0
 8001246:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800124e:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001250:	7afb      	ldrb	r3, [r7, #11]
 8001252:	2b01      	cmp	r3, #1
 8001254:	d002      	beq.n	800125c <HAL_CAN_GetRxFifoFillLevel+0x22>
 8001256:	7afb      	ldrb	r3, [r7, #11]
 8001258:	2b02      	cmp	r3, #2
 800125a:	d10f      	bne.n	800127c <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d106      	bne.n	8001270 <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	68db      	ldr	r3, [r3, #12]
 8001268:	f003 0303 	and.w	r3, r3, #3
 800126c:	60fb      	str	r3, [r7, #12]
 800126e:	e005      	b.n	800127c <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	691b      	ldr	r3, [r3, #16]
 8001276:	f003 0303 	and.w	r3, r3, #3
 800127a:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 800127c:	68fb      	ldr	r3, [r7, #12]
}
 800127e:	4618      	mov	r0, r3
 8001280:	3714      	adds	r7, #20
 8001282:	46bd      	mov	sp, r7
 8001284:	bc80      	pop	{r7}
 8001286:	4770      	bx	lr

08001288 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001288:	b480      	push	{r7}
 800128a:	b085      	sub	sp, #20
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
 8001290:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001298:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800129a:	7bfb      	ldrb	r3, [r7, #15]
 800129c:	2b01      	cmp	r3, #1
 800129e:	d002      	beq.n	80012a6 <HAL_CAN_ActivateNotification+0x1e>
 80012a0:	7bfb      	ldrb	r3, [r7, #15]
 80012a2:	2b02      	cmp	r3, #2
 80012a4:	d109      	bne.n	80012ba <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	6959      	ldr	r1, [r3, #20]
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	683a      	ldr	r2, [r7, #0]
 80012b2:	430a      	orrs	r2, r1
 80012b4:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80012b6:	2300      	movs	r3, #0
 80012b8:	e006      	b.n	80012c8 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012be:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80012c6:	2301      	movs	r3, #1
  }
}
 80012c8:	4618      	mov	r0, r3
 80012ca:	3714      	adds	r7, #20
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bc80      	pop	{r7}
 80012d0:	4770      	bx	lr

080012d2 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80012d2:	b580      	push	{r7, lr}
 80012d4:	b08a      	sub	sp, #40	@ 0x28
 80012d6:	af00      	add	r7, sp, #0
 80012d8:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80012da:	2300      	movs	r3, #0
 80012dc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	695b      	ldr	r3, [r3, #20]
 80012e4:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	685b      	ldr	r3, [r3, #4]
 80012ec:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	689b      	ldr	r3, [r3, #8]
 80012f4:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	68db      	ldr	r3, [r3, #12]
 80012fc:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	691b      	ldr	r3, [r3, #16]
 8001304:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	699b      	ldr	r3, [r3, #24]
 800130c:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800130e:	6a3b      	ldr	r3, [r7, #32]
 8001310:	f003 0301 	and.w	r3, r3, #1
 8001314:	2b00      	cmp	r3, #0
 8001316:	d07c      	beq.n	8001412 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001318:	69bb      	ldr	r3, [r7, #24]
 800131a:	f003 0301 	and.w	r3, r3, #1
 800131e:	2b00      	cmp	r3, #0
 8001320:	d023      	beq.n	800136a <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	2201      	movs	r2, #1
 8001328:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800132a:	69bb      	ldr	r3, [r7, #24]
 800132c:	f003 0302 	and.w	r3, r3, #2
 8001330:	2b00      	cmp	r3, #0
 8001332:	d003      	beq.n	800133c <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001334:	6878      	ldr	r0, [r7, #4]
 8001336:	f000 f983 	bl	8001640 <HAL_CAN_TxMailbox0CompleteCallback>
 800133a:	e016      	b.n	800136a <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800133c:	69bb      	ldr	r3, [r7, #24]
 800133e:	f003 0304 	and.w	r3, r3, #4
 8001342:	2b00      	cmp	r3, #0
 8001344:	d004      	beq.n	8001350 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001348:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800134c:	627b      	str	r3, [r7, #36]	@ 0x24
 800134e:	e00c      	b.n	800136a <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001350:	69bb      	ldr	r3, [r7, #24]
 8001352:	f003 0308 	and.w	r3, r3, #8
 8001356:	2b00      	cmp	r3, #0
 8001358:	d004      	beq.n	8001364 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800135a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800135c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001360:	627b      	str	r3, [r7, #36]	@ 0x24
 8001362:	e002      	b.n	800136a <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001364:	6878      	ldr	r0, [r7, #4]
 8001366:	f000 f986 	bl	8001676 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800136a:	69bb      	ldr	r3, [r7, #24]
 800136c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001370:	2b00      	cmp	r3, #0
 8001372:	d024      	beq.n	80013be <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800137c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800137e:	69bb      	ldr	r3, [r7, #24]
 8001380:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001384:	2b00      	cmp	r3, #0
 8001386:	d003      	beq.n	8001390 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001388:	6878      	ldr	r0, [r7, #4]
 800138a:	f000 f962 	bl	8001652 <HAL_CAN_TxMailbox1CompleteCallback>
 800138e:	e016      	b.n	80013be <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001390:	69bb      	ldr	r3, [r7, #24]
 8001392:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001396:	2b00      	cmp	r3, #0
 8001398:	d004      	beq.n	80013a4 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800139a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800139c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80013a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80013a2:	e00c      	b.n	80013be <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80013a4:	69bb      	ldr	r3, [r7, #24]
 80013a6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d004      	beq.n	80013b8 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80013ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80013b6:	e002      	b.n	80013be <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80013b8:	6878      	ldr	r0, [r7, #4]
 80013ba:	f000 f965 	bl	8001688 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80013be:	69bb      	ldr	r3, [r7, #24]
 80013c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d024      	beq.n	8001412 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80013d0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80013d2:	69bb      	ldr	r3, [r7, #24]
 80013d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d003      	beq.n	80013e4 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80013dc:	6878      	ldr	r0, [r7, #4]
 80013de:	f000 f941 	bl	8001664 <HAL_CAN_TxMailbox2CompleteCallback>
 80013e2:	e016      	b.n	8001412 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80013e4:	69bb      	ldr	r3, [r7, #24]
 80013e6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d004      	beq.n	80013f8 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80013ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013f0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80013f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80013f6:	e00c      	b.n	8001412 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80013f8:	69bb      	ldr	r3, [r7, #24]
 80013fa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d004      	beq.n	800140c <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001404:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001408:	627b      	str	r3, [r7, #36]	@ 0x24
 800140a:	e002      	b.n	8001412 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800140c:	6878      	ldr	r0, [r7, #4]
 800140e:	f000 f944 	bl	800169a <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001412:	6a3b      	ldr	r3, [r7, #32]
 8001414:	f003 0308 	and.w	r3, r3, #8
 8001418:	2b00      	cmp	r3, #0
 800141a:	d00c      	beq.n	8001436 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800141c:	697b      	ldr	r3, [r7, #20]
 800141e:	f003 0310 	and.w	r3, r3, #16
 8001422:	2b00      	cmp	r3, #0
 8001424:	d007      	beq.n	8001436 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001428:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800142c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	2210      	movs	r2, #16
 8001434:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001436:	6a3b      	ldr	r3, [r7, #32]
 8001438:	f003 0304 	and.w	r3, r3, #4
 800143c:	2b00      	cmp	r3, #0
 800143e:	d00b      	beq.n	8001458 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001440:	697b      	ldr	r3, [r7, #20]
 8001442:	f003 0308 	and.w	r3, r3, #8
 8001446:	2b00      	cmp	r3, #0
 8001448:	d006      	beq.n	8001458 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	2208      	movs	r2, #8
 8001450:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001452:	6878      	ldr	r0, [r7, #4]
 8001454:	f000 f92a 	bl	80016ac <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001458:	6a3b      	ldr	r3, [r7, #32]
 800145a:	f003 0302 	and.w	r3, r3, #2
 800145e:	2b00      	cmp	r3, #0
 8001460:	d009      	beq.n	8001476 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	68db      	ldr	r3, [r3, #12]
 8001468:	f003 0303 	and.w	r3, r3, #3
 800146c:	2b00      	cmp	r3, #0
 800146e:	d002      	beq.n	8001476 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001470:	6878      	ldr	r0, [r7, #4]
 8001472:	f7ff f8a3 	bl	80005bc <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001476:	6a3b      	ldr	r3, [r7, #32]
 8001478:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800147c:	2b00      	cmp	r3, #0
 800147e:	d00c      	beq.n	800149a <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001480:	693b      	ldr	r3, [r7, #16]
 8001482:	f003 0310 	and.w	r3, r3, #16
 8001486:	2b00      	cmp	r3, #0
 8001488:	d007      	beq.n	800149a <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800148a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800148c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001490:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	2210      	movs	r2, #16
 8001498:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800149a:	6a3b      	ldr	r3, [r7, #32]
 800149c:	f003 0320 	and.w	r3, r3, #32
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d00b      	beq.n	80014bc <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80014a4:	693b      	ldr	r3, [r7, #16]
 80014a6:	f003 0308 	and.w	r3, r3, #8
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d006      	beq.n	80014bc <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	2208      	movs	r2, #8
 80014b4:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80014b6:	6878      	ldr	r0, [r7, #4]
 80014b8:	f000 f90a 	bl	80016d0 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80014bc:	6a3b      	ldr	r3, [r7, #32]
 80014be:	f003 0310 	and.w	r3, r3, #16
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d009      	beq.n	80014da <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	691b      	ldr	r3, [r3, #16]
 80014cc:	f003 0303 	and.w	r3, r3, #3
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d002      	beq.n	80014da <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80014d4:	6878      	ldr	r0, [r7, #4]
 80014d6:	f000 f8f2 	bl	80016be <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80014da:	6a3b      	ldr	r3, [r7, #32]
 80014dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d00b      	beq.n	80014fc <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80014e4:	69fb      	ldr	r3, [r7, #28]
 80014e6:	f003 0310 	and.w	r3, r3, #16
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d006      	beq.n	80014fc <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	2210      	movs	r2, #16
 80014f4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80014f6:	6878      	ldr	r0, [r7, #4]
 80014f8:	f000 f8f3 	bl	80016e2 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80014fc:	6a3b      	ldr	r3, [r7, #32]
 80014fe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001502:	2b00      	cmp	r3, #0
 8001504:	d00b      	beq.n	800151e <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001506:	69fb      	ldr	r3, [r7, #28]
 8001508:	f003 0308 	and.w	r3, r3, #8
 800150c:	2b00      	cmp	r3, #0
 800150e:	d006      	beq.n	800151e <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	2208      	movs	r2, #8
 8001516:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001518:	6878      	ldr	r0, [r7, #4]
 800151a:	f000 f8eb 	bl	80016f4 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800151e:	6a3b      	ldr	r3, [r7, #32]
 8001520:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001524:	2b00      	cmp	r3, #0
 8001526:	d07b      	beq.n	8001620 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001528:	69fb      	ldr	r3, [r7, #28]
 800152a:	f003 0304 	and.w	r3, r3, #4
 800152e:	2b00      	cmp	r3, #0
 8001530:	d072      	beq.n	8001618 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001532:	6a3b      	ldr	r3, [r7, #32]
 8001534:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001538:	2b00      	cmp	r3, #0
 800153a:	d008      	beq.n	800154e <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001542:	2b00      	cmp	r3, #0
 8001544:	d003      	beq.n	800154e <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001548:	f043 0301 	orr.w	r3, r3, #1
 800154c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800154e:	6a3b      	ldr	r3, [r7, #32]
 8001550:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001554:	2b00      	cmp	r3, #0
 8001556:	d008      	beq.n	800156a <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800155e:	2b00      	cmp	r3, #0
 8001560:	d003      	beq.n	800156a <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001564:	f043 0302 	orr.w	r3, r3, #2
 8001568:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800156a:	6a3b      	ldr	r3, [r7, #32]
 800156c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001570:	2b00      	cmp	r3, #0
 8001572:	d008      	beq.n	8001586 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800157a:	2b00      	cmp	r3, #0
 800157c:	d003      	beq.n	8001586 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800157e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001580:	f043 0304 	orr.w	r3, r3, #4
 8001584:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001586:	6a3b      	ldr	r3, [r7, #32]
 8001588:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800158c:	2b00      	cmp	r3, #0
 800158e:	d043      	beq.n	8001618 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001596:	2b00      	cmp	r3, #0
 8001598:	d03e      	beq.n	8001618 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80015a0:	2b60      	cmp	r3, #96	@ 0x60
 80015a2:	d02b      	beq.n	80015fc <HAL_CAN_IRQHandler+0x32a>
 80015a4:	2b60      	cmp	r3, #96	@ 0x60
 80015a6:	d82e      	bhi.n	8001606 <HAL_CAN_IRQHandler+0x334>
 80015a8:	2b50      	cmp	r3, #80	@ 0x50
 80015aa:	d022      	beq.n	80015f2 <HAL_CAN_IRQHandler+0x320>
 80015ac:	2b50      	cmp	r3, #80	@ 0x50
 80015ae:	d82a      	bhi.n	8001606 <HAL_CAN_IRQHandler+0x334>
 80015b0:	2b40      	cmp	r3, #64	@ 0x40
 80015b2:	d019      	beq.n	80015e8 <HAL_CAN_IRQHandler+0x316>
 80015b4:	2b40      	cmp	r3, #64	@ 0x40
 80015b6:	d826      	bhi.n	8001606 <HAL_CAN_IRQHandler+0x334>
 80015b8:	2b30      	cmp	r3, #48	@ 0x30
 80015ba:	d010      	beq.n	80015de <HAL_CAN_IRQHandler+0x30c>
 80015bc:	2b30      	cmp	r3, #48	@ 0x30
 80015be:	d822      	bhi.n	8001606 <HAL_CAN_IRQHandler+0x334>
 80015c0:	2b10      	cmp	r3, #16
 80015c2:	d002      	beq.n	80015ca <HAL_CAN_IRQHandler+0x2f8>
 80015c4:	2b20      	cmp	r3, #32
 80015c6:	d005      	beq.n	80015d4 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80015c8:	e01d      	b.n	8001606 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80015ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015cc:	f043 0308 	orr.w	r3, r3, #8
 80015d0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80015d2:	e019      	b.n	8001608 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80015d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015d6:	f043 0310 	orr.w	r3, r3, #16
 80015da:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80015dc:	e014      	b.n	8001608 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80015de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015e0:	f043 0320 	orr.w	r3, r3, #32
 80015e4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80015e6:	e00f      	b.n	8001608 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80015e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80015ee:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80015f0:	e00a      	b.n	8001608 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80015f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80015f8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80015fa:	e005      	b.n	8001608 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80015fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001602:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001604:	e000      	b.n	8001608 <HAL_CAN_IRQHandler+0x336>
            break;
 8001606:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	699a      	ldr	r2, [r3, #24]
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8001616:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	2204      	movs	r2, #4
 800161e:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001622:	2b00      	cmp	r3, #0
 8001624:	d008      	beq.n	8001638 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800162a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800162c:	431a      	orrs	r2, r3
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001632:	6878      	ldr	r0, [r7, #4]
 8001634:	f000 f867 	bl	8001706 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001638:	bf00      	nop
 800163a:	3728      	adds	r7, #40	@ 0x28
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}

08001640 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001640:	b480      	push	{r7}
 8001642:	b083      	sub	sp, #12
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001648:	bf00      	nop
 800164a:	370c      	adds	r7, #12
 800164c:	46bd      	mov	sp, r7
 800164e:	bc80      	pop	{r7}
 8001650:	4770      	bx	lr

08001652 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001652:	b480      	push	{r7}
 8001654:	b083      	sub	sp, #12
 8001656:	af00      	add	r7, sp, #0
 8001658:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800165a:	bf00      	nop
 800165c:	370c      	adds	r7, #12
 800165e:	46bd      	mov	sp, r7
 8001660:	bc80      	pop	{r7}
 8001662:	4770      	bx	lr

08001664 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001664:	b480      	push	{r7}
 8001666:	b083      	sub	sp, #12
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800166c:	bf00      	nop
 800166e:	370c      	adds	r7, #12
 8001670:	46bd      	mov	sp, r7
 8001672:	bc80      	pop	{r7}
 8001674:	4770      	bx	lr

08001676 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001676:	b480      	push	{r7}
 8001678:	b083      	sub	sp, #12
 800167a:	af00      	add	r7, sp, #0
 800167c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800167e:	bf00      	nop
 8001680:	370c      	adds	r7, #12
 8001682:	46bd      	mov	sp, r7
 8001684:	bc80      	pop	{r7}
 8001686:	4770      	bx	lr

08001688 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001688:	b480      	push	{r7}
 800168a:	b083      	sub	sp, #12
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001690:	bf00      	nop
 8001692:	370c      	adds	r7, #12
 8001694:	46bd      	mov	sp, r7
 8001696:	bc80      	pop	{r7}
 8001698:	4770      	bx	lr

0800169a <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800169a:	b480      	push	{r7}
 800169c:	b083      	sub	sp, #12
 800169e:	af00      	add	r7, sp, #0
 80016a0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80016a2:	bf00      	nop
 80016a4:	370c      	adds	r7, #12
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bc80      	pop	{r7}
 80016aa:	4770      	bx	lr

080016ac <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b083      	sub	sp, #12
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80016b4:	bf00      	nop
 80016b6:	370c      	adds	r7, #12
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bc80      	pop	{r7}
 80016bc:	4770      	bx	lr

080016be <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80016be:	b480      	push	{r7}
 80016c0:	b083      	sub	sp, #12
 80016c2:	af00      	add	r7, sp, #0
 80016c4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80016c6:	bf00      	nop
 80016c8:	370c      	adds	r7, #12
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bc80      	pop	{r7}
 80016ce:	4770      	bx	lr

080016d0 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80016d0:	b480      	push	{r7}
 80016d2:	b083      	sub	sp, #12
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80016d8:	bf00      	nop
 80016da:	370c      	adds	r7, #12
 80016dc:	46bd      	mov	sp, r7
 80016de:	bc80      	pop	{r7}
 80016e0:	4770      	bx	lr

080016e2 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80016e2:	b480      	push	{r7}
 80016e4:	b083      	sub	sp, #12
 80016e6:	af00      	add	r7, sp, #0
 80016e8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80016ea:	bf00      	nop
 80016ec:	370c      	adds	r7, #12
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bc80      	pop	{r7}
 80016f2:	4770      	bx	lr

080016f4 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80016f4:	b480      	push	{r7}
 80016f6:	b083      	sub	sp, #12
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80016fc:	bf00      	nop
 80016fe:	370c      	adds	r7, #12
 8001700:	46bd      	mov	sp, r7
 8001702:	bc80      	pop	{r7}
 8001704:	4770      	bx	lr

08001706 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001706:	b480      	push	{r7}
 8001708:	b083      	sub	sp, #12
 800170a:	af00      	add	r7, sp, #0
 800170c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800170e:	bf00      	nop
 8001710:	370c      	adds	r7, #12
 8001712:	46bd      	mov	sp, r7
 8001714:	bc80      	pop	{r7}
 8001716:	4770      	bx	lr

08001718 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001718:	b480      	push	{r7}
 800171a:	b085      	sub	sp, #20
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	f003 0307 	and.w	r3, r3, #7
 8001726:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001728:	4b0c      	ldr	r3, [pc, #48]	@ (800175c <__NVIC_SetPriorityGrouping+0x44>)
 800172a:	68db      	ldr	r3, [r3, #12]
 800172c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800172e:	68ba      	ldr	r2, [r7, #8]
 8001730:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001734:	4013      	ands	r3, r2
 8001736:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800173c:	68bb      	ldr	r3, [r7, #8]
 800173e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001740:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001744:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001748:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800174a:	4a04      	ldr	r2, [pc, #16]	@ (800175c <__NVIC_SetPriorityGrouping+0x44>)
 800174c:	68bb      	ldr	r3, [r7, #8]
 800174e:	60d3      	str	r3, [r2, #12]
}
 8001750:	bf00      	nop
 8001752:	3714      	adds	r7, #20
 8001754:	46bd      	mov	sp, r7
 8001756:	bc80      	pop	{r7}
 8001758:	4770      	bx	lr
 800175a:	bf00      	nop
 800175c:	e000ed00 	.word	0xe000ed00

08001760 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001764:	4b04      	ldr	r3, [pc, #16]	@ (8001778 <__NVIC_GetPriorityGrouping+0x18>)
 8001766:	68db      	ldr	r3, [r3, #12]
 8001768:	0a1b      	lsrs	r3, r3, #8
 800176a:	f003 0307 	and.w	r3, r3, #7
}
 800176e:	4618      	mov	r0, r3
 8001770:	46bd      	mov	sp, r7
 8001772:	bc80      	pop	{r7}
 8001774:	4770      	bx	lr
 8001776:	bf00      	nop
 8001778:	e000ed00 	.word	0xe000ed00

0800177c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800177c:	b480      	push	{r7}
 800177e:	b083      	sub	sp, #12
 8001780:	af00      	add	r7, sp, #0
 8001782:	4603      	mov	r3, r0
 8001784:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001786:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800178a:	2b00      	cmp	r3, #0
 800178c:	db0b      	blt.n	80017a6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800178e:	79fb      	ldrb	r3, [r7, #7]
 8001790:	f003 021f 	and.w	r2, r3, #31
 8001794:	4906      	ldr	r1, [pc, #24]	@ (80017b0 <__NVIC_EnableIRQ+0x34>)
 8001796:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800179a:	095b      	lsrs	r3, r3, #5
 800179c:	2001      	movs	r0, #1
 800179e:	fa00 f202 	lsl.w	r2, r0, r2
 80017a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80017a6:	bf00      	nop
 80017a8:	370c      	adds	r7, #12
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bc80      	pop	{r7}
 80017ae:	4770      	bx	lr
 80017b0:	e000e100 	.word	0xe000e100

080017b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017b4:	b480      	push	{r7}
 80017b6:	b083      	sub	sp, #12
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	4603      	mov	r3, r0
 80017bc:	6039      	str	r1, [r7, #0]
 80017be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	db0a      	blt.n	80017de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	b2da      	uxtb	r2, r3
 80017cc:	490c      	ldr	r1, [pc, #48]	@ (8001800 <__NVIC_SetPriority+0x4c>)
 80017ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017d2:	0112      	lsls	r2, r2, #4
 80017d4:	b2d2      	uxtb	r2, r2
 80017d6:	440b      	add	r3, r1
 80017d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017dc:	e00a      	b.n	80017f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	b2da      	uxtb	r2, r3
 80017e2:	4908      	ldr	r1, [pc, #32]	@ (8001804 <__NVIC_SetPriority+0x50>)
 80017e4:	79fb      	ldrb	r3, [r7, #7]
 80017e6:	f003 030f 	and.w	r3, r3, #15
 80017ea:	3b04      	subs	r3, #4
 80017ec:	0112      	lsls	r2, r2, #4
 80017ee:	b2d2      	uxtb	r2, r2
 80017f0:	440b      	add	r3, r1
 80017f2:	761a      	strb	r2, [r3, #24]
}
 80017f4:	bf00      	nop
 80017f6:	370c      	adds	r7, #12
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bc80      	pop	{r7}
 80017fc:	4770      	bx	lr
 80017fe:	bf00      	nop
 8001800:	e000e100 	.word	0xe000e100
 8001804:	e000ed00 	.word	0xe000ed00

08001808 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001808:	b480      	push	{r7}
 800180a:	b089      	sub	sp, #36	@ 0x24
 800180c:	af00      	add	r7, sp, #0
 800180e:	60f8      	str	r0, [r7, #12]
 8001810:	60b9      	str	r1, [r7, #8]
 8001812:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	f003 0307 	and.w	r3, r3, #7
 800181a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800181c:	69fb      	ldr	r3, [r7, #28]
 800181e:	f1c3 0307 	rsb	r3, r3, #7
 8001822:	2b04      	cmp	r3, #4
 8001824:	bf28      	it	cs
 8001826:	2304      	movcs	r3, #4
 8001828:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800182a:	69fb      	ldr	r3, [r7, #28]
 800182c:	3304      	adds	r3, #4
 800182e:	2b06      	cmp	r3, #6
 8001830:	d902      	bls.n	8001838 <NVIC_EncodePriority+0x30>
 8001832:	69fb      	ldr	r3, [r7, #28]
 8001834:	3b03      	subs	r3, #3
 8001836:	e000      	b.n	800183a <NVIC_EncodePriority+0x32>
 8001838:	2300      	movs	r3, #0
 800183a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800183c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001840:	69bb      	ldr	r3, [r7, #24]
 8001842:	fa02 f303 	lsl.w	r3, r2, r3
 8001846:	43da      	mvns	r2, r3
 8001848:	68bb      	ldr	r3, [r7, #8]
 800184a:	401a      	ands	r2, r3
 800184c:	697b      	ldr	r3, [r7, #20]
 800184e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001850:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001854:	697b      	ldr	r3, [r7, #20]
 8001856:	fa01 f303 	lsl.w	r3, r1, r3
 800185a:	43d9      	mvns	r1, r3
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001860:	4313      	orrs	r3, r2
         );
}
 8001862:	4618      	mov	r0, r3
 8001864:	3724      	adds	r7, #36	@ 0x24
 8001866:	46bd      	mov	sp, r7
 8001868:	bc80      	pop	{r7}
 800186a:	4770      	bx	lr

0800186c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b082      	sub	sp, #8
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001874:	6878      	ldr	r0, [r7, #4]
 8001876:	f7ff ff4f 	bl	8001718 <__NVIC_SetPriorityGrouping>
}
 800187a:	bf00      	nop
 800187c:	3708      	adds	r7, #8
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}

08001882 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001882:	b580      	push	{r7, lr}
 8001884:	b086      	sub	sp, #24
 8001886:	af00      	add	r7, sp, #0
 8001888:	4603      	mov	r3, r0
 800188a:	60b9      	str	r1, [r7, #8]
 800188c:	607a      	str	r2, [r7, #4]
 800188e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001890:	2300      	movs	r3, #0
 8001892:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001894:	f7ff ff64 	bl	8001760 <__NVIC_GetPriorityGrouping>
 8001898:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800189a:	687a      	ldr	r2, [r7, #4]
 800189c:	68b9      	ldr	r1, [r7, #8]
 800189e:	6978      	ldr	r0, [r7, #20]
 80018a0:	f7ff ffb2 	bl	8001808 <NVIC_EncodePriority>
 80018a4:	4602      	mov	r2, r0
 80018a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018aa:	4611      	mov	r1, r2
 80018ac:	4618      	mov	r0, r3
 80018ae:	f7ff ff81 	bl	80017b4 <__NVIC_SetPriority>
}
 80018b2:	bf00      	nop
 80018b4:	3718      	adds	r7, #24
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}

080018ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018ba:	b580      	push	{r7, lr}
 80018bc:	b082      	sub	sp, #8
 80018be:	af00      	add	r7, sp, #0
 80018c0:	4603      	mov	r3, r0
 80018c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018c8:	4618      	mov	r0, r3
 80018ca:	f7ff ff57 	bl	800177c <__NVIC_EnableIRQ>
}
 80018ce:	bf00      	nop
 80018d0:	3708      	adds	r7, #8
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
	...

080018d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018d8:	b480      	push	{r7}
 80018da:	b08b      	sub	sp, #44	@ 0x2c
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
 80018e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80018e2:	2300      	movs	r3, #0
 80018e4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80018e6:	2300      	movs	r3, #0
 80018e8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018ea:	e169      	b.n	8001bc0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80018ec:	2201      	movs	r2, #1
 80018ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018f0:	fa02 f303 	lsl.w	r3, r2, r3
 80018f4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	69fa      	ldr	r2, [r7, #28]
 80018fc:	4013      	ands	r3, r2
 80018fe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001900:	69ba      	ldr	r2, [r7, #24]
 8001902:	69fb      	ldr	r3, [r7, #28]
 8001904:	429a      	cmp	r2, r3
 8001906:	f040 8158 	bne.w	8001bba <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	685b      	ldr	r3, [r3, #4]
 800190e:	4a9a      	ldr	r2, [pc, #616]	@ (8001b78 <HAL_GPIO_Init+0x2a0>)
 8001910:	4293      	cmp	r3, r2
 8001912:	d05e      	beq.n	80019d2 <HAL_GPIO_Init+0xfa>
 8001914:	4a98      	ldr	r2, [pc, #608]	@ (8001b78 <HAL_GPIO_Init+0x2a0>)
 8001916:	4293      	cmp	r3, r2
 8001918:	d875      	bhi.n	8001a06 <HAL_GPIO_Init+0x12e>
 800191a:	4a98      	ldr	r2, [pc, #608]	@ (8001b7c <HAL_GPIO_Init+0x2a4>)
 800191c:	4293      	cmp	r3, r2
 800191e:	d058      	beq.n	80019d2 <HAL_GPIO_Init+0xfa>
 8001920:	4a96      	ldr	r2, [pc, #600]	@ (8001b7c <HAL_GPIO_Init+0x2a4>)
 8001922:	4293      	cmp	r3, r2
 8001924:	d86f      	bhi.n	8001a06 <HAL_GPIO_Init+0x12e>
 8001926:	4a96      	ldr	r2, [pc, #600]	@ (8001b80 <HAL_GPIO_Init+0x2a8>)
 8001928:	4293      	cmp	r3, r2
 800192a:	d052      	beq.n	80019d2 <HAL_GPIO_Init+0xfa>
 800192c:	4a94      	ldr	r2, [pc, #592]	@ (8001b80 <HAL_GPIO_Init+0x2a8>)
 800192e:	4293      	cmp	r3, r2
 8001930:	d869      	bhi.n	8001a06 <HAL_GPIO_Init+0x12e>
 8001932:	4a94      	ldr	r2, [pc, #592]	@ (8001b84 <HAL_GPIO_Init+0x2ac>)
 8001934:	4293      	cmp	r3, r2
 8001936:	d04c      	beq.n	80019d2 <HAL_GPIO_Init+0xfa>
 8001938:	4a92      	ldr	r2, [pc, #584]	@ (8001b84 <HAL_GPIO_Init+0x2ac>)
 800193a:	4293      	cmp	r3, r2
 800193c:	d863      	bhi.n	8001a06 <HAL_GPIO_Init+0x12e>
 800193e:	4a92      	ldr	r2, [pc, #584]	@ (8001b88 <HAL_GPIO_Init+0x2b0>)
 8001940:	4293      	cmp	r3, r2
 8001942:	d046      	beq.n	80019d2 <HAL_GPIO_Init+0xfa>
 8001944:	4a90      	ldr	r2, [pc, #576]	@ (8001b88 <HAL_GPIO_Init+0x2b0>)
 8001946:	4293      	cmp	r3, r2
 8001948:	d85d      	bhi.n	8001a06 <HAL_GPIO_Init+0x12e>
 800194a:	2b12      	cmp	r3, #18
 800194c:	d82a      	bhi.n	80019a4 <HAL_GPIO_Init+0xcc>
 800194e:	2b12      	cmp	r3, #18
 8001950:	d859      	bhi.n	8001a06 <HAL_GPIO_Init+0x12e>
 8001952:	a201      	add	r2, pc, #4	@ (adr r2, 8001958 <HAL_GPIO_Init+0x80>)
 8001954:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001958:	080019d3 	.word	0x080019d3
 800195c:	080019ad 	.word	0x080019ad
 8001960:	080019bf 	.word	0x080019bf
 8001964:	08001a01 	.word	0x08001a01
 8001968:	08001a07 	.word	0x08001a07
 800196c:	08001a07 	.word	0x08001a07
 8001970:	08001a07 	.word	0x08001a07
 8001974:	08001a07 	.word	0x08001a07
 8001978:	08001a07 	.word	0x08001a07
 800197c:	08001a07 	.word	0x08001a07
 8001980:	08001a07 	.word	0x08001a07
 8001984:	08001a07 	.word	0x08001a07
 8001988:	08001a07 	.word	0x08001a07
 800198c:	08001a07 	.word	0x08001a07
 8001990:	08001a07 	.word	0x08001a07
 8001994:	08001a07 	.word	0x08001a07
 8001998:	08001a07 	.word	0x08001a07
 800199c:	080019b5 	.word	0x080019b5
 80019a0:	080019c9 	.word	0x080019c9
 80019a4:	4a79      	ldr	r2, [pc, #484]	@ (8001b8c <HAL_GPIO_Init+0x2b4>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d013      	beq.n	80019d2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80019aa:	e02c      	b.n	8001a06 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	68db      	ldr	r3, [r3, #12]
 80019b0:	623b      	str	r3, [r7, #32]
          break;
 80019b2:	e029      	b.n	8001a08 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	68db      	ldr	r3, [r3, #12]
 80019b8:	3304      	adds	r3, #4
 80019ba:	623b      	str	r3, [r7, #32]
          break;
 80019bc:	e024      	b.n	8001a08 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	68db      	ldr	r3, [r3, #12]
 80019c2:	3308      	adds	r3, #8
 80019c4:	623b      	str	r3, [r7, #32]
          break;
 80019c6:	e01f      	b.n	8001a08 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	68db      	ldr	r3, [r3, #12]
 80019cc:	330c      	adds	r3, #12
 80019ce:	623b      	str	r3, [r7, #32]
          break;
 80019d0:	e01a      	b.n	8001a08 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	689b      	ldr	r3, [r3, #8]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d102      	bne.n	80019e0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80019da:	2304      	movs	r3, #4
 80019dc:	623b      	str	r3, [r7, #32]
          break;
 80019de:	e013      	b.n	8001a08 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	689b      	ldr	r3, [r3, #8]
 80019e4:	2b01      	cmp	r3, #1
 80019e6:	d105      	bne.n	80019f4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80019e8:	2308      	movs	r3, #8
 80019ea:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	69fa      	ldr	r2, [r7, #28]
 80019f0:	611a      	str	r2, [r3, #16]
          break;
 80019f2:	e009      	b.n	8001a08 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80019f4:	2308      	movs	r3, #8
 80019f6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	69fa      	ldr	r2, [r7, #28]
 80019fc:	615a      	str	r2, [r3, #20]
          break;
 80019fe:	e003      	b.n	8001a08 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001a00:	2300      	movs	r3, #0
 8001a02:	623b      	str	r3, [r7, #32]
          break;
 8001a04:	e000      	b.n	8001a08 <HAL_GPIO_Init+0x130>
          break;
 8001a06:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001a08:	69bb      	ldr	r3, [r7, #24]
 8001a0a:	2bff      	cmp	r3, #255	@ 0xff
 8001a0c:	d801      	bhi.n	8001a12 <HAL_GPIO_Init+0x13a>
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	e001      	b.n	8001a16 <HAL_GPIO_Init+0x13e>
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	3304      	adds	r3, #4
 8001a16:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001a18:	69bb      	ldr	r3, [r7, #24]
 8001a1a:	2bff      	cmp	r3, #255	@ 0xff
 8001a1c:	d802      	bhi.n	8001a24 <HAL_GPIO_Init+0x14c>
 8001a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a20:	009b      	lsls	r3, r3, #2
 8001a22:	e002      	b.n	8001a2a <HAL_GPIO_Init+0x152>
 8001a24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a26:	3b08      	subs	r3, #8
 8001a28:	009b      	lsls	r3, r3, #2
 8001a2a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001a2c:	697b      	ldr	r3, [r7, #20]
 8001a2e:	681a      	ldr	r2, [r3, #0]
 8001a30:	210f      	movs	r1, #15
 8001a32:	693b      	ldr	r3, [r7, #16]
 8001a34:	fa01 f303 	lsl.w	r3, r1, r3
 8001a38:	43db      	mvns	r3, r3
 8001a3a:	401a      	ands	r2, r3
 8001a3c:	6a39      	ldr	r1, [r7, #32]
 8001a3e:	693b      	ldr	r3, [r7, #16]
 8001a40:	fa01 f303 	lsl.w	r3, r1, r3
 8001a44:	431a      	orrs	r2, r3
 8001a46:	697b      	ldr	r3, [r7, #20]
 8001a48:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	f000 80b1 	beq.w	8001bba <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001a58:	4b4d      	ldr	r3, [pc, #308]	@ (8001b90 <HAL_GPIO_Init+0x2b8>)
 8001a5a:	699b      	ldr	r3, [r3, #24]
 8001a5c:	4a4c      	ldr	r2, [pc, #304]	@ (8001b90 <HAL_GPIO_Init+0x2b8>)
 8001a5e:	f043 0301 	orr.w	r3, r3, #1
 8001a62:	6193      	str	r3, [r2, #24]
 8001a64:	4b4a      	ldr	r3, [pc, #296]	@ (8001b90 <HAL_GPIO_Init+0x2b8>)
 8001a66:	699b      	ldr	r3, [r3, #24]
 8001a68:	f003 0301 	and.w	r3, r3, #1
 8001a6c:	60bb      	str	r3, [r7, #8]
 8001a6e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001a70:	4a48      	ldr	r2, [pc, #288]	@ (8001b94 <HAL_GPIO_Init+0x2bc>)
 8001a72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a74:	089b      	lsrs	r3, r3, #2
 8001a76:	3302      	adds	r3, #2
 8001a78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a7c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001a7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a80:	f003 0303 	and.w	r3, r3, #3
 8001a84:	009b      	lsls	r3, r3, #2
 8001a86:	220f      	movs	r2, #15
 8001a88:	fa02 f303 	lsl.w	r3, r2, r3
 8001a8c:	43db      	mvns	r3, r3
 8001a8e:	68fa      	ldr	r2, [r7, #12]
 8001a90:	4013      	ands	r3, r2
 8001a92:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	4a40      	ldr	r2, [pc, #256]	@ (8001b98 <HAL_GPIO_Init+0x2c0>)
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d013      	beq.n	8001ac4 <HAL_GPIO_Init+0x1ec>
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	4a3f      	ldr	r2, [pc, #252]	@ (8001b9c <HAL_GPIO_Init+0x2c4>)
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d00d      	beq.n	8001ac0 <HAL_GPIO_Init+0x1e8>
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	4a3e      	ldr	r2, [pc, #248]	@ (8001ba0 <HAL_GPIO_Init+0x2c8>)
 8001aa8:	4293      	cmp	r3, r2
 8001aaa:	d007      	beq.n	8001abc <HAL_GPIO_Init+0x1e4>
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	4a3d      	ldr	r2, [pc, #244]	@ (8001ba4 <HAL_GPIO_Init+0x2cc>)
 8001ab0:	4293      	cmp	r3, r2
 8001ab2:	d101      	bne.n	8001ab8 <HAL_GPIO_Init+0x1e0>
 8001ab4:	2303      	movs	r3, #3
 8001ab6:	e006      	b.n	8001ac6 <HAL_GPIO_Init+0x1ee>
 8001ab8:	2304      	movs	r3, #4
 8001aba:	e004      	b.n	8001ac6 <HAL_GPIO_Init+0x1ee>
 8001abc:	2302      	movs	r3, #2
 8001abe:	e002      	b.n	8001ac6 <HAL_GPIO_Init+0x1ee>
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	e000      	b.n	8001ac6 <HAL_GPIO_Init+0x1ee>
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ac8:	f002 0203 	and.w	r2, r2, #3
 8001acc:	0092      	lsls	r2, r2, #2
 8001ace:	4093      	lsls	r3, r2
 8001ad0:	68fa      	ldr	r2, [r7, #12]
 8001ad2:	4313      	orrs	r3, r2
 8001ad4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001ad6:	492f      	ldr	r1, [pc, #188]	@ (8001b94 <HAL_GPIO_Init+0x2bc>)
 8001ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ada:	089b      	lsrs	r3, r3, #2
 8001adc:	3302      	adds	r3, #2
 8001ade:	68fa      	ldr	r2, [r7, #12]
 8001ae0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d006      	beq.n	8001afe <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001af0:	4b2d      	ldr	r3, [pc, #180]	@ (8001ba8 <HAL_GPIO_Init+0x2d0>)
 8001af2:	689a      	ldr	r2, [r3, #8]
 8001af4:	492c      	ldr	r1, [pc, #176]	@ (8001ba8 <HAL_GPIO_Init+0x2d0>)
 8001af6:	69bb      	ldr	r3, [r7, #24]
 8001af8:	4313      	orrs	r3, r2
 8001afa:	608b      	str	r3, [r1, #8]
 8001afc:	e006      	b.n	8001b0c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001afe:	4b2a      	ldr	r3, [pc, #168]	@ (8001ba8 <HAL_GPIO_Init+0x2d0>)
 8001b00:	689a      	ldr	r2, [r3, #8]
 8001b02:	69bb      	ldr	r3, [r7, #24]
 8001b04:	43db      	mvns	r3, r3
 8001b06:	4928      	ldr	r1, [pc, #160]	@ (8001ba8 <HAL_GPIO_Init+0x2d0>)
 8001b08:	4013      	ands	r3, r2
 8001b0a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	685b      	ldr	r3, [r3, #4]
 8001b10:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d006      	beq.n	8001b26 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001b18:	4b23      	ldr	r3, [pc, #140]	@ (8001ba8 <HAL_GPIO_Init+0x2d0>)
 8001b1a:	68da      	ldr	r2, [r3, #12]
 8001b1c:	4922      	ldr	r1, [pc, #136]	@ (8001ba8 <HAL_GPIO_Init+0x2d0>)
 8001b1e:	69bb      	ldr	r3, [r7, #24]
 8001b20:	4313      	orrs	r3, r2
 8001b22:	60cb      	str	r3, [r1, #12]
 8001b24:	e006      	b.n	8001b34 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001b26:	4b20      	ldr	r3, [pc, #128]	@ (8001ba8 <HAL_GPIO_Init+0x2d0>)
 8001b28:	68da      	ldr	r2, [r3, #12]
 8001b2a:	69bb      	ldr	r3, [r7, #24]
 8001b2c:	43db      	mvns	r3, r3
 8001b2e:	491e      	ldr	r1, [pc, #120]	@ (8001ba8 <HAL_GPIO_Init+0x2d0>)
 8001b30:	4013      	ands	r3, r2
 8001b32:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d006      	beq.n	8001b4e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001b40:	4b19      	ldr	r3, [pc, #100]	@ (8001ba8 <HAL_GPIO_Init+0x2d0>)
 8001b42:	685a      	ldr	r2, [r3, #4]
 8001b44:	4918      	ldr	r1, [pc, #96]	@ (8001ba8 <HAL_GPIO_Init+0x2d0>)
 8001b46:	69bb      	ldr	r3, [r7, #24]
 8001b48:	4313      	orrs	r3, r2
 8001b4a:	604b      	str	r3, [r1, #4]
 8001b4c:	e006      	b.n	8001b5c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001b4e:	4b16      	ldr	r3, [pc, #88]	@ (8001ba8 <HAL_GPIO_Init+0x2d0>)
 8001b50:	685a      	ldr	r2, [r3, #4]
 8001b52:	69bb      	ldr	r3, [r7, #24]
 8001b54:	43db      	mvns	r3, r3
 8001b56:	4914      	ldr	r1, [pc, #80]	@ (8001ba8 <HAL_GPIO_Init+0x2d0>)
 8001b58:	4013      	ands	r3, r2
 8001b5a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d021      	beq.n	8001bac <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001b68:	4b0f      	ldr	r3, [pc, #60]	@ (8001ba8 <HAL_GPIO_Init+0x2d0>)
 8001b6a:	681a      	ldr	r2, [r3, #0]
 8001b6c:	490e      	ldr	r1, [pc, #56]	@ (8001ba8 <HAL_GPIO_Init+0x2d0>)
 8001b6e:	69bb      	ldr	r3, [r7, #24]
 8001b70:	4313      	orrs	r3, r2
 8001b72:	600b      	str	r3, [r1, #0]
 8001b74:	e021      	b.n	8001bba <HAL_GPIO_Init+0x2e2>
 8001b76:	bf00      	nop
 8001b78:	10320000 	.word	0x10320000
 8001b7c:	10310000 	.word	0x10310000
 8001b80:	10220000 	.word	0x10220000
 8001b84:	10210000 	.word	0x10210000
 8001b88:	10120000 	.word	0x10120000
 8001b8c:	10110000 	.word	0x10110000
 8001b90:	40021000 	.word	0x40021000
 8001b94:	40010000 	.word	0x40010000
 8001b98:	40010800 	.word	0x40010800
 8001b9c:	40010c00 	.word	0x40010c00
 8001ba0:	40011000 	.word	0x40011000
 8001ba4:	40011400 	.word	0x40011400
 8001ba8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001bac:	4b0b      	ldr	r3, [pc, #44]	@ (8001bdc <HAL_GPIO_Init+0x304>)
 8001bae:	681a      	ldr	r2, [r3, #0]
 8001bb0:	69bb      	ldr	r3, [r7, #24]
 8001bb2:	43db      	mvns	r3, r3
 8001bb4:	4909      	ldr	r1, [pc, #36]	@ (8001bdc <HAL_GPIO_Init+0x304>)
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001bba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bbc:	3301      	adds	r3, #1
 8001bbe:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	681a      	ldr	r2, [r3, #0]
 8001bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bc6:	fa22 f303 	lsr.w	r3, r2, r3
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	f47f ae8e 	bne.w	80018ec <HAL_GPIO_Init+0x14>
  }
}
 8001bd0:	bf00      	nop
 8001bd2:	bf00      	nop
 8001bd4:	372c      	adds	r7, #44	@ 0x2c
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bc80      	pop	{r7}
 8001bda:	4770      	bx	lr
 8001bdc:	40010400 	.word	0x40010400

08001be0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b083      	sub	sp, #12
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
 8001be8:	460b      	mov	r3, r1
 8001bea:	807b      	strh	r3, [r7, #2]
 8001bec:	4613      	mov	r3, r2
 8001bee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001bf0:	787b      	ldrb	r3, [r7, #1]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d003      	beq.n	8001bfe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001bf6:	887a      	ldrh	r2, [r7, #2]
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001bfc:	e003      	b.n	8001c06 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001bfe:	887b      	ldrh	r3, [r7, #2]
 8001c00:	041a      	lsls	r2, r3, #16
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	611a      	str	r2, [r3, #16]
}
 8001c06:	bf00      	nop
 8001c08:	370c      	adds	r7, #12
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bc80      	pop	{r7}
 8001c0e:	4770      	bx	lr

08001c10 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b082      	sub	sp, #8
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	4603      	mov	r3, r0
 8001c18:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001c1a:	4b08      	ldr	r3, [pc, #32]	@ (8001c3c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001c1c:	695a      	ldr	r2, [r3, #20]
 8001c1e:	88fb      	ldrh	r3, [r7, #6]
 8001c20:	4013      	ands	r3, r2
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d006      	beq.n	8001c34 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001c26:	4a05      	ldr	r2, [pc, #20]	@ (8001c3c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001c28:	88fb      	ldrh	r3, [r7, #6]
 8001c2a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001c2c:	88fb      	ldrh	r3, [r7, #6]
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f000 f806 	bl	8001c40 <HAL_GPIO_EXTI_Callback>
  }
}
 8001c34:	bf00      	nop
 8001c36:	3708      	adds	r7, #8
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bd80      	pop	{r7, pc}
 8001c3c:	40010400 	.word	0x40010400

08001c40 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b083      	sub	sp, #12
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	4603      	mov	r3, r0
 8001c48:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001c4a:	bf00      	nop
 8001c4c:	370c      	adds	r7, #12
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bc80      	pop	{r7}
 8001c52:	4770      	bx	lr

08001c54 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b086      	sub	sp, #24
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d101      	bne.n	8001c66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c62:	2301      	movs	r3, #1
 8001c64:	e272      	b.n	800214c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f003 0301 	and.w	r3, r3, #1
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	f000 8087 	beq.w	8001d82 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001c74:	4b92      	ldr	r3, [pc, #584]	@ (8001ec0 <HAL_RCC_OscConfig+0x26c>)
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	f003 030c 	and.w	r3, r3, #12
 8001c7c:	2b04      	cmp	r3, #4
 8001c7e:	d00c      	beq.n	8001c9a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001c80:	4b8f      	ldr	r3, [pc, #572]	@ (8001ec0 <HAL_RCC_OscConfig+0x26c>)
 8001c82:	685b      	ldr	r3, [r3, #4]
 8001c84:	f003 030c 	and.w	r3, r3, #12
 8001c88:	2b08      	cmp	r3, #8
 8001c8a:	d112      	bne.n	8001cb2 <HAL_RCC_OscConfig+0x5e>
 8001c8c:	4b8c      	ldr	r3, [pc, #560]	@ (8001ec0 <HAL_RCC_OscConfig+0x26c>)
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001c98:	d10b      	bne.n	8001cb2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c9a:	4b89      	ldr	r3, [pc, #548]	@ (8001ec0 <HAL_RCC_OscConfig+0x26c>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d06c      	beq.n	8001d80 <HAL_RCC_OscConfig+0x12c>
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d168      	bne.n	8001d80 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001cae:	2301      	movs	r3, #1
 8001cb0:	e24c      	b.n	800214c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001cba:	d106      	bne.n	8001cca <HAL_RCC_OscConfig+0x76>
 8001cbc:	4b80      	ldr	r3, [pc, #512]	@ (8001ec0 <HAL_RCC_OscConfig+0x26c>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	4a7f      	ldr	r2, [pc, #508]	@ (8001ec0 <HAL_RCC_OscConfig+0x26c>)
 8001cc2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001cc6:	6013      	str	r3, [r2, #0]
 8001cc8:	e02e      	b.n	8001d28 <HAL_RCC_OscConfig+0xd4>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	685b      	ldr	r3, [r3, #4]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d10c      	bne.n	8001cec <HAL_RCC_OscConfig+0x98>
 8001cd2:	4b7b      	ldr	r3, [pc, #492]	@ (8001ec0 <HAL_RCC_OscConfig+0x26c>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4a7a      	ldr	r2, [pc, #488]	@ (8001ec0 <HAL_RCC_OscConfig+0x26c>)
 8001cd8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001cdc:	6013      	str	r3, [r2, #0]
 8001cde:	4b78      	ldr	r3, [pc, #480]	@ (8001ec0 <HAL_RCC_OscConfig+0x26c>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	4a77      	ldr	r2, [pc, #476]	@ (8001ec0 <HAL_RCC_OscConfig+0x26c>)
 8001ce4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ce8:	6013      	str	r3, [r2, #0]
 8001cea:	e01d      	b.n	8001d28 <HAL_RCC_OscConfig+0xd4>
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001cf4:	d10c      	bne.n	8001d10 <HAL_RCC_OscConfig+0xbc>
 8001cf6:	4b72      	ldr	r3, [pc, #456]	@ (8001ec0 <HAL_RCC_OscConfig+0x26c>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	4a71      	ldr	r2, [pc, #452]	@ (8001ec0 <HAL_RCC_OscConfig+0x26c>)
 8001cfc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d00:	6013      	str	r3, [r2, #0]
 8001d02:	4b6f      	ldr	r3, [pc, #444]	@ (8001ec0 <HAL_RCC_OscConfig+0x26c>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	4a6e      	ldr	r2, [pc, #440]	@ (8001ec0 <HAL_RCC_OscConfig+0x26c>)
 8001d08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d0c:	6013      	str	r3, [r2, #0]
 8001d0e:	e00b      	b.n	8001d28 <HAL_RCC_OscConfig+0xd4>
 8001d10:	4b6b      	ldr	r3, [pc, #428]	@ (8001ec0 <HAL_RCC_OscConfig+0x26c>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a6a      	ldr	r2, [pc, #424]	@ (8001ec0 <HAL_RCC_OscConfig+0x26c>)
 8001d16:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d1a:	6013      	str	r3, [r2, #0]
 8001d1c:	4b68      	ldr	r3, [pc, #416]	@ (8001ec0 <HAL_RCC_OscConfig+0x26c>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4a67      	ldr	r2, [pc, #412]	@ (8001ec0 <HAL_RCC_OscConfig+0x26c>)
 8001d22:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d26:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d013      	beq.n	8001d58 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d30:	f7fe ff50 	bl	8000bd4 <HAL_GetTick>
 8001d34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d36:	e008      	b.n	8001d4a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d38:	f7fe ff4c 	bl	8000bd4 <HAL_GetTick>
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	693b      	ldr	r3, [r7, #16]
 8001d40:	1ad3      	subs	r3, r2, r3
 8001d42:	2b64      	cmp	r3, #100	@ 0x64
 8001d44:	d901      	bls.n	8001d4a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001d46:	2303      	movs	r3, #3
 8001d48:	e200      	b.n	800214c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d4a:	4b5d      	ldr	r3, [pc, #372]	@ (8001ec0 <HAL_RCC_OscConfig+0x26c>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d0f0      	beq.n	8001d38 <HAL_RCC_OscConfig+0xe4>
 8001d56:	e014      	b.n	8001d82 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d58:	f7fe ff3c 	bl	8000bd4 <HAL_GetTick>
 8001d5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d5e:	e008      	b.n	8001d72 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d60:	f7fe ff38 	bl	8000bd4 <HAL_GetTick>
 8001d64:	4602      	mov	r2, r0
 8001d66:	693b      	ldr	r3, [r7, #16]
 8001d68:	1ad3      	subs	r3, r2, r3
 8001d6a:	2b64      	cmp	r3, #100	@ 0x64
 8001d6c:	d901      	bls.n	8001d72 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001d6e:	2303      	movs	r3, #3
 8001d70:	e1ec      	b.n	800214c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d72:	4b53      	ldr	r3, [pc, #332]	@ (8001ec0 <HAL_RCC_OscConfig+0x26c>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d1f0      	bne.n	8001d60 <HAL_RCC_OscConfig+0x10c>
 8001d7e:	e000      	b.n	8001d82 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d80:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f003 0302 	and.w	r3, r3, #2
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d063      	beq.n	8001e56 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d8e:	4b4c      	ldr	r3, [pc, #304]	@ (8001ec0 <HAL_RCC_OscConfig+0x26c>)
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	f003 030c 	and.w	r3, r3, #12
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d00b      	beq.n	8001db2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001d9a:	4b49      	ldr	r3, [pc, #292]	@ (8001ec0 <HAL_RCC_OscConfig+0x26c>)
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	f003 030c 	and.w	r3, r3, #12
 8001da2:	2b08      	cmp	r3, #8
 8001da4:	d11c      	bne.n	8001de0 <HAL_RCC_OscConfig+0x18c>
 8001da6:	4b46      	ldr	r3, [pc, #280]	@ (8001ec0 <HAL_RCC_OscConfig+0x26c>)
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d116      	bne.n	8001de0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001db2:	4b43      	ldr	r3, [pc, #268]	@ (8001ec0 <HAL_RCC_OscConfig+0x26c>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f003 0302 	and.w	r3, r3, #2
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d005      	beq.n	8001dca <HAL_RCC_OscConfig+0x176>
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	691b      	ldr	r3, [r3, #16]
 8001dc2:	2b01      	cmp	r3, #1
 8001dc4:	d001      	beq.n	8001dca <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	e1c0      	b.n	800214c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dca:	4b3d      	ldr	r3, [pc, #244]	@ (8001ec0 <HAL_RCC_OscConfig+0x26c>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	695b      	ldr	r3, [r3, #20]
 8001dd6:	00db      	lsls	r3, r3, #3
 8001dd8:	4939      	ldr	r1, [pc, #228]	@ (8001ec0 <HAL_RCC_OscConfig+0x26c>)
 8001dda:	4313      	orrs	r3, r2
 8001ddc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001dde:	e03a      	b.n	8001e56 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	691b      	ldr	r3, [r3, #16]
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d020      	beq.n	8001e2a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001de8:	4b36      	ldr	r3, [pc, #216]	@ (8001ec4 <HAL_RCC_OscConfig+0x270>)
 8001dea:	2201      	movs	r2, #1
 8001dec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dee:	f7fe fef1 	bl	8000bd4 <HAL_GetTick>
 8001df2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001df4:	e008      	b.n	8001e08 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001df6:	f7fe feed 	bl	8000bd4 <HAL_GetTick>
 8001dfa:	4602      	mov	r2, r0
 8001dfc:	693b      	ldr	r3, [r7, #16]
 8001dfe:	1ad3      	subs	r3, r2, r3
 8001e00:	2b02      	cmp	r3, #2
 8001e02:	d901      	bls.n	8001e08 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001e04:	2303      	movs	r3, #3
 8001e06:	e1a1      	b.n	800214c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e08:	4b2d      	ldr	r3, [pc, #180]	@ (8001ec0 <HAL_RCC_OscConfig+0x26c>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f003 0302 	and.w	r3, r3, #2
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d0f0      	beq.n	8001df6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e14:	4b2a      	ldr	r3, [pc, #168]	@ (8001ec0 <HAL_RCC_OscConfig+0x26c>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	695b      	ldr	r3, [r3, #20]
 8001e20:	00db      	lsls	r3, r3, #3
 8001e22:	4927      	ldr	r1, [pc, #156]	@ (8001ec0 <HAL_RCC_OscConfig+0x26c>)
 8001e24:	4313      	orrs	r3, r2
 8001e26:	600b      	str	r3, [r1, #0]
 8001e28:	e015      	b.n	8001e56 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e2a:	4b26      	ldr	r3, [pc, #152]	@ (8001ec4 <HAL_RCC_OscConfig+0x270>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e30:	f7fe fed0 	bl	8000bd4 <HAL_GetTick>
 8001e34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e36:	e008      	b.n	8001e4a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e38:	f7fe fecc 	bl	8000bd4 <HAL_GetTick>
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	693b      	ldr	r3, [r7, #16]
 8001e40:	1ad3      	subs	r3, r2, r3
 8001e42:	2b02      	cmp	r3, #2
 8001e44:	d901      	bls.n	8001e4a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001e46:	2303      	movs	r3, #3
 8001e48:	e180      	b.n	800214c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e4a:	4b1d      	ldr	r3, [pc, #116]	@ (8001ec0 <HAL_RCC_OscConfig+0x26c>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f003 0302 	and.w	r3, r3, #2
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d1f0      	bne.n	8001e38 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f003 0308 	and.w	r3, r3, #8
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d03a      	beq.n	8001ed8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	699b      	ldr	r3, [r3, #24]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d019      	beq.n	8001e9e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e6a:	4b17      	ldr	r3, [pc, #92]	@ (8001ec8 <HAL_RCC_OscConfig+0x274>)
 8001e6c:	2201      	movs	r2, #1
 8001e6e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e70:	f7fe feb0 	bl	8000bd4 <HAL_GetTick>
 8001e74:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e76:	e008      	b.n	8001e8a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e78:	f7fe feac 	bl	8000bd4 <HAL_GetTick>
 8001e7c:	4602      	mov	r2, r0
 8001e7e:	693b      	ldr	r3, [r7, #16]
 8001e80:	1ad3      	subs	r3, r2, r3
 8001e82:	2b02      	cmp	r3, #2
 8001e84:	d901      	bls.n	8001e8a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001e86:	2303      	movs	r3, #3
 8001e88:	e160      	b.n	800214c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e8a:	4b0d      	ldr	r3, [pc, #52]	@ (8001ec0 <HAL_RCC_OscConfig+0x26c>)
 8001e8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e8e:	f003 0302 	and.w	r3, r3, #2
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d0f0      	beq.n	8001e78 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001e96:	2001      	movs	r0, #1
 8001e98:	f000 fafe 	bl	8002498 <RCC_Delay>
 8001e9c:	e01c      	b.n	8001ed8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e9e:	4b0a      	ldr	r3, [pc, #40]	@ (8001ec8 <HAL_RCC_OscConfig+0x274>)
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ea4:	f7fe fe96 	bl	8000bd4 <HAL_GetTick>
 8001ea8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001eaa:	e00f      	b.n	8001ecc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001eac:	f7fe fe92 	bl	8000bd4 <HAL_GetTick>
 8001eb0:	4602      	mov	r2, r0
 8001eb2:	693b      	ldr	r3, [r7, #16]
 8001eb4:	1ad3      	subs	r3, r2, r3
 8001eb6:	2b02      	cmp	r3, #2
 8001eb8:	d908      	bls.n	8001ecc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001eba:	2303      	movs	r3, #3
 8001ebc:	e146      	b.n	800214c <HAL_RCC_OscConfig+0x4f8>
 8001ebe:	bf00      	nop
 8001ec0:	40021000 	.word	0x40021000
 8001ec4:	42420000 	.word	0x42420000
 8001ec8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ecc:	4b92      	ldr	r3, [pc, #584]	@ (8002118 <HAL_RCC_OscConfig+0x4c4>)
 8001ece:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ed0:	f003 0302 	and.w	r3, r3, #2
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d1e9      	bne.n	8001eac <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f003 0304 	and.w	r3, r3, #4
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	f000 80a6 	beq.w	8002032 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001eea:	4b8b      	ldr	r3, [pc, #556]	@ (8002118 <HAL_RCC_OscConfig+0x4c4>)
 8001eec:	69db      	ldr	r3, [r3, #28]
 8001eee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d10d      	bne.n	8001f12 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ef6:	4b88      	ldr	r3, [pc, #544]	@ (8002118 <HAL_RCC_OscConfig+0x4c4>)
 8001ef8:	69db      	ldr	r3, [r3, #28]
 8001efa:	4a87      	ldr	r2, [pc, #540]	@ (8002118 <HAL_RCC_OscConfig+0x4c4>)
 8001efc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f00:	61d3      	str	r3, [r2, #28]
 8001f02:	4b85      	ldr	r3, [pc, #532]	@ (8002118 <HAL_RCC_OscConfig+0x4c4>)
 8001f04:	69db      	ldr	r3, [r3, #28]
 8001f06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f0a:	60bb      	str	r3, [r7, #8]
 8001f0c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f12:	4b82      	ldr	r3, [pc, #520]	@ (800211c <HAL_RCC_OscConfig+0x4c8>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d118      	bne.n	8001f50 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f1e:	4b7f      	ldr	r3, [pc, #508]	@ (800211c <HAL_RCC_OscConfig+0x4c8>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	4a7e      	ldr	r2, [pc, #504]	@ (800211c <HAL_RCC_OscConfig+0x4c8>)
 8001f24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f28:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f2a:	f7fe fe53 	bl	8000bd4 <HAL_GetTick>
 8001f2e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f30:	e008      	b.n	8001f44 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f32:	f7fe fe4f 	bl	8000bd4 <HAL_GetTick>
 8001f36:	4602      	mov	r2, r0
 8001f38:	693b      	ldr	r3, [r7, #16]
 8001f3a:	1ad3      	subs	r3, r2, r3
 8001f3c:	2b64      	cmp	r3, #100	@ 0x64
 8001f3e:	d901      	bls.n	8001f44 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001f40:	2303      	movs	r3, #3
 8001f42:	e103      	b.n	800214c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f44:	4b75      	ldr	r3, [pc, #468]	@ (800211c <HAL_RCC_OscConfig+0x4c8>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d0f0      	beq.n	8001f32 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	68db      	ldr	r3, [r3, #12]
 8001f54:	2b01      	cmp	r3, #1
 8001f56:	d106      	bne.n	8001f66 <HAL_RCC_OscConfig+0x312>
 8001f58:	4b6f      	ldr	r3, [pc, #444]	@ (8002118 <HAL_RCC_OscConfig+0x4c4>)
 8001f5a:	6a1b      	ldr	r3, [r3, #32]
 8001f5c:	4a6e      	ldr	r2, [pc, #440]	@ (8002118 <HAL_RCC_OscConfig+0x4c4>)
 8001f5e:	f043 0301 	orr.w	r3, r3, #1
 8001f62:	6213      	str	r3, [r2, #32]
 8001f64:	e02d      	b.n	8001fc2 <HAL_RCC_OscConfig+0x36e>
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	68db      	ldr	r3, [r3, #12]
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d10c      	bne.n	8001f88 <HAL_RCC_OscConfig+0x334>
 8001f6e:	4b6a      	ldr	r3, [pc, #424]	@ (8002118 <HAL_RCC_OscConfig+0x4c4>)
 8001f70:	6a1b      	ldr	r3, [r3, #32]
 8001f72:	4a69      	ldr	r2, [pc, #420]	@ (8002118 <HAL_RCC_OscConfig+0x4c4>)
 8001f74:	f023 0301 	bic.w	r3, r3, #1
 8001f78:	6213      	str	r3, [r2, #32]
 8001f7a:	4b67      	ldr	r3, [pc, #412]	@ (8002118 <HAL_RCC_OscConfig+0x4c4>)
 8001f7c:	6a1b      	ldr	r3, [r3, #32]
 8001f7e:	4a66      	ldr	r2, [pc, #408]	@ (8002118 <HAL_RCC_OscConfig+0x4c4>)
 8001f80:	f023 0304 	bic.w	r3, r3, #4
 8001f84:	6213      	str	r3, [r2, #32]
 8001f86:	e01c      	b.n	8001fc2 <HAL_RCC_OscConfig+0x36e>
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	68db      	ldr	r3, [r3, #12]
 8001f8c:	2b05      	cmp	r3, #5
 8001f8e:	d10c      	bne.n	8001faa <HAL_RCC_OscConfig+0x356>
 8001f90:	4b61      	ldr	r3, [pc, #388]	@ (8002118 <HAL_RCC_OscConfig+0x4c4>)
 8001f92:	6a1b      	ldr	r3, [r3, #32]
 8001f94:	4a60      	ldr	r2, [pc, #384]	@ (8002118 <HAL_RCC_OscConfig+0x4c4>)
 8001f96:	f043 0304 	orr.w	r3, r3, #4
 8001f9a:	6213      	str	r3, [r2, #32]
 8001f9c:	4b5e      	ldr	r3, [pc, #376]	@ (8002118 <HAL_RCC_OscConfig+0x4c4>)
 8001f9e:	6a1b      	ldr	r3, [r3, #32]
 8001fa0:	4a5d      	ldr	r2, [pc, #372]	@ (8002118 <HAL_RCC_OscConfig+0x4c4>)
 8001fa2:	f043 0301 	orr.w	r3, r3, #1
 8001fa6:	6213      	str	r3, [r2, #32]
 8001fa8:	e00b      	b.n	8001fc2 <HAL_RCC_OscConfig+0x36e>
 8001faa:	4b5b      	ldr	r3, [pc, #364]	@ (8002118 <HAL_RCC_OscConfig+0x4c4>)
 8001fac:	6a1b      	ldr	r3, [r3, #32]
 8001fae:	4a5a      	ldr	r2, [pc, #360]	@ (8002118 <HAL_RCC_OscConfig+0x4c4>)
 8001fb0:	f023 0301 	bic.w	r3, r3, #1
 8001fb4:	6213      	str	r3, [r2, #32]
 8001fb6:	4b58      	ldr	r3, [pc, #352]	@ (8002118 <HAL_RCC_OscConfig+0x4c4>)
 8001fb8:	6a1b      	ldr	r3, [r3, #32]
 8001fba:	4a57      	ldr	r2, [pc, #348]	@ (8002118 <HAL_RCC_OscConfig+0x4c4>)
 8001fbc:	f023 0304 	bic.w	r3, r3, #4
 8001fc0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	68db      	ldr	r3, [r3, #12]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d015      	beq.n	8001ff6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fca:	f7fe fe03 	bl	8000bd4 <HAL_GetTick>
 8001fce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fd0:	e00a      	b.n	8001fe8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fd2:	f7fe fdff 	bl	8000bd4 <HAL_GetTick>
 8001fd6:	4602      	mov	r2, r0
 8001fd8:	693b      	ldr	r3, [r7, #16]
 8001fda:	1ad3      	subs	r3, r2, r3
 8001fdc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d901      	bls.n	8001fe8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001fe4:	2303      	movs	r3, #3
 8001fe6:	e0b1      	b.n	800214c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fe8:	4b4b      	ldr	r3, [pc, #300]	@ (8002118 <HAL_RCC_OscConfig+0x4c4>)
 8001fea:	6a1b      	ldr	r3, [r3, #32]
 8001fec:	f003 0302 	and.w	r3, r3, #2
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d0ee      	beq.n	8001fd2 <HAL_RCC_OscConfig+0x37e>
 8001ff4:	e014      	b.n	8002020 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ff6:	f7fe fded 	bl	8000bd4 <HAL_GetTick>
 8001ffa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ffc:	e00a      	b.n	8002014 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ffe:	f7fe fde9 	bl	8000bd4 <HAL_GetTick>
 8002002:	4602      	mov	r2, r0
 8002004:	693b      	ldr	r3, [r7, #16]
 8002006:	1ad3      	subs	r3, r2, r3
 8002008:	f241 3288 	movw	r2, #5000	@ 0x1388
 800200c:	4293      	cmp	r3, r2
 800200e:	d901      	bls.n	8002014 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002010:	2303      	movs	r3, #3
 8002012:	e09b      	b.n	800214c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002014:	4b40      	ldr	r3, [pc, #256]	@ (8002118 <HAL_RCC_OscConfig+0x4c4>)
 8002016:	6a1b      	ldr	r3, [r3, #32]
 8002018:	f003 0302 	and.w	r3, r3, #2
 800201c:	2b00      	cmp	r3, #0
 800201e:	d1ee      	bne.n	8001ffe <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002020:	7dfb      	ldrb	r3, [r7, #23]
 8002022:	2b01      	cmp	r3, #1
 8002024:	d105      	bne.n	8002032 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002026:	4b3c      	ldr	r3, [pc, #240]	@ (8002118 <HAL_RCC_OscConfig+0x4c4>)
 8002028:	69db      	ldr	r3, [r3, #28]
 800202a:	4a3b      	ldr	r2, [pc, #236]	@ (8002118 <HAL_RCC_OscConfig+0x4c4>)
 800202c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002030:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	69db      	ldr	r3, [r3, #28]
 8002036:	2b00      	cmp	r3, #0
 8002038:	f000 8087 	beq.w	800214a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800203c:	4b36      	ldr	r3, [pc, #216]	@ (8002118 <HAL_RCC_OscConfig+0x4c4>)
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	f003 030c 	and.w	r3, r3, #12
 8002044:	2b08      	cmp	r3, #8
 8002046:	d061      	beq.n	800210c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	69db      	ldr	r3, [r3, #28]
 800204c:	2b02      	cmp	r3, #2
 800204e:	d146      	bne.n	80020de <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002050:	4b33      	ldr	r3, [pc, #204]	@ (8002120 <HAL_RCC_OscConfig+0x4cc>)
 8002052:	2200      	movs	r2, #0
 8002054:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002056:	f7fe fdbd 	bl	8000bd4 <HAL_GetTick>
 800205a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800205c:	e008      	b.n	8002070 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800205e:	f7fe fdb9 	bl	8000bd4 <HAL_GetTick>
 8002062:	4602      	mov	r2, r0
 8002064:	693b      	ldr	r3, [r7, #16]
 8002066:	1ad3      	subs	r3, r2, r3
 8002068:	2b02      	cmp	r3, #2
 800206a:	d901      	bls.n	8002070 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800206c:	2303      	movs	r3, #3
 800206e:	e06d      	b.n	800214c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002070:	4b29      	ldr	r3, [pc, #164]	@ (8002118 <HAL_RCC_OscConfig+0x4c4>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002078:	2b00      	cmp	r3, #0
 800207a:	d1f0      	bne.n	800205e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6a1b      	ldr	r3, [r3, #32]
 8002080:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002084:	d108      	bne.n	8002098 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002086:	4b24      	ldr	r3, [pc, #144]	@ (8002118 <HAL_RCC_OscConfig+0x4c4>)
 8002088:	685b      	ldr	r3, [r3, #4]
 800208a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	689b      	ldr	r3, [r3, #8]
 8002092:	4921      	ldr	r1, [pc, #132]	@ (8002118 <HAL_RCC_OscConfig+0x4c4>)
 8002094:	4313      	orrs	r3, r2
 8002096:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002098:	4b1f      	ldr	r3, [pc, #124]	@ (8002118 <HAL_RCC_OscConfig+0x4c4>)
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6a19      	ldr	r1, [r3, #32]
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020a8:	430b      	orrs	r3, r1
 80020aa:	491b      	ldr	r1, [pc, #108]	@ (8002118 <HAL_RCC_OscConfig+0x4c4>)
 80020ac:	4313      	orrs	r3, r2
 80020ae:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80020b0:	4b1b      	ldr	r3, [pc, #108]	@ (8002120 <HAL_RCC_OscConfig+0x4cc>)
 80020b2:	2201      	movs	r2, #1
 80020b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020b6:	f7fe fd8d 	bl	8000bd4 <HAL_GetTick>
 80020ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80020bc:	e008      	b.n	80020d0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020be:	f7fe fd89 	bl	8000bd4 <HAL_GetTick>
 80020c2:	4602      	mov	r2, r0
 80020c4:	693b      	ldr	r3, [r7, #16]
 80020c6:	1ad3      	subs	r3, r2, r3
 80020c8:	2b02      	cmp	r3, #2
 80020ca:	d901      	bls.n	80020d0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80020cc:	2303      	movs	r3, #3
 80020ce:	e03d      	b.n	800214c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80020d0:	4b11      	ldr	r3, [pc, #68]	@ (8002118 <HAL_RCC_OscConfig+0x4c4>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d0f0      	beq.n	80020be <HAL_RCC_OscConfig+0x46a>
 80020dc:	e035      	b.n	800214a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020de:	4b10      	ldr	r3, [pc, #64]	@ (8002120 <HAL_RCC_OscConfig+0x4cc>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020e4:	f7fe fd76 	bl	8000bd4 <HAL_GetTick>
 80020e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020ea:	e008      	b.n	80020fe <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020ec:	f7fe fd72 	bl	8000bd4 <HAL_GetTick>
 80020f0:	4602      	mov	r2, r0
 80020f2:	693b      	ldr	r3, [r7, #16]
 80020f4:	1ad3      	subs	r3, r2, r3
 80020f6:	2b02      	cmp	r3, #2
 80020f8:	d901      	bls.n	80020fe <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80020fa:	2303      	movs	r3, #3
 80020fc:	e026      	b.n	800214c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020fe:	4b06      	ldr	r3, [pc, #24]	@ (8002118 <HAL_RCC_OscConfig+0x4c4>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002106:	2b00      	cmp	r3, #0
 8002108:	d1f0      	bne.n	80020ec <HAL_RCC_OscConfig+0x498>
 800210a:	e01e      	b.n	800214a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	69db      	ldr	r3, [r3, #28]
 8002110:	2b01      	cmp	r3, #1
 8002112:	d107      	bne.n	8002124 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002114:	2301      	movs	r3, #1
 8002116:	e019      	b.n	800214c <HAL_RCC_OscConfig+0x4f8>
 8002118:	40021000 	.word	0x40021000
 800211c:	40007000 	.word	0x40007000
 8002120:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002124:	4b0b      	ldr	r3, [pc, #44]	@ (8002154 <HAL_RCC_OscConfig+0x500>)
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6a1b      	ldr	r3, [r3, #32]
 8002134:	429a      	cmp	r2, r3
 8002136:	d106      	bne.n	8002146 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002142:	429a      	cmp	r2, r3
 8002144:	d001      	beq.n	800214a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002146:	2301      	movs	r3, #1
 8002148:	e000      	b.n	800214c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800214a:	2300      	movs	r3, #0
}
 800214c:	4618      	mov	r0, r3
 800214e:	3718      	adds	r7, #24
 8002150:	46bd      	mov	sp, r7
 8002152:	bd80      	pop	{r7, pc}
 8002154:	40021000 	.word	0x40021000

08002158 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b084      	sub	sp, #16
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
 8002160:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2b00      	cmp	r3, #0
 8002166:	d101      	bne.n	800216c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002168:	2301      	movs	r3, #1
 800216a:	e0d0      	b.n	800230e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800216c:	4b6a      	ldr	r3, [pc, #424]	@ (8002318 <HAL_RCC_ClockConfig+0x1c0>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f003 0307 	and.w	r3, r3, #7
 8002174:	683a      	ldr	r2, [r7, #0]
 8002176:	429a      	cmp	r2, r3
 8002178:	d910      	bls.n	800219c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800217a:	4b67      	ldr	r3, [pc, #412]	@ (8002318 <HAL_RCC_ClockConfig+0x1c0>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f023 0207 	bic.w	r2, r3, #7
 8002182:	4965      	ldr	r1, [pc, #404]	@ (8002318 <HAL_RCC_ClockConfig+0x1c0>)
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	4313      	orrs	r3, r2
 8002188:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800218a:	4b63      	ldr	r3, [pc, #396]	@ (8002318 <HAL_RCC_ClockConfig+0x1c0>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f003 0307 	and.w	r3, r3, #7
 8002192:	683a      	ldr	r2, [r7, #0]
 8002194:	429a      	cmp	r2, r3
 8002196:	d001      	beq.n	800219c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002198:	2301      	movs	r3, #1
 800219a:	e0b8      	b.n	800230e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f003 0302 	and.w	r3, r3, #2
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d020      	beq.n	80021ea <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f003 0304 	and.w	r3, r3, #4
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d005      	beq.n	80021c0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80021b4:	4b59      	ldr	r3, [pc, #356]	@ (800231c <HAL_RCC_ClockConfig+0x1c4>)
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	4a58      	ldr	r2, [pc, #352]	@ (800231c <HAL_RCC_ClockConfig+0x1c4>)
 80021ba:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80021be:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f003 0308 	and.w	r3, r3, #8
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d005      	beq.n	80021d8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80021cc:	4b53      	ldr	r3, [pc, #332]	@ (800231c <HAL_RCC_ClockConfig+0x1c4>)
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	4a52      	ldr	r2, [pc, #328]	@ (800231c <HAL_RCC_ClockConfig+0x1c4>)
 80021d2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80021d6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021d8:	4b50      	ldr	r3, [pc, #320]	@ (800231c <HAL_RCC_ClockConfig+0x1c4>)
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	689b      	ldr	r3, [r3, #8]
 80021e4:	494d      	ldr	r1, [pc, #308]	@ (800231c <HAL_RCC_ClockConfig+0x1c4>)
 80021e6:	4313      	orrs	r3, r2
 80021e8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f003 0301 	and.w	r3, r3, #1
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d040      	beq.n	8002278 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	685b      	ldr	r3, [r3, #4]
 80021fa:	2b01      	cmp	r3, #1
 80021fc:	d107      	bne.n	800220e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021fe:	4b47      	ldr	r3, [pc, #284]	@ (800231c <HAL_RCC_ClockConfig+0x1c4>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002206:	2b00      	cmp	r3, #0
 8002208:	d115      	bne.n	8002236 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800220a:	2301      	movs	r3, #1
 800220c:	e07f      	b.n	800230e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	2b02      	cmp	r3, #2
 8002214:	d107      	bne.n	8002226 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002216:	4b41      	ldr	r3, [pc, #260]	@ (800231c <HAL_RCC_ClockConfig+0x1c4>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800221e:	2b00      	cmp	r3, #0
 8002220:	d109      	bne.n	8002236 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002222:	2301      	movs	r3, #1
 8002224:	e073      	b.n	800230e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002226:	4b3d      	ldr	r3, [pc, #244]	@ (800231c <HAL_RCC_ClockConfig+0x1c4>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f003 0302 	and.w	r3, r3, #2
 800222e:	2b00      	cmp	r3, #0
 8002230:	d101      	bne.n	8002236 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002232:	2301      	movs	r3, #1
 8002234:	e06b      	b.n	800230e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002236:	4b39      	ldr	r3, [pc, #228]	@ (800231c <HAL_RCC_ClockConfig+0x1c4>)
 8002238:	685b      	ldr	r3, [r3, #4]
 800223a:	f023 0203 	bic.w	r2, r3, #3
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	4936      	ldr	r1, [pc, #216]	@ (800231c <HAL_RCC_ClockConfig+0x1c4>)
 8002244:	4313      	orrs	r3, r2
 8002246:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002248:	f7fe fcc4 	bl	8000bd4 <HAL_GetTick>
 800224c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800224e:	e00a      	b.n	8002266 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002250:	f7fe fcc0 	bl	8000bd4 <HAL_GetTick>
 8002254:	4602      	mov	r2, r0
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	1ad3      	subs	r3, r2, r3
 800225a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800225e:	4293      	cmp	r3, r2
 8002260:	d901      	bls.n	8002266 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002262:	2303      	movs	r3, #3
 8002264:	e053      	b.n	800230e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002266:	4b2d      	ldr	r3, [pc, #180]	@ (800231c <HAL_RCC_ClockConfig+0x1c4>)
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	f003 020c 	and.w	r2, r3, #12
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	009b      	lsls	r3, r3, #2
 8002274:	429a      	cmp	r2, r3
 8002276:	d1eb      	bne.n	8002250 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002278:	4b27      	ldr	r3, [pc, #156]	@ (8002318 <HAL_RCC_ClockConfig+0x1c0>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f003 0307 	and.w	r3, r3, #7
 8002280:	683a      	ldr	r2, [r7, #0]
 8002282:	429a      	cmp	r2, r3
 8002284:	d210      	bcs.n	80022a8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002286:	4b24      	ldr	r3, [pc, #144]	@ (8002318 <HAL_RCC_ClockConfig+0x1c0>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f023 0207 	bic.w	r2, r3, #7
 800228e:	4922      	ldr	r1, [pc, #136]	@ (8002318 <HAL_RCC_ClockConfig+0x1c0>)
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	4313      	orrs	r3, r2
 8002294:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002296:	4b20      	ldr	r3, [pc, #128]	@ (8002318 <HAL_RCC_ClockConfig+0x1c0>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f003 0307 	and.w	r3, r3, #7
 800229e:	683a      	ldr	r2, [r7, #0]
 80022a0:	429a      	cmp	r2, r3
 80022a2:	d001      	beq.n	80022a8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80022a4:	2301      	movs	r3, #1
 80022a6:	e032      	b.n	800230e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f003 0304 	and.w	r3, r3, #4
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d008      	beq.n	80022c6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80022b4:	4b19      	ldr	r3, [pc, #100]	@ (800231c <HAL_RCC_ClockConfig+0x1c4>)
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	68db      	ldr	r3, [r3, #12]
 80022c0:	4916      	ldr	r1, [pc, #88]	@ (800231c <HAL_RCC_ClockConfig+0x1c4>)
 80022c2:	4313      	orrs	r3, r2
 80022c4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f003 0308 	and.w	r3, r3, #8
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d009      	beq.n	80022e6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80022d2:	4b12      	ldr	r3, [pc, #72]	@ (800231c <HAL_RCC_ClockConfig+0x1c4>)
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	691b      	ldr	r3, [r3, #16]
 80022de:	00db      	lsls	r3, r3, #3
 80022e0:	490e      	ldr	r1, [pc, #56]	@ (800231c <HAL_RCC_ClockConfig+0x1c4>)
 80022e2:	4313      	orrs	r3, r2
 80022e4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80022e6:	f000 f821 	bl	800232c <HAL_RCC_GetSysClockFreq>
 80022ea:	4602      	mov	r2, r0
 80022ec:	4b0b      	ldr	r3, [pc, #44]	@ (800231c <HAL_RCC_ClockConfig+0x1c4>)
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	091b      	lsrs	r3, r3, #4
 80022f2:	f003 030f 	and.w	r3, r3, #15
 80022f6:	490a      	ldr	r1, [pc, #40]	@ (8002320 <HAL_RCC_ClockConfig+0x1c8>)
 80022f8:	5ccb      	ldrb	r3, [r1, r3]
 80022fa:	fa22 f303 	lsr.w	r3, r2, r3
 80022fe:	4a09      	ldr	r2, [pc, #36]	@ (8002324 <HAL_RCC_ClockConfig+0x1cc>)
 8002300:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002302:	4b09      	ldr	r3, [pc, #36]	@ (8002328 <HAL_RCC_ClockConfig+0x1d0>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	4618      	mov	r0, r3
 8002308:	f7fe fad8 	bl	80008bc <HAL_InitTick>

  return HAL_OK;
 800230c:	2300      	movs	r3, #0
}
 800230e:	4618      	mov	r0, r3
 8002310:	3710      	adds	r7, #16
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}
 8002316:	bf00      	nop
 8002318:	40022000 	.word	0x40022000
 800231c:	40021000 	.word	0x40021000
 8002320:	08005f84 	.word	0x08005f84
 8002324:	20000000 	.word	0x20000000
 8002328:	20000004 	.word	0x20000004

0800232c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800232c:	b480      	push	{r7}
 800232e:	b087      	sub	sp, #28
 8002330:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002332:	2300      	movs	r3, #0
 8002334:	60fb      	str	r3, [r7, #12]
 8002336:	2300      	movs	r3, #0
 8002338:	60bb      	str	r3, [r7, #8]
 800233a:	2300      	movs	r3, #0
 800233c:	617b      	str	r3, [r7, #20]
 800233e:	2300      	movs	r3, #0
 8002340:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002342:	2300      	movs	r3, #0
 8002344:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002346:	4b1e      	ldr	r3, [pc, #120]	@ (80023c0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002348:	685b      	ldr	r3, [r3, #4]
 800234a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	f003 030c 	and.w	r3, r3, #12
 8002352:	2b04      	cmp	r3, #4
 8002354:	d002      	beq.n	800235c <HAL_RCC_GetSysClockFreq+0x30>
 8002356:	2b08      	cmp	r3, #8
 8002358:	d003      	beq.n	8002362 <HAL_RCC_GetSysClockFreq+0x36>
 800235a:	e027      	b.n	80023ac <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800235c:	4b19      	ldr	r3, [pc, #100]	@ (80023c4 <HAL_RCC_GetSysClockFreq+0x98>)
 800235e:	613b      	str	r3, [r7, #16]
      break;
 8002360:	e027      	b.n	80023b2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	0c9b      	lsrs	r3, r3, #18
 8002366:	f003 030f 	and.w	r3, r3, #15
 800236a:	4a17      	ldr	r2, [pc, #92]	@ (80023c8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800236c:	5cd3      	ldrb	r3, [r2, r3]
 800236e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002376:	2b00      	cmp	r3, #0
 8002378:	d010      	beq.n	800239c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800237a:	4b11      	ldr	r3, [pc, #68]	@ (80023c0 <HAL_RCC_GetSysClockFreq+0x94>)
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	0c5b      	lsrs	r3, r3, #17
 8002380:	f003 0301 	and.w	r3, r3, #1
 8002384:	4a11      	ldr	r2, [pc, #68]	@ (80023cc <HAL_RCC_GetSysClockFreq+0xa0>)
 8002386:	5cd3      	ldrb	r3, [r2, r3]
 8002388:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	4a0d      	ldr	r2, [pc, #52]	@ (80023c4 <HAL_RCC_GetSysClockFreq+0x98>)
 800238e:	fb03 f202 	mul.w	r2, r3, r2
 8002392:	68bb      	ldr	r3, [r7, #8]
 8002394:	fbb2 f3f3 	udiv	r3, r2, r3
 8002398:	617b      	str	r3, [r7, #20]
 800239a:	e004      	b.n	80023a6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	4a0c      	ldr	r2, [pc, #48]	@ (80023d0 <HAL_RCC_GetSysClockFreq+0xa4>)
 80023a0:	fb02 f303 	mul.w	r3, r2, r3
 80023a4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80023a6:	697b      	ldr	r3, [r7, #20]
 80023a8:	613b      	str	r3, [r7, #16]
      break;
 80023aa:	e002      	b.n	80023b2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80023ac:	4b05      	ldr	r3, [pc, #20]	@ (80023c4 <HAL_RCC_GetSysClockFreq+0x98>)
 80023ae:	613b      	str	r3, [r7, #16]
      break;
 80023b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80023b2:	693b      	ldr	r3, [r7, #16]
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	371c      	adds	r7, #28
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bc80      	pop	{r7}
 80023bc:	4770      	bx	lr
 80023be:	bf00      	nop
 80023c0:	40021000 	.word	0x40021000
 80023c4:	007a1200 	.word	0x007a1200
 80023c8:	08005f9c 	.word	0x08005f9c
 80023cc:	08005fac 	.word	0x08005fac
 80023d0:	003d0900 	.word	0x003d0900

080023d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80023d4:	b480      	push	{r7}
 80023d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80023d8:	4b02      	ldr	r3, [pc, #8]	@ (80023e4 <HAL_RCC_GetHCLKFreq+0x10>)
 80023da:	681b      	ldr	r3, [r3, #0]
}
 80023dc:	4618      	mov	r0, r3
 80023de:	46bd      	mov	sp, r7
 80023e0:	bc80      	pop	{r7}
 80023e2:	4770      	bx	lr
 80023e4:	20000000 	.word	0x20000000

080023e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80023ec:	f7ff fff2 	bl	80023d4 <HAL_RCC_GetHCLKFreq>
 80023f0:	4602      	mov	r2, r0
 80023f2:	4b05      	ldr	r3, [pc, #20]	@ (8002408 <HAL_RCC_GetPCLK1Freq+0x20>)
 80023f4:	685b      	ldr	r3, [r3, #4]
 80023f6:	0a1b      	lsrs	r3, r3, #8
 80023f8:	f003 0307 	and.w	r3, r3, #7
 80023fc:	4903      	ldr	r1, [pc, #12]	@ (800240c <HAL_RCC_GetPCLK1Freq+0x24>)
 80023fe:	5ccb      	ldrb	r3, [r1, r3]
 8002400:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002404:	4618      	mov	r0, r3
 8002406:	bd80      	pop	{r7, pc}
 8002408:	40021000 	.word	0x40021000
 800240c:	08005f94 	.word	0x08005f94

08002410 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002414:	f7ff ffde 	bl	80023d4 <HAL_RCC_GetHCLKFreq>
 8002418:	4602      	mov	r2, r0
 800241a:	4b05      	ldr	r3, [pc, #20]	@ (8002430 <HAL_RCC_GetPCLK2Freq+0x20>)
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	0adb      	lsrs	r3, r3, #11
 8002420:	f003 0307 	and.w	r3, r3, #7
 8002424:	4903      	ldr	r1, [pc, #12]	@ (8002434 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002426:	5ccb      	ldrb	r3, [r1, r3]
 8002428:	fa22 f303 	lsr.w	r3, r2, r3
}
 800242c:	4618      	mov	r0, r3
 800242e:	bd80      	pop	{r7, pc}
 8002430:	40021000 	.word	0x40021000
 8002434:	08005f94 	.word	0x08005f94

08002438 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002438:	b480      	push	{r7}
 800243a:	b083      	sub	sp, #12
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
 8002440:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	220f      	movs	r2, #15
 8002446:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002448:	4b11      	ldr	r3, [pc, #68]	@ (8002490 <HAL_RCC_GetClockConfig+0x58>)
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	f003 0203 	and.w	r2, r3, #3
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002454:	4b0e      	ldr	r3, [pc, #56]	@ (8002490 <HAL_RCC_GetClockConfig+0x58>)
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002460:	4b0b      	ldr	r3, [pc, #44]	@ (8002490 <HAL_RCC_GetClockConfig+0x58>)
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800246c:	4b08      	ldr	r3, [pc, #32]	@ (8002490 <HAL_RCC_GetClockConfig+0x58>)
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	08db      	lsrs	r3, r3, #3
 8002472:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800247a:	4b06      	ldr	r3, [pc, #24]	@ (8002494 <HAL_RCC_GetClockConfig+0x5c>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f003 0207 	and.w	r2, r3, #7
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8002486:	bf00      	nop
 8002488:	370c      	adds	r7, #12
 800248a:	46bd      	mov	sp, r7
 800248c:	bc80      	pop	{r7}
 800248e:	4770      	bx	lr
 8002490:	40021000 	.word	0x40021000
 8002494:	40022000 	.word	0x40022000

08002498 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002498:	b480      	push	{r7}
 800249a:	b085      	sub	sp, #20
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80024a0:	4b0a      	ldr	r3, [pc, #40]	@ (80024cc <RCC_Delay+0x34>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a0a      	ldr	r2, [pc, #40]	@ (80024d0 <RCC_Delay+0x38>)
 80024a6:	fba2 2303 	umull	r2, r3, r2, r3
 80024aa:	0a5b      	lsrs	r3, r3, #9
 80024ac:	687a      	ldr	r2, [r7, #4]
 80024ae:	fb02 f303 	mul.w	r3, r2, r3
 80024b2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80024b4:	bf00      	nop
  }
  while (Delay --);
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	1e5a      	subs	r2, r3, #1
 80024ba:	60fa      	str	r2, [r7, #12]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d1f9      	bne.n	80024b4 <RCC_Delay+0x1c>
}
 80024c0:	bf00      	nop
 80024c2:	bf00      	nop
 80024c4:	3714      	adds	r7, #20
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bc80      	pop	{r7}
 80024ca:	4770      	bx	lr
 80024cc:	20000000 	.word	0x20000000
 80024d0:	10624dd3 	.word	0x10624dd3

080024d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b082      	sub	sp, #8
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d101      	bne.n	80024e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80024e2:	2301      	movs	r3, #1
 80024e4:	e041      	b.n	800256a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80024ec:	b2db      	uxtb	r3, r3
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d106      	bne.n	8002500 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2200      	movs	r2, #0
 80024f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80024fa:	6878      	ldr	r0, [r7, #4]
 80024fc:	f000 f839 	bl	8002572 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2202      	movs	r2, #2
 8002504:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681a      	ldr	r2, [r3, #0]
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	3304      	adds	r3, #4
 8002510:	4619      	mov	r1, r3
 8002512:	4610      	mov	r0, r2
 8002514:	f000 f99c 	bl	8002850 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2201      	movs	r2, #1
 800251c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2201      	movs	r2, #1
 8002524:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2201      	movs	r2, #1
 800252c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2201      	movs	r2, #1
 8002534:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2201      	movs	r2, #1
 800253c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2201      	movs	r2, #1
 8002544:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2201      	movs	r2, #1
 800254c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2201      	movs	r2, #1
 8002554:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2201      	movs	r2, #1
 800255c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2201      	movs	r2, #1
 8002564:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002568:	2300      	movs	r3, #0
}
 800256a:	4618      	mov	r0, r3
 800256c:	3708      	adds	r7, #8
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}

08002572 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002572:	b480      	push	{r7}
 8002574:	b083      	sub	sp, #12
 8002576:	af00      	add	r7, sp, #0
 8002578:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800257a:	bf00      	nop
 800257c:	370c      	adds	r7, #12
 800257e:	46bd      	mov	sp, r7
 8002580:	bc80      	pop	{r7}
 8002582:	4770      	bx	lr

08002584 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002584:	b480      	push	{r7}
 8002586:	b085      	sub	sp, #20
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002592:	b2db      	uxtb	r3, r3
 8002594:	2b01      	cmp	r3, #1
 8002596:	d001      	beq.n	800259c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002598:	2301      	movs	r3, #1
 800259a:	e03a      	b.n	8002612 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2202      	movs	r2, #2
 80025a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	68da      	ldr	r2, [r3, #12]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f042 0201 	orr.w	r2, r2, #1
 80025b2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4a18      	ldr	r2, [pc, #96]	@ (800261c <HAL_TIM_Base_Start_IT+0x98>)
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d00e      	beq.n	80025dc <HAL_TIM_Base_Start_IT+0x58>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80025c6:	d009      	beq.n	80025dc <HAL_TIM_Base_Start_IT+0x58>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4a14      	ldr	r2, [pc, #80]	@ (8002620 <HAL_TIM_Base_Start_IT+0x9c>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d004      	beq.n	80025dc <HAL_TIM_Base_Start_IT+0x58>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4a13      	ldr	r2, [pc, #76]	@ (8002624 <HAL_TIM_Base_Start_IT+0xa0>)
 80025d8:	4293      	cmp	r3, r2
 80025da:	d111      	bne.n	8002600 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	689b      	ldr	r3, [r3, #8]
 80025e2:	f003 0307 	and.w	r3, r3, #7
 80025e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	2b06      	cmp	r3, #6
 80025ec:	d010      	beq.n	8002610 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	681a      	ldr	r2, [r3, #0]
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f042 0201 	orr.w	r2, r2, #1
 80025fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025fe:	e007      	b.n	8002610 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	681a      	ldr	r2, [r3, #0]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f042 0201 	orr.w	r2, r2, #1
 800260e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002610:	2300      	movs	r3, #0
}
 8002612:	4618      	mov	r0, r3
 8002614:	3714      	adds	r7, #20
 8002616:	46bd      	mov	sp, r7
 8002618:	bc80      	pop	{r7}
 800261a:	4770      	bx	lr
 800261c:	40012c00 	.word	0x40012c00
 8002620:	40000400 	.word	0x40000400
 8002624:	40000800 	.word	0x40000800

08002628 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b084      	sub	sp, #16
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	68db      	ldr	r3, [r3, #12]
 8002636:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	691b      	ldr	r3, [r3, #16]
 800263e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002640:	68bb      	ldr	r3, [r7, #8]
 8002642:	f003 0302 	and.w	r3, r3, #2
 8002646:	2b00      	cmp	r3, #0
 8002648:	d020      	beq.n	800268c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	f003 0302 	and.w	r3, r3, #2
 8002650:	2b00      	cmp	r3, #0
 8002652:	d01b      	beq.n	800268c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f06f 0202 	mvn.w	r2, #2
 800265c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2201      	movs	r2, #1
 8002662:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	699b      	ldr	r3, [r3, #24]
 800266a:	f003 0303 	and.w	r3, r3, #3
 800266e:	2b00      	cmp	r3, #0
 8002670:	d003      	beq.n	800267a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002672:	6878      	ldr	r0, [r7, #4]
 8002674:	f000 f8d1 	bl	800281a <HAL_TIM_IC_CaptureCallback>
 8002678:	e005      	b.n	8002686 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800267a:	6878      	ldr	r0, [r7, #4]
 800267c:	f000 f8c4 	bl	8002808 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002680:	6878      	ldr	r0, [r7, #4]
 8002682:	f000 f8d3 	bl	800282c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2200      	movs	r2, #0
 800268a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800268c:	68bb      	ldr	r3, [r7, #8]
 800268e:	f003 0304 	and.w	r3, r3, #4
 8002692:	2b00      	cmp	r3, #0
 8002694:	d020      	beq.n	80026d8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	f003 0304 	and.w	r3, r3, #4
 800269c:	2b00      	cmp	r3, #0
 800269e:	d01b      	beq.n	80026d8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f06f 0204 	mvn.w	r2, #4
 80026a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	2202      	movs	r2, #2
 80026ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	699b      	ldr	r3, [r3, #24]
 80026b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d003      	beq.n	80026c6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026be:	6878      	ldr	r0, [r7, #4]
 80026c0:	f000 f8ab 	bl	800281a <HAL_TIM_IC_CaptureCallback>
 80026c4:	e005      	b.n	80026d2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026c6:	6878      	ldr	r0, [r7, #4]
 80026c8:	f000 f89e 	bl	8002808 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026cc:	6878      	ldr	r0, [r7, #4]
 80026ce:	f000 f8ad 	bl	800282c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2200      	movs	r2, #0
 80026d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80026d8:	68bb      	ldr	r3, [r7, #8]
 80026da:	f003 0308 	and.w	r3, r3, #8
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d020      	beq.n	8002724 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	f003 0308 	and.w	r3, r3, #8
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d01b      	beq.n	8002724 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f06f 0208 	mvn.w	r2, #8
 80026f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2204      	movs	r2, #4
 80026fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	69db      	ldr	r3, [r3, #28]
 8002702:	f003 0303 	and.w	r3, r3, #3
 8002706:	2b00      	cmp	r3, #0
 8002708:	d003      	beq.n	8002712 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800270a:	6878      	ldr	r0, [r7, #4]
 800270c:	f000 f885 	bl	800281a <HAL_TIM_IC_CaptureCallback>
 8002710:	e005      	b.n	800271e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002712:	6878      	ldr	r0, [r7, #4]
 8002714:	f000 f878 	bl	8002808 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002718:	6878      	ldr	r0, [r7, #4]
 800271a:	f000 f887 	bl	800282c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2200      	movs	r2, #0
 8002722:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002724:	68bb      	ldr	r3, [r7, #8]
 8002726:	f003 0310 	and.w	r3, r3, #16
 800272a:	2b00      	cmp	r3, #0
 800272c:	d020      	beq.n	8002770 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	f003 0310 	and.w	r3, r3, #16
 8002734:	2b00      	cmp	r3, #0
 8002736:	d01b      	beq.n	8002770 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f06f 0210 	mvn.w	r2, #16
 8002740:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2208      	movs	r2, #8
 8002746:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	69db      	ldr	r3, [r3, #28]
 800274e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002752:	2b00      	cmp	r3, #0
 8002754:	d003      	beq.n	800275e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002756:	6878      	ldr	r0, [r7, #4]
 8002758:	f000 f85f 	bl	800281a <HAL_TIM_IC_CaptureCallback>
 800275c:	e005      	b.n	800276a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800275e:	6878      	ldr	r0, [r7, #4]
 8002760:	f000 f852 	bl	8002808 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002764:	6878      	ldr	r0, [r7, #4]
 8002766:	f000 f861 	bl	800282c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2200      	movs	r2, #0
 800276e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002770:	68bb      	ldr	r3, [r7, #8]
 8002772:	f003 0301 	and.w	r3, r3, #1
 8002776:	2b00      	cmp	r3, #0
 8002778:	d00c      	beq.n	8002794 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	f003 0301 	and.w	r3, r3, #1
 8002780:	2b00      	cmp	r3, #0
 8002782:	d007      	beq.n	8002794 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f06f 0201 	mvn.w	r2, #1
 800278c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800278e:	6878      	ldr	r0, [r7, #4]
 8002790:	f7fd ff84 	bl	800069c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800279a:	2b00      	cmp	r3, #0
 800279c:	d00c      	beq.n	80027b8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d007      	beq.n	80027b8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80027b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80027b2:	6878      	ldr	r0, [r7, #4]
 80027b4:	f000 f8c3 	bl	800293e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d00c      	beq.n	80027dc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d007      	beq.n	80027dc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80027d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80027d6:	6878      	ldr	r0, [r7, #4]
 80027d8:	f000 f831 	bl	800283e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80027dc:	68bb      	ldr	r3, [r7, #8]
 80027de:	f003 0320 	and.w	r3, r3, #32
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d00c      	beq.n	8002800 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	f003 0320 	and.w	r3, r3, #32
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d007      	beq.n	8002800 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f06f 0220 	mvn.w	r2, #32
 80027f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80027fa:	6878      	ldr	r0, [r7, #4]
 80027fc:	f000 f896 	bl	800292c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002800:	bf00      	nop
 8002802:	3710      	adds	r7, #16
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}

08002808 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002808:	b480      	push	{r7}
 800280a:	b083      	sub	sp, #12
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002810:	bf00      	nop
 8002812:	370c      	adds	r7, #12
 8002814:	46bd      	mov	sp, r7
 8002816:	bc80      	pop	{r7}
 8002818:	4770      	bx	lr

0800281a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800281a:	b480      	push	{r7}
 800281c:	b083      	sub	sp, #12
 800281e:	af00      	add	r7, sp, #0
 8002820:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002822:	bf00      	nop
 8002824:	370c      	adds	r7, #12
 8002826:	46bd      	mov	sp, r7
 8002828:	bc80      	pop	{r7}
 800282a:	4770      	bx	lr

0800282c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800282c:	b480      	push	{r7}
 800282e:	b083      	sub	sp, #12
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002834:	bf00      	nop
 8002836:	370c      	adds	r7, #12
 8002838:	46bd      	mov	sp, r7
 800283a:	bc80      	pop	{r7}
 800283c:	4770      	bx	lr

0800283e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800283e:	b480      	push	{r7}
 8002840:	b083      	sub	sp, #12
 8002842:	af00      	add	r7, sp, #0
 8002844:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002846:	bf00      	nop
 8002848:	370c      	adds	r7, #12
 800284a:	46bd      	mov	sp, r7
 800284c:	bc80      	pop	{r7}
 800284e:	4770      	bx	lr

08002850 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002850:	b480      	push	{r7}
 8002852:	b085      	sub	sp, #20
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
 8002858:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	4a2f      	ldr	r2, [pc, #188]	@ (8002920 <TIM_Base_SetConfig+0xd0>)
 8002864:	4293      	cmp	r3, r2
 8002866:	d00b      	beq.n	8002880 <TIM_Base_SetConfig+0x30>
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800286e:	d007      	beq.n	8002880 <TIM_Base_SetConfig+0x30>
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	4a2c      	ldr	r2, [pc, #176]	@ (8002924 <TIM_Base_SetConfig+0xd4>)
 8002874:	4293      	cmp	r3, r2
 8002876:	d003      	beq.n	8002880 <TIM_Base_SetConfig+0x30>
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	4a2b      	ldr	r2, [pc, #172]	@ (8002928 <TIM_Base_SetConfig+0xd8>)
 800287c:	4293      	cmp	r3, r2
 800287e:	d108      	bne.n	8002892 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002886:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	68fa      	ldr	r2, [r7, #12]
 800288e:	4313      	orrs	r3, r2
 8002890:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	4a22      	ldr	r2, [pc, #136]	@ (8002920 <TIM_Base_SetConfig+0xd0>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d00b      	beq.n	80028b2 <TIM_Base_SetConfig+0x62>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80028a0:	d007      	beq.n	80028b2 <TIM_Base_SetConfig+0x62>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	4a1f      	ldr	r2, [pc, #124]	@ (8002924 <TIM_Base_SetConfig+0xd4>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d003      	beq.n	80028b2 <TIM_Base_SetConfig+0x62>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	4a1e      	ldr	r2, [pc, #120]	@ (8002928 <TIM_Base_SetConfig+0xd8>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d108      	bne.n	80028c4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80028b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	68db      	ldr	r3, [r3, #12]
 80028be:	68fa      	ldr	r2, [r7, #12]
 80028c0:	4313      	orrs	r3, r2
 80028c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	695b      	ldr	r3, [r3, #20]
 80028ce:	4313      	orrs	r3, r2
 80028d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	68fa      	ldr	r2, [r7, #12]
 80028d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	689a      	ldr	r2, [r3, #8]
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	681a      	ldr	r2, [r3, #0]
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	4a0d      	ldr	r2, [pc, #52]	@ (8002920 <TIM_Base_SetConfig+0xd0>)
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d103      	bne.n	80028f8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	691a      	ldr	r2, [r3, #16]
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2201      	movs	r2, #1
 80028fc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	691b      	ldr	r3, [r3, #16]
 8002902:	f003 0301 	and.w	r3, r3, #1
 8002906:	2b00      	cmp	r3, #0
 8002908:	d005      	beq.n	8002916 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	691b      	ldr	r3, [r3, #16]
 800290e:	f023 0201 	bic.w	r2, r3, #1
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	611a      	str	r2, [r3, #16]
  }
}
 8002916:	bf00      	nop
 8002918:	3714      	adds	r7, #20
 800291a:	46bd      	mov	sp, r7
 800291c:	bc80      	pop	{r7}
 800291e:	4770      	bx	lr
 8002920:	40012c00 	.word	0x40012c00
 8002924:	40000400 	.word	0x40000400
 8002928:	40000800 	.word	0x40000800

0800292c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800292c:	b480      	push	{r7}
 800292e:	b083      	sub	sp, #12
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002934:	bf00      	nop
 8002936:	370c      	adds	r7, #12
 8002938:	46bd      	mov	sp, r7
 800293a:	bc80      	pop	{r7}
 800293c:	4770      	bx	lr

0800293e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800293e:	b480      	push	{r7}
 8002940:	b083      	sub	sp, #12
 8002942:	af00      	add	r7, sp, #0
 8002944:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002946:	bf00      	nop
 8002948:	370c      	adds	r7, #12
 800294a:	46bd      	mov	sp, r7
 800294c:	bc80      	pop	{r7}
 800294e:	4770      	bx	lr

08002950 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b082      	sub	sp, #8
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d101      	bne.n	8002962 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800295e:	2301      	movs	r3, #1
 8002960:	e042      	b.n	80029e8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002968:	b2db      	uxtb	r3, r3
 800296a:	2b00      	cmp	r3, #0
 800296c:	d106      	bne.n	800297c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2200      	movs	r2, #0
 8002972:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002976:	6878      	ldr	r0, [r7, #4]
 8002978:	f7fd ff62 	bl	8000840 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2224      	movs	r2, #36	@ 0x24
 8002980:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	68da      	ldr	r2, [r3, #12]
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002992:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002994:	6878      	ldr	r0, [r7, #4]
 8002996:	f000 f971 	bl	8002c7c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	691a      	ldr	r2, [r3, #16]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80029a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	695a      	ldr	r2, [r3, #20]
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80029b8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	68da      	ldr	r2, [r3, #12]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80029c8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2200      	movs	r2, #0
 80029ce:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2220      	movs	r2, #32
 80029d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2220      	movs	r2, #32
 80029dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2200      	movs	r2, #0
 80029e4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80029e6:	2300      	movs	r3, #0
}
 80029e8:	4618      	mov	r0, r3
 80029ea:	3708      	adds	r7, #8
 80029ec:	46bd      	mov	sp, r7
 80029ee:	bd80      	pop	{r7, pc}

080029f0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b08a      	sub	sp, #40	@ 0x28
 80029f4:	af02      	add	r7, sp, #8
 80029f6:	60f8      	str	r0, [r7, #12]
 80029f8:	60b9      	str	r1, [r7, #8]
 80029fa:	603b      	str	r3, [r7, #0]
 80029fc:	4613      	mov	r3, r2
 80029fe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002a00:	2300      	movs	r3, #0
 8002a02:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002a0a:	b2db      	uxtb	r3, r3
 8002a0c:	2b20      	cmp	r3, #32
 8002a0e:	d175      	bne.n	8002afc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a10:	68bb      	ldr	r3, [r7, #8]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d002      	beq.n	8002a1c <HAL_UART_Transmit+0x2c>
 8002a16:	88fb      	ldrh	r3, [r7, #6]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d101      	bne.n	8002a20 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	e06e      	b.n	8002afe <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	2200      	movs	r2, #0
 8002a24:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	2221      	movs	r2, #33	@ 0x21
 8002a2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002a2e:	f7fe f8d1 	bl	8000bd4 <HAL_GetTick>
 8002a32:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	88fa      	ldrh	r2, [r7, #6]
 8002a38:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	88fa      	ldrh	r2, [r7, #6]
 8002a3e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	689b      	ldr	r3, [r3, #8]
 8002a44:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a48:	d108      	bne.n	8002a5c <HAL_UART_Transmit+0x6c>
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	691b      	ldr	r3, [r3, #16]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d104      	bne.n	8002a5c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002a52:	2300      	movs	r3, #0
 8002a54:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002a56:	68bb      	ldr	r3, [r7, #8]
 8002a58:	61bb      	str	r3, [r7, #24]
 8002a5a:	e003      	b.n	8002a64 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002a5c:	68bb      	ldr	r3, [r7, #8]
 8002a5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002a60:	2300      	movs	r3, #0
 8002a62:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002a64:	e02e      	b.n	8002ac4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	9300      	str	r3, [sp, #0]
 8002a6a:	697b      	ldr	r3, [r7, #20]
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	2180      	movs	r1, #128	@ 0x80
 8002a70:	68f8      	ldr	r0, [r7, #12]
 8002a72:	f000 f848 	bl	8002b06 <UART_WaitOnFlagUntilTimeout>
 8002a76:	4603      	mov	r3, r0
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d005      	beq.n	8002a88 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	2220      	movs	r2, #32
 8002a80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002a84:	2303      	movs	r3, #3
 8002a86:	e03a      	b.n	8002afe <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002a88:	69fb      	ldr	r3, [r7, #28]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d10b      	bne.n	8002aa6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002a8e:	69bb      	ldr	r3, [r7, #24]
 8002a90:	881b      	ldrh	r3, [r3, #0]
 8002a92:	461a      	mov	r2, r3
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002a9c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002a9e:	69bb      	ldr	r3, [r7, #24]
 8002aa0:	3302      	adds	r3, #2
 8002aa2:	61bb      	str	r3, [r7, #24]
 8002aa4:	e007      	b.n	8002ab6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002aa6:	69fb      	ldr	r3, [r7, #28]
 8002aa8:	781a      	ldrb	r2, [r3, #0]
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002ab0:	69fb      	ldr	r3, [r7, #28]
 8002ab2:	3301      	adds	r3, #1
 8002ab4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002aba:	b29b      	uxth	r3, r3
 8002abc:	3b01      	subs	r3, #1
 8002abe:	b29a      	uxth	r2, r3
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002ac8:	b29b      	uxth	r3, r3
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d1cb      	bne.n	8002a66 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	9300      	str	r3, [sp, #0]
 8002ad2:	697b      	ldr	r3, [r7, #20]
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	2140      	movs	r1, #64	@ 0x40
 8002ad8:	68f8      	ldr	r0, [r7, #12]
 8002ada:	f000 f814 	bl	8002b06 <UART_WaitOnFlagUntilTimeout>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d005      	beq.n	8002af0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	2220      	movs	r2, #32
 8002ae8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002aec:	2303      	movs	r3, #3
 8002aee:	e006      	b.n	8002afe <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	2220      	movs	r2, #32
 8002af4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002af8:	2300      	movs	r3, #0
 8002afa:	e000      	b.n	8002afe <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002afc:	2302      	movs	r3, #2
  }
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	3720      	adds	r7, #32
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bd80      	pop	{r7, pc}

08002b06 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002b06:	b580      	push	{r7, lr}
 8002b08:	b086      	sub	sp, #24
 8002b0a:	af00      	add	r7, sp, #0
 8002b0c:	60f8      	str	r0, [r7, #12]
 8002b0e:	60b9      	str	r1, [r7, #8]
 8002b10:	603b      	str	r3, [r7, #0]
 8002b12:	4613      	mov	r3, r2
 8002b14:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b16:	e03b      	b.n	8002b90 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b18:	6a3b      	ldr	r3, [r7, #32]
 8002b1a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002b1e:	d037      	beq.n	8002b90 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b20:	f7fe f858 	bl	8000bd4 <HAL_GetTick>
 8002b24:	4602      	mov	r2, r0
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	1ad3      	subs	r3, r2, r3
 8002b2a:	6a3a      	ldr	r2, [r7, #32]
 8002b2c:	429a      	cmp	r2, r3
 8002b2e:	d302      	bcc.n	8002b36 <UART_WaitOnFlagUntilTimeout+0x30>
 8002b30:	6a3b      	ldr	r3, [r7, #32]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d101      	bne.n	8002b3a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002b36:	2303      	movs	r3, #3
 8002b38:	e03a      	b.n	8002bb0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	68db      	ldr	r3, [r3, #12]
 8002b40:	f003 0304 	and.w	r3, r3, #4
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d023      	beq.n	8002b90 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002b48:	68bb      	ldr	r3, [r7, #8]
 8002b4a:	2b80      	cmp	r3, #128	@ 0x80
 8002b4c:	d020      	beq.n	8002b90 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002b4e:	68bb      	ldr	r3, [r7, #8]
 8002b50:	2b40      	cmp	r3, #64	@ 0x40
 8002b52:	d01d      	beq.n	8002b90 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f003 0308 	and.w	r3, r3, #8
 8002b5e:	2b08      	cmp	r3, #8
 8002b60:	d116      	bne.n	8002b90 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002b62:	2300      	movs	r3, #0
 8002b64:	617b      	str	r3, [r7, #20]
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	617b      	str	r3, [r7, #20]
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	617b      	str	r3, [r7, #20]
 8002b76:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002b78:	68f8      	ldr	r0, [r7, #12]
 8002b7a:	f000 f81d 	bl	8002bb8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	2208      	movs	r2, #8
 8002b82:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	2200      	movs	r2, #0
 8002b88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	e00f      	b.n	8002bb0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	681a      	ldr	r2, [r3, #0]
 8002b96:	68bb      	ldr	r3, [r7, #8]
 8002b98:	4013      	ands	r3, r2
 8002b9a:	68ba      	ldr	r2, [r7, #8]
 8002b9c:	429a      	cmp	r2, r3
 8002b9e:	bf0c      	ite	eq
 8002ba0:	2301      	moveq	r3, #1
 8002ba2:	2300      	movne	r3, #0
 8002ba4:	b2db      	uxtb	r3, r3
 8002ba6:	461a      	mov	r2, r3
 8002ba8:	79fb      	ldrb	r3, [r7, #7]
 8002baa:	429a      	cmp	r2, r3
 8002bac:	d0b4      	beq.n	8002b18 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002bae:	2300      	movs	r3, #0
}
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	3718      	adds	r7, #24
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bd80      	pop	{r7, pc}

08002bb8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	b095      	sub	sp, #84	@ 0x54
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	330c      	adds	r3, #12
 8002bc6:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002bca:	e853 3f00 	ldrex	r3, [r3]
 8002bce:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002bd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bd2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002bd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	330c      	adds	r3, #12
 8002bde:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002be0:	643a      	str	r2, [r7, #64]	@ 0x40
 8002be2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002be4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002be6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002be8:	e841 2300 	strex	r3, r2, [r1]
 8002bec:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002bee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d1e5      	bne.n	8002bc0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	3314      	adds	r3, #20
 8002bfa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bfc:	6a3b      	ldr	r3, [r7, #32]
 8002bfe:	e853 3f00 	ldrex	r3, [r3]
 8002c02:	61fb      	str	r3, [r7, #28]
   return(result);
 8002c04:	69fb      	ldr	r3, [r7, #28]
 8002c06:	f023 0301 	bic.w	r3, r3, #1
 8002c0a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	3314      	adds	r3, #20
 8002c12:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002c14:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002c16:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c18:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002c1a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002c1c:	e841 2300 	strex	r3, r2, [r1]
 8002c20:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002c22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d1e5      	bne.n	8002bf4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c2c:	2b01      	cmp	r3, #1
 8002c2e:	d119      	bne.n	8002c64 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	330c      	adds	r3, #12
 8002c36:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	e853 3f00 	ldrex	r3, [r3]
 8002c3e:	60bb      	str	r3, [r7, #8]
   return(result);
 8002c40:	68bb      	ldr	r3, [r7, #8]
 8002c42:	f023 0310 	bic.w	r3, r3, #16
 8002c46:	647b      	str	r3, [r7, #68]	@ 0x44
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	330c      	adds	r3, #12
 8002c4e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002c50:	61ba      	str	r2, [r7, #24]
 8002c52:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c54:	6979      	ldr	r1, [r7, #20]
 8002c56:	69ba      	ldr	r2, [r7, #24]
 8002c58:	e841 2300 	strex	r3, r2, [r1]
 8002c5c:	613b      	str	r3, [r7, #16]
   return(result);
 8002c5e:	693b      	ldr	r3, [r7, #16]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d1e5      	bne.n	8002c30 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2220      	movs	r2, #32
 8002c68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2200      	movs	r2, #0
 8002c70:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002c72:	bf00      	nop
 8002c74:	3754      	adds	r7, #84	@ 0x54
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bc80      	pop	{r7}
 8002c7a:	4770      	bx	lr

08002c7c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b084      	sub	sp, #16
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	691b      	ldr	r3, [r3, #16]
 8002c8a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	68da      	ldr	r2, [r3, #12]
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	430a      	orrs	r2, r1
 8002c98:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	689a      	ldr	r2, [r3, #8]
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	691b      	ldr	r3, [r3, #16]
 8002ca2:	431a      	orrs	r2, r3
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	695b      	ldr	r3, [r3, #20]
 8002ca8:	4313      	orrs	r3, r2
 8002caa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	68db      	ldr	r3, [r3, #12]
 8002cb2:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8002cb6:	f023 030c 	bic.w	r3, r3, #12
 8002cba:	687a      	ldr	r2, [r7, #4]
 8002cbc:	6812      	ldr	r2, [r2, #0]
 8002cbe:	68b9      	ldr	r1, [r7, #8]
 8002cc0:	430b      	orrs	r3, r1
 8002cc2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	695b      	ldr	r3, [r3, #20]
 8002cca:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	699a      	ldr	r2, [r3, #24]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	430a      	orrs	r2, r1
 8002cd8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4a2c      	ldr	r2, [pc, #176]	@ (8002d90 <UART_SetConfig+0x114>)
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d103      	bne.n	8002cec <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002ce4:	f7ff fb94 	bl	8002410 <HAL_RCC_GetPCLK2Freq>
 8002ce8:	60f8      	str	r0, [r7, #12]
 8002cea:	e002      	b.n	8002cf2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002cec:	f7ff fb7c 	bl	80023e8 <HAL_RCC_GetPCLK1Freq>
 8002cf0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002cf2:	68fa      	ldr	r2, [r7, #12]
 8002cf4:	4613      	mov	r3, r2
 8002cf6:	009b      	lsls	r3, r3, #2
 8002cf8:	4413      	add	r3, r2
 8002cfa:	009a      	lsls	r2, r3, #2
 8002cfc:	441a      	add	r2, r3
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	009b      	lsls	r3, r3, #2
 8002d04:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d08:	4a22      	ldr	r2, [pc, #136]	@ (8002d94 <UART_SetConfig+0x118>)
 8002d0a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d0e:	095b      	lsrs	r3, r3, #5
 8002d10:	0119      	lsls	r1, r3, #4
 8002d12:	68fa      	ldr	r2, [r7, #12]
 8002d14:	4613      	mov	r3, r2
 8002d16:	009b      	lsls	r3, r3, #2
 8002d18:	4413      	add	r3, r2
 8002d1a:	009a      	lsls	r2, r3, #2
 8002d1c:	441a      	add	r2, r3
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	009b      	lsls	r3, r3, #2
 8002d24:	fbb2 f2f3 	udiv	r2, r2, r3
 8002d28:	4b1a      	ldr	r3, [pc, #104]	@ (8002d94 <UART_SetConfig+0x118>)
 8002d2a:	fba3 0302 	umull	r0, r3, r3, r2
 8002d2e:	095b      	lsrs	r3, r3, #5
 8002d30:	2064      	movs	r0, #100	@ 0x64
 8002d32:	fb00 f303 	mul.w	r3, r0, r3
 8002d36:	1ad3      	subs	r3, r2, r3
 8002d38:	011b      	lsls	r3, r3, #4
 8002d3a:	3332      	adds	r3, #50	@ 0x32
 8002d3c:	4a15      	ldr	r2, [pc, #84]	@ (8002d94 <UART_SetConfig+0x118>)
 8002d3e:	fba2 2303 	umull	r2, r3, r2, r3
 8002d42:	095b      	lsrs	r3, r3, #5
 8002d44:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002d48:	4419      	add	r1, r3
 8002d4a:	68fa      	ldr	r2, [r7, #12]
 8002d4c:	4613      	mov	r3, r2
 8002d4e:	009b      	lsls	r3, r3, #2
 8002d50:	4413      	add	r3, r2
 8002d52:	009a      	lsls	r2, r3, #2
 8002d54:	441a      	add	r2, r3
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	009b      	lsls	r3, r3, #2
 8002d5c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002d60:	4b0c      	ldr	r3, [pc, #48]	@ (8002d94 <UART_SetConfig+0x118>)
 8002d62:	fba3 0302 	umull	r0, r3, r3, r2
 8002d66:	095b      	lsrs	r3, r3, #5
 8002d68:	2064      	movs	r0, #100	@ 0x64
 8002d6a:	fb00 f303 	mul.w	r3, r0, r3
 8002d6e:	1ad3      	subs	r3, r2, r3
 8002d70:	011b      	lsls	r3, r3, #4
 8002d72:	3332      	adds	r3, #50	@ 0x32
 8002d74:	4a07      	ldr	r2, [pc, #28]	@ (8002d94 <UART_SetConfig+0x118>)
 8002d76:	fba2 2303 	umull	r2, r3, r2, r3
 8002d7a:	095b      	lsrs	r3, r3, #5
 8002d7c:	f003 020f 	and.w	r2, r3, #15
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	440a      	add	r2, r1
 8002d86:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002d88:	bf00      	nop
 8002d8a:	3710      	adds	r7, #16
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bd80      	pop	{r7, pc}
 8002d90:	40013800 	.word	0x40013800
 8002d94:	51eb851f 	.word	0x51eb851f

08002d98 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	b085      	sub	sp, #20
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	4603      	mov	r3, r0
 8002da0:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8002da2:	2300      	movs	r3, #0
 8002da4:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8002da6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002daa:	2b84      	cmp	r3, #132	@ 0x84
 8002dac:	d005      	beq.n	8002dba <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8002dae:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	4413      	add	r3, r2
 8002db6:	3303      	adds	r3, #3
 8002db8:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8002dba:	68fb      	ldr	r3, [r7, #12]
}
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	3714      	adds	r7, #20
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	bc80      	pop	{r7}
 8002dc4:	4770      	bx	lr

08002dc6 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8002dc6:	b580      	push	{r7, lr}
 8002dc8:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8002dca:	f000 fe7d 	bl	8003ac8 <vTaskStartScheduler>
  
  return osOK;
 8002dce:	2300      	movs	r3, #0
}
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	bd80      	pop	{r7, pc}

08002dd4 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8002dd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002dd6:	b089      	sub	sp, #36	@ 0x24
 8002dd8:	af04      	add	r7, sp, #16
 8002dda:	6078      	str	r0, [r7, #4]
 8002ddc:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	695b      	ldr	r3, [r3, #20]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d020      	beq.n	8002e28 <osThreadCreate+0x54>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	699b      	ldr	r3, [r3, #24]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d01c      	beq.n	8002e28 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	685c      	ldr	r4, [r3, #4]
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	691e      	ldr	r6, [r3, #16]
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002e00:	4618      	mov	r0, r3
 8002e02:	f7ff ffc9 	bl	8002d98 <makeFreeRtosPriority>
 8002e06:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	695b      	ldr	r3, [r3, #20]
 8002e0c:	687a      	ldr	r2, [r7, #4]
 8002e0e:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002e10:	9202      	str	r2, [sp, #8]
 8002e12:	9301      	str	r3, [sp, #4]
 8002e14:	9100      	str	r1, [sp, #0]
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	4632      	mov	r2, r6
 8002e1a:	4629      	mov	r1, r5
 8002e1c:	4620      	mov	r0, r4
 8002e1e:	f000 fc65 	bl	80036ec <xTaskCreateStatic>
 8002e22:	4603      	mov	r3, r0
 8002e24:	60fb      	str	r3, [r7, #12]
 8002e26:	e01c      	b.n	8002e62 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	685c      	ldr	r4, [r3, #4]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002e34:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	f7ff ffab 	bl	8002d98 <makeFreeRtosPriority>
 8002e42:	4602      	mov	r2, r0
 8002e44:	f107 030c 	add.w	r3, r7, #12
 8002e48:	9301      	str	r3, [sp, #4]
 8002e4a:	9200      	str	r2, [sp, #0]
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	4632      	mov	r2, r6
 8002e50:	4629      	mov	r1, r5
 8002e52:	4620      	mov	r0, r4
 8002e54:	f000 fcaa 	bl	80037ac <xTaskCreate>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	2b01      	cmp	r3, #1
 8002e5c:	d001      	beq.n	8002e62 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8002e5e:	2300      	movs	r3, #0
 8002e60:	e000      	b.n	8002e64 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8002e62:	68fb      	ldr	r3, [r7, #12]
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	3714      	adds	r7, #20
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002e6c <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b084      	sub	sp, #16
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d001      	beq.n	8002e82 <osDelay+0x16>
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	e000      	b.n	8002e84 <osDelay+0x18>
 8002e82:	2301      	movs	r3, #1
 8002e84:	4618      	mov	r0, r3
 8002e86:	f000 fde9 	bl	8003a5c <vTaskDelay>
  
  return osOK;
 8002e8a:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	3710      	adds	r7, #16
 8002e90:	46bd      	mov	sp, r7
 8002e92:	bd80      	pop	{r7, pc}

08002e94 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b082      	sub	sp, #8
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d007      	beq.n	8002eb4 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	4619      	mov	r1, r3
 8002eaa:	2001      	movs	r0, #1
 8002eac:	f000 fa2d 	bl	800330a <xQueueCreateMutexStatic>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	e003      	b.n	8002ebc <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 8002eb4:	2001      	movs	r0, #1
 8002eb6:	f000 fa10 	bl	80032da <xQueueCreateMutex>
 8002eba:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	3708      	adds	r7, #8
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bd80      	pop	{r7, pc}

08002ec4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	b083      	sub	sp, #12
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	f103 0208 	add.w	r2, r3, #8
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002edc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	f103 0208 	add.w	r2, r3, #8
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	f103 0208 	add.w	r2, r3, #8
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002ef8:	bf00      	nop
 8002efa:	370c      	adds	r7, #12
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bc80      	pop	{r7}
 8002f00:	4770      	bx	lr

08002f02 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002f02:	b480      	push	{r7}
 8002f04:	b083      	sub	sp, #12
 8002f06:	af00      	add	r7, sp, #0
 8002f08:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002f10:	bf00      	nop
 8002f12:	370c      	adds	r7, #12
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bc80      	pop	{r7}
 8002f18:	4770      	bx	lr

08002f1a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002f1a:	b480      	push	{r7}
 8002f1c:	b085      	sub	sp, #20
 8002f1e:	af00      	add	r7, sp, #0
 8002f20:	6078      	str	r0, [r7, #4]
 8002f22:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	68fa      	ldr	r2, [r7, #12]
 8002f2e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	689a      	ldr	r2, [r3, #8]
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	689b      	ldr	r3, [r3, #8]
 8002f3c:	683a      	ldr	r2, [r7, #0]
 8002f3e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	683a      	ldr	r2, [r7, #0]
 8002f44:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	687a      	ldr	r2, [r7, #4]
 8002f4a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	1c5a      	adds	r2, r3, #1
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	601a      	str	r2, [r3, #0]
}
 8002f56:	bf00      	nop
 8002f58:	3714      	adds	r7, #20
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	bc80      	pop	{r7}
 8002f5e:	4770      	bx	lr

08002f60 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002f60:	b480      	push	{r7}
 8002f62:	b085      	sub	sp, #20
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
 8002f68:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002f70:	68bb      	ldr	r3, [r7, #8]
 8002f72:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002f76:	d103      	bne.n	8002f80 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	691b      	ldr	r3, [r3, #16]
 8002f7c:	60fb      	str	r3, [r7, #12]
 8002f7e:	e00c      	b.n	8002f9a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	3308      	adds	r3, #8
 8002f84:	60fb      	str	r3, [r7, #12]
 8002f86:	e002      	b.n	8002f8e <vListInsert+0x2e>
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	60fb      	str	r3, [r7, #12]
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	68ba      	ldr	r2, [r7, #8]
 8002f96:	429a      	cmp	r2, r3
 8002f98:	d2f6      	bcs.n	8002f88 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	685a      	ldr	r2, [r3, #4]
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	683a      	ldr	r2, [r7, #0]
 8002fa8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	68fa      	ldr	r2, [r7, #12]
 8002fae:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	683a      	ldr	r2, [r7, #0]
 8002fb4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	687a      	ldr	r2, [r7, #4]
 8002fba:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	1c5a      	adds	r2, r3, #1
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	601a      	str	r2, [r3, #0]
}
 8002fc6:	bf00      	nop
 8002fc8:	3714      	adds	r7, #20
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bc80      	pop	{r7}
 8002fce:	4770      	bx	lr

08002fd0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b085      	sub	sp, #20
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	691b      	ldr	r3, [r3, #16]
 8002fdc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	687a      	ldr	r2, [r7, #4]
 8002fe4:	6892      	ldr	r2, [r2, #8]
 8002fe6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	689b      	ldr	r3, [r3, #8]
 8002fec:	687a      	ldr	r2, [r7, #4]
 8002fee:	6852      	ldr	r2, [r2, #4]
 8002ff0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	687a      	ldr	r2, [r7, #4]
 8002ff8:	429a      	cmp	r2, r3
 8002ffa:	d103      	bne.n	8003004 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	689a      	ldr	r2, [r3, #8]
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2200      	movs	r2, #0
 8003008:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	1e5a      	subs	r2, r3, #1
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
}
 8003018:	4618      	mov	r0, r3
 800301a:	3714      	adds	r7, #20
 800301c:	46bd      	mov	sp, r7
 800301e:	bc80      	pop	{r7}
 8003020:	4770      	bx	lr
	...

08003024 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b084      	sub	sp, #16
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
 800302c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d10b      	bne.n	8003050 <xQueueGenericReset+0x2c>
	__asm volatile
 8003038:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800303c:	f383 8811 	msr	BASEPRI, r3
 8003040:	f3bf 8f6f 	isb	sy
 8003044:	f3bf 8f4f 	dsb	sy
 8003048:	60bb      	str	r3, [r7, #8]
}
 800304a:	bf00      	nop
 800304c:	bf00      	nop
 800304e:	e7fd      	b.n	800304c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003050:	f001 fb7c 	bl	800474c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681a      	ldr	r2, [r3, #0]
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800305c:	68f9      	ldr	r1, [r7, #12]
 800305e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003060:	fb01 f303 	mul.w	r3, r1, r3
 8003064:	441a      	add	r2, r3
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	2200      	movs	r2, #0
 800306e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681a      	ldr	r2, [r3, #0]
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681a      	ldr	r2, [r3, #0]
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003080:	3b01      	subs	r3, #1
 8003082:	68f9      	ldr	r1, [r7, #12]
 8003084:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003086:	fb01 f303 	mul.w	r3, r1, r3
 800308a:	441a      	add	r2, r3
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	22ff      	movs	r2, #255	@ 0xff
 8003094:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	22ff      	movs	r2, #255	@ 0xff
 800309c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d114      	bne.n	80030d0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	691b      	ldr	r3, [r3, #16]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d01a      	beq.n	80030e4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	3310      	adds	r3, #16
 80030b2:	4618      	mov	r0, r3
 80030b4:	f000 ff86 	bl	8003fc4 <xTaskRemoveFromEventList>
 80030b8:	4603      	mov	r3, r0
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d012      	beq.n	80030e4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80030be:	4b0d      	ldr	r3, [pc, #52]	@ (80030f4 <xQueueGenericReset+0xd0>)
 80030c0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80030c4:	601a      	str	r2, [r3, #0]
 80030c6:	f3bf 8f4f 	dsb	sy
 80030ca:	f3bf 8f6f 	isb	sy
 80030ce:	e009      	b.n	80030e4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	3310      	adds	r3, #16
 80030d4:	4618      	mov	r0, r3
 80030d6:	f7ff fef5 	bl	8002ec4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	3324      	adds	r3, #36	@ 0x24
 80030de:	4618      	mov	r0, r3
 80030e0:	f7ff fef0 	bl	8002ec4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80030e4:	f001 fb62 	bl	80047ac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80030e8:	2301      	movs	r3, #1
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	3710      	adds	r7, #16
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}
 80030f2:	bf00      	nop
 80030f4:	e000ed04 	.word	0xe000ed04

080030f8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b08e      	sub	sp, #56	@ 0x38
 80030fc:	af02      	add	r7, sp, #8
 80030fe:	60f8      	str	r0, [r7, #12]
 8003100:	60b9      	str	r1, [r7, #8]
 8003102:	607a      	str	r2, [r7, #4]
 8003104:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d10b      	bne.n	8003124 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800310c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003110:	f383 8811 	msr	BASEPRI, r3
 8003114:	f3bf 8f6f 	isb	sy
 8003118:	f3bf 8f4f 	dsb	sy
 800311c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800311e:	bf00      	nop
 8003120:	bf00      	nop
 8003122:	e7fd      	b.n	8003120 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d10b      	bne.n	8003142 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800312a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800312e:	f383 8811 	msr	BASEPRI, r3
 8003132:	f3bf 8f6f 	isb	sy
 8003136:	f3bf 8f4f 	dsb	sy
 800313a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800313c:	bf00      	nop
 800313e:	bf00      	nop
 8003140:	e7fd      	b.n	800313e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d002      	beq.n	800314e <xQueueGenericCreateStatic+0x56>
 8003148:	68bb      	ldr	r3, [r7, #8]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d001      	beq.n	8003152 <xQueueGenericCreateStatic+0x5a>
 800314e:	2301      	movs	r3, #1
 8003150:	e000      	b.n	8003154 <xQueueGenericCreateStatic+0x5c>
 8003152:	2300      	movs	r3, #0
 8003154:	2b00      	cmp	r3, #0
 8003156:	d10b      	bne.n	8003170 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8003158:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800315c:	f383 8811 	msr	BASEPRI, r3
 8003160:	f3bf 8f6f 	isb	sy
 8003164:	f3bf 8f4f 	dsb	sy
 8003168:	623b      	str	r3, [r7, #32]
}
 800316a:	bf00      	nop
 800316c:	bf00      	nop
 800316e:	e7fd      	b.n	800316c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d102      	bne.n	800317c <xQueueGenericCreateStatic+0x84>
 8003176:	68bb      	ldr	r3, [r7, #8]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d101      	bne.n	8003180 <xQueueGenericCreateStatic+0x88>
 800317c:	2301      	movs	r3, #1
 800317e:	e000      	b.n	8003182 <xQueueGenericCreateStatic+0x8a>
 8003180:	2300      	movs	r3, #0
 8003182:	2b00      	cmp	r3, #0
 8003184:	d10b      	bne.n	800319e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8003186:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800318a:	f383 8811 	msr	BASEPRI, r3
 800318e:	f3bf 8f6f 	isb	sy
 8003192:	f3bf 8f4f 	dsb	sy
 8003196:	61fb      	str	r3, [r7, #28]
}
 8003198:	bf00      	nop
 800319a:	bf00      	nop
 800319c:	e7fd      	b.n	800319a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800319e:	2348      	movs	r3, #72	@ 0x48
 80031a0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80031a2:	697b      	ldr	r3, [r7, #20]
 80031a4:	2b48      	cmp	r3, #72	@ 0x48
 80031a6:	d00b      	beq.n	80031c0 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80031a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031ac:	f383 8811 	msr	BASEPRI, r3
 80031b0:	f3bf 8f6f 	isb	sy
 80031b4:	f3bf 8f4f 	dsb	sy
 80031b8:	61bb      	str	r3, [r7, #24]
}
 80031ba:	bf00      	nop
 80031bc:	bf00      	nop
 80031be:	e7fd      	b.n	80031bc <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80031c0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80031c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d00d      	beq.n	80031e8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80031cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031ce:	2201      	movs	r2, #1
 80031d0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80031d4:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80031d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031da:	9300      	str	r3, [sp, #0]
 80031dc:	4613      	mov	r3, r2
 80031de:	687a      	ldr	r2, [r7, #4]
 80031e0:	68b9      	ldr	r1, [r7, #8]
 80031e2:	68f8      	ldr	r0, [r7, #12]
 80031e4:	f000 f840 	bl	8003268 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80031e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80031ea:	4618      	mov	r0, r3
 80031ec:	3730      	adds	r7, #48	@ 0x30
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bd80      	pop	{r7, pc}

080031f2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80031f2:	b580      	push	{r7, lr}
 80031f4:	b08a      	sub	sp, #40	@ 0x28
 80031f6:	af02      	add	r7, sp, #8
 80031f8:	60f8      	str	r0, [r7, #12]
 80031fa:	60b9      	str	r1, [r7, #8]
 80031fc:	4613      	mov	r3, r2
 80031fe:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d10b      	bne.n	800321e <xQueueGenericCreate+0x2c>
	__asm volatile
 8003206:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800320a:	f383 8811 	msr	BASEPRI, r3
 800320e:	f3bf 8f6f 	isb	sy
 8003212:	f3bf 8f4f 	dsb	sy
 8003216:	613b      	str	r3, [r7, #16]
}
 8003218:	bf00      	nop
 800321a:	bf00      	nop
 800321c:	e7fd      	b.n	800321a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	68ba      	ldr	r2, [r7, #8]
 8003222:	fb02 f303 	mul.w	r3, r2, r3
 8003226:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003228:	69fb      	ldr	r3, [r7, #28]
 800322a:	3348      	adds	r3, #72	@ 0x48
 800322c:	4618      	mov	r0, r3
 800322e:	f001 fb4f 	bl	80048d0 <pvPortMalloc>
 8003232:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8003234:	69bb      	ldr	r3, [r7, #24]
 8003236:	2b00      	cmp	r3, #0
 8003238:	d011      	beq.n	800325e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800323a:	69bb      	ldr	r3, [r7, #24]
 800323c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800323e:	697b      	ldr	r3, [r7, #20]
 8003240:	3348      	adds	r3, #72	@ 0x48
 8003242:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003244:	69bb      	ldr	r3, [r7, #24]
 8003246:	2200      	movs	r2, #0
 8003248:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800324c:	79fa      	ldrb	r2, [r7, #7]
 800324e:	69bb      	ldr	r3, [r7, #24]
 8003250:	9300      	str	r3, [sp, #0]
 8003252:	4613      	mov	r3, r2
 8003254:	697a      	ldr	r2, [r7, #20]
 8003256:	68b9      	ldr	r1, [r7, #8]
 8003258:	68f8      	ldr	r0, [r7, #12]
 800325a:	f000 f805 	bl	8003268 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800325e:	69bb      	ldr	r3, [r7, #24]
	}
 8003260:	4618      	mov	r0, r3
 8003262:	3720      	adds	r7, #32
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}

08003268 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b084      	sub	sp, #16
 800326c:	af00      	add	r7, sp, #0
 800326e:	60f8      	str	r0, [r7, #12]
 8003270:	60b9      	str	r1, [r7, #8]
 8003272:	607a      	str	r2, [r7, #4]
 8003274:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003276:	68bb      	ldr	r3, [r7, #8]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d103      	bne.n	8003284 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800327c:	69bb      	ldr	r3, [r7, #24]
 800327e:	69ba      	ldr	r2, [r7, #24]
 8003280:	601a      	str	r2, [r3, #0]
 8003282:	e002      	b.n	800328a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003284:	69bb      	ldr	r3, [r7, #24]
 8003286:	687a      	ldr	r2, [r7, #4]
 8003288:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800328a:	69bb      	ldr	r3, [r7, #24]
 800328c:	68fa      	ldr	r2, [r7, #12]
 800328e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003290:	69bb      	ldr	r3, [r7, #24]
 8003292:	68ba      	ldr	r2, [r7, #8]
 8003294:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003296:	2101      	movs	r1, #1
 8003298:	69b8      	ldr	r0, [r7, #24]
 800329a:	f7ff fec3 	bl	8003024 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800329e:	bf00      	nop
 80032a0:	3710      	adds	r7, #16
 80032a2:	46bd      	mov	sp, r7
 80032a4:	bd80      	pop	{r7, pc}

080032a6 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80032a6:	b580      	push	{r7, lr}
 80032a8:	b082      	sub	sp, #8
 80032aa:	af00      	add	r7, sp, #0
 80032ac:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d00e      	beq.n	80032d2 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2200      	movs	r2, #0
 80032b8:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2200      	movs	r2, #0
 80032be:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2200      	movs	r2, #0
 80032c4:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80032c6:	2300      	movs	r3, #0
 80032c8:	2200      	movs	r2, #0
 80032ca:	2100      	movs	r1, #0
 80032cc:	6878      	ldr	r0, [r7, #4]
 80032ce:	f000 f837 	bl	8003340 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80032d2:	bf00      	nop
 80032d4:	3708      	adds	r7, #8
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd80      	pop	{r7, pc}

080032da <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80032da:	b580      	push	{r7, lr}
 80032dc:	b086      	sub	sp, #24
 80032de:	af00      	add	r7, sp, #0
 80032e0:	4603      	mov	r3, r0
 80032e2:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80032e4:	2301      	movs	r3, #1
 80032e6:	617b      	str	r3, [r7, #20]
 80032e8:	2300      	movs	r3, #0
 80032ea:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80032ec:	79fb      	ldrb	r3, [r7, #7]
 80032ee:	461a      	mov	r2, r3
 80032f0:	6939      	ldr	r1, [r7, #16]
 80032f2:	6978      	ldr	r0, [r7, #20]
 80032f4:	f7ff ff7d 	bl	80031f2 <xQueueGenericCreate>
 80032f8:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80032fa:	68f8      	ldr	r0, [r7, #12]
 80032fc:	f7ff ffd3 	bl	80032a6 <prvInitialiseMutex>

		return xNewQueue;
 8003300:	68fb      	ldr	r3, [r7, #12]
	}
 8003302:	4618      	mov	r0, r3
 8003304:	3718      	adds	r7, #24
 8003306:	46bd      	mov	sp, r7
 8003308:	bd80      	pop	{r7, pc}

0800330a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800330a:	b580      	push	{r7, lr}
 800330c:	b088      	sub	sp, #32
 800330e:	af02      	add	r7, sp, #8
 8003310:	4603      	mov	r3, r0
 8003312:	6039      	str	r1, [r7, #0]
 8003314:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8003316:	2301      	movs	r3, #1
 8003318:	617b      	str	r3, [r7, #20]
 800331a:	2300      	movs	r3, #0
 800331c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800331e:	79fb      	ldrb	r3, [r7, #7]
 8003320:	9300      	str	r3, [sp, #0]
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	2200      	movs	r2, #0
 8003326:	6939      	ldr	r1, [r7, #16]
 8003328:	6978      	ldr	r0, [r7, #20]
 800332a:	f7ff fee5 	bl	80030f8 <xQueueGenericCreateStatic>
 800332e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8003330:	68f8      	ldr	r0, [r7, #12]
 8003332:	f7ff ffb8 	bl	80032a6 <prvInitialiseMutex>

		return xNewQueue;
 8003336:	68fb      	ldr	r3, [r7, #12]
	}
 8003338:	4618      	mov	r0, r3
 800333a:	3718      	adds	r7, #24
 800333c:	46bd      	mov	sp, r7
 800333e:	bd80      	pop	{r7, pc}

08003340 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b08e      	sub	sp, #56	@ 0x38
 8003344:	af00      	add	r7, sp, #0
 8003346:	60f8      	str	r0, [r7, #12]
 8003348:	60b9      	str	r1, [r7, #8]
 800334a:	607a      	str	r2, [r7, #4]
 800334c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800334e:	2300      	movs	r3, #0
 8003350:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8003356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003358:	2b00      	cmp	r3, #0
 800335a:	d10b      	bne.n	8003374 <xQueueGenericSend+0x34>
	__asm volatile
 800335c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003360:	f383 8811 	msr	BASEPRI, r3
 8003364:	f3bf 8f6f 	isb	sy
 8003368:	f3bf 8f4f 	dsb	sy
 800336c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800336e:	bf00      	nop
 8003370:	bf00      	nop
 8003372:	e7fd      	b.n	8003370 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003374:	68bb      	ldr	r3, [r7, #8]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d103      	bne.n	8003382 <xQueueGenericSend+0x42>
 800337a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800337c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800337e:	2b00      	cmp	r3, #0
 8003380:	d101      	bne.n	8003386 <xQueueGenericSend+0x46>
 8003382:	2301      	movs	r3, #1
 8003384:	e000      	b.n	8003388 <xQueueGenericSend+0x48>
 8003386:	2300      	movs	r3, #0
 8003388:	2b00      	cmp	r3, #0
 800338a:	d10b      	bne.n	80033a4 <xQueueGenericSend+0x64>
	__asm volatile
 800338c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003390:	f383 8811 	msr	BASEPRI, r3
 8003394:	f3bf 8f6f 	isb	sy
 8003398:	f3bf 8f4f 	dsb	sy
 800339c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800339e:	bf00      	nop
 80033a0:	bf00      	nop
 80033a2:	e7fd      	b.n	80033a0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	2b02      	cmp	r3, #2
 80033a8:	d103      	bne.n	80033b2 <xQueueGenericSend+0x72>
 80033aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033ae:	2b01      	cmp	r3, #1
 80033b0:	d101      	bne.n	80033b6 <xQueueGenericSend+0x76>
 80033b2:	2301      	movs	r3, #1
 80033b4:	e000      	b.n	80033b8 <xQueueGenericSend+0x78>
 80033b6:	2300      	movs	r3, #0
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d10b      	bne.n	80033d4 <xQueueGenericSend+0x94>
	__asm volatile
 80033bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033c0:	f383 8811 	msr	BASEPRI, r3
 80033c4:	f3bf 8f6f 	isb	sy
 80033c8:	f3bf 8f4f 	dsb	sy
 80033cc:	623b      	str	r3, [r7, #32]
}
 80033ce:	bf00      	nop
 80033d0:	bf00      	nop
 80033d2:	e7fd      	b.n	80033d0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80033d4:	f000 ffbc 	bl	8004350 <xTaskGetSchedulerState>
 80033d8:	4603      	mov	r3, r0
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d102      	bne.n	80033e4 <xQueueGenericSend+0xa4>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d101      	bne.n	80033e8 <xQueueGenericSend+0xa8>
 80033e4:	2301      	movs	r3, #1
 80033e6:	e000      	b.n	80033ea <xQueueGenericSend+0xaa>
 80033e8:	2300      	movs	r3, #0
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d10b      	bne.n	8003406 <xQueueGenericSend+0xc6>
	__asm volatile
 80033ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033f2:	f383 8811 	msr	BASEPRI, r3
 80033f6:	f3bf 8f6f 	isb	sy
 80033fa:	f3bf 8f4f 	dsb	sy
 80033fe:	61fb      	str	r3, [r7, #28]
}
 8003400:	bf00      	nop
 8003402:	bf00      	nop
 8003404:	e7fd      	b.n	8003402 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003406:	f001 f9a1 	bl	800474c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800340a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800340c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800340e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003410:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003412:	429a      	cmp	r2, r3
 8003414:	d302      	bcc.n	800341c <xQueueGenericSend+0xdc>
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	2b02      	cmp	r3, #2
 800341a:	d129      	bne.n	8003470 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800341c:	683a      	ldr	r2, [r7, #0]
 800341e:	68b9      	ldr	r1, [r7, #8]
 8003420:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003422:	f000 f88f 	bl	8003544 <prvCopyDataToQueue>
 8003426:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003428:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800342a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800342c:	2b00      	cmp	r3, #0
 800342e:	d010      	beq.n	8003452 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003430:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003432:	3324      	adds	r3, #36	@ 0x24
 8003434:	4618      	mov	r0, r3
 8003436:	f000 fdc5 	bl	8003fc4 <xTaskRemoveFromEventList>
 800343a:	4603      	mov	r3, r0
 800343c:	2b00      	cmp	r3, #0
 800343e:	d013      	beq.n	8003468 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003440:	4b3f      	ldr	r3, [pc, #252]	@ (8003540 <xQueueGenericSend+0x200>)
 8003442:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003446:	601a      	str	r2, [r3, #0]
 8003448:	f3bf 8f4f 	dsb	sy
 800344c:	f3bf 8f6f 	isb	sy
 8003450:	e00a      	b.n	8003468 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003452:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003454:	2b00      	cmp	r3, #0
 8003456:	d007      	beq.n	8003468 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003458:	4b39      	ldr	r3, [pc, #228]	@ (8003540 <xQueueGenericSend+0x200>)
 800345a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800345e:	601a      	str	r2, [r3, #0]
 8003460:	f3bf 8f4f 	dsb	sy
 8003464:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003468:	f001 f9a0 	bl	80047ac <vPortExitCritical>
				return pdPASS;
 800346c:	2301      	movs	r3, #1
 800346e:	e063      	b.n	8003538 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d103      	bne.n	800347e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003476:	f001 f999 	bl	80047ac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800347a:	2300      	movs	r3, #0
 800347c:	e05c      	b.n	8003538 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800347e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003480:	2b00      	cmp	r3, #0
 8003482:	d106      	bne.n	8003492 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003484:	f107 0314 	add.w	r3, r7, #20
 8003488:	4618      	mov	r0, r3
 800348a:	f000 fdff 	bl	800408c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800348e:	2301      	movs	r3, #1
 8003490:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003492:	f001 f98b 	bl	80047ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003496:	f000 fb81 	bl	8003b9c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800349a:	f001 f957 	bl	800474c <vPortEnterCritical>
 800349e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034a0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80034a4:	b25b      	sxtb	r3, r3
 80034a6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80034aa:	d103      	bne.n	80034b4 <xQueueGenericSend+0x174>
 80034ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034ae:	2200      	movs	r2, #0
 80034b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80034b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034b6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80034ba:	b25b      	sxtb	r3, r3
 80034bc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80034c0:	d103      	bne.n	80034ca <xQueueGenericSend+0x18a>
 80034c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034c4:	2200      	movs	r2, #0
 80034c6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80034ca:	f001 f96f 	bl	80047ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80034ce:	1d3a      	adds	r2, r7, #4
 80034d0:	f107 0314 	add.w	r3, r7, #20
 80034d4:	4611      	mov	r1, r2
 80034d6:	4618      	mov	r0, r3
 80034d8:	f000 fdee 	bl	80040b8 <xTaskCheckForTimeOut>
 80034dc:	4603      	mov	r3, r0
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d124      	bne.n	800352c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80034e2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80034e4:	f000 f8ea 	bl	80036bc <prvIsQueueFull>
 80034e8:	4603      	mov	r3, r0
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d018      	beq.n	8003520 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80034ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034f0:	3310      	adds	r3, #16
 80034f2:	687a      	ldr	r2, [r7, #4]
 80034f4:	4611      	mov	r1, r2
 80034f6:	4618      	mov	r0, r3
 80034f8:	f000 fd3e 	bl	8003f78 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80034fc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80034fe:	f000 f88b 	bl	8003618 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003502:	f000 fb59 	bl	8003bb8 <xTaskResumeAll>
 8003506:	4603      	mov	r3, r0
 8003508:	2b00      	cmp	r3, #0
 800350a:	f47f af7c 	bne.w	8003406 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800350e:	4b0c      	ldr	r3, [pc, #48]	@ (8003540 <xQueueGenericSend+0x200>)
 8003510:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003514:	601a      	str	r2, [r3, #0]
 8003516:	f3bf 8f4f 	dsb	sy
 800351a:	f3bf 8f6f 	isb	sy
 800351e:	e772      	b.n	8003406 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003520:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003522:	f000 f879 	bl	8003618 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003526:	f000 fb47 	bl	8003bb8 <xTaskResumeAll>
 800352a:	e76c      	b.n	8003406 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800352c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800352e:	f000 f873 	bl	8003618 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003532:	f000 fb41 	bl	8003bb8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003536:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003538:	4618      	mov	r0, r3
 800353a:	3738      	adds	r7, #56	@ 0x38
 800353c:	46bd      	mov	sp, r7
 800353e:	bd80      	pop	{r7, pc}
 8003540:	e000ed04 	.word	0xe000ed04

08003544 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b086      	sub	sp, #24
 8003548:	af00      	add	r7, sp, #0
 800354a:	60f8      	str	r0, [r7, #12]
 800354c:	60b9      	str	r1, [r7, #8]
 800354e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003550:	2300      	movs	r3, #0
 8003552:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003558:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800355e:	2b00      	cmp	r3, #0
 8003560:	d10d      	bne.n	800357e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d14d      	bne.n	8003606 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	689b      	ldr	r3, [r3, #8]
 800356e:	4618      	mov	r0, r3
 8003570:	f000 ff0c 	bl	800438c <xTaskPriorityDisinherit>
 8003574:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	2200      	movs	r2, #0
 800357a:	609a      	str	r2, [r3, #8]
 800357c:	e043      	b.n	8003606 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	2b00      	cmp	r3, #0
 8003582:	d119      	bne.n	80035b8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	6858      	ldr	r0, [r3, #4]
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800358c:	461a      	mov	r2, r3
 800358e:	68b9      	ldr	r1, [r7, #8]
 8003590:	f001 fe8e 	bl	80052b0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	685a      	ldr	r2, [r3, #4]
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800359c:	441a      	add	r2, r3
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	685a      	ldr	r2, [r3, #4]
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	689b      	ldr	r3, [r3, #8]
 80035aa:	429a      	cmp	r2, r3
 80035ac:	d32b      	bcc.n	8003606 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681a      	ldr	r2, [r3, #0]
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	605a      	str	r2, [r3, #4]
 80035b6:	e026      	b.n	8003606 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	68d8      	ldr	r0, [r3, #12]
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035c0:	461a      	mov	r2, r3
 80035c2:	68b9      	ldr	r1, [r7, #8]
 80035c4:	f001 fe74 	bl	80052b0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	68da      	ldr	r2, [r3, #12]
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035d0:	425b      	negs	r3, r3
 80035d2:	441a      	add	r2, r3
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	68da      	ldr	r2, [r3, #12]
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	429a      	cmp	r2, r3
 80035e2:	d207      	bcs.n	80035f4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	689a      	ldr	r2, [r3, #8]
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ec:	425b      	negs	r3, r3
 80035ee:	441a      	add	r2, r3
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2b02      	cmp	r3, #2
 80035f8:	d105      	bne.n	8003606 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80035fa:	693b      	ldr	r3, [r7, #16]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d002      	beq.n	8003606 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	3b01      	subs	r3, #1
 8003604:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003606:	693b      	ldr	r3, [r7, #16]
 8003608:	1c5a      	adds	r2, r3, #1
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800360e:	697b      	ldr	r3, [r7, #20]
}
 8003610:	4618      	mov	r0, r3
 8003612:	3718      	adds	r7, #24
 8003614:	46bd      	mov	sp, r7
 8003616:	bd80      	pop	{r7, pc}

08003618 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b084      	sub	sp, #16
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003620:	f001 f894 	bl	800474c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800362a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800362c:	e011      	b.n	8003652 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003632:	2b00      	cmp	r3, #0
 8003634:	d012      	beq.n	800365c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	3324      	adds	r3, #36	@ 0x24
 800363a:	4618      	mov	r0, r3
 800363c:	f000 fcc2 	bl	8003fc4 <xTaskRemoveFromEventList>
 8003640:	4603      	mov	r3, r0
 8003642:	2b00      	cmp	r3, #0
 8003644:	d001      	beq.n	800364a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003646:	f000 fd9b 	bl	8004180 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800364a:	7bfb      	ldrb	r3, [r7, #15]
 800364c:	3b01      	subs	r3, #1
 800364e:	b2db      	uxtb	r3, r3
 8003650:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003652:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003656:	2b00      	cmp	r3, #0
 8003658:	dce9      	bgt.n	800362e <prvUnlockQueue+0x16>
 800365a:	e000      	b.n	800365e <prvUnlockQueue+0x46>
					break;
 800365c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	22ff      	movs	r2, #255	@ 0xff
 8003662:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8003666:	f001 f8a1 	bl	80047ac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800366a:	f001 f86f 	bl	800474c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003674:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003676:	e011      	b.n	800369c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	691b      	ldr	r3, [r3, #16]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d012      	beq.n	80036a6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	3310      	adds	r3, #16
 8003684:	4618      	mov	r0, r3
 8003686:	f000 fc9d 	bl	8003fc4 <xTaskRemoveFromEventList>
 800368a:	4603      	mov	r3, r0
 800368c:	2b00      	cmp	r3, #0
 800368e:	d001      	beq.n	8003694 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003690:	f000 fd76 	bl	8004180 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003694:	7bbb      	ldrb	r3, [r7, #14]
 8003696:	3b01      	subs	r3, #1
 8003698:	b2db      	uxtb	r3, r3
 800369a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800369c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	dce9      	bgt.n	8003678 <prvUnlockQueue+0x60>
 80036a4:	e000      	b.n	80036a8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80036a6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	22ff      	movs	r2, #255	@ 0xff
 80036ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80036b0:	f001 f87c 	bl	80047ac <vPortExitCritical>
}
 80036b4:	bf00      	nop
 80036b6:	3710      	adds	r7, #16
 80036b8:	46bd      	mov	sp, r7
 80036ba:	bd80      	pop	{r7, pc}

080036bc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b084      	sub	sp, #16
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80036c4:	f001 f842 	bl	800474c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036d0:	429a      	cmp	r2, r3
 80036d2:	d102      	bne.n	80036da <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80036d4:	2301      	movs	r3, #1
 80036d6:	60fb      	str	r3, [r7, #12]
 80036d8:	e001      	b.n	80036de <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80036da:	2300      	movs	r3, #0
 80036dc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80036de:	f001 f865 	bl	80047ac <vPortExitCritical>

	return xReturn;
 80036e2:	68fb      	ldr	r3, [r7, #12]
}
 80036e4:	4618      	mov	r0, r3
 80036e6:	3710      	adds	r7, #16
 80036e8:	46bd      	mov	sp, r7
 80036ea:	bd80      	pop	{r7, pc}

080036ec <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b08e      	sub	sp, #56	@ 0x38
 80036f0:	af04      	add	r7, sp, #16
 80036f2:	60f8      	str	r0, [r7, #12]
 80036f4:	60b9      	str	r1, [r7, #8]
 80036f6:	607a      	str	r2, [r7, #4]
 80036f8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80036fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d10b      	bne.n	8003718 <xTaskCreateStatic+0x2c>
	__asm volatile
 8003700:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003704:	f383 8811 	msr	BASEPRI, r3
 8003708:	f3bf 8f6f 	isb	sy
 800370c:	f3bf 8f4f 	dsb	sy
 8003710:	623b      	str	r3, [r7, #32]
}
 8003712:	bf00      	nop
 8003714:	bf00      	nop
 8003716:	e7fd      	b.n	8003714 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003718:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800371a:	2b00      	cmp	r3, #0
 800371c:	d10b      	bne.n	8003736 <xTaskCreateStatic+0x4a>
	__asm volatile
 800371e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003722:	f383 8811 	msr	BASEPRI, r3
 8003726:	f3bf 8f6f 	isb	sy
 800372a:	f3bf 8f4f 	dsb	sy
 800372e:	61fb      	str	r3, [r7, #28]
}
 8003730:	bf00      	nop
 8003732:	bf00      	nop
 8003734:	e7fd      	b.n	8003732 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003736:	23a0      	movs	r3, #160	@ 0xa0
 8003738:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	2ba0      	cmp	r3, #160	@ 0xa0
 800373e:	d00b      	beq.n	8003758 <xTaskCreateStatic+0x6c>
	__asm volatile
 8003740:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003744:	f383 8811 	msr	BASEPRI, r3
 8003748:	f3bf 8f6f 	isb	sy
 800374c:	f3bf 8f4f 	dsb	sy
 8003750:	61bb      	str	r3, [r7, #24]
}
 8003752:	bf00      	nop
 8003754:	bf00      	nop
 8003756:	e7fd      	b.n	8003754 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003758:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800375a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800375c:	2b00      	cmp	r3, #0
 800375e:	d01e      	beq.n	800379e <xTaskCreateStatic+0xb2>
 8003760:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003762:	2b00      	cmp	r3, #0
 8003764:	d01b      	beq.n	800379e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003766:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003768:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800376a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800376c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800376e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003772:	2202      	movs	r2, #2
 8003774:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003778:	2300      	movs	r3, #0
 800377a:	9303      	str	r3, [sp, #12]
 800377c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800377e:	9302      	str	r3, [sp, #8]
 8003780:	f107 0314 	add.w	r3, r7, #20
 8003784:	9301      	str	r3, [sp, #4]
 8003786:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003788:	9300      	str	r3, [sp, #0]
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	687a      	ldr	r2, [r7, #4]
 800378e:	68b9      	ldr	r1, [r7, #8]
 8003790:	68f8      	ldr	r0, [r7, #12]
 8003792:	f000 f851 	bl	8003838 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003796:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003798:	f000 f8f6 	bl	8003988 <prvAddNewTaskToReadyList>
 800379c:	e001      	b.n	80037a2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800379e:	2300      	movs	r3, #0
 80037a0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80037a2:	697b      	ldr	r3, [r7, #20]
	}
 80037a4:	4618      	mov	r0, r3
 80037a6:	3728      	adds	r7, #40	@ 0x28
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bd80      	pop	{r7, pc}

080037ac <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b08c      	sub	sp, #48	@ 0x30
 80037b0:	af04      	add	r7, sp, #16
 80037b2:	60f8      	str	r0, [r7, #12]
 80037b4:	60b9      	str	r1, [r7, #8]
 80037b6:	603b      	str	r3, [r7, #0]
 80037b8:	4613      	mov	r3, r2
 80037ba:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80037bc:	88fb      	ldrh	r3, [r7, #6]
 80037be:	009b      	lsls	r3, r3, #2
 80037c0:	4618      	mov	r0, r3
 80037c2:	f001 f885 	bl	80048d0 <pvPortMalloc>
 80037c6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80037c8:	697b      	ldr	r3, [r7, #20]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d00e      	beq.n	80037ec <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80037ce:	20a0      	movs	r0, #160	@ 0xa0
 80037d0:	f001 f87e 	bl	80048d0 <pvPortMalloc>
 80037d4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80037d6:	69fb      	ldr	r3, [r7, #28]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d003      	beq.n	80037e4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80037dc:	69fb      	ldr	r3, [r7, #28]
 80037de:	697a      	ldr	r2, [r7, #20]
 80037e0:	631a      	str	r2, [r3, #48]	@ 0x30
 80037e2:	e005      	b.n	80037f0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80037e4:	6978      	ldr	r0, [r7, #20]
 80037e6:	f001 f947 	bl	8004a78 <vPortFree>
 80037ea:	e001      	b.n	80037f0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80037ec:	2300      	movs	r3, #0
 80037ee:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80037f0:	69fb      	ldr	r3, [r7, #28]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d017      	beq.n	8003826 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80037f6:	69fb      	ldr	r3, [r7, #28]
 80037f8:	2200      	movs	r2, #0
 80037fa:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80037fe:	88fa      	ldrh	r2, [r7, #6]
 8003800:	2300      	movs	r3, #0
 8003802:	9303      	str	r3, [sp, #12]
 8003804:	69fb      	ldr	r3, [r7, #28]
 8003806:	9302      	str	r3, [sp, #8]
 8003808:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800380a:	9301      	str	r3, [sp, #4]
 800380c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800380e:	9300      	str	r3, [sp, #0]
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	68b9      	ldr	r1, [r7, #8]
 8003814:	68f8      	ldr	r0, [r7, #12]
 8003816:	f000 f80f 	bl	8003838 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800381a:	69f8      	ldr	r0, [r7, #28]
 800381c:	f000 f8b4 	bl	8003988 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003820:	2301      	movs	r3, #1
 8003822:	61bb      	str	r3, [r7, #24]
 8003824:	e002      	b.n	800382c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003826:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800382a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800382c:	69bb      	ldr	r3, [r7, #24]
	}
 800382e:	4618      	mov	r0, r3
 8003830:	3720      	adds	r7, #32
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}
	...

08003838 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b088      	sub	sp, #32
 800383c:	af00      	add	r7, sp, #0
 800383e:	60f8      	str	r0, [r7, #12]
 8003840:	60b9      	str	r1, [r7, #8]
 8003842:	607a      	str	r2, [r7, #4]
 8003844:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003846:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003848:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	009b      	lsls	r3, r3, #2
 800384e:	461a      	mov	r2, r3
 8003850:	21a5      	movs	r1, #165	@ 0xa5
 8003852:	f001 fc77 	bl	8005144 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003856:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003858:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003860:	3b01      	subs	r3, #1
 8003862:	009b      	lsls	r3, r3, #2
 8003864:	4413      	add	r3, r2
 8003866:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003868:	69bb      	ldr	r3, [r7, #24]
 800386a:	f023 0307 	bic.w	r3, r3, #7
 800386e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003870:	69bb      	ldr	r3, [r7, #24]
 8003872:	f003 0307 	and.w	r3, r3, #7
 8003876:	2b00      	cmp	r3, #0
 8003878:	d00b      	beq.n	8003892 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800387a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800387e:	f383 8811 	msr	BASEPRI, r3
 8003882:	f3bf 8f6f 	isb	sy
 8003886:	f3bf 8f4f 	dsb	sy
 800388a:	617b      	str	r3, [r7, #20]
}
 800388c:	bf00      	nop
 800388e:	bf00      	nop
 8003890:	e7fd      	b.n	800388e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003892:	68bb      	ldr	r3, [r7, #8]
 8003894:	2b00      	cmp	r3, #0
 8003896:	d01f      	beq.n	80038d8 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003898:	2300      	movs	r3, #0
 800389a:	61fb      	str	r3, [r7, #28]
 800389c:	e012      	b.n	80038c4 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800389e:	68ba      	ldr	r2, [r7, #8]
 80038a0:	69fb      	ldr	r3, [r7, #28]
 80038a2:	4413      	add	r3, r2
 80038a4:	7819      	ldrb	r1, [r3, #0]
 80038a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80038a8:	69fb      	ldr	r3, [r7, #28]
 80038aa:	4413      	add	r3, r2
 80038ac:	3334      	adds	r3, #52	@ 0x34
 80038ae:	460a      	mov	r2, r1
 80038b0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80038b2:	68ba      	ldr	r2, [r7, #8]
 80038b4:	69fb      	ldr	r3, [r7, #28]
 80038b6:	4413      	add	r3, r2
 80038b8:	781b      	ldrb	r3, [r3, #0]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d006      	beq.n	80038cc <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80038be:	69fb      	ldr	r3, [r7, #28]
 80038c0:	3301      	adds	r3, #1
 80038c2:	61fb      	str	r3, [r7, #28]
 80038c4:	69fb      	ldr	r3, [r7, #28]
 80038c6:	2b0f      	cmp	r3, #15
 80038c8:	d9e9      	bls.n	800389e <prvInitialiseNewTask+0x66>
 80038ca:	e000      	b.n	80038ce <prvInitialiseNewTask+0x96>
			{
				break;
 80038cc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80038ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038d0:	2200      	movs	r2, #0
 80038d2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80038d6:	e003      	b.n	80038e0 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80038d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038da:	2200      	movs	r2, #0
 80038dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80038e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038e2:	2b06      	cmp	r3, #6
 80038e4:	d901      	bls.n	80038ea <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80038e6:	2306      	movs	r3, #6
 80038e8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80038ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038ec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80038ee:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80038f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038f2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80038f4:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80038f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038f8:	2200      	movs	r2, #0
 80038fa:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80038fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038fe:	3304      	adds	r3, #4
 8003900:	4618      	mov	r0, r3
 8003902:	f7ff fafe 	bl	8002f02 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003906:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003908:	3318      	adds	r3, #24
 800390a:	4618      	mov	r0, r3
 800390c:	f7ff faf9 	bl	8002f02 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003910:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003912:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003914:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003916:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003918:	f1c3 0207 	rsb	r2, r3, #7
 800391c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800391e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003920:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003922:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003924:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003928:	2200      	movs	r2, #0
 800392a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800392e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003930:	2200      	movs	r2, #0
 8003932:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8003936:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003938:	334c      	adds	r3, #76	@ 0x4c
 800393a:	224c      	movs	r2, #76	@ 0x4c
 800393c:	2100      	movs	r1, #0
 800393e:	4618      	mov	r0, r3
 8003940:	f001 fc00 	bl	8005144 <memset>
 8003944:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003946:	4a0d      	ldr	r2, [pc, #52]	@ (800397c <prvInitialiseNewTask+0x144>)
 8003948:	651a      	str	r2, [r3, #80]	@ 0x50
 800394a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800394c:	4a0c      	ldr	r2, [pc, #48]	@ (8003980 <prvInitialiseNewTask+0x148>)
 800394e:	655a      	str	r2, [r3, #84]	@ 0x54
 8003950:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003952:	4a0c      	ldr	r2, [pc, #48]	@ (8003984 <prvInitialiseNewTask+0x14c>)
 8003954:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003956:	683a      	ldr	r2, [r7, #0]
 8003958:	68f9      	ldr	r1, [r7, #12]
 800395a:	69b8      	ldr	r0, [r7, #24]
 800395c:	f000 fe04 	bl	8004568 <pxPortInitialiseStack>
 8003960:	4602      	mov	r2, r0
 8003962:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003964:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003966:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003968:	2b00      	cmp	r3, #0
 800396a:	d002      	beq.n	8003972 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800396c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800396e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003970:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003972:	bf00      	nop
 8003974:	3720      	adds	r7, #32
 8003976:	46bd      	mov	sp, r7
 8003978:	bd80      	pop	{r7, pc}
 800397a:	bf00      	nop
 800397c:	200025cc 	.word	0x200025cc
 8003980:	20002634 	.word	0x20002634
 8003984:	2000269c 	.word	0x2000269c

08003988 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003988:	b580      	push	{r7, lr}
 800398a:	b082      	sub	sp, #8
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003990:	f000 fedc 	bl	800474c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003994:	4b2a      	ldr	r3, [pc, #168]	@ (8003a40 <prvAddNewTaskToReadyList+0xb8>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	3301      	adds	r3, #1
 800399a:	4a29      	ldr	r2, [pc, #164]	@ (8003a40 <prvAddNewTaskToReadyList+0xb8>)
 800399c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800399e:	4b29      	ldr	r3, [pc, #164]	@ (8003a44 <prvAddNewTaskToReadyList+0xbc>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d109      	bne.n	80039ba <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80039a6:	4a27      	ldr	r2, [pc, #156]	@ (8003a44 <prvAddNewTaskToReadyList+0xbc>)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80039ac:	4b24      	ldr	r3, [pc, #144]	@ (8003a40 <prvAddNewTaskToReadyList+0xb8>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	2b01      	cmp	r3, #1
 80039b2:	d110      	bne.n	80039d6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80039b4:	f000 fc08 	bl	80041c8 <prvInitialiseTaskLists>
 80039b8:	e00d      	b.n	80039d6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80039ba:	4b23      	ldr	r3, [pc, #140]	@ (8003a48 <prvAddNewTaskToReadyList+0xc0>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d109      	bne.n	80039d6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80039c2:	4b20      	ldr	r3, [pc, #128]	@ (8003a44 <prvAddNewTaskToReadyList+0xbc>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039cc:	429a      	cmp	r2, r3
 80039ce:	d802      	bhi.n	80039d6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80039d0:	4a1c      	ldr	r2, [pc, #112]	@ (8003a44 <prvAddNewTaskToReadyList+0xbc>)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80039d6:	4b1d      	ldr	r3, [pc, #116]	@ (8003a4c <prvAddNewTaskToReadyList+0xc4>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	3301      	adds	r3, #1
 80039dc:	4a1b      	ldr	r2, [pc, #108]	@ (8003a4c <prvAddNewTaskToReadyList+0xc4>)
 80039de:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039e4:	2201      	movs	r2, #1
 80039e6:	409a      	lsls	r2, r3
 80039e8:	4b19      	ldr	r3, [pc, #100]	@ (8003a50 <prvAddNewTaskToReadyList+0xc8>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4313      	orrs	r3, r2
 80039ee:	4a18      	ldr	r2, [pc, #96]	@ (8003a50 <prvAddNewTaskToReadyList+0xc8>)
 80039f0:	6013      	str	r3, [r2, #0]
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80039f6:	4613      	mov	r3, r2
 80039f8:	009b      	lsls	r3, r3, #2
 80039fa:	4413      	add	r3, r2
 80039fc:	009b      	lsls	r3, r3, #2
 80039fe:	4a15      	ldr	r2, [pc, #84]	@ (8003a54 <prvAddNewTaskToReadyList+0xcc>)
 8003a00:	441a      	add	r2, r3
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	3304      	adds	r3, #4
 8003a06:	4619      	mov	r1, r3
 8003a08:	4610      	mov	r0, r2
 8003a0a:	f7ff fa86 	bl	8002f1a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003a0e:	f000 fecd 	bl	80047ac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003a12:	4b0d      	ldr	r3, [pc, #52]	@ (8003a48 <prvAddNewTaskToReadyList+0xc0>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d00e      	beq.n	8003a38 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003a1a:	4b0a      	ldr	r3, [pc, #40]	@ (8003a44 <prvAddNewTaskToReadyList+0xbc>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a24:	429a      	cmp	r2, r3
 8003a26:	d207      	bcs.n	8003a38 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003a28:	4b0b      	ldr	r3, [pc, #44]	@ (8003a58 <prvAddNewTaskToReadyList+0xd0>)
 8003a2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003a2e:	601a      	str	r2, [r3, #0]
 8003a30:	f3bf 8f4f 	dsb	sy
 8003a34:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003a38:	bf00      	nop
 8003a3a:	3708      	adds	r7, #8
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	bd80      	pop	{r7, pc}
 8003a40:	20000578 	.word	0x20000578
 8003a44:	20000478 	.word	0x20000478
 8003a48:	20000584 	.word	0x20000584
 8003a4c:	20000594 	.word	0x20000594
 8003a50:	20000580 	.word	0x20000580
 8003a54:	2000047c 	.word	0x2000047c
 8003a58:	e000ed04 	.word	0xe000ed04

08003a5c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b084      	sub	sp, #16
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003a64:	2300      	movs	r3, #0
 8003a66:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d018      	beq.n	8003aa0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003a6e:	4b14      	ldr	r3, [pc, #80]	@ (8003ac0 <vTaskDelay+0x64>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d00b      	beq.n	8003a8e <vTaskDelay+0x32>
	__asm volatile
 8003a76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a7a:	f383 8811 	msr	BASEPRI, r3
 8003a7e:	f3bf 8f6f 	isb	sy
 8003a82:	f3bf 8f4f 	dsb	sy
 8003a86:	60bb      	str	r3, [r7, #8]
}
 8003a88:	bf00      	nop
 8003a8a:	bf00      	nop
 8003a8c:	e7fd      	b.n	8003a8a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003a8e:	f000 f885 	bl	8003b9c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003a92:	2100      	movs	r1, #0
 8003a94:	6878      	ldr	r0, [r7, #4]
 8003a96:	f000 fd01 	bl	800449c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003a9a:	f000 f88d 	bl	8003bb8 <xTaskResumeAll>
 8003a9e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d107      	bne.n	8003ab6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8003aa6:	4b07      	ldr	r3, [pc, #28]	@ (8003ac4 <vTaskDelay+0x68>)
 8003aa8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003aac:	601a      	str	r2, [r3, #0]
 8003aae:	f3bf 8f4f 	dsb	sy
 8003ab2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003ab6:	bf00      	nop
 8003ab8:	3710      	adds	r7, #16
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}
 8003abe:	bf00      	nop
 8003ac0:	200005a0 	.word	0x200005a0
 8003ac4:	e000ed04 	.word	0xe000ed04

08003ac8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b08a      	sub	sp, #40	@ 0x28
 8003acc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003ace:	2300      	movs	r3, #0
 8003ad0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003ad6:	463a      	mov	r2, r7
 8003ad8:	1d39      	adds	r1, r7, #4
 8003ada:	f107 0308 	add.w	r3, r7, #8
 8003ade:	4618      	mov	r0, r3
 8003ae0:	f7fc fb36 	bl	8000150 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003ae4:	6839      	ldr	r1, [r7, #0]
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	68ba      	ldr	r2, [r7, #8]
 8003aea:	9202      	str	r2, [sp, #8]
 8003aec:	9301      	str	r3, [sp, #4]
 8003aee:	2300      	movs	r3, #0
 8003af0:	9300      	str	r3, [sp, #0]
 8003af2:	2300      	movs	r3, #0
 8003af4:	460a      	mov	r2, r1
 8003af6:	4921      	ldr	r1, [pc, #132]	@ (8003b7c <vTaskStartScheduler+0xb4>)
 8003af8:	4821      	ldr	r0, [pc, #132]	@ (8003b80 <vTaskStartScheduler+0xb8>)
 8003afa:	f7ff fdf7 	bl	80036ec <xTaskCreateStatic>
 8003afe:	4603      	mov	r3, r0
 8003b00:	4a20      	ldr	r2, [pc, #128]	@ (8003b84 <vTaskStartScheduler+0xbc>)
 8003b02:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003b04:	4b1f      	ldr	r3, [pc, #124]	@ (8003b84 <vTaskStartScheduler+0xbc>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d002      	beq.n	8003b12 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	617b      	str	r3, [r7, #20]
 8003b10:	e001      	b.n	8003b16 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003b12:	2300      	movs	r3, #0
 8003b14:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	2b01      	cmp	r3, #1
 8003b1a:	d11b      	bne.n	8003b54 <vTaskStartScheduler+0x8c>
	__asm volatile
 8003b1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b20:	f383 8811 	msr	BASEPRI, r3
 8003b24:	f3bf 8f6f 	isb	sy
 8003b28:	f3bf 8f4f 	dsb	sy
 8003b2c:	613b      	str	r3, [r7, #16]
}
 8003b2e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003b30:	4b15      	ldr	r3, [pc, #84]	@ (8003b88 <vTaskStartScheduler+0xc0>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	334c      	adds	r3, #76	@ 0x4c
 8003b36:	4a15      	ldr	r2, [pc, #84]	@ (8003b8c <vTaskStartScheduler+0xc4>)
 8003b38:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003b3a:	4b15      	ldr	r3, [pc, #84]	@ (8003b90 <vTaskStartScheduler+0xc8>)
 8003b3c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003b40:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003b42:	4b14      	ldr	r3, [pc, #80]	@ (8003b94 <vTaskStartScheduler+0xcc>)
 8003b44:	2201      	movs	r2, #1
 8003b46:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003b48:	4b13      	ldr	r3, [pc, #76]	@ (8003b98 <vTaskStartScheduler+0xd0>)
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003b4e:	f000 fd8b 	bl	8004668 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003b52:	e00f      	b.n	8003b74 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003b54:	697b      	ldr	r3, [r7, #20]
 8003b56:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003b5a:	d10b      	bne.n	8003b74 <vTaskStartScheduler+0xac>
	__asm volatile
 8003b5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b60:	f383 8811 	msr	BASEPRI, r3
 8003b64:	f3bf 8f6f 	isb	sy
 8003b68:	f3bf 8f4f 	dsb	sy
 8003b6c:	60fb      	str	r3, [r7, #12]
}
 8003b6e:	bf00      	nop
 8003b70:	bf00      	nop
 8003b72:	e7fd      	b.n	8003b70 <vTaskStartScheduler+0xa8>
}
 8003b74:	bf00      	nop
 8003b76:	3718      	adds	r7, #24
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	bd80      	pop	{r7, pc}
 8003b7c:	08005f7c 	.word	0x08005f7c
 8003b80:	08004199 	.word	0x08004199
 8003b84:	2000059c 	.word	0x2000059c
 8003b88:	20000478 	.word	0x20000478
 8003b8c:	2000001c 	.word	0x2000001c
 8003b90:	20000598 	.word	0x20000598
 8003b94:	20000584 	.word	0x20000584
 8003b98:	2000057c 	.word	0x2000057c

08003b9c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003b9c:	b480      	push	{r7}
 8003b9e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003ba0:	4b04      	ldr	r3, [pc, #16]	@ (8003bb4 <vTaskSuspendAll+0x18>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	3301      	adds	r3, #1
 8003ba6:	4a03      	ldr	r2, [pc, #12]	@ (8003bb4 <vTaskSuspendAll+0x18>)
 8003ba8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003baa:	bf00      	nop
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bc80      	pop	{r7}
 8003bb0:	4770      	bx	lr
 8003bb2:	bf00      	nop
 8003bb4:	200005a0 	.word	0x200005a0

08003bb8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b084      	sub	sp, #16
 8003bbc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003bc6:	4b42      	ldr	r3, [pc, #264]	@ (8003cd0 <xTaskResumeAll+0x118>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d10b      	bne.n	8003be6 <xTaskResumeAll+0x2e>
	__asm volatile
 8003bce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bd2:	f383 8811 	msr	BASEPRI, r3
 8003bd6:	f3bf 8f6f 	isb	sy
 8003bda:	f3bf 8f4f 	dsb	sy
 8003bde:	603b      	str	r3, [r7, #0]
}
 8003be0:	bf00      	nop
 8003be2:	bf00      	nop
 8003be4:	e7fd      	b.n	8003be2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003be6:	f000 fdb1 	bl	800474c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003bea:	4b39      	ldr	r3, [pc, #228]	@ (8003cd0 <xTaskResumeAll+0x118>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	3b01      	subs	r3, #1
 8003bf0:	4a37      	ldr	r2, [pc, #220]	@ (8003cd0 <xTaskResumeAll+0x118>)
 8003bf2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003bf4:	4b36      	ldr	r3, [pc, #216]	@ (8003cd0 <xTaskResumeAll+0x118>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d161      	bne.n	8003cc0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003bfc:	4b35      	ldr	r3, [pc, #212]	@ (8003cd4 <xTaskResumeAll+0x11c>)
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d05d      	beq.n	8003cc0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003c04:	e02e      	b.n	8003c64 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003c06:	4b34      	ldr	r3, [pc, #208]	@ (8003cd8 <xTaskResumeAll+0x120>)
 8003c08:	68db      	ldr	r3, [r3, #12]
 8003c0a:	68db      	ldr	r3, [r3, #12]
 8003c0c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	3318      	adds	r3, #24
 8003c12:	4618      	mov	r0, r3
 8003c14:	f7ff f9dc 	bl	8002fd0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	3304      	adds	r3, #4
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	f7ff f9d7 	bl	8002fd0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c26:	2201      	movs	r2, #1
 8003c28:	409a      	lsls	r2, r3
 8003c2a:	4b2c      	ldr	r3, [pc, #176]	@ (8003cdc <xTaskResumeAll+0x124>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4313      	orrs	r3, r2
 8003c30:	4a2a      	ldr	r2, [pc, #168]	@ (8003cdc <xTaskResumeAll+0x124>)
 8003c32:	6013      	str	r3, [r2, #0]
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c38:	4613      	mov	r3, r2
 8003c3a:	009b      	lsls	r3, r3, #2
 8003c3c:	4413      	add	r3, r2
 8003c3e:	009b      	lsls	r3, r3, #2
 8003c40:	4a27      	ldr	r2, [pc, #156]	@ (8003ce0 <xTaskResumeAll+0x128>)
 8003c42:	441a      	add	r2, r3
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	3304      	adds	r3, #4
 8003c48:	4619      	mov	r1, r3
 8003c4a:	4610      	mov	r0, r2
 8003c4c:	f7ff f965 	bl	8002f1a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c54:	4b23      	ldr	r3, [pc, #140]	@ (8003ce4 <xTaskResumeAll+0x12c>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c5a:	429a      	cmp	r2, r3
 8003c5c:	d302      	bcc.n	8003c64 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8003c5e:	4b22      	ldr	r3, [pc, #136]	@ (8003ce8 <xTaskResumeAll+0x130>)
 8003c60:	2201      	movs	r2, #1
 8003c62:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003c64:	4b1c      	ldr	r3, [pc, #112]	@ (8003cd8 <xTaskResumeAll+0x120>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d1cc      	bne.n	8003c06 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d001      	beq.n	8003c76 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003c72:	f000 fb4d 	bl	8004310 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003c76:	4b1d      	ldr	r3, [pc, #116]	@ (8003cec <xTaskResumeAll+0x134>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d010      	beq.n	8003ca4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003c82:	f000 f837 	bl	8003cf4 <xTaskIncrementTick>
 8003c86:	4603      	mov	r3, r0
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d002      	beq.n	8003c92 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8003c8c:	4b16      	ldr	r3, [pc, #88]	@ (8003ce8 <xTaskResumeAll+0x130>)
 8003c8e:	2201      	movs	r2, #1
 8003c90:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	3b01      	subs	r3, #1
 8003c96:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d1f1      	bne.n	8003c82 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8003c9e:	4b13      	ldr	r3, [pc, #76]	@ (8003cec <xTaskResumeAll+0x134>)
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003ca4:	4b10      	ldr	r3, [pc, #64]	@ (8003ce8 <xTaskResumeAll+0x130>)
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d009      	beq.n	8003cc0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003cac:	2301      	movs	r3, #1
 8003cae:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003cb0:	4b0f      	ldr	r3, [pc, #60]	@ (8003cf0 <xTaskResumeAll+0x138>)
 8003cb2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003cb6:	601a      	str	r2, [r3, #0]
 8003cb8:	f3bf 8f4f 	dsb	sy
 8003cbc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003cc0:	f000 fd74 	bl	80047ac <vPortExitCritical>

	return xAlreadyYielded;
 8003cc4:	68bb      	ldr	r3, [r7, #8]
}
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	3710      	adds	r7, #16
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bd80      	pop	{r7, pc}
 8003cce:	bf00      	nop
 8003cd0:	200005a0 	.word	0x200005a0
 8003cd4:	20000578 	.word	0x20000578
 8003cd8:	20000538 	.word	0x20000538
 8003cdc:	20000580 	.word	0x20000580
 8003ce0:	2000047c 	.word	0x2000047c
 8003ce4:	20000478 	.word	0x20000478
 8003ce8:	2000058c 	.word	0x2000058c
 8003cec:	20000588 	.word	0x20000588
 8003cf0:	e000ed04 	.word	0xe000ed04

08003cf4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b086      	sub	sp, #24
 8003cf8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003cfe:	4b4f      	ldr	r3, [pc, #316]	@ (8003e3c <xTaskIncrementTick+0x148>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	f040 808f 	bne.w	8003e26 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003d08:	4b4d      	ldr	r3, [pc, #308]	@ (8003e40 <xTaskIncrementTick+0x14c>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	3301      	adds	r3, #1
 8003d0e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003d10:	4a4b      	ldr	r2, [pc, #300]	@ (8003e40 <xTaskIncrementTick+0x14c>)
 8003d12:	693b      	ldr	r3, [r7, #16]
 8003d14:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003d16:	693b      	ldr	r3, [r7, #16]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d121      	bne.n	8003d60 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8003d1c:	4b49      	ldr	r3, [pc, #292]	@ (8003e44 <xTaskIncrementTick+0x150>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d00b      	beq.n	8003d3e <xTaskIncrementTick+0x4a>
	__asm volatile
 8003d26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d2a:	f383 8811 	msr	BASEPRI, r3
 8003d2e:	f3bf 8f6f 	isb	sy
 8003d32:	f3bf 8f4f 	dsb	sy
 8003d36:	603b      	str	r3, [r7, #0]
}
 8003d38:	bf00      	nop
 8003d3a:	bf00      	nop
 8003d3c:	e7fd      	b.n	8003d3a <xTaskIncrementTick+0x46>
 8003d3e:	4b41      	ldr	r3, [pc, #260]	@ (8003e44 <xTaskIncrementTick+0x150>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	60fb      	str	r3, [r7, #12]
 8003d44:	4b40      	ldr	r3, [pc, #256]	@ (8003e48 <xTaskIncrementTick+0x154>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4a3e      	ldr	r2, [pc, #248]	@ (8003e44 <xTaskIncrementTick+0x150>)
 8003d4a:	6013      	str	r3, [r2, #0]
 8003d4c:	4a3e      	ldr	r2, [pc, #248]	@ (8003e48 <xTaskIncrementTick+0x154>)
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	6013      	str	r3, [r2, #0]
 8003d52:	4b3e      	ldr	r3, [pc, #248]	@ (8003e4c <xTaskIncrementTick+0x158>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	3301      	adds	r3, #1
 8003d58:	4a3c      	ldr	r2, [pc, #240]	@ (8003e4c <xTaskIncrementTick+0x158>)
 8003d5a:	6013      	str	r3, [r2, #0]
 8003d5c:	f000 fad8 	bl	8004310 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003d60:	4b3b      	ldr	r3, [pc, #236]	@ (8003e50 <xTaskIncrementTick+0x15c>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	693a      	ldr	r2, [r7, #16]
 8003d66:	429a      	cmp	r2, r3
 8003d68:	d348      	bcc.n	8003dfc <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003d6a:	4b36      	ldr	r3, [pc, #216]	@ (8003e44 <xTaskIncrementTick+0x150>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d104      	bne.n	8003d7e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003d74:	4b36      	ldr	r3, [pc, #216]	@ (8003e50 <xTaskIncrementTick+0x15c>)
 8003d76:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003d7a:	601a      	str	r2, [r3, #0]
					break;
 8003d7c:	e03e      	b.n	8003dfc <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003d7e:	4b31      	ldr	r3, [pc, #196]	@ (8003e44 <xTaskIncrementTick+0x150>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	68db      	ldr	r3, [r3, #12]
 8003d84:	68db      	ldr	r3, [r3, #12]
 8003d86:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003d88:	68bb      	ldr	r3, [r7, #8]
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003d8e:	693a      	ldr	r2, [r7, #16]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	429a      	cmp	r2, r3
 8003d94:	d203      	bcs.n	8003d9e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003d96:	4a2e      	ldr	r2, [pc, #184]	@ (8003e50 <xTaskIncrementTick+0x15c>)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003d9c:	e02e      	b.n	8003dfc <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003d9e:	68bb      	ldr	r3, [r7, #8]
 8003da0:	3304      	adds	r3, #4
 8003da2:	4618      	mov	r0, r3
 8003da4:	f7ff f914 	bl	8002fd0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003da8:	68bb      	ldr	r3, [r7, #8]
 8003daa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d004      	beq.n	8003dba <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003db0:	68bb      	ldr	r3, [r7, #8]
 8003db2:	3318      	adds	r3, #24
 8003db4:	4618      	mov	r0, r3
 8003db6:	f7ff f90b 	bl	8002fd0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003dba:	68bb      	ldr	r3, [r7, #8]
 8003dbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dbe:	2201      	movs	r2, #1
 8003dc0:	409a      	lsls	r2, r3
 8003dc2:	4b24      	ldr	r3, [pc, #144]	@ (8003e54 <xTaskIncrementTick+0x160>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	4313      	orrs	r3, r2
 8003dc8:	4a22      	ldr	r2, [pc, #136]	@ (8003e54 <xTaskIncrementTick+0x160>)
 8003dca:	6013      	str	r3, [r2, #0]
 8003dcc:	68bb      	ldr	r3, [r7, #8]
 8003dce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003dd0:	4613      	mov	r3, r2
 8003dd2:	009b      	lsls	r3, r3, #2
 8003dd4:	4413      	add	r3, r2
 8003dd6:	009b      	lsls	r3, r3, #2
 8003dd8:	4a1f      	ldr	r2, [pc, #124]	@ (8003e58 <xTaskIncrementTick+0x164>)
 8003dda:	441a      	add	r2, r3
 8003ddc:	68bb      	ldr	r3, [r7, #8]
 8003dde:	3304      	adds	r3, #4
 8003de0:	4619      	mov	r1, r3
 8003de2:	4610      	mov	r0, r2
 8003de4:	f7ff f899 	bl	8002f1a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003de8:	68bb      	ldr	r3, [r7, #8]
 8003dea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003dec:	4b1b      	ldr	r3, [pc, #108]	@ (8003e5c <xTaskIncrementTick+0x168>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003df2:	429a      	cmp	r2, r3
 8003df4:	d3b9      	bcc.n	8003d6a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8003df6:	2301      	movs	r3, #1
 8003df8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003dfa:	e7b6      	b.n	8003d6a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003dfc:	4b17      	ldr	r3, [pc, #92]	@ (8003e5c <xTaskIncrementTick+0x168>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e02:	4915      	ldr	r1, [pc, #84]	@ (8003e58 <xTaskIncrementTick+0x164>)
 8003e04:	4613      	mov	r3, r2
 8003e06:	009b      	lsls	r3, r3, #2
 8003e08:	4413      	add	r3, r2
 8003e0a:	009b      	lsls	r3, r3, #2
 8003e0c:	440b      	add	r3, r1
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	2b01      	cmp	r3, #1
 8003e12:	d901      	bls.n	8003e18 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8003e14:	2301      	movs	r3, #1
 8003e16:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003e18:	4b11      	ldr	r3, [pc, #68]	@ (8003e60 <xTaskIncrementTick+0x16c>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d007      	beq.n	8003e30 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8003e20:	2301      	movs	r3, #1
 8003e22:	617b      	str	r3, [r7, #20]
 8003e24:	e004      	b.n	8003e30 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003e26:	4b0f      	ldr	r3, [pc, #60]	@ (8003e64 <xTaskIncrementTick+0x170>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	3301      	adds	r3, #1
 8003e2c:	4a0d      	ldr	r2, [pc, #52]	@ (8003e64 <xTaskIncrementTick+0x170>)
 8003e2e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003e30:	697b      	ldr	r3, [r7, #20]
}
 8003e32:	4618      	mov	r0, r3
 8003e34:	3718      	adds	r7, #24
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bd80      	pop	{r7, pc}
 8003e3a:	bf00      	nop
 8003e3c:	200005a0 	.word	0x200005a0
 8003e40:	2000057c 	.word	0x2000057c
 8003e44:	20000530 	.word	0x20000530
 8003e48:	20000534 	.word	0x20000534
 8003e4c:	20000590 	.word	0x20000590
 8003e50:	20000598 	.word	0x20000598
 8003e54:	20000580 	.word	0x20000580
 8003e58:	2000047c 	.word	0x2000047c
 8003e5c:	20000478 	.word	0x20000478
 8003e60:	2000058c 	.word	0x2000058c
 8003e64:	20000588 	.word	0x20000588

08003e68 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b088      	sub	sp, #32
 8003e6c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003e6e:	4b3c      	ldr	r3, [pc, #240]	@ (8003f60 <vTaskSwitchContext+0xf8>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d003      	beq.n	8003e7e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003e76:	4b3b      	ldr	r3, [pc, #236]	@ (8003f64 <vTaskSwitchContext+0xfc>)
 8003e78:	2201      	movs	r2, #1
 8003e7a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003e7c:	e06c      	b.n	8003f58 <vTaskSwitchContext+0xf0>
		xYieldPending = pdFALSE;
 8003e7e:	4b39      	ldr	r3, [pc, #228]	@ (8003f64 <vTaskSwitchContext+0xfc>)
 8003e80:	2200      	movs	r2, #0
 8003e82:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8003e84:	4b38      	ldr	r3, [pc, #224]	@ (8003f68 <vTaskSwitchContext+0x100>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e8a:	61fb      	str	r3, [r7, #28]
 8003e8c:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8003e90:	61bb      	str	r3, [r7, #24]
 8003e92:	69fb      	ldr	r3, [r7, #28]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	69ba      	ldr	r2, [r7, #24]
 8003e98:	429a      	cmp	r2, r3
 8003e9a:	d111      	bne.n	8003ec0 <vTaskSwitchContext+0x58>
 8003e9c:	69fb      	ldr	r3, [r7, #28]
 8003e9e:	3304      	adds	r3, #4
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	69ba      	ldr	r2, [r7, #24]
 8003ea4:	429a      	cmp	r2, r3
 8003ea6:	d10b      	bne.n	8003ec0 <vTaskSwitchContext+0x58>
 8003ea8:	69fb      	ldr	r3, [r7, #28]
 8003eaa:	3308      	adds	r3, #8
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	69ba      	ldr	r2, [r7, #24]
 8003eb0:	429a      	cmp	r2, r3
 8003eb2:	d105      	bne.n	8003ec0 <vTaskSwitchContext+0x58>
 8003eb4:	69fb      	ldr	r3, [r7, #28]
 8003eb6:	330c      	adds	r3, #12
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	69ba      	ldr	r2, [r7, #24]
 8003ebc:	429a      	cmp	r2, r3
 8003ebe:	d008      	beq.n	8003ed2 <vTaskSwitchContext+0x6a>
 8003ec0:	4b29      	ldr	r3, [pc, #164]	@ (8003f68 <vTaskSwitchContext+0x100>)
 8003ec2:	681a      	ldr	r2, [r3, #0]
 8003ec4:	4b28      	ldr	r3, [pc, #160]	@ (8003f68 <vTaskSwitchContext+0x100>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	3334      	adds	r3, #52	@ 0x34
 8003eca:	4619      	mov	r1, r3
 8003ecc:	4610      	mov	r0, r2
 8003ece:	f7fc fb99 	bl	8000604 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003ed2:	4b26      	ldr	r3, [pc, #152]	@ (8003f6c <vTaskSwitchContext+0x104>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	fab3 f383 	clz	r3, r3
 8003ede:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8003ee0:	7afb      	ldrb	r3, [r7, #11]
 8003ee2:	f1c3 031f 	rsb	r3, r3, #31
 8003ee6:	617b      	str	r3, [r7, #20]
 8003ee8:	4921      	ldr	r1, [pc, #132]	@ (8003f70 <vTaskSwitchContext+0x108>)
 8003eea:	697a      	ldr	r2, [r7, #20]
 8003eec:	4613      	mov	r3, r2
 8003eee:	009b      	lsls	r3, r3, #2
 8003ef0:	4413      	add	r3, r2
 8003ef2:	009b      	lsls	r3, r3, #2
 8003ef4:	440b      	add	r3, r1
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d10b      	bne.n	8003f14 <vTaskSwitchContext+0xac>
	__asm volatile
 8003efc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f00:	f383 8811 	msr	BASEPRI, r3
 8003f04:	f3bf 8f6f 	isb	sy
 8003f08:	f3bf 8f4f 	dsb	sy
 8003f0c:	607b      	str	r3, [r7, #4]
}
 8003f0e:	bf00      	nop
 8003f10:	bf00      	nop
 8003f12:	e7fd      	b.n	8003f10 <vTaskSwitchContext+0xa8>
 8003f14:	697a      	ldr	r2, [r7, #20]
 8003f16:	4613      	mov	r3, r2
 8003f18:	009b      	lsls	r3, r3, #2
 8003f1a:	4413      	add	r3, r2
 8003f1c:	009b      	lsls	r3, r3, #2
 8003f1e:	4a14      	ldr	r2, [pc, #80]	@ (8003f70 <vTaskSwitchContext+0x108>)
 8003f20:	4413      	add	r3, r2
 8003f22:	613b      	str	r3, [r7, #16]
 8003f24:	693b      	ldr	r3, [r7, #16]
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	685a      	ldr	r2, [r3, #4]
 8003f2a:	693b      	ldr	r3, [r7, #16]
 8003f2c:	605a      	str	r2, [r3, #4]
 8003f2e:	693b      	ldr	r3, [r7, #16]
 8003f30:	685a      	ldr	r2, [r3, #4]
 8003f32:	693b      	ldr	r3, [r7, #16]
 8003f34:	3308      	adds	r3, #8
 8003f36:	429a      	cmp	r2, r3
 8003f38:	d104      	bne.n	8003f44 <vTaskSwitchContext+0xdc>
 8003f3a:	693b      	ldr	r3, [r7, #16]
 8003f3c:	685b      	ldr	r3, [r3, #4]
 8003f3e:	685a      	ldr	r2, [r3, #4]
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	605a      	str	r2, [r3, #4]
 8003f44:	693b      	ldr	r3, [r7, #16]
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	68db      	ldr	r3, [r3, #12]
 8003f4a:	4a07      	ldr	r2, [pc, #28]	@ (8003f68 <vTaskSwitchContext+0x100>)
 8003f4c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003f4e:	4b06      	ldr	r3, [pc, #24]	@ (8003f68 <vTaskSwitchContext+0x100>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	334c      	adds	r3, #76	@ 0x4c
 8003f54:	4a07      	ldr	r2, [pc, #28]	@ (8003f74 <vTaskSwitchContext+0x10c>)
 8003f56:	6013      	str	r3, [r2, #0]
}
 8003f58:	bf00      	nop
 8003f5a:	3720      	adds	r7, #32
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bd80      	pop	{r7, pc}
 8003f60:	200005a0 	.word	0x200005a0
 8003f64:	2000058c 	.word	0x2000058c
 8003f68:	20000478 	.word	0x20000478
 8003f6c:	20000580 	.word	0x20000580
 8003f70:	2000047c 	.word	0x2000047c
 8003f74:	2000001c 	.word	0x2000001c

08003f78 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b084      	sub	sp, #16
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
 8003f80:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d10b      	bne.n	8003fa0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8003f88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f8c:	f383 8811 	msr	BASEPRI, r3
 8003f90:	f3bf 8f6f 	isb	sy
 8003f94:	f3bf 8f4f 	dsb	sy
 8003f98:	60fb      	str	r3, [r7, #12]
}
 8003f9a:	bf00      	nop
 8003f9c:	bf00      	nop
 8003f9e:	e7fd      	b.n	8003f9c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003fa0:	4b07      	ldr	r3, [pc, #28]	@ (8003fc0 <vTaskPlaceOnEventList+0x48>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	3318      	adds	r3, #24
 8003fa6:	4619      	mov	r1, r3
 8003fa8:	6878      	ldr	r0, [r7, #4]
 8003faa:	f7fe ffd9 	bl	8002f60 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003fae:	2101      	movs	r1, #1
 8003fb0:	6838      	ldr	r0, [r7, #0]
 8003fb2:	f000 fa73 	bl	800449c <prvAddCurrentTaskToDelayedList>
}
 8003fb6:	bf00      	nop
 8003fb8:	3710      	adds	r7, #16
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	bd80      	pop	{r7, pc}
 8003fbe:	bf00      	nop
 8003fc0:	20000478 	.word	0x20000478

08003fc4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b086      	sub	sp, #24
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	68db      	ldr	r3, [r3, #12]
 8003fd0:	68db      	ldr	r3, [r3, #12]
 8003fd2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003fd4:	693b      	ldr	r3, [r7, #16]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d10b      	bne.n	8003ff2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8003fda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fde:	f383 8811 	msr	BASEPRI, r3
 8003fe2:	f3bf 8f6f 	isb	sy
 8003fe6:	f3bf 8f4f 	dsb	sy
 8003fea:	60fb      	str	r3, [r7, #12]
}
 8003fec:	bf00      	nop
 8003fee:	bf00      	nop
 8003ff0:	e7fd      	b.n	8003fee <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003ff2:	693b      	ldr	r3, [r7, #16]
 8003ff4:	3318      	adds	r3, #24
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	f7fe ffea 	bl	8002fd0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003ffc:	4b1d      	ldr	r3, [pc, #116]	@ (8004074 <xTaskRemoveFromEventList+0xb0>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d11c      	bne.n	800403e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004004:	693b      	ldr	r3, [r7, #16]
 8004006:	3304      	adds	r3, #4
 8004008:	4618      	mov	r0, r3
 800400a:	f7fe ffe1 	bl	8002fd0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800400e:	693b      	ldr	r3, [r7, #16]
 8004010:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004012:	2201      	movs	r2, #1
 8004014:	409a      	lsls	r2, r3
 8004016:	4b18      	ldr	r3, [pc, #96]	@ (8004078 <xTaskRemoveFromEventList+0xb4>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4313      	orrs	r3, r2
 800401c:	4a16      	ldr	r2, [pc, #88]	@ (8004078 <xTaskRemoveFromEventList+0xb4>)
 800401e:	6013      	str	r3, [r2, #0]
 8004020:	693b      	ldr	r3, [r7, #16]
 8004022:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004024:	4613      	mov	r3, r2
 8004026:	009b      	lsls	r3, r3, #2
 8004028:	4413      	add	r3, r2
 800402a:	009b      	lsls	r3, r3, #2
 800402c:	4a13      	ldr	r2, [pc, #76]	@ (800407c <xTaskRemoveFromEventList+0xb8>)
 800402e:	441a      	add	r2, r3
 8004030:	693b      	ldr	r3, [r7, #16]
 8004032:	3304      	adds	r3, #4
 8004034:	4619      	mov	r1, r3
 8004036:	4610      	mov	r0, r2
 8004038:	f7fe ff6f 	bl	8002f1a <vListInsertEnd>
 800403c:	e005      	b.n	800404a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800403e:	693b      	ldr	r3, [r7, #16]
 8004040:	3318      	adds	r3, #24
 8004042:	4619      	mov	r1, r3
 8004044:	480e      	ldr	r0, [pc, #56]	@ (8004080 <xTaskRemoveFromEventList+0xbc>)
 8004046:	f7fe ff68 	bl	8002f1a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800404a:	693b      	ldr	r3, [r7, #16]
 800404c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800404e:	4b0d      	ldr	r3, [pc, #52]	@ (8004084 <xTaskRemoveFromEventList+0xc0>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004054:	429a      	cmp	r2, r3
 8004056:	d905      	bls.n	8004064 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004058:	2301      	movs	r3, #1
 800405a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800405c:	4b0a      	ldr	r3, [pc, #40]	@ (8004088 <xTaskRemoveFromEventList+0xc4>)
 800405e:	2201      	movs	r2, #1
 8004060:	601a      	str	r2, [r3, #0]
 8004062:	e001      	b.n	8004068 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8004064:	2300      	movs	r3, #0
 8004066:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004068:	697b      	ldr	r3, [r7, #20]
}
 800406a:	4618      	mov	r0, r3
 800406c:	3718      	adds	r7, #24
 800406e:	46bd      	mov	sp, r7
 8004070:	bd80      	pop	{r7, pc}
 8004072:	bf00      	nop
 8004074:	200005a0 	.word	0x200005a0
 8004078:	20000580 	.word	0x20000580
 800407c:	2000047c 	.word	0x2000047c
 8004080:	20000538 	.word	0x20000538
 8004084:	20000478 	.word	0x20000478
 8004088:	2000058c 	.word	0x2000058c

0800408c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800408c:	b480      	push	{r7}
 800408e:	b083      	sub	sp, #12
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004094:	4b06      	ldr	r3, [pc, #24]	@ (80040b0 <vTaskInternalSetTimeOutState+0x24>)
 8004096:	681a      	ldr	r2, [r3, #0]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800409c:	4b05      	ldr	r3, [pc, #20]	@ (80040b4 <vTaskInternalSetTimeOutState+0x28>)
 800409e:	681a      	ldr	r2, [r3, #0]
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	605a      	str	r2, [r3, #4]
}
 80040a4:	bf00      	nop
 80040a6:	370c      	adds	r7, #12
 80040a8:	46bd      	mov	sp, r7
 80040aa:	bc80      	pop	{r7}
 80040ac:	4770      	bx	lr
 80040ae:	bf00      	nop
 80040b0:	20000590 	.word	0x20000590
 80040b4:	2000057c 	.word	0x2000057c

080040b8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b088      	sub	sp, #32
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]
 80040c0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d10b      	bne.n	80040e0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80040c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040cc:	f383 8811 	msr	BASEPRI, r3
 80040d0:	f3bf 8f6f 	isb	sy
 80040d4:	f3bf 8f4f 	dsb	sy
 80040d8:	613b      	str	r3, [r7, #16]
}
 80040da:	bf00      	nop
 80040dc:	bf00      	nop
 80040de:	e7fd      	b.n	80040dc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d10b      	bne.n	80040fe <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80040e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040ea:	f383 8811 	msr	BASEPRI, r3
 80040ee:	f3bf 8f6f 	isb	sy
 80040f2:	f3bf 8f4f 	dsb	sy
 80040f6:	60fb      	str	r3, [r7, #12]
}
 80040f8:	bf00      	nop
 80040fa:	bf00      	nop
 80040fc:	e7fd      	b.n	80040fa <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80040fe:	f000 fb25 	bl	800474c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004102:	4b1d      	ldr	r3, [pc, #116]	@ (8004178 <xTaskCheckForTimeOut+0xc0>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	685b      	ldr	r3, [r3, #4]
 800410c:	69ba      	ldr	r2, [r7, #24]
 800410e:	1ad3      	subs	r3, r2, r3
 8004110:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800411a:	d102      	bne.n	8004122 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800411c:	2300      	movs	r3, #0
 800411e:	61fb      	str	r3, [r7, #28]
 8004120:	e023      	b.n	800416a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681a      	ldr	r2, [r3, #0]
 8004126:	4b15      	ldr	r3, [pc, #84]	@ (800417c <xTaskCheckForTimeOut+0xc4>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	429a      	cmp	r2, r3
 800412c:	d007      	beq.n	800413e <xTaskCheckForTimeOut+0x86>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	69ba      	ldr	r2, [r7, #24]
 8004134:	429a      	cmp	r2, r3
 8004136:	d302      	bcc.n	800413e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004138:	2301      	movs	r3, #1
 800413a:	61fb      	str	r3, [r7, #28]
 800413c:	e015      	b.n	800416a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	697a      	ldr	r2, [r7, #20]
 8004144:	429a      	cmp	r2, r3
 8004146:	d20b      	bcs.n	8004160 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	681a      	ldr	r2, [r3, #0]
 800414c:	697b      	ldr	r3, [r7, #20]
 800414e:	1ad2      	subs	r2, r2, r3
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004154:	6878      	ldr	r0, [r7, #4]
 8004156:	f7ff ff99 	bl	800408c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800415a:	2300      	movs	r3, #0
 800415c:	61fb      	str	r3, [r7, #28]
 800415e:	e004      	b.n	800416a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	2200      	movs	r2, #0
 8004164:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004166:	2301      	movs	r3, #1
 8004168:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800416a:	f000 fb1f 	bl	80047ac <vPortExitCritical>

	return xReturn;
 800416e:	69fb      	ldr	r3, [r7, #28]
}
 8004170:	4618      	mov	r0, r3
 8004172:	3720      	adds	r7, #32
 8004174:	46bd      	mov	sp, r7
 8004176:	bd80      	pop	{r7, pc}
 8004178:	2000057c 	.word	0x2000057c
 800417c:	20000590 	.word	0x20000590

08004180 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004180:	b480      	push	{r7}
 8004182:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004184:	4b03      	ldr	r3, [pc, #12]	@ (8004194 <vTaskMissedYield+0x14>)
 8004186:	2201      	movs	r2, #1
 8004188:	601a      	str	r2, [r3, #0]
}
 800418a:	bf00      	nop
 800418c:	46bd      	mov	sp, r7
 800418e:	bc80      	pop	{r7}
 8004190:	4770      	bx	lr
 8004192:	bf00      	nop
 8004194:	2000058c 	.word	0x2000058c

08004198 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b082      	sub	sp, #8
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80041a0:	f000 f852 	bl	8004248 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80041a4:	4b06      	ldr	r3, [pc, #24]	@ (80041c0 <prvIdleTask+0x28>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	2b01      	cmp	r3, #1
 80041aa:	d9f9      	bls.n	80041a0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80041ac:	4b05      	ldr	r3, [pc, #20]	@ (80041c4 <prvIdleTask+0x2c>)
 80041ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80041b2:	601a      	str	r2, [r3, #0]
 80041b4:	f3bf 8f4f 	dsb	sy
 80041b8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80041bc:	e7f0      	b.n	80041a0 <prvIdleTask+0x8>
 80041be:	bf00      	nop
 80041c0:	2000047c 	.word	0x2000047c
 80041c4:	e000ed04 	.word	0xe000ed04

080041c8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b082      	sub	sp, #8
 80041cc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80041ce:	2300      	movs	r3, #0
 80041d0:	607b      	str	r3, [r7, #4]
 80041d2:	e00c      	b.n	80041ee <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80041d4:	687a      	ldr	r2, [r7, #4]
 80041d6:	4613      	mov	r3, r2
 80041d8:	009b      	lsls	r3, r3, #2
 80041da:	4413      	add	r3, r2
 80041dc:	009b      	lsls	r3, r3, #2
 80041de:	4a12      	ldr	r2, [pc, #72]	@ (8004228 <prvInitialiseTaskLists+0x60>)
 80041e0:	4413      	add	r3, r2
 80041e2:	4618      	mov	r0, r3
 80041e4:	f7fe fe6e 	bl	8002ec4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	3301      	adds	r3, #1
 80041ec:	607b      	str	r3, [r7, #4]
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	2b06      	cmp	r3, #6
 80041f2:	d9ef      	bls.n	80041d4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80041f4:	480d      	ldr	r0, [pc, #52]	@ (800422c <prvInitialiseTaskLists+0x64>)
 80041f6:	f7fe fe65 	bl	8002ec4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80041fa:	480d      	ldr	r0, [pc, #52]	@ (8004230 <prvInitialiseTaskLists+0x68>)
 80041fc:	f7fe fe62 	bl	8002ec4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004200:	480c      	ldr	r0, [pc, #48]	@ (8004234 <prvInitialiseTaskLists+0x6c>)
 8004202:	f7fe fe5f 	bl	8002ec4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004206:	480c      	ldr	r0, [pc, #48]	@ (8004238 <prvInitialiseTaskLists+0x70>)
 8004208:	f7fe fe5c 	bl	8002ec4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800420c:	480b      	ldr	r0, [pc, #44]	@ (800423c <prvInitialiseTaskLists+0x74>)
 800420e:	f7fe fe59 	bl	8002ec4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004212:	4b0b      	ldr	r3, [pc, #44]	@ (8004240 <prvInitialiseTaskLists+0x78>)
 8004214:	4a05      	ldr	r2, [pc, #20]	@ (800422c <prvInitialiseTaskLists+0x64>)
 8004216:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004218:	4b0a      	ldr	r3, [pc, #40]	@ (8004244 <prvInitialiseTaskLists+0x7c>)
 800421a:	4a05      	ldr	r2, [pc, #20]	@ (8004230 <prvInitialiseTaskLists+0x68>)
 800421c:	601a      	str	r2, [r3, #0]
}
 800421e:	bf00      	nop
 8004220:	3708      	adds	r7, #8
 8004222:	46bd      	mov	sp, r7
 8004224:	bd80      	pop	{r7, pc}
 8004226:	bf00      	nop
 8004228:	2000047c 	.word	0x2000047c
 800422c:	20000508 	.word	0x20000508
 8004230:	2000051c 	.word	0x2000051c
 8004234:	20000538 	.word	0x20000538
 8004238:	2000054c 	.word	0x2000054c
 800423c:	20000564 	.word	0x20000564
 8004240:	20000530 	.word	0x20000530
 8004244:	20000534 	.word	0x20000534

08004248 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b082      	sub	sp, #8
 800424c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800424e:	e019      	b.n	8004284 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004250:	f000 fa7c 	bl	800474c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004254:	4b10      	ldr	r3, [pc, #64]	@ (8004298 <prvCheckTasksWaitingTermination+0x50>)
 8004256:	68db      	ldr	r3, [r3, #12]
 8004258:	68db      	ldr	r3, [r3, #12]
 800425a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	3304      	adds	r3, #4
 8004260:	4618      	mov	r0, r3
 8004262:	f7fe feb5 	bl	8002fd0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004266:	4b0d      	ldr	r3, [pc, #52]	@ (800429c <prvCheckTasksWaitingTermination+0x54>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	3b01      	subs	r3, #1
 800426c:	4a0b      	ldr	r2, [pc, #44]	@ (800429c <prvCheckTasksWaitingTermination+0x54>)
 800426e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004270:	4b0b      	ldr	r3, [pc, #44]	@ (80042a0 <prvCheckTasksWaitingTermination+0x58>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	3b01      	subs	r3, #1
 8004276:	4a0a      	ldr	r2, [pc, #40]	@ (80042a0 <prvCheckTasksWaitingTermination+0x58>)
 8004278:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800427a:	f000 fa97 	bl	80047ac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800427e:	6878      	ldr	r0, [r7, #4]
 8004280:	f000 f810 	bl	80042a4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004284:	4b06      	ldr	r3, [pc, #24]	@ (80042a0 <prvCheckTasksWaitingTermination+0x58>)
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	2b00      	cmp	r3, #0
 800428a:	d1e1      	bne.n	8004250 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800428c:	bf00      	nop
 800428e:	bf00      	nop
 8004290:	3708      	adds	r7, #8
 8004292:	46bd      	mov	sp, r7
 8004294:	bd80      	pop	{r7, pc}
 8004296:	bf00      	nop
 8004298:	2000054c 	.word	0x2000054c
 800429c:	20000578 	.word	0x20000578
 80042a0:	20000560 	.word	0x20000560

080042a4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b084      	sub	sp, #16
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	334c      	adds	r3, #76	@ 0x4c
 80042b0:	4618      	mov	r0, r3
 80042b2:	f000 ff8d 	bl	80051d0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d108      	bne.n	80042d2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042c4:	4618      	mov	r0, r3
 80042c6:	f000 fbd7 	bl	8004a78 <vPortFree>
				vPortFree( pxTCB );
 80042ca:	6878      	ldr	r0, [r7, #4]
 80042cc:	f000 fbd4 	bl	8004a78 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80042d0:	e019      	b.n	8004306 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80042d8:	2b01      	cmp	r3, #1
 80042da:	d103      	bne.n	80042e4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80042dc:	6878      	ldr	r0, [r7, #4]
 80042de:	f000 fbcb 	bl	8004a78 <vPortFree>
	}
 80042e2:	e010      	b.n	8004306 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80042ea:	2b02      	cmp	r3, #2
 80042ec:	d00b      	beq.n	8004306 <prvDeleteTCB+0x62>
	__asm volatile
 80042ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042f2:	f383 8811 	msr	BASEPRI, r3
 80042f6:	f3bf 8f6f 	isb	sy
 80042fa:	f3bf 8f4f 	dsb	sy
 80042fe:	60fb      	str	r3, [r7, #12]
}
 8004300:	bf00      	nop
 8004302:	bf00      	nop
 8004304:	e7fd      	b.n	8004302 <prvDeleteTCB+0x5e>
	}
 8004306:	bf00      	nop
 8004308:	3710      	adds	r7, #16
 800430a:	46bd      	mov	sp, r7
 800430c:	bd80      	pop	{r7, pc}
	...

08004310 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004310:	b480      	push	{r7}
 8004312:	b083      	sub	sp, #12
 8004314:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004316:	4b0c      	ldr	r3, [pc, #48]	@ (8004348 <prvResetNextTaskUnblockTime+0x38>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d104      	bne.n	800432a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004320:	4b0a      	ldr	r3, [pc, #40]	@ (800434c <prvResetNextTaskUnblockTime+0x3c>)
 8004322:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004326:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004328:	e008      	b.n	800433c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800432a:	4b07      	ldr	r3, [pc, #28]	@ (8004348 <prvResetNextTaskUnblockTime+0x38>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	68db      	ldr	r3, [r3, #12]
 8004330:	68db      	ldr	r3, [r3, #12]
 8004332:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	685b      	ldr	r3, [r3, #4]
 8004338:	4a04      	ldr	r2, [pc, #16]	@ (800434c <prvResetNextTaskUnblockTime+0x3c>)
 800433a:	6013      	str	r3, [r2, #0]
}
 800433c:	bf00      	nop
 800433e:	370c      	adds	r7, #12
 8004340:	46bd      	mov	sp, r7
 8004342:	bc80      	pop	{r7}
 8004344:	4770      	bx	lr
 8004346:	bf00      	nop
 8004348:	20000530 	.word	0x20000530
 800434c:	20000598 	.word	0x20000598

08004350 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004350:	b480      	push	{r7}
 8004352:	b083      	sub	sp, #12
 8004354:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004356:	4b0b      	ldr	r3, [pc, #44]	@ (8004384 <xTaskGetSchedulerState+0x34>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d102      	bne.n	8004364 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800435e:	2301      	movs	r3, #1
 8004360:	607b      	str	r3, [r7, #4]
 8004362:	e008      	b.n	8004376 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004364:	4b08      	ldr	r3, [pc, #32]	@ (8004388 <xTaskGetSchedulerState+0x38>)
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d102      	bne.n	8004372 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800436c:	2302      	movs	r3, #2
 800436e:	607b      	str	r3, [r7, #4]
 8004370:	e001      	b.n	8004376 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004372:	2300      	movs	r3, #0
 8004374:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004376:	687b      	ldr	r3, [r7, #4]
	}
 8004378:	4618      	mov	r0, r3
 800437a:	370c      	adds	r7, #12
 800437c:	46bd      	mov	sp, r7
 800437e:	bc80      	pop	{r7}
 8004380:	4770      	bx	lr
 8004382:	bf00      	nop
 8004384:	20000584 	.word	0x20000584
 8004388:	200005a0 	.word	0x200005a0

0800438c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800438c:	b580      	push	{r7, lr}
 800438e:	b086      	sub	sp, #24
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004398:	2300      	movs	r3, #0
 800439a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d070      	beq.n	8004484 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80043a2:	4b3b      	ldr	r3, [pc, #236]	@ (8004490 <xTaskPriorityDisinherit+0x104>)
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	693a      	ldr	r2, [r7, #16]
 80043a8:	429a      	cmp	r2, r3
 80043aa:	d00b      	beq.n	80043c4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80043ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043b0:	f383 8811 	msr	BASEPRI, r3
 80043b4:	f3bf 8f6f 	isb	sy
 80043b8:	f3bf 8f4f 	dsb	sy
 80043bc:	60fb      	str	r3, [r7, #12]
}
 80043be:	bf00      	nop
 80043c0:	bf00      	nop
 80043c2:	e7fd      	b.n	80043c0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80043c4:	693b      	ldr	r3, [r7, #16]
 80043c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d10b      	bne.n	80043e4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80043cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043d0:	f383 8811 	msr	BASEPRI, r3
 80043d4:	f3bf 8f6f 	isb	sy
 80043d8:	f3bf 8f4f 	dsb	sy
 80043dc:	60bb      	str	r3, [r7, #8]
}
 80043de:	bf00      	nop
 80043e0:	bf00      	nop
 80043e2:	e7fd      	b.n	80043e0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80043e4:	693b      	ldr	r3, [r7, #16]
 80043e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043e8:	1e5a      	subs	r2, r3, #1
 80043ea:	693b      	ldr	r3, [r7, #16]
 80043ec:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80043ee:	693b      	ldr	r3, [r7, #16]
 80043f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80043f2:	693b      	ldr	r3, [r7, #16]
 80043f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043f6:	429a      	cmp	r2, r3
 80043f8:	d044      	beq.n	8004484 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80043fa:	693b      	ldr	r3, [r7, #16]
 80043fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d140      	bne.n	8004484 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004402:	693b      	ldr	r3, [r7, #16]
 8004404:	3304      	adds	r3, #4
 8004406:	4618      	mov	r0, r3
 8004408:	f7fe fde2 	bl	8002fd0 <uxListRemove>
 800440c:	4603      	mov	r3, r0
 800440e:	2b00      	cmp	r3, #0
 8004410:	d115      	bne.n	800443e <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8004412:	693b      	ldr	r3, [r7, #16]
 8004414:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004416:	491f      	ldr	r1, [pc, #124]	@ (8004494 <xTaskPriorityDisinherit+0x108>)
 8004418:	4613      	mov	r3, r2
 800441a:	009b      	lsls	r3, r3, #2
 800441c:	4413      	add	r3, r2
 800441e:	009b      	lsls	r3, r3, #2
 8004420:	440b      	add	r3, r1
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d10a      	bne.n	800443e <xTaskPriorityDisinherit+0xb2>
 8004428:	693b      	ldr	r3, [r7, #16]
 800442a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800442c:	2201      	movs	r2, #1
 800442e:	fa02 f303 	lsl.w	r3, r2, r3
 8004432:	43da      	mvns	r2, r3
 8004434:	4b18      	ldr	r3, [pc, #96]	@ (8004498 <xTaskPriorityDisinherit+0x10c>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4013      	ands	r3, r2
 800443a:	4a17      	ldr	r2, [pc, #92]	@ (8004498 <xTaskPriorityDisinherit+0x10c>)
 800443c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800443e:	693b      	ldr	r3, [r7, #16]
 8004440:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004442:	693b      	ldr	r3, [r7, #16]
 8004444:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004446:	693b      	ldr	r3, [r7, #16]
 8004448:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800444a:	f1c3 0207 	rsb	r2, r3, #7
 800444e:	693b      	ldr	r3, [r7, #16]
 8004450:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004452:	693b      	ldr	r3, [r7, #16]
 8004454:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004456:	2201      	movs	r2, #1
 8004458:	409a      	lsls	r2, r3
 800445a:	4b0f      	ldr	r3, [pc, #60]	@ (8004498 <xTaskPriorityDisinherit+0x10c>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	4313      	orrs	r3, r2
 8004460:	4a0d      	ldr	r2, [pc, #52]	@ (8004498 <xTaskPriorityDisinherit+0x10c>)
 8004462:	6013      	str	r3, [r2, #0]
 8004464:	693b      	ldr	r3, [r7, #16]
 8004466:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004468:	4613      	mov	r3, r2
 800446a:	009b      	lsls	r3, r3, #2
 800446c:	4413      	add	r3, r2
 800446e:	009b      	lsls	r3, r3, #2
 8004470:	4a08      	ldr	r2, [pc, #32]	@ (8004494 <xTaskPriorityDisinherit+0x108>)
 8004472:	441a      	add	r2, r3
 8004474:	693b      	ldr	r3, [r7, #16]
 8004476:	3304      	adds	r3, #4
 8004478:	4619      	mov	r1, r3
 800447a:	4610      	mov	r0, r2
 800447c:	f7fe fd4d 	bl	8002f1a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004480:	2301      	movs	r3, #1
 8004482:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004484:	697b      	ldr	r3, [r7, #20]
	}
 8004486:	4618      	mov	r0, r3
 8004488:	3718      	adds	r7, #24
 800448a:	46bd      	mov	sp, r7
 800448c:	bd80      	pop	{r7, pc}
 800448e:	bf00      	nop
 8004490:	20000478 	.word	0x20000478
 8004494:	2000047c 	.word	0x2000047c
 8004498:	20000580 	.word	0x20000580

0800449c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800449c:	b580      	push	{r7, lr}
 800449e:	b084      	sub	sp, #16
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
 80044a4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80044a6:	4b29      	ldr	r3, [pc, #164]	@ (800454c <prvAddCurrentTaskToDelayedList+0xb0>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80044ac:	4b28      	ldr	r3, [pc, #160]	@ (8004550 <prvAddCurrentTaskToDelayedList+0xb4>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	3304      	adds	r3, #4
 80044b2:	4618      	mov	r0, r3
 80044b4:	f7fe fd8c 	bl	8002fd0 <uxListRemove>
 80044b8:	4603      	mov	r3, r0
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d10b      	bne.n	80044d6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80044be:	4b24      	ldr	r3, [pc, #144]	@ (8004550 <prvAddCurrentTaskToDelayedList+0xb4>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044c4:	2201      	movs	r2, #1
 80044c6:	fa02 f303 	lsl.w	r3, r2, r3
 80044ca:	43da      	mvns	r2, r3
 80044cc:	4b21      	ldr	r3, [pc, #132]	@ (8004554 <prvAddCurrentTaskToDelayedList+0xb8>)
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4013      	ands	r3, r2
 80044d2:	4a20      	ldr	r2, [pc, #128]	@ (8004554 <prvAddCurrentTaskToDelayedList+0xb8>)
 80044d4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80044dc:	d10a      	bne.n	80044f4 <prvAddCurrentTaskToDelayedList+0x58>
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d007      	beq.n	80044f4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80044e4:	4b1a      	ldr	r3, [pc, #104]	@ (8004550 <prvAddCurrentTaskToDelayedList+0xb4>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	3304      	adds	r3, #4
 80044ea:	4619      	mov	r1, r3
 80044ec:	481a      	ldr	r0, [pc, #104]	@ (8004558 <prvAddCurrentTaskToDelayedList+0xbc>)
 80044ee:	f7fe fd14 	bl	8002f1a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80044f2:	e026      	b.n	8004542 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80044f4:	68fa      	ldr	r2, [r7, #12]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	4413      	add	r3, r2
 80044fa:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80044fc:	4b14      	ldr	r3, [pc, #80]	@ (8004550 <prvAddCurrentTaskToDelayedList+0xb4>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	68ba      	ldr	r2, [r7, #8]
 8004502:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004504:	68ba      	ldr	r2, [r7, #8]
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	429a      	cmp	r2, r3
 800450a:	d209      	bcs.n	8004520 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800450c:	4b13      	ldr	r3, [pc, #76]	@ (800455c <prvAddCurrentTaskToDelayedList+0xc0>)
 800450e:	681a      	ldr	r2, [r3, #0]
 8004510:	4b0f      	ldr	r3, [pc, #60]	@ (8004550 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	3304      	adds	r3, #4
 8004516:	4619      	mov	r1, r3
 8004518:	4610      	mov	r0, r2
 800451a:	f7fe fd21 	bl	8002f60 <vListInsert>
}
 800451e:	e010      	b.n	8004542 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004520:	4b0f      	ldr	r3, [pc, #60]	@ (8004560 <prvAddCurrentTaskToDelayedList+0xc4>)
 8004522:	681a      	ldr	r2, [r3, #0]
 8004524:	4b0a      	ldr	r3, [pc, #40]	@ (8004550 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	3304      	adds	r3, #4
 800452a:	4619      	mov	r1, r3
 800452c:	4610      	mov	r0, r2
 800452e:	f7fe fd17 	bl	8002f60 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004532:	4b0c      	ldr	r3, [pc, #48]	@ (8004564 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	68ba      	ldr	r2, [r7, #8]
 8004538:	429a      	cmp	r2, r3
 800453a:	d202      	bcs.n	8004542 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800453c:	4a09      	ldr	r2, [pc, #36]	@ (8004564 <prvAddCurrentTaskToDelayedList+0xc8>)
 800453e:	68bb      	ldr	r3, [r7, #8]
 8004540:	6013      	str	r3, [r2, #0]
}
 8004542:	bf00      	nop
 8004544:	3710      	adds	r7, #16
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}
 800454a:	bf00      	nop
 800454c:	2000057c 	.word	0x2000057c
 8004550:	20000478 	.word	0x20000478
 8004554:	20000580 	.word	0x20000580
 8004558:	20000564 	.word	0x20000564
 800455c:	20000534 	.word	0x20000534
 8004560:	20000530 	.word	0x20000530
 8004564:	20000598 	.word	0x20000598

08004568 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004568:	b480      	push	{r7}
 800456a:	b085      	sub	sp, #20
 800456c:	af00      	add	r7, sp, #0
 800456e:	60f8      	str	r0, [r7, #12]
 8004570:	60b9      	str	r1, [r7, #8]
 8004572:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	3b04      	subs	r3, #4
 8004578:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004580:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	3b04      	subs	r3, #4
 8004586:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	f023 0201 	bic.w	r2, r3, #1
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	3b04      	subs	r3, #4
 8004596:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004598:	4a08      	ldr	r2, [pc, #32]	@ (80045bc <pxPortInitialiseStack+0x54>)
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	3b14      	subs	r3, #20
 80045a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80045a4:	687a      	ldr	r2, [r7, #4]
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	3b20      	subs	r3, #32
 80045ae:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80045b0:	68fb      	ldr	r3, [r7, #12]
}
 80045b2:	4618      	mov	r0, r3
 80045b4:	3714      	adds	r7, #20
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bc80      	pop	{r7}
 80045ba:	4770      	bx	lr
 80045bc:	080045c1 	.word	0x080045c1

080045c0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80045c0:	b480      	push	{r7}
 80045c2:	b085      	sub	sp, #20
 80045c4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80045c6:	2300      	movs	r3, #0
 80045c8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80045ca:	4b12      	ldr	r3, [pc, #72]	@ (8004614 <prvTaskExitError+0x54>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80045d2:	d00b      	beq.n	80045ec <prvTaskExitError+0x2c>
	__asm volatile
 80045d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045d8:	f383 8811 	msr	BASEPRI, r3
 80045dc:	f3bf 8f6f 	isb	sy
 80045e0:	f3bf 8f4f 	dsb	sy
 80045e4:	60fb      	str	r3, [r7, #12]
}
 80045e6:	bf00      	nop
 80045e8:	bf00      	nop
 80045ea:	e7fd      	b.n	80045e8 <prvTaskExitError+0x28>
	__asm volatile
 80045ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045f0:	f383 8811 	msr	BASEPRI, r3
 80045f4:	f3bf 8f6f 	isb	sy
 80045f8:	f3bf 8f4f 	dsb	sy
 80045fc:	60bb      	str	r3, [r7, #8]
}
 80045fe:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004600:	bf00      	nop
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d0fc      	beq.n	8004602 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004608:	bf00      	nop
 800460a:	bf00      	nop
 800460c:	3714      	adds	r7, #20
 800460e:	46bd      	mov	sp, r7
 8004610:	bc80      	pop	{r7}
 8004612:	4770      	bx	lr
 8004614:	2000000c 	.word	0x2000000c
	...

08004620 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004620:	4b07      	ldr	r3, [pc, #28]	@ (8004640 <pxCurrentTCBConst2>)
 8004622:	6819      	ldr	r1, [r3, #0]
 8004624:	6808      	ldr	r0, [r1, #0]
 8004626:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800462a:	f380 8809 	msr	PSP, r0
 800462e:	f3bf 8f6f 	isb	sy
 8004632:	f04f 0000 	mov.w	r0, #0
 8004636:	f380 8811 	msr	BASEPRI, r0
 800463a:	f04e 0e0d 	orr.w	lr, lr, #13
 800463e:	4770      	bx	lr

08004640 <pxCurrentTCBConst2>:
 8004640:	20000478 	.word	0x20000478
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004644:	bf00      	nop
 8004646:	bf00      	nop

08004648 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8004648:	4806      	ldr	r0, [pc, #24]	@ (8004664 <prvPortStartFirstTask+0x1c>)
 800464a:	6800      	ldr	r0, [r0, #0]
 800464c:	6800      	ldr	r0, [r0, #0]
 800464e:	f380 8808 	msr	MSP, r0
 8004652:	b662      	cpsie	i
 8004654:	b661      	cpsie	f
 8004656:	f3bf 8f4f 	dsb	sy
 800465a:	f3bf 8f6f 	isb	sy
 800465e:	df00      	svc	0
 8004660:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004662:	bf00      	nop
 8004664:	e000ed08 	.word	0xe000ed08

08004668 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004668:	b580      	push	{r7, lr}
 800466a:	b084      	sub	sp, #16
 800466c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800466e:	4b32      	ldr	r3, [pc, #200]	@ (8004738 <xPortStartScheduler+0xd0>)
 8004670:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	781b      	ldrb	r3, [r3, #0]
 8004676:	b2db      	uxtb	r3, r3
 8004678:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	22ff      	movs	r2, #255	@ 0xff
 800467e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	781b      	ldrb	r3, [r3, #0]
 8004684:	b2db      	uxtb	r3, r3
 8004686:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004688:	78fb      	ldrb	r3, [r7, #3]
 800468a:	b2db      	uxtb	r3, r3
 800468c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004690:	b2da      	uxtb	r2, r3
 8004692:	4b2a      	ldr	r3, [pc, #168]	@ (800473c <xPortStartScheduler+0xd4>)
 8004694:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004696:	4b2a      	ldr	r3, [pc, #168]	@ (8004740 <xPortStartScheduler+0xd8>)
 8004698:	2207      	movs	r2, #7
 800469a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800469c:	e009      	b.n	80046b2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800469e:	4b28      	ldr	r3, [pc, #160]	@ (8004740 <xPortStartScheduler+0xd8>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	3b01      	subs	r3, #1
 80046a4:	4a26      	ldr	r2, [pc, #152]	@ (8004740 <xPortStartScheduler+0xd8>)
 80046a6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80046a8:	78fb      	ldrb	r3, [r7, #3]
 80046aa:	b2db      	uxtb	r3, r3
 80046ac:	005b      	lsls	r3, r3, #1
 80046ae:	b2db      	uxtb	r3, r3
 80046b0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80046b2:	78fb      	ldrb	r3, [r7, #3]
 80046b4:	b2db      	uxtb	r3, r3
 80046b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046ba:	2b80      	cmp	r3, #128	@ 0x80
 80046bc:	d0ef      	beq.n	800469e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80046be:	4b20      	ldr	r3, [pc, #128]	@ (8004740 <xPortStartScheduler+0xd8>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f1c3 0307 	rsb	r3, r3, #7
 80046c6:	2b04      	cmp	r3, #4
 80046c8:	d00b      	beq.n	80046e2 <xPortStartScheduler+0x7a>
	__asm volatile
 80046ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046ce:	f383 8811 	msr	BASEPRI, r3
 80046d2:	f3bf 8f6f 	isb	sy
 80046d6:	f3bf 8f4f 	dsb	sy
 80046da:	60bb      	str	r3, [r7, #8]
}
 80046dc:	bf00      	nop
 80046de:	bf00      	nop
 80046e0:	e7fd      	b.n	80046de <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80046e2:	4b17      	ldr	r3, [pc, #92]	@ (8004740 <xPortStartScheduler+0xd8>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	021b      	lsls	r3, r3, #8
 80046e8:	4a15      	ldr	r2, [pc, #84]	@ (8004740 <xPortStartScheduler+0xd8>)
 80046ea:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80046ec:	4b14      	ldr	r3, [pc, #80]	@ (8004740 <xPortStartScheduler+0xd8>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80046f4:	4a12      	ldr	r2, [pc, #72]	@ (8004740 <xPortStartScheduler+0xd8>)
 80046f6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	b2da      	uxtb	r2, r3
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004700:	4b10      	ldr	r3, [pc, #64]	@ (8004744 <xPortStartScheduler+0xdc>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4a0f      	ldr	r2, [pc, #60]	@ (8004744 <xPortStartScheduler+0xdc>)
 8004706:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800470a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800470c:	4b0d      	ldr	r3, [pc, #52]	@ (8004744 <xPortStartScheduler+0xdc>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4a0c      	ldr	r2, [pc, #48]	@ (8004744 <xPortStartScheduler+0xdc>)
 8004712:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004716:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004718:	f000 f8b8 	bl	800488c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800471c:	4b0a      	ldr	r3, [pc, #40]	@ (8004748 <xPortStartScheduler+0xe0>)
 800471e:	2200      	movs	r2, #0
 8004720:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004722:	f7ff ff91 	bl	8004648 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004726:	f7ff fb9f 	bl	8003e68 <vTaskSwitchContext>
	prvTaskExitError();
 800472a:	f7ff ff49 	bl	80045c0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800472e:	2300      	movs	r3, #0
}
 8004730:	4618      	mov	r0, r3
 8004732:	3710      	adds	r7, #16
 8004734:	46bd      	mov	sp, r7
 8004736:	bd80      	pop	{r7, pc}
 8004738:	e000e400 	.word	0xe000e400
 800473c:	200005a4 	.word	0x200005a4
 8004740:	200005a8 	.word	0x200005a8
 8004744:	e000ed20 	.word	0xe000ed20
 8004748:	2000000c 	.word	0x2000000c

0800474c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800474c:	b480      	push	{r7}
 800474e:	b083      	sub	sp, #12
 8004750:	af00      	add	r7, sp, #0
	__asm volatile
 8004752:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004756:	f383 8811 	msr	BASEPRI, r3
 800475a:	f3bf 8f6f 	isb	sy
 800475e:	f3bf 8f4f 	dsb	sy
 8004762:	607b      	str	r3, [r7, #4]
}
 8004764:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004766:	4b0f      	ldr	r3, [pc, #60]	@ (80047a4 <vPortEnterCritical+0x58>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	3301      	adds	r3, #1
 800476c:	4a0d      	ldr	r2, [pc, #52]	@ (80047a4 <vPortEnterCritical+0x58>)
 800476e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004770:	4b0c      	ldr	r3, [pc, #48]	@ (80047a4 <vPortEnterCritical+0x58>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	2b01      	cmp	r3, #1
 8004776:	d110      	bne.n	800479a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004778:	4b0b      	ldr	r3, [pc, #44]	@ (80047a8 <vPortEnterCritical+0x5c>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	b2db      	uxtb	r3, r3
 800477e:	2b00      	cmp	r3, #0
 8004780:	d00b      	beq.n	800479a <vPortEnterCritical+0x4e>
	__asm volatile
 8004782:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004786:	f383 8811 	msr	BASEPRI, r3
 800478a:	f3bf 8f6f 	isb	sy
 800478e:	f3bf 8f4f 	dsb	sy
 8004792:	603b      	str	r3, [r7, #0]
}
 8004794:	bf00      	nop
 8004796:	bf00      	nop
 8004798:	e7fd      	b.n	8004796 <vPortEnterCritical+0x4a>
	}
}
 800479a:	bf00      	nop
 800479c:	370c      	adds	r7, #12
 800479e:	46bd      	mov	sp, r7
 80047a0:	bc80      	pop	{r7}
 80047a2:	4770      	bx	lr
 80047a4:	2000000c 	.word	0x2000000c
 80047a8:	e000ed04 	.word	0xe000ed04

080047ac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80047ac:	b480      	push	{r7}
 80047ae:	b083      	sub	sp, #12
 80047b0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80047b2:	4b12      	ldr	r3, [pc, #72]	@ (80047fc <vPortExitCritical+0x50>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d10b      	bne.n	80047d2 <vPortExitCritical+0x26>
	__asm volatile
 80047ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047be:	f383 8811 	msr	BASEPRI, r3
 80047c2:	f3bf 8f6f 	isb	sy
 80047c6:	f3bf 8f4f 	dsb	sy
 80047ca:	607b      	str	r3, [r7, #4]
}
 80047cc:	bf00      	nop
 80047ce:	bf00      	nop
 80047d0:	e7fd      	b.n	80047ce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80047d2:	4b0a      	ldr	r3, [pc, #40]	@ (80047fc <vPortExitCritical+0x50>)
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	3b01      	subs	r3, #1
 80047d8:	4a08      	ldr	r2, [pc, #32]	@ (80047fc <vPortExitCritical+0x50>)
 80047da:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80047dc:	4b07      	ldr	r3, [pc, #28]	@ (80047fc <vPortExitCritical+0x50>)
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d105      	bne.n	80047f0 <vPortExitCritical+0x44>
 80047e4:	2300      	movs	r3, #0
 80047e6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80047ee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80047f0:	bf00      	nop
 80047f2:	370c      	adds	r7, #12
 80047f4:	46bd      	mov	sp, r7
 80047f6:	bc80      	pop	{r7}
 80047f8:	4770      	bx	lr
 80047fa:	bf00      	nop
 80047fc:	2000000c 	.word	0x2000000c

08004800 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004800:	f3ef 8009 	mrs	r0, PSP
 8004804:	f3bf 8f6f 	isb	sy
 8004808:	4b0d      	ldr	r3, [pc, #52]	@ (8004840 <pxCurrentTCBConst>)
 800480a:	681a      	ldr	r2, [r3, #0]
 800480c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004810:	6010      	str	r0, [r2, #0]
 8004812:	e92d 4008 	stmdb	sp!, {r3, lr}
 8004816:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800481a:	f380 8811 	msr	BASEPRI, r0
 800481e:	f7ff fb23 	bl	8003e68 <vTaskSwitchContext>
 8004822:	f04f 0000 	mov.w	r0, #0
 8004826:	f380 8811 	msr	BASEPRI, r0
 800482a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800482e:	6819      	ldr	r1, [r3, #0]
 8004830:	6808      	ldr	r0, [r1, #0]
 8004832:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004836:	f380 8809 	msr	PSP, r0
 800483a:	f3bf 8f6f 	isb	sy
 800483e:	4770      	bx	lr

08004840 <pxCurrentTCBConst>:
 8004840:	20000478 	.word	0x20000478
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004844:	bf00      	nop
 8004846:	bf00      	nop

08004848 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b082      	sub	sp, #8
 800484c:	af00      	add	r7, sp, #0
	__asm volatile
 800484e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004852:	f383 8811 	msr	BASEPRI, r3
 8004856:	f3bf 8f6f 	isb	sy
 800485a:	f3bf 8f4f 	dsb	sy
 800485e:	607b      	str	r3, [r7, #4]
}
 8004860:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004862:	f7ff fa47 	bl	8003cf4 <xTaskIncrementTick>
 8004866:	4603      	mov	r3, r0
 8004868:	2b00      	cmp	r3, #0
 800486a:	d003      	beq.n	8004874 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800486c:	4b06      	ldr	r3, [pc, #24]	@ (8004888 <SysTick_Handler+0x40>)
 800486e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004872:	601a      	str	r2, [r3, #0]
 8004874:	2300      	movs	r3, #0
 8004876:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	f383 8811 	msr	BASEPRI, r3
}
 800487e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004880:	bf00      	nop
 8004882:	3708      	adds	r7, #8
 8004884:	46bd      	mov	sp, r7
 8004886:	bd80      	pop	{r7, pc}
 8004888:	e000ed04 	.word	0xe000ed04

0800488c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800488c:	b480      	push	{r7}
 800488e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004890:	4b0a      	ldr	r3, [pc, #40]	@ (80048bc <vPortSetupTimerInterrupt+0x30>)
 8004892:	2200      	movs	r2, #0
 8004894:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004896:	4b0a      	ldr	r3, [pc, #40]	@ (80048c0 <vPortSetupTimerInterrupt+0x34>)
 8004898:	2200      	movs	r2, #0
 800489a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800489c:	4b09      	ldr	r3, [pc, #36]	@ (80048c4 <vPortSetupTimerInterrupt+0x38>)
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	4a09      	ldr	r2, [pc, #36]	@ (80048c8 <vPortSetupTimerInterrupt+0x3c>)
 80048a2:	fba2 2303 	umull	r2, r3, r2, r3
 80048a6:	099b      	lsrs	r3, r3, #6
 80048a8:	4a08      	ldr	r2, [pc, #32]	@ (80048cc <vPortSetupTimerInterrupt+0x40>)
 80048aa:	3b01      	subs	r3, #1
 80048ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80048ae:	4b03      	ldr	r3, [pc, #12]	@ (80048bc <vPortSetupTimerInterrupt+0x30>)
 80048b0:	2207      	movs	r2, #7
 80048b2:	601a      	str	r2, [r3, #0]
}
 80048b4:	bf00      	nop
 80048b6:	46bd      	mov	sp, r7
 80048b8:	bc80      	pop	{r7}
 80048ba:	4770      	bx	lr
 80048bc:	e000e010 	.word	0xe000e010
 80048c0:	e000e018 	.word	0xe000e018
 80048c4:	20000000 	.word	0x20000000
 80048c8:	10624dd3 	.word	0x10624dd3
 80048cc:	e000e014 	.word	0xe000e014

080048d0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b08a      	sub	sp, #40	@ 0x28
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80048d8:	2300      	movs	r3, #0
 80048da:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80048dc:	f7ff f95e 	bl	8003b9c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80048e0:	4b5f      	ldr	r3, [pc, #380]	@ (8004a60 <pvPortMalloc+0x190>)
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d101      	bne.n	80048ec <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80048e8:	f000 f92a 	bl	8004b40 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80048ec:	4b5d      	ldr	r3, [pc, #372]	@ (8004a64 <pvPortMalloc+0x194>)
 80048ee:	681a      	ldr	r2, [r3, #0]
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	4013      	ands	r3, r2
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	f040 8095 	bne.w	8004a24 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d01e      	beq.n	800493e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8004900:	2208      	movs	r2, #8
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	4413      	add	r3, r2
 8004906:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	f003 0307 	and.w	r3, r3, #7
 800490e:	2b00      	cmp	r3, #0
 8004910:	d015      	beq.n	800493e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	f023 0307 	bic.w	r3, r3, #7
 8004918:	3308      	adds	r3, #8
 800491a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	f003 0307 	and.w	r3, r3, #7
 8004922:	2b00      	cmp	r3, #0
 8004924:	d00b      	beq.n	800493e <pvPortMalloc+0x6e>
	__asm volatile
 8004926:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800492a:	f383 8811 	msr	BASEPRI, r3
 800492e:	f3bf 8f6f 	isb	sy
 8004932:	f3bf 8f4f 	dsb	sy
 8004936:	617b      	str	r3, [r7, #20]
}
 8004938:	bf00      	nop
 800493a:	bf00      	nop
 800493c:	e7fd      	b.n	800493a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d06f      	beq.n	8004a24 <pvPortMalloc+0x154>
 8004944:	4b48      	ldr	r3, [pc, #288]	@ (8004a68 <pvPortMalloc+0x198>)
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	687a      	ldr	r2, [r7, #4]
 800494a:	429a      	cmp	r2, r3
 800494c:	d86a      	bhi.n	8004a24 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800494e:	4b47      	ldr	r3, [pc, #284]	@ (8004a6c <pvPortMalloc+0x19c>)
 8004950:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004952:	4b46      	ldr	r3, [pc, #280]	@ (8004a6c <pvPortMalloc+0x19c>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004958:	e004      	b.n	8004964 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800495a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800495c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800495e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004964:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004966:	685b      	ldr	r3, [r3, #4]
 8004968:	687a      	ldr	r2, [r7, #4]
 800496a:	429a      	cmp	r2, r3
 800496c:	d903      	bls.n	8004976 <pvPortMalloc+0xa6>
 800496e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	2b00      	cmp	r3, #0
 8004974:	d1f1      	bne.n	800495a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004976:	4b3a      	ldr	r3, [pc, #232]	@ (8004a60 <pvPortMalloc+0x190>)
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800497c:	429a      	cmp	r2, r3
 800497e:	d051      	beq.n	8004a24 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004980:	6a3b      	ldr	r3, [r7, #32]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	2208      	movs	r2, #8
 8004986:	4413      	add	r3, r2
 8004988:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800498a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800498c:	681a      	ldr	r2, [r3, #0]
 800498e:	6a3b      	ldr	r3, [r7, #32]
 8004990:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004992:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004994:	685a      	ldr	r2, [r3, #4]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	1ad2      	subs	r2, r2, r3
 800499a:	2308      	movs	r3, #8
 800499c:	005b      	lsls	r3, r3, #1
 800499e:	429a      	cmp	r2, r3
 80049a0:	d920      	bls.n	80049e4 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80049a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	4413      	add	r3, r2
 80049a8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80049aa:	69bb      	ldr	r3, [r7, #24]
 80049ac:	f003 0307 	and.w	r3, r3, #7
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d00b      	beq.n	80049cc <pvPortMalloc+0xfc>
	__asm volatile
 80049b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049b8:	f383 8811 	msr	BASEPRI, r3
 80049bc:	f3bf 8f6f 	isb	sy
 80049c0:	f3bf 8f4f 	dsb	sy
 80049c4:	613b      	str	r3, [r7, #16]
}
 80049c6:	bf00      	nop
 80049c8:	bf00      	nop
 80049ca:	e7fd      	b.n	80049c8 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80049cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ce:	685a      	ldr	r2, [r3, #4]
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	1ad2      	subs	r2, r2, r3
 80049d4:	69bb      	ldr	r3, [r7, #24]
 80049d6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80049d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049da:	687a      	ldr	r2, [r7, #4]
 80049dc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80049de:	69b8      	ldr	r0, [r7, #24]
 80049e0:	f000 f910 	bl	8004c04 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80049e4:	4b20      	ldr	r3, [pc, #128]	@ (8004a68 <pvPortMalloc+0x198>)
 80049e6:	681a      	ldr	r2, [r3, #0]
 80049e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	1ad3      	subs	r3, r2, r3
 80049ee:	4a1e      	ldr	r2, [pc, #120]	@ (8004a68 <pvPortMalloc+0x198>)
 80049f0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80049f2:	4b1d      	ldr	r3, [pc, #116]	@ (8004a68 <pvPortMalloc+0x198>)
 80049f4:	681a      	ldr	r2, [r3, #0]
 80049f6:	4b1e      	ldr	r3, [pc, #120]	@ (8004a70 <pvPortMalloc+0x1a0>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	429a      	cmp	r2, r3
 80049fc:	d203      	bcs.n	8004a06 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80049fe:	4b1a      	ldr	r3, [pc, #104]	@ (8004a68 <pvPortMalloc+0x198>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4a1b      	ldr	r2, [pc, #108]	@ (8004a70 <pvPortMalloc+0x1a0>)
 8004a04:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a08:	685a      	ldr	r2, [r3, #4]
 8004a0a:	4b16      	ldr	r3, [pc, #88]	@ (8004a64 <pvPortMalloc+0x194>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	431a      	orrs	r2, r3
 8004a10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a12:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004a14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a16:	2200      	movs	r2, #0
 8004a18:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004a1a:	4b16      	ldr	r3, [pc, #88]	@ (8004a74 <pvPortMalloc+0x1a4>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	3301      	adds	r3, #1
 8004a20:	4a14      	ldr	r2, [pc, #80]	@ (8004a74 <pvPortMalloc+0x1a4>)
 8004a22:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004a24:	f7ff f8c8 	bl	8003bb8 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 8004a28:	69fb      	ldr	r3, [r7, #28]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d101      	bne.n	8004a32 <pvPortMalloc+0x162>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 8004a2e:	f7fb fe03 	bl	8000638 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004a32:	69fb      	ldr	r3, [r7, #28]
 8004a34:	f003 0307 	and.w	r3, r3, #7
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d00b      	beq.n	8004a54 <pvPortMalloc+0x184>
	__asm volatile
 8004a3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a40:	f383 8811 	msr	BASEPRI, r3
 8004a44:	f3bf 8f6f 	isb	sy
 8004a48:	f3bf 8f4f 	dsb	sy
 8004a4c:	60fb      	str	r3, [r7, #12]
}
 8004a4e:	bf00      	nop
 8004a50:	bf00      	nop
 8004a52:	e7fd      	b.n	8004a50 <pvPortMalloc+0x180>
	return pvReturn;
 8004a54:	69fb      	ldr	r3, [r7, #28]
}
 8004a56:	4618      	mov	r0, r3
 8004a58:	3728      	adds	r7, #40	@ 0x28
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	bd80      	pop	{r7, pc}
 8004a5e:	bf00      	nop
 8004a60:	200025b4 	.word	0x200025b4
 8004a64:	200025c8 	.word	0x200025c8
 8004a68:	200025b8 	.word	0x200025b8
 8004a6c:	200025ac 	.word	0x200025ac
 8004a70:	200025bc 	.word	0x200025bc
 8004a74:	200025c0 	.word	0x200025c0

08004a78 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b086      	sub	sp, #24
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d04f      	beq.n	8004b2a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004a8a:	2308      	movs	r3, #8
 8004a8c:	425b      	negs	r3, r3
 8004a8e:	697a      	ldr	r2, [r7, #20]
 8004a90:	4413      	add	r3, r2
 8004a92:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004a94:	697b      	ldr	r3, [r7, #20]
 8004a96:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004a98:	693b      	ldr	r3, [r7, #16]
 8004a9a:	685a      	ldr	r2, [r3, #4]
 8004a9c:	4b25      	ldr	r3, [pc, #148]	@ (8004b34 <vPortFree+0xbc>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	4013      	ands	r3, r2
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d10b      	bne.n	8004abe <vPortFree+0x46>
	__asm volatile
 8004aa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004aaa:	f383 8811 	msr	BASEPRI, r3
 8004aae:	f3bf 8f6f 	isb	sy
 8004ab2:	f3bf 8f4f 	dsb	sy
 8004ab6:	60fb      	str	r3, [r7, #12]
}
 8004ab8:	bf00      	nop
 8004aba:	bf00      	nop
 8004abc:	e7fd      	b.n	8004aba <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004abe:	693b      	ldr	r3, [r7, #16]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d00b      	beq.n	8004ade <vPortFree+0x66>
	__asm volatile
 8004ac6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004aca:	f383 8811 	msr	BASEPRI, r3
 8004ace:	f3bf 8f6f 	isb	sy
 8004ad2:	f3bf 8f4f 	dsb	sy
 8004ad6:	60bb      	str	r3, [r7, #8]
}
 8004ad8:	bf00      	nop
 8004ada:	bf00      	nop
 8004adc:	e7fd      	b.n	8004ada <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004ade:	693b      	ldr	r3, [r7, #16]
 8004ae0:	685a      	ldr	r2, [r3, #4]
 8004ae2:	4b14      	ldr	r3, [pc, #80]	@ (8004b34 <vPortFree+0xbc>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	4013      	ands	r3, r2
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d01e      	beq.n	8004b2a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004aec:	693b      	ldr	r3, [r7, #16]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d11a      	bne.n	8004b2a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004af4:	693b      	ldr	r3, [r7, #16]
 8004af6:	685a      	ldr	r2, [r3, #4]
 8004af8:	4b0e      	ldr	r3, [pc, #56]	@ (8004b34 <vPortFree+0xbc>)
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	43db      	mvns	r3, r3
 8004afe:	401a      	ands	r2, r3
 8004b00:	693b      	ldr	r3, [r7, #16]
 8004b02:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004b04:	f7ff f84a 	bl	8003b9c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004b08:	693b      	ldr	r3, [r7, #16]
 8004b0a:	685a      	ldr	r2, [r3, #4]
 8004b0c:	4b0a      	ldr	r3, [pc, #40]	@ (8004b38 <vPortFree+0xc0>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4413      	add	r3, r2
 8004b12:	4a09      	ldr	r2, [pc, #36]	@ (8004b38 <vPortFree+0xc0>)
 8004b14:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004b16:	6938      	ldr	r0, [r7, #16]
 8004b18:	f000 f874 	bl	8004c04 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004b1c:	4b07      	ldr	r3, [pc, #28]	@ (8004b3c <vPortFree+0xc4>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	3301      	adds	r3, #1
 8004b22:	4a06      	ldr	r2, [pc, #24]	@ (8004b3c <vPortFree+0xc4>)
 8004b24:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004b26:	f7ff f847 	bl	8003bb8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004b2a:	bf00      	nop
 8004b2c:	3718      	adds	r7, #24
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	bd80      	pop	{r7, pc}
 8004b32:	bf00      	nop
 8004b34:	200025c8 	.word	0x200025c8
 8004b38:	200025b8 	.word	0x200025b8
 8004b3c:	200025c4 	.word	0x200025c4

08004b40 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004b40:	b480      	push	{r7}
 8004b42:	b085      	sub	sp, #20
 8004b44:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004b46:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004b4a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004b4c:	4b27      	ldr	r3, [pc, #156]	@ (8004bec <prvHeapInit+0xac>)
 8004b4e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	f003 0307 	and.w	r3, r3, #7
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d00c      	beq.n	8004b74 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	3307      	adds	r3, #7
 8004b5e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	f023 0307 	bic.w	r3, r3, #7
 8004b66:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004b68:	68ba      	ldr	r2, [r7, #8]
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	1ad3      	subs	r3, r2, r3
 8004b6e:	4a1f      	ldr	r2, [pc, #124]	@ (8004bec <prvHeapInit+0xac>)
 8004b70:	4413      	add	r3, r2
 8004b72:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004b78:	4a1d      	ldr	r2, [pc, #116]	@ (8004bf0 <prvHeapInit+0xb0>)
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004b7e:	4b1c      	ldr	r3, [pc, #112]	@ (8004bf0 <prvHeapInit+0xb0>)
 8004b80:	2200      	movs	r2, #0
 8004b82:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	68ba      	ldr	r2, [r7, #8]
 8004b88:	4413      	add	r3, r2
 8004b8a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004b8c:	2208      	movs	r2, #8
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	1a9b      	subs	r3, r3, r2
 8004b92:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	f023 0307 	bic.w	r3, r3, #7
 8004b9a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	4a15      	ldr	r2, [pc, #84]	@ (8004bf4 <prvHeapInit+0xb4>)
 8004ba0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004ba2:	4b14      	ldr	r3, [pc, #80]	@ (8004bf4 <prvHeapInit+0xb4>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004baa:	4b12      	ldr	r3, [pc, #72]	@ (8004bf4 <prvHeapInit+0xb4>)
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	68fa      	ldr	r2, [r7, #12]
 8004bba:	1ad2      	subs	r2, r2, r3
 8004bbc:	683b      	ldr	r3, [r7, #0]
 8004bbe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004bc0:	4b0c      	ldr	r3, [pc, #48]	@ (8004bf4 <prvHeapInit+0xb4>)
 8004bc2:	681a      	ldr	r2, [r3, #0]
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	685b      	ldr	r3, [r3, #4]
 8004bcc:	4a0a      	ldr	r2, [pc, #40]	@ (8004bf8 <prvHeapInit+0xb8>)
 8004bce:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	685b      	ldr	r3, [r3, #4]
 8004bd4:	4a09      	ldr	r2, [pc, #36]	@ (8004bfc <prvHeapInit+0xbc>)
 8004bd6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004bd8:	4b09      	ldr	r3, [pc, #36]	@ (8004c00 <prvHeapInit+0xc0>)
 8004bda:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8004bde:	601a      	str	r2, [r3, #0]
}
 8004be0:	bf00      	nop
 8004be2:	3714      	adds	r7, #20
 8004be4:	46bd      	mov	sp, r7
 8004be6:	bc80      	pop	{r7}
 8004be8:	4770      	bx	lr
 8004bea:	bf00      	nop
 8004bec:	200005ac 	.word	0x200005ac
 8004bf0:	200025ac 	.word	0x200025ac
 8004bf4:	200025b4 	.word	0x200025b4
 8004bf8:	200025bc 	.word	0x200025bc
 8004bfc:	200025b8 	.word	0x200025b8
 8004c00:	200025c8 	.word	0x200025c8

08004c04 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004c04:	b480      	push	{r7}
 8004c06:	b085      	sub	sp, #20
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004c0c:	4b27      	ldr	r3, [pc, #156]	@ (8004cac <prvInsertBlockIntoFreeList+0xa8>)
 8004c0e:	60fb      	str	r3, [r7, #12]
 8004c10:	e002      	b.n	8004c18 <prvInsertBlockIntoFreeList+0x14>
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	60fb      	str	r3, [r7, #12]
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	687a      	ldr	r2, [r7, #4]
 8004c1e:	429a      	cmp	r2, r3
 8004c20:	d8f7      	bhi.n	8004c12 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	68ba      	ldr	r2, [r7, #8]
 8004c2c:	4413      	add	r3, r2
 8004c2e:	687a      	ldr	r2, [r7, #4]
 8004c30:	429a      	cmp	r2, r3
 8004c32:	d108      	bne.n	8004c46 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	685a      	ldr	r2, [r3, #4]
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	685b      	ldr	r3, [r3, #4]
 8004c3c:	441a      	add	r2, r3
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	685b      	ldr	r3, [r3, #4]
 8004c4e:	68ba      	ldr	r2, [r7, #8]
 8004c50:	441a      	add	r2, r3
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	429a      	cmp	r2, r3
 8004c58:	d118      	bne.n	8004c8c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681a      	ldr	r2, [r3, #0]
 8004c5e:	4b14      	ldr	r3, [pc, #80]	@ (8004cb0 <prvInsertBlockIntoFreeList+0xac>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	429a      	cmp	r2, r3
 8004c64:	d00d      	beq.n	8004c82 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	685a      	ldr	r2, [r3, #4]
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	685b      	ldr	r3, [r3, #4]
 8004c70:	441a      	add	r2, r3
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	681a      	ldr	r2, [r3, #0]
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	601a      	str	r2, [r3, #0]
 8004c80:	e008      	b.n	8004c94 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004c82:	4b0b      	ldr	r3, [pc, #44]	@ (8004cb0 <prvInsertBlockIntoFreeList+0xac>)
 8004c84:	681a      	ldr	r2, [r3, #0]
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	601a      	str	r2, [r3, #0]
 8004c8a:	e003      	b.n	8004c94 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681a      	ldr	r2, [r3, #0]
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004c94:	68fa      	ldr	r2, [r7, #12]
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	429a      	cmp	r2, r3
 8004c9a:	d002      	beq.n	8004ca2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	687a      	ldr	r2, [r7, #4]
 8004ca0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004ca2:	bf00      	nop
 8004ca4:	3714      	adds	r7, #20
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	bc80      	pop	{r7}
 8004caa:	4770      	bx	lr
 8004cac:	200025ac 	.word	0x200025ac
 8004cb0:	200025b4 	.word	0x200025b4

08004cb4 <setvbuf>:
 8004cb4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004cb8:	461d      	mov	r5, r3
 8004cba:	4b57      	ldr	r3, [pc, #348]	@ (8004e18 <setvbuf+0x164>)
 8004cbc:	4604      	mov	r4, r0
 8004cbe:	681f      	ldr	r7, [r3, #0]
 8004cc0:	460e      	mov	r6, r1
 8004cc2:	4690      	mov	r8, r2
 8004cc4:	b127      	cbz	r7, 8004cd0 <setvbuf+0x1c>
 8004cc6:	6a3b      	ldr	r3, [r7, #32]
 8004cc8:	b913      	cbnz	r3, 8004cd0 <setvbuf+0x1c>
 8004cca:	4638      	mov	r0, r7
 8004ccc:	f000 f932 	bl	8004f34 <__sinit>
 8004cd0:	f1b8 0f02 	cmp.w	r8, #2
 8004cd4:	d006      	beq.n	8004ce4 <setvbuf+0x30>
 8004cd6:	f1b8 0f01 	cmp.w	r8, #1
 8004cda:	f200 809a 	bhi.w	8004e12 <setvbuf+0x15e>
 8004cde:	2d00      	cmp	r5, #0
 8004ce0:	f2c0 8097 	blt.w	8004e12 <setvbuf+0x15e>
 8004ce4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004ce6:	07d9      	lsls	r1, r3, #31
 8004ce8:	d405      	bmi.n	8004cf6 <setvbuf+0x42>
 8004cea:	89a3      	ldrh	r3, [r4, #12]
 8004cec:	059a      	lsls	r2, r3, #22
 8004cee:	d402      	bmi.n	8004cf6 <setvbuf+0x42>
 8004cf0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004cf2:	f000 fa6a 	bl	80051ca <__retarget_lock_acquire_recursive>
 8004cf6:	4621      	mov	r1, r4
 8004cf8:	4638      	mov	r0, r7
 8004cfa:	f000 ff29 	bl	8005b50 <_fflush_r>
 8004cfe:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004d00:	b141      	cbz	r1, 8004d14 <setvbuf+0x60>
 8004d02:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004d06:	4299      	cmp	r1, r3
 8004d08:	d002      	beq.n	8004d10 <setvbuf+0x5c>
 8004d0a:	4638      	mov	r0, r7
 8004d0c:	f000 fade 	bl	80052cc <_free_r>
 8004d10:	2300      	movs	r3, #0
 8004d12:	6363      	str	r3, [r4, #52]	@ 0x34
 8004d14:	2300      	movs	r3, #0
 8004d16:	61a3      	str	r3, [r4, #24]
 8004d18:	6063      	str	r3, [r4, #4]
 8004d1a:	89a3      	ldrh	r3, [r4, #12]
 8004d1c:	061b      	lsls	r3, r3, #24
 8004d1e:	d503      	bpl.n	8004d28 <setvbuf+0x74>
 8004d20:	4638      	mov	r0, r7
 8004d22:	6921      	ldr	r1, [r4, #16]
 8004d24:	f000 fad2 	bl	80052cc <_free_r>
 8004d28:	89a3      	ldrh	r3, [r4, #12]
 8004d2a:	f1b8 0f02 	cmp.w	r8, #2
 8004d2e:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8004d32:	f023 0303 	bic.w	r3, r3, #3
 8004d36:	81a3      	strh	r3, [r4, #12]
 8004d38:	d061      	beq.n	8004dfe <setvbuf+0x14a>
 8004d3a:	ab01      	add	r3, sp, #4
 8004d3c:	466a      	mov	r2, sp
 8004d3e:	4621      	mov	r1, r4
 8004d40:	4638      	mov	r0, r7
 8004d42:	f000 f92d 	bl	8004fa0 <__swhatbuf_r>
 8004d46:	89a3      	ldrh	r3, [r4, #12]
 8004d48:	4318      	orrs	r0, r3
 8004d4a:	81a0      	strh	r0, [r4, #12]
 8004d4c:	bb2d      	cbnz	r5, 8004d9a <setvbuf+0xe6>
 8004d4e:	9d00      	ldr	r5, [sp, #0]
 8004d50:	4628      	mov	r0, r5
 8004d52:	f000 fc43 	bl	80055dc <malloc>
 8004d56:	4606      	mov	r6, r0
 8004d58:	2800      	cmp	r0, #0
 8004d5a:	d152      	bne.n	8004e02 <setvbuf+0x14e>
 8004d5c:	f8dd 9000 	ldr.w	r9, [sp]
 8004d60:	45a9      	cmp	r9, r5
 8004d62:	d140      	bne.n	8004de6 <setvbuf+0x132>
 8004d64:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8004d68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d6c:	f043 0202 	orr.w	r2, r3, #2
 8004d70:	81a2      	strh	r2, [r4, #12]
 8004d72:	2200      	movs	r2, #0
 8004d74:	60a2      	str	r2, [r4, #8]
 8004d76:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8004d7a:	6022      	str	r2, [r4, #0]
 8004d7c:	6122      	str	r2, [r4, #16]
 8004d7e:	2201      	movs	r2, #1
 8004d80:	6162      	str	r2, [r4, #20]
 8004d82:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004d84:	07d6      	lsls	r6, r2, #31
 8004d86:	d404      	bmi.n	8004d92 <setvbuf+0xde>
 8004d88:	0598      	lsls	r0, r3, #22
 8004d8a:	d402      	bmi.n	8004d92 <setvbuf+0xde>
 8004d8c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004d8e:	f000 fa1d 	bl	80051cc <__retarget_lock_release_recursive>
 8004d92:	4628      	mov	r0, r5
 8004d94:	b003      	add	sp, #12
 8004d96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004d9a:	2e00      	cmp	r6, #0
 8004d9c:	d0d8      	beq.n	8004d50 <setvbuf+0x9c>
 8004d9e:	6a3b      	ldr	r3, [r7, #32]
 8004da0:	b913      	cbnz	r3, 8004da8 <setvbuf+0xf4>
 8004da2:	4638      	mov	r0, r7
 8004da4:	f000 f8c6 	bl	8004f34 <__sinit>
 8004da8:	f1b8 0f01 	cmp.w	r8, #1
 8004dac:	bf08      	it	eq
 8004dae:	89a3      	ldrheq	r3, [r4, #12]
 8004db0:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8004db4:	bf04      	itt	eq
 8004db6:	f043 0301 	orreq.w	r3, r3, #1
 8004dba:	81a3      	strheq	r3, [r4, #12]
 8004dbc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004dc0:	6026      	str	r6, [r4, #0]
 8004dc2:	f013 0208 	ands.w	r2, r3, #8
 8004dc6:	d01e      	beq.n	8004e06 <setvbuf+0x152>
 8004dc8:	07d9      	lsls	r1, r3, #31
 8004dca:	bf41      	itttt	mi
 8004dcc:	2200      	movmi	r2, #0
 8004dce:	426d      	negmi	r5, r5
 8004dd0:	60a2      	strmi	r2, [r4, #8]
 8004dd2:	61a5      	strmi	r5, [r4, #24]
 8004dd4:	bf58      	it	pl
 8004dd6:	60a5      	strpl	r5, [r4, #8]
 8004dd8:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004dda:	07d2      	lsls	r2, r2, #31
 8004ddc:	d401      	bmi.n	8004de2 <setvbuf+0x12e>
 8004dde:	059b      	lsls	r3, r3, #22
 8004de0:	d513      	bpl.n	8004e0a <setvbuf+0x156>
 8004de2:	2500      	movs	r5, #0
 8004de4:	e7d5      	b.n	8004d92 <setvbuf+0xde>
 8004de6:	4648      	mov	r0, r9
 8004de8:	f000 fbf8 	bl	80055dc <malloc>
 8004dec:	4606      	mov	r6, r0
 8004dee:	2800      	cmp	r0, #0
 8004df0:	d0b8      	beq.n	8004d64 <setvbuf+0xb0>
 8004df2:	89a3      	ldrh	r3, [r4, #12]
 8004df4:	464d      	mov	r5, r9
 8004df6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004dfa:	81a3      	strh	r3, [r4, #12]
 8004dfc:	e7cf      	b.n	8004d9e <setvbuf+0xea>
 8004dfe:	2500      	movs	r5, #0
 8004e00:	e7b2      	b.n	8004d68 <setvbuf+0xb4>
 8004e02:	46a9      	mov	r9, r5
 8004e04:	e7f5      	b.n	8004df2 <setvbuf+0x13e>
 8004e06:	60a2      	str	r2, [r4, #8]
 8004e08:	e7e6      	b.n	8004dd8 <setvbuf+0x124>
 8004e0a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004e0c:	f000 f9de 	bl	80051cc <__retarget_lock_release_recursive>
 8004e10:	e7e7      	b.n	8004de2 <setvbuf+0x12e>
 8004e12:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8004e16:	e7bc      	b.n	8004d92 <setvbuf+0xde>
 8004e18:	2000001c 	.word	0x2000001c

08004e1c <std>:
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	b510      	push	{r4, lr}
 8004e20:	4604      	mov	r4, r0
 8004e22:	e9c0 3300 	strd	r3, r3, [r0]
 8004e26:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004e2a:	6083      	str	r3, [r0, #8]
 8004e2c:	8181      	strh	r1, [r0, #12]
 8004e2e:	6643      	str	r3, [r0, #100]	@ 0x64
 8004e30:	81c2      	strh	r2, [r0, #14]
 8004e32:	6183      	str	r3, [r0, #24]
 8004e34:	4619      	mov	r1, r3
 8004e36:	2208      	movs	r2, #8
 8004e38:	305c      	adds	r0, #92	@ 0x5c
 8004e3a:	f000 f983 	bl	8005144 <memset>
 8004e3e:	4b0d      	ldr	r3, [pc, #52]	@ (8004e74 <std+0x58>)
 8004e40:	6224      	str	r4, [r4, #32]
 8004e42:	6263      	str	r3, [r4, #36]	@ 0x24
 8004e44:	4b0c      	ldr	r3, [pc, #48]	@ (8004e78 <std+0x5c>)
 8004e46:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004e48:	4b0c      	ldr	r3, [pc, #48]	@ (8004e7c <std+0x60>)
 8004e4a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004e4c:	4b0c      	ldr	r3, [pc, #48]	@ (8004e80 <std+0x64>)
 8004e4e:	6323      	str	r3, [r4, #48]	@ 0x30
 8004e50:	4b0c      	ldr	r3, [pc, #48]	@ (8004e84 <std+0x68>)
 8004e52:	429c      	cmp	r4, r3
 8004e54:	d006      	beq.n	8004e64 <std+0x48>
 8004e56:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004e5a:	4294      	cmp	r4, r2
 8004e5c:	d002      	beq.n	8004e64 <std+0x48>
 8004e5e:	33d0      	adds	r3, #208	@ 0xd0
 8004e60:	429c      	cmp	r4, r3
 8004e62:	d105      	bne.n	8004e70 <std+0x54>
 8004e64:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004e68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e6c:	f000 b9ac 	b.w	80051c8 <__retarget_lock_init_recursive>
 8004e70:	bd10      	pop	{r4, pc}
 8004e72:	bf00      	nop
 8004e74:	08005bb9 	.word	0x08005bb9
 8004e78:	08005bdb 	.word	0x08005bdb
 8004e7c:	08005c13 	.word	0x08005c13
 8004e80:	08005c37 	.word	0x08005c37
 8004e84:	200025cc 	.word	0x200025cc

08004e88 <stdio_exit_handler>:
 8004e88:	4a02      	ldr	r2, [pc, #8]	@ (8004e94 <stdio_exit_handler+0xc>)
 8004e8a:	4903      	ldr	r1, [pc, #12]	@ (8004e98 <stdio_exit_handler+0x10>)
 8004e8c:	4803      	ldr	r0, [pc, #12]	@ (8004e9c <stdio_exit_handler+0x14>)
 8004e8e:	f000 b869 	b.w	8004f64 <_fwalk_sglue>
 8004e92:	bf00      	nop
 8004e94:	20000010 	.word	0x20000010
 8004e98:	08005b51 	.word	0x08005b51
 8004e9c:	20000020 	.word	0x20000020

08004ea0 <cleanup_stdio>:
 8004ea0:	6841      	ldr	r1, [r0, #4]
 8004ea2:	4b0c      	ldr	r3, [pc, #48]	@ (8004ed4 <cleanup_stdio+0x34>)
 8004ea4:	b510      	push	{r4, lr}
 8004ea6:	4299      	cmp	r1, r3
 8004ea8:	4604      	mov	r4, r0
 8004eaa:	d001      	beq.n	8004eb0 <cleanup_stdio+0x10>
 8004eac:	f000 fe50 	bl	8005b50 <_fflush_r>
 8004eb0:	68a1      	ldr	r1, [r4, #8]
 8004eb2:	4b09      	ldr	r3, [pc, #36]	@ (8004ed8 <cleanup_stdio+0x38>)
 8004eb4:	4299      	cmp	r1, r3
 8004eb6:	d002      	beq.n	8004ebe <cleanup_stdio+0x1e>
 8004eb8:	4620      	mov	r0, r4
 8004eba:	f000 fe49 	bl	8005b50 <_fflush_r>
 8004ebe:	68e1      	ldr	r1, [r4, #12]
 8004ec0:	4b06      	ldr	r3, [pc, #24]	@ (8004edc <cleanup_stdio+0x3c>)
 8004ec2:	4299      	cmp	r1, r3
 8004ec4:	d004      	beq.n	8004ed0 <cleanup_stdio+0x30>
 8004ec6:	4620      	mov	r0, r4
 8004ec8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ecc:	f000 be40 	b.w	8005b50 <_fflush_r>
 8004ed0:	bd10      	pop	{r4, pc}
 8004ed2:	bf00      	nop
 8004ed4:	200025cc 	.word	0x200025cc
 8004ed8:	20002634 	.word	0x20002634
 8004edc:	2000269c 	.word	0x2000269c

08004ee0 <global_stdio_init.part.0>:
 8004ee0:	b510      	push	{r4, lr}
 8004ee2:	4b0b      	ldr	r3, [pc, #44]	@ (8004f10 <global_stdio_init.part.0+0x30>)
 8004ee4:	4c0b      	ldr	r4, [pc, #44]	@ (8004f14 <global_stdio_init.part.0+0x34>)
 8004ee6:	4a0c      	ldr	r2, [pc, #48]	@ (8004f18 <global_stdio_init.part.0+0x38>)
 8004ee8:	4620      	mov	r0, r4
 8004eea:	601a      	str	r2, [r3, #0]
 8004eec:	2104      	movs	r1, #4
 8004eee:	2200      	movs	r2, #0
 8004ef0:	f7ff ff94 	bl	8004e1c <std>
 8004ef4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004ef8:	2201      	movs	r2, #1
 8004efa:	2109      	movs	r1, #9
 8004efc:	f7ff ff8e 	bl	8004e1c <std>
 8004f00:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004f04:	2202      	movs	r2, #2
 8004f06:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f0a:	2112      	movs	r1, #18
 8004f0c:	f7ff bf86 	b.w	8004e1c <std>
 8004f10:	20002704 	.word	0x20002704
 8004f14:	200025cc 	.word	0x200025cc
 8004f18:	08004e89 	.word	0x08004e89

08004f1c <__sfp_lock_acquire>:
 8004f1c:	4801      	ldr	r0, [pc, #4]	@ (8004f24 <__sfp_lock_acquire+0x8>)
 8004f1e:	f000 b954 	b.w	80051ca <__retarget_lock_acquire_recursive>
 8004f22:	bf00      	nop
 8004f24:	20002709 	.word	0x20002709

08004f28 <__sfp_lock_release>:
 8004f28:	4801      	ldr	r0, [pc, #4]	@ (8004f30 <__sfp_lock_release+0x8>)
 8004f2a:	f000 b94f 	b.w	80051cc <__retarget_lock_release_recursive>
 8004f2e:	bf00      	nop
 8004f30:	20002709 	.word	0x20002709

08004f34 <__sinit>:
 8004f34:	b510      	push	{r4, lr}
 8004f36:	4604      	mov	r4, r0
 8004f38:	f7ff fff0 	bl	8004f1c <__sfp_lock_acquire>
 8004f3c:	6a23      	ldr	r3, [r4, #32]
 8004f3e:	b11b      	cbz	r3, 8004f48 <__sinit+0x14>
 8004f40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f44:	f7ff bff0 	b.w	8004f28 <__sfp_lock_release>
 8004f48:	4b04      	ldr	r3, [pc, #16]	@ (8004f5c <__sinit+0x28>)
 8004f4a:	6223      	str	r3, [r4, #32]
 8004f4c:	4b04      	ldr	r3, [pc, #16]	@ (8004f60 <__sinit+0x2c>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d1f5      	bne.n	8004f40 <__sinit+0xc>
 8004f54:	f7ff ffc4 	bl	8004ee0 <global_stdio_init.part.0>
 8004f58:	e7f2      	b.n	8004f40 <__sinit+0xc>
 8004f5a:	bf00      	nop
 8004f5c:	08004ea1 	.word	0x08004ea1
 8004f60:	20002704 	.word	0x20002704

08004f64 <_fwalk_sglue>:
 8004f64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f68:	4607      	mov	r7, r0
 8004f6a:	4688      	mov	r8, r1
 8004f6c:	4614      	mov	r4, r2
 8004f6e:	2600      	movs	r6, #0
 8004f70:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004f74:	f1b9 0901 	subs.w	r9, r9, #1
 8004f78:	d505      	bpl.n	8004f86 <_fwalk_sglue+0x22>
 8004f7a:	6824      	ldr	r4, [r4, #0]
 8004f7c:	2c00      	cmp	r4, #0
 8004f7e:	d1f7      	bne.n	8004f70 <_fwalk_sglue+0xc>
 8004f80:	4630      	mov	r0, r6
 8004f82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f86:	89ab      	ldrh	r3, [r5, #12]
 8004f88:	2b01      	cmp	r3, #1
 8004f8a:	d907      	bls.n	8004f9c <_fwalk_sglue+0x38>
 8004f8c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004f90:	3301      	adds	r3, #1
 8004f92:	d003      	beq.n	8004f9c <_fwalk_sglue+0x38>
 8004f94:	4629      	mov	r1, r5
 8004f96:	4638      	mov	r0, r7
 8004f98:	47c0      	blx	r8
 8004f9a:	4306      	orrs	r6, r0
 8004f9c:	3568      	adds	r5, #104	@ 0x68
 8004f9e:	e7e9      	b.n	8004f74 <_fwalk_sglue+0x10>

08004fa0 <__swhatbuf_r>:
 8004fa0:	b570      	push	{r4, r5, r6, lr}
 8004fa2:	460c      	mov	r4, r1
 8004fa4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004fa8:	4615      	mov	r5, r2
 8004faa:	2900      	cmp	r1, #0
 8004fac:	461e      	mov	r6, r3
 8004fae:	b096      	sub	sp, #88	@ 0x58
 8004fb0:	da0c      	bge.n	8004fcc <__swhatbuf_r+0x2c>
 8004fb2:	89a3      	ldrh	r3, [r4, #12]
 8004fb4:	2100      	movs	r1, #0
 8004fb6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004fba:	bf14      	ite	ne
 8004fbc:	2340      	movne	r3, #64	@ 0x40
 8004fbe:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004fc2:	2000      	movs	r0, #0
 8004fc4:	6031      	str	r1, [r6, #0]
 8004fc6:	602b      	str	r3, [r5, #0]
 8004fc8:	b016      	add	sp, #88	@ 0x58
 8004fca:	bd70      	pop	{r4, r5, r6, pc}
 8004fcc:	466a      	mov	r2, sp
 8004fce:	f000 f95d 	bl	800528c <_fstat_r>
 8004fd2:	2800      	cmp	r0, #0
 8004fd4:	dbed      	blt.n	8004fb2 <__swhatbuf_r+0x12>
 8004fd6:	9901      	ldr	r1, [sp, #4]
 8004fd8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004fdc:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004fe0:	4259      	negs	r1, r3
 8004fe2:	4159      	adcs	r1, r3
 8004fe4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004fe8:	e7eb      	b.n	8004fc2 <__swhatbuf_r+0x22>

08004fea <__smakebuf_r>:
 8004fea:	898b      	ldrh	r3, [r1, #12]
 8004fec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004fee:	079d      	lsls	r5, r3, #30
 8004ff0:	4606      	mov	r6, r0
 8004ff2:	460c      	mov	r4, r1
 8004ff4:	d507      	bpl.n	8005006 <__smakebuf_r+0x1c>
 8004ff6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004ffa:	6023      	str	r3, [r4, #0]
 8004ffc:	6123      	str	r3, [r4, #16]
 8004ffe:	2301      	movs	r3, #1
 8005000:	6163      	str	r3, [r4, #20]
 8005002:	b003      	add	sp, #12
 8005004:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005006:	466a      	mov	r2, sp
 8005008:	ab01      	add	r3, sp, #4
 800500a:	f7ff ffc9 	bl	8004fa0 <__swhatbuf_r>
 800500e:	9f00      	ldr	r7, [sp, #0]
 8005010:	4605      	mov	r5, r0
 8005012:	4639      	mov	r1, r7
 8005014:	4630      	mov	r0, r6
 8005016:	f000 fb0b 	bl	8005630 <_malloc_r>
 800501a:	b948      	cbnz	r0, 8005030 <__smakebuf_r+0x46>
 800501c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005020:	059a      	lsls	r2, r3, #22
 8005022:	d4ee      	bmi.n	8005002 <__smakebuf_r+0x18>
 8005024:	f023 0303 	bic.w	r3, r3, #3
 8005028:	f043 0302 	orr.w	r3, r3, #2
 800502c:	81a3      	strh	r3, [r4, #12]
 800502e:	e7e2      	b.n	8004ff6 <__smakebuf_r+0xc>
 8005030:	89a3      	ldrh	r3, [r4, #12]
 8005032:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005036:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800503a:	81a3      	strh	r3, [r4, #12]
 800503c:	9b01      	ldr	r3, [sp, #4]
 800503e:	6020      	str	r0, [r4, #0]
 8005040:	b15b      	cbz	r3, 800505a <__smakebuf_r+0x70>
 8005042:	4630      	mov	r0, r6
 8005044:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005048:	f000 f884 	bl	8005154 <_isatty_r>
 800504c:	b128      	cbz	r0, 800505a <__smakebuf_r+0x70>
 800504e:	89a3      	ldrh	r3, [r4, #12]
 8005050:	f023 0303 	bic.w	r3, r3, #3
 8005054:	f043 0301 	orr.w	r3, r3, #1
 8005058:	81a3      	strh	r3, [r4, #12]
 800505a:	89a3      	ldrh	r3, [r4, #12]
 800505c:	431d      	orrs	r5, r3
 800505e:	81a5      	strh	r5, [r4, #12]
 8005060:	e7cf      	b.n	8005002 <__smakebuf_r+0x18>
	...

08005064 <iprintf>:
 8005064:	b40f      	push	{r0, r1, r2, r3}
 8005066:	b507      	push	{r0, r1, r2, lr}
 8005068:	4906      	ldr	r1, [pc, #24]	@ (8005084 <iprintf+0x20>)
 800506a:	ab04      	add	r3, sp, #16
 800506c:	6808      	ldr	r0, [r1, #0]
 800506e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005072:	6881      	ldr	r1, [r0, #8]
 8005074:	9301      	str	r3, [sp, #4]
 8005076:	f000 f999 	bl	80053ac <_vfiprintf_r>
 800507a:	b003      	add	sp, #12
 800507c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005080:	b004      	add	sp, #16
 8005082:	4770      	bx	lr
 8005084:	2000001c 	.word	0x2000001c

08005088 <_puts_r>:
 8005088:	6a03      	ldr	r3, [r0, #32]
 800508a:	b570      	push	{r4, r5, r6, lr}
 800508c:	4605      	mov	r5, r0
 800508e:	460e      	mov	r6, r1
 8005090:	6884      	ldr	r4, [r0, #8]
 8005092:	b90b      	cbnz	r3, 8005098 <_puts_r+0x10>
 8005094:	f7ff ff4e 	bl	8004f34 <__sinit>
 8005098:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800509a:	07db      	lsls	r3, r3, #31
 800509c:	d405      	bmi.n	80050aa <_puts_r+0x22>
 800509e:	89a3      	ldrh	r3, [r4, #12]
 80050a0:	0598      	lsls	r0, r3, #22
 80050a2:	d402      	bmi.n	80050aa <_puts_r+0x22>
 80050a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80050a6:	f000 f890 	bl	80051ca <__retarget_lock_acquire_recursive>
 80050aa:	89a3      	ldrh	r3, [r4, #12]
 80050ac:	0719      	lsls	r1, r3, #28
 80050ae:	d502      	bpl.n	80050b6 <_puts_r+0x2e>
 80050b0:	6923      	ldr	r3, [r4, #16]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d135      	bne.n	8005122 <_puts_r+0x9a>
 80050b6:	4621      	mov	r1, r4
 80050b8:	4628      	mov	r0, r5
 80050ba:	f000 fdff 	bl	8005cbc <__swsetup_r>
 80050be:	b380      	cbz	r0, 8005122 <_puts_r+0x9a>
 80050c0:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80050c4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80050c6:	07da      	lsls	r2, r3, #31
 80050c8:	d405      	bmi.n	80050d6 <_puts_r+0x4e>
 80050ca:	89a3      	ldrh	r3, [r4, #12]
 80050cc:	059b      	lsls	r3, r3, #22
 80050ce:	d402      	bmi.n	80050d6 <_puts_r+0x4e>
 80050d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80050d2:	f000 f87b 	bl	80051cc <__retarget_lock_release_recursive>
 80050d6:	4628      	mov	r0, r5
 80050d8:	bd70      	pop	{r4, r5, r6, pc}
 80050da:	2b00      	cmp	r3, #0
 80050dc:	da04      	bge.n	80050e8 <_puts_r+0x60>
 80050de:	69a2      	ldr	r2, [r4, #24]
 80050e0:	429a      	cmp	r2, r3
 80050e2:	dc17      	bgt.n	8005114 <_puts_r+0x8c>
 80050e4:	290a      	cmp	r1, #10
 80050e6:	d015      	beq.n	8005114 <_puts_r+0x8c>
 80050e8:	6823      	ldr	r3, [r4, #0]
 80050ea:	1c5a      	adds	r2, r3, #1
 80050ec:	6022      	str	r2, [r4, #0]
 80050ee:	7019      	strb	r1, [r3, #0]
 80050f0:	68a3      	ldr	r3, [r4, #8]
 80050f2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80050f6:	3b01      	subs	r3, #1
 80050f8:	60a3      	str	r3, [r4, #8]
 80050fa:	2900      	cmp	r1, #0
 80050fc:	d1ed      	bne.n	80050da <_puts_r+0x52>
 80050fe:	2b00      	cmp	r3, #0
 8005100:	da11      	bge.n	8005126 <_puts_r+0x9e>
 8005102:	4622      	mov	r2, r4
 8005104:	210a      	movs	r1, #10
 8005106:	4628      	mov	r0, r5
 8005108:	f000 fd99 	bl	8005c3e <__swbuf_r>
 800510c:	3001      	adds	r0, #1
 800510e:	d0d7      	beq.n	80050c0 <_puts_r+0x38>
 8005110:	250a      	movs	r5, #10
 8005112:	e7d7      	b.n	80050c4 <_puts_r+0x3c>
 8005114:	4622      	mov	r2, r4
 8005116:	4628      	mov	r0, r5
 8005118:	f000 fd91 	bl	8005c3e <__swbuf_r>
 800511c:	3001      	adds	r0, #1
 800511e:	d1e7      	bne.n	80050f0 <_puts_r+0x68>
 8005120:	e7ce      	b.n	80050c0 <_puts_r+0x38>
 8005122:	3e01      	subs	r6, #1
 8005124:	e7e4      	b.n	80050f0 <_puts_r+0x68>
 8005126:	6823      	ldr	r3, [r4, #0]
 8005128:	1c5a      	adds	r2, r3, #1
 800512a:	6022      	str	r2, [r4, #0]
 800512c:	220a      	movs	r2, #10
 800512e:	701a      	strb	r2, [r3, #0]
 8005130:	e7ee      	b.n	8005110 <_puts_r+0x88>
	...

08005134 <puts>:
 8005134:	4b02      	ldr	r3, [pc, #8]	@ (8005140 <puts+0xc>)
 8005136:	4601      	mov	r1, r0
 8005138:	6818      	ldr	r0, [r3, #0]
 800513a:	f7ff bfa5 	b.w	8005088 <_puts_r>
 800513e:	bf00      	nop
 8005140:	2000001c 	.word	0x2000001c

08005144 <memset>:
 8005144:	4603      	mov	r3, r0
 8005146:	4402      	add	r2, r0
 8005148:	4293      	cmp	r3, r2
 800514a:	d100      	bne.n	800514e <memset+0xa>
 800514c:	4770      	bx	lr
 800514e:	f803 1b01 	strb.w	r1, [r3], #1
 8005152:	e7f9      	b.n	8005148 <memset+0x4>

08005154 <_isatty_r>:
 8005154:	b538      	push	{r3, r4, r5, lr}
 8005156:	2300      	movs	r3, #0
 8005158:	4d05      	ldr	r5, [pc, #20]	@ (8005170 <_isatty_r+0x1c>)
 800515a:	4604      	mov	r4, r0
 800515c:	4608      	mov	r0, r1
 800515e:	602b      	str	r3, [r5, #0]
 8005160:	f7fb fc97 	bl	8000a92 <_isatty>
 8005164:	1c43      	adds	r3, r0, #1
 8005166:	d102      	bne.n	800516e <_isatty_r+0x1a>
 8005168:	682b      	ldr	r3, [r5, #0]
 800516a:	b103      	cbz	r3, 800516e <_isatty_r+0x1a>
 800516c:	6023      	str	r3, [r4, #0]
 800516e:	bd38      	pop	{r3, r4, r5, pc}
 8005170:	2000270c 	.word	0x2000270c

08005174 <__errno>:
 8005174:	4b01      	ldr	r3, [pc, #4]	@ (800517c <__errno+0x8>)
 8005176:	6818      	ldr	r0, [r3, #0]
 8005178:	4770      	bx	lr
 800517a:	bf00      	nop
 800517c:	2000001c 	.word	0x2000001c

08005180 <__libc_init_array>:
 8005180:	b570      	push	{r4, r5, r6, lr}
 8005182:	2600      	movs	r6, #0
 8005184:	4d0c      	ldr	r5, [pc, #48]	@ (80051b8 <__libc_init_array+0x38>)
 8005186:	4c0d      	ldr	r4, [pc, #52]	@ (80051bc <__libc_init_array+0x3c>)
 8005188:	1b64      	subs	r4, r4, r5
 800518a:	10a4      	asrs	r4, r4, #2
 800518c:	42a6      	cmp	r6, r4
 800518e:	d109      	bne.n	80051a4 <__libc_init_array+0x24>
 8005190:	f000 fe4e 	bl	8005e30 <_init>
 8005194:	2600      	movs	r6, #0
 8005196:	4d0a      	ldr	r5, [pc, #40]	@ (80051c0 <__libc_init_array+0x40>)
 8005198:	4c0a      	ldr	r4, [pc, #40]	@ (80051c4 <__libc_init_array+0x44>)
 800519a:	1b64      	subs	r4, r4, r5
 800519c:	10a4      	asrs	r4, r4, #2
 800519e:	42a6      	cmp	r6, r4
 80051a0:	d105      	bne.n	80051ae <__libc_init_array+0x2e>
 80051a2:	bd70      	pop	{r4, r5, r6, pc}
 80051a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80051a8:	4798      	blx	r3
 80051aa:	3601      	adds	r6, #1
 80051ac:	e7ee      	b.n	800518c <__libc_init_array+0xc>
 80051ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80051b2:	4798      	blx	r3
 80051b4:	3601      	adds	r6, #1
 80051b6:	e7f2      	b.n	800519e <__libc_init_array+0x1e>
 80051b8:	08005fe4 	.word	0x08005fe4
 80051bc:	08005fe4 	.word	0x08005fe4
 80051c0:	08005fe4 	.word	0x08005fe4
 80051c4:	08005fe8 	.word	0x08005fe8

080051c8 <__retarget_lock_init_recursive>:
 80051c8:	4770      	bx	lr

080051ca <__retarget_lock_acquire_recursive>:
 80051ca:	4770      	bx	lr

080051cc <__retarget_lock_release_recursive>:
 80051cc:	4770      	bx	lr
	...

080051d0 <_reclaim_reent>:
 80051d0:	4b2d      	ldr	r3, [pc, #180]	@ (8005288 <_reclaim_reent+0xb8>)
 80051d2:	b570      	push	{r4, r5, r6, lr}
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	4604      	mov	r4, r0
 80051d8:	4283      	cmp	r3, r0
 80051da:	d053      	beq.n	8005284 <_reclaim_reent+0xb4>
 80051dc:	69c3      	ldr	r3, [r0, #28]
 80051de:	b31b      	cbz	r3, 8005228 <_reclaim_reent+0x58>
 80051e0:	68db      	ldr	r3, [r3, #12]
 80051e2:	b163      	cbz	r3, 80051fe <_reclaim_reent+0x2e>
 80051e4:	2500      	movs	r5, #0
 80051e6:	69e3      	ldr	r3, [r4, #28]
 80051e8:	68db      	ldr	r3, [r3, #12]
 80051ea:	5959      	ldr	r1, [r3, r5]
 80051ec:	b9b1      	cbnz	r1, 800521c <_reclaim_reent+0x4c>
 80051ee:	3504      	adds	r5, #4
 80051f0:	2d80      	cmp	r5, #128	@ 0x80
 80051f2:	d1f8      	bne.n	80051e6 <_reclaim_reent+0x16>
 80051f4:	69e3      	ldr	r3, [r4, #28]
 80051f6:	4620      	mov	r0, r4
 80051f8:	68d9      	ldr	r1, [r3, #12]
 80051fa:	f000 f867 	bl	80052cc <_free_r>
 80051fe:	69e3      	ldr	r3, [r4, #28]
 8005200:	6819      	ldr	r1, [r3, #0]
 8005202:	b111      	cbz	r1, 800520a <_reclaim_reent+0x3a>
 8005204:	4620      	mov	r0, r4
 8005206:	f000 f861 	bl	80052cc <_free_r>
 800520a:	69e3      	ldr	r3, [r4, #28]
 800520c:	689d      	ldr	r5, [r3, #8]
 800520e:	b15d      	cbz	r5, 8005228 <_reclaim_reent+0x58>
 8005210:	4629      	mov	r1, r5
 8005212:	4620      	mov	r0, r4
 8005214:	682d      	ldr	r5, [r5, #0]
 8005216:	f000 f859 	bl	80052cc <_free_r>
 800521a:	e7f8      	b.n	800520e <_reclaim_reent+0x3e>
 800521c:	680e      	ldr	r6, [r1, #0]
 800521e:	4620      	mov	r0, r4
 8005220:	f000 f854 	bl	80052cc <_free_r>
 8005224:	4631      	mov	r1, r6
 8005226:	e7e1      	b.n	80051ec <_reclaim_reent+0x1c>
 8005228:	6961      	ldr	r1, [r4, #20]
 800522a:	b111      	cbz	r1, 8005232 <_reclaim_reent+0x62>
 800522c:	4620      	mov	r0, r4
 800522e:	f000 f84d 	bl	80052cc <_free_r>
 8005232:	69e1      	ldr	r1, [r4, #28]
 8005234:	b111      	cbz	r1, 800523c <_reclaim_reent+0x6c>
 8005236:	4620      	mov	r0, r4
 8005238:	f000 f848 	bl	80052cc <_free_r>
 800523c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800523e:	b111      	cbz	r1, 8005246 <_reclaim_reent+0x76>
 8005240:	4620      	mov	r0, r4
 8005242:	f000 f843 	bl	80052cc <_free_r>
 8005246:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005248:	b111      	cbz	r1, 8005250 <_reclaim_reent+0x80>
 800524a:	4620      	mov	r0, r4
 800524c:	f000 f83e 	bl	80052cc <_free_r>
 8005250:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8005252:	b111      	cbz	r1, 800525a <_reclaim_reent+0x8a>
 8005254:	4620      	mov	r0, r4
 8005256:	f000 f839 	bl	80052cc <_free_r>
 800525a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800525c:	b111      	cbz	r1, 8005264 <_reclaim_reent+0x94>
 800525e:	4620      	mov	r0, r4
 8005260:	f000 f834 	bl	80052cc <_free_r>
 8005264:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8005266:	b111      	cbz	r1, 800526e <_reclaim_reent+0x9e>
 8005268:	4620      	mov	r0, r4
 800526a:	f000 f82f 	bl	80052cc <_free_r>
 800526e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8005270:	b111      	cbz	r1, 8005278 <_reclaim_reent+0xa8>
 8005272:	4620      	mov	r0, r4
 8005274:	f000 f82a 	bl	80052cc <_free_r>
 8005278:	6a23      	ldr	r3, [r4, #32]
 800527a:	b11b      	cbz	r3, 8005284 <_reclaim_reent+0xb4>
 800527c:	4620      	mov	r0, r4
 800527e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005282:	4718      	bx	r3
 8005284:	bd70      	pop	{r4, r5, r6, pc}
 8005286:	bf00      	nop
 8005288:	2000001c 	.word	0x2000001c

0800528c <_fstat_r>:
 800528c:	b538      	push	{r3, r4, r5, lr}
 800528e:	2300      	movs	r3, #0
 8005290:	4d06      	ldr	r5, [pc, #24]	@ (80052ac <_fstat_r+0x20>)
 8005292:	4604      	mov	r4, r0
 8005294:	4608      	mov	r0, r1
 8005296:	4611      	mov	r1, r2
 8005298:	602b      	str	r3, [r5, #0]
 800529a:	f7fb fbeb 	bl	8000a74 <_fstat>
 800529e:	1c43      	adds	r3, r0, #1
 80052a0:	d102      	bne.n	80052a8 <_fstat_r+0x1c>
 80052a2:	682b      	ldr	r3, [r5, #0]
 80052a4:	b103      	cbz	r3, 80052a8 <_fstat_r+0x1c>
 80052a6:	6023      	str	r3, [r4, #0]
 80052a8:	bd38      	pop	{r3, r4, r5, pc}
 80052aa:	bf00      	nop
 80052ac:	2000270c 	.word	0x2000270c

080052b0 <memcpy>:
 80052b0:	440a      	add	r2, r1
 80052b2:	4291      	cmp	r1, r2
 80052b4:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80052b8:	d100      	bne.n	80052bc <memcpy+0xc>
 80052ba:	4770      	bx	lr
 80052bc:	b510      	push	{r4, lr}
 80052be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80052c2:	4291      	cmp	r1, r2
 80052c4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80052c8:	d1f9      	bne.n	80052be <memcpy+0xe>
 80052ca:	bd10      	pop	{r4, pc}

080052cc <_free_r>:
 80052cc:	b538      	push	{r3, r4, r5, lr}
 80052ce:	4605      	mov	r5, r0
 80052d0:	2900      	cmp	r1, #0
 80052d2:	d040      	beq.n	8005356 <_free_r+0x8a>
 80052d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80052d8:	1f0c      	subs	r4, r1, #4
 80052da:	2b00      	cmp	r3, #0
 80052dc:	bfb8      	it	lt
 80052de:	18e4      	addlt	r4, r4, r3
 80052e0:	f000 fc5e 	bl	8005ba0 <__malloc_lock>
 80052e4:	4a1c      	ldr	r2, [pc, #112]	@ (8005358 <_free_r+0x8c>)
 80052e6:	6813      	ldr	r3, [r2, #0]
 80052e8:	b933      	cbnz	r3, 80052f8 <_free_r+0x2c>
 80052ea:	6063      	str	r3, [r4, #4]
 80052ec:	6014      	str	r4, [r2, #0]
 80052ee:	4628      	mov	r0, r5
 80052f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80052f4:	f000 bc5a 	b.w	8005bac <__malloc_unlock>
 80052f8:	42a3      	cmp	r3, r4
 80052fa:	d908      	bls.n	800530e <_free_r+0x42>
 80052fc:	6820      	ldr	r0, [r4, #0]
 80052fe:	1821      	adds	r1, r4, r0
 8005300:	428b      	cmp	r3, r1
 8005302:	bf01      	itttt	eq
 8005304:	6819      	ldreq	r1, [r3, #0]
 8005306:	685b      	ldreq	r3, [r3, #4]
 8005308:	1809      	addeq	r1, r1, r0
 800530a:	6021      	streq	r1, [r4, #0]
 800530c:	e7ed      	b.n	80052ea <_free_r+0x1e>
 800530e:	461a      	mov	r2, r3
 8005310:	685b      	ldr	r3, [r3, #4]
 8005312:	b10b      	cbz	r3, 8005318 <_free_r+0x4c>
 8005314:	42a3      	cmp	r3, r4
 8005316:	d9fa      	bls.n	800530e <_free_r+0x42>
 8005318:	6811      	ldr	r1, [r2, #0]
 800531a:	1850      	adds	r0, r2, r1
 800531c:	42a0      	cmp	r0, r4
 800531e:	d10b      	bne.n	8005338 <_free_r+0x6c>
 8005320:	6820      	ldr	r0, [r4, #0]
 8005322:	4401      	add	r1, r0
 8005324:	1850      	adds	r0, r2, r1
 8005326:	4283      	cmp	r3, r0
 8005328:	6011      	str	r1, [r2, #0]
 800532a:	d1e0      	bne.n	80052ee <_free_r+0x22>
 800532c:	6818      	ldr	r0, [r3, #0]
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	4408      	add	r0, r1
 8005332:	6010      	str	r0, [r2, #0]
 8005334:	6053      	str	r3, [r2, #4]
 8005336:	e7da      	b.n	80052ee <_free_r+0x22>
 8005338:	d902      	bls.n	8005340 <_free_r+0x74>
 800533a:	230c      	movs	r3, #12
 800533c:	602b      	str	r3, [r5, #0]
 800533e:	e7d6      	b.n	80052ee <_free_r+0x22>
 8005340:	6820      	ldr	r0, [r4, #0]
 8005342:	1821      	adds	r1, r4, r0
 8005344:	428b      	cmp	r3, r1
 8005346:	bf01      	itttt	eq
 8005348:	6819      	ldreq	r1, [r3, #0]
 800534a:	685b      	ldreq	r3, [r3, #4]
 800534c:	1809      	addeq	r1, r1, r0
 800534e:	6021      	streq	r1, [r4, #0]
 8005350:	6063      	str	r3, [r4, #4]
 8005352:	6054      	str	r4, [r2, #4]
 8005354:	e7cb      	b.n	80052ee <_free_r+0x22>
 8005356:	bd38      	pop	{r3, r4, r5, pc}
 8005358:	20002714 	.word	0x20002714

0800535c <__sfputc_r>:
 800535c:	6893      	ldr	r3, [r2, #8]
 800535e:	b410      	push	{r4}
 8005360:	3b01      	subs	r3, #1
 8005362:	2b00      	cmp	r3, #0
 8005364:	6093      	str	r3, [r2, #8]
 8005366:	da07      	bge.n	8005378 <__sfputc_r+0x1c>
 8005368:	6994      	ldr	r4, [r2, #24]
 800536a:	42a3      	cmp	r3, r4
 800536c:	db01      	blt.n	8005372 <__sfputc_r+0x16>
 800536e:	290a      	cmp	r1, #10
 8005370:	d102      	bne.n	8005378 <__sfputc_r+0x1c>
 8005372:	bc10      	pop	{r4}
 8005374:	f000 bc63 	b.w	8005c3e <__swbuf_r>
 8005378:	6813      	ldr	r3, [r2, #0]
 800537a:	1c58      	adds	r0, r3, #1
 800537c:	6010      	str	r0, [r2, #0]
 800537e:	7019      	strb	r1, [r3, #0]
 8005380:	4608      	mov	r0, r1
 8005382:	bc10      	pop	{r4}
 8005384:	4770      	bx	lr

08005386 <__sfputs_r>:
 8005386:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005388:	4606      	mov	r6, r0
 800538a:	460f      	mov	r7, r1
 800538c:	4614      	mov	r4, r2
 800538e:	18d5      	adds	r5, r2, r3
 8005390:	42ac      	cmp	r4, r5
 8005392:	d101      	bne.n	8005398 <__sfputs_r+0x12>
 8005394:	2000      	movs	r0, #0
 8005396:	e007      	b.n	80053a8 <__sfputs_r+0x22>
 8005398:	463a      	mov	r2, r7
 800539a:	4630      	mov	r0, r6
 800539c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80053a0:	f7ff ffdc 	bl	800535c <__sfputc_r>
 80053a4:	1c43      	adds	r3, r0, #1
 80053a6:	d1f3      	bne.n	8005390 <__sfputs_r+0xa>
 80053a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080053ac <_vfiprintf_r>:
 80053ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053b0:	460d      	mov	r5, r1
 80053b2:	4614      	mov	r4, r2
 80053b4:	4698      	mov	r8, r3
 80053b6:	4606      	mov	r6, r0
 80053b8:	b09d      	sub	sp, #116	@ 0x74
 80053ba:	b118      	cbz	r0, 80053c4 <_vfiprintf_r+0x18>
 80053bc:	6a03      	ldr	r3, [r0, #32]
 80053be:	b90b      	cbnz	r3, 80053c4 <_vfiprintf_r+0x18>
 80053c0:	f7ff fdb8 	bl	8004f34 <__sinit>
 80053c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80053c6:	07d9      	lsls	r1, r3, #31
 80053c8:	d405      	bmi.n	80053d6 <_vfiprintf_r+0x2a>
 80053ca:	89ab      	ldrh	r3, [r5, #12]
 80053cc:	059a      	lsls	r2, r3, #22
 80053ce:	d402      	bmi.n	80053d6 <_vfiprintf_r+0x2a>
 80053d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80053d2:	f7ff fefa 	bl	80051ca <__retarget_lock_acquire_recursive>
 80053d6:	89ab      	ldrh	r3, [r5, #12]
 80053d8:	071b      	lsls	r3, r3, #28
 80053da:	d501      	bpl.n	80053e0 <_vfiprintf_r+0x34>
 80053dc:	692b      	ldr	r3, [r5, #16]
 80053de:	b99b      	cbnz	r3, 8005408 <_vfiprintf_r+0x5c>
 80053e0:	4629      	mov	r1, r5
 80053e2:	4630      	mov	r0, r6
 80053e4:	f000 fc6a 	bl	8005cbc <__swsetup_r>
 80053e8:	b170      	cbz	r0, 8005408 <_vfiprintf_r+0x5c>
 80053ea:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80053ec:	07dc      	lsls	r4, r3, #31
 80053ee:	d504      	bpl.n	80053fa <_vfiprintf_r+0x4e>
 80053f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80053f4:	b01d      	add	sp, #116	@ 0x74
 80053f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053fa:	89ab      	ldrh	r3, [r5, #12]
 80053fc:	0598      	lsls	r0, r3, #22
 80053fe:	d4f7      	bmi.n	80053f0 <_vfiprintf_r+0x44>
 8005400:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005402:	f7ff fee3 	bl	80051cc <__retarget_lock_release_recursive>
 8005406:	e7f3      	b.n	80053f0 <_vfiprintf_r+0x44>
 8005408:	2300      	movs	r3, #0
 800540a:	9309      	str	r3, [sp, #36]	@ 0x24
 800540c:	2320      	movs	r3, #32
 800540e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005412:	2330      	movs	r3, #48	@ 0x30
 8005414:	f04f 0901 	mov.w	r9, #1
 8005418:	f8cd 800c 	str.w	r8, [sp, #12]
 800541c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80055c8 <_vfiprintf_r+0x21c>
 8005420:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005424:	4623      	mov	r3, r4
 8005426:	469a      	mov	sl, r3
 8005428:	f813 2b01 	ldrb.w	r2, [r3], #1
 800542c:	b10a      	cbz	r2, 8005432 <_vfiprintf_r+0x86>
 800542e:	2a25      	cmp	r2, #37	@ 0x25
 8005430:	d1f9      	bne.n	8005426 <_vfiprintf_r+0x7a>
 8005432:	ebba 0b04 	subs.w	fp, sl, r4
 8005436:	d00b      	beq.n	8005450 <_vfiprintf_r+0xa4>
 8005438:	465b      	mov	r3, fp
 800543a:	4622      	mov	r2, r4
 800543c:	4629      	mov	r1, r5
 800543e:	4630      	mov	r0, r6
 8005440:	f7ff ffa1 	bl	8005386 <__sfputs_r>
 8005444:	3001      	adds	r0, #1
 8005446:	f000 80a7 	beq.w	8005598 <_vfiprintf_r+0x1ec>
 800544a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800544c:	445a      	add	r2, fp
 800544e:	9209      	str	r2, [sp, #36]	@ 0x24
 8005450:	f89a 3000 	ldrb.w	r3, [sl]
 8005454:	2b00      	cmp	r3, #0
 8005456:	f000 809f 	beq.w	8005598 <_vfiprintf_r+0x1ec>
 800545a:	2300      	movs	r3, #0
 800545c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005460:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005464:	f10a 0a01 	add.w	sl, sl, #1
 8005468:	9304      	str	r3, [sp, #16]
 800546a:	9307      	str	r3, [sp, #28]
 800546c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005470:	931a      	str	r3, [sp, #104]	@ 0x68
 8005472:	4654      	mov	r4, sl
 8005474:	2205      	movs	r2, #5
 8005476:	f814 1b01 	ldrb.w	r1, [r4], #1
 800547a:	4853      	ldr	r0, [pc, #332]	@ (80055c8 <_vfiprintf_r+0x21c>)
 800547c:	f000 fcca 	bl	8005e14 <memchr>
 8005480:	9a04      	ldr	r2, [sp, #16]
 8005482:	b9d8      	cbnz	r0, 80054bc <_vfiprintf_r+0x110>
 8005484:	06d1      	lsls	r1, r2, #27
 8005486:	bf44      	itt	mi
 8005488:	2320      	movmi	r3, #32
 800548a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800548e:	0713      	lsls	r3, r2, #28
 8005490:	bf44      	itt	mi
 8005492:	232b      	movmi	r3, #43	@ 0x2b
 8005494:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005498:	f89a 3000 	ldrb.w	r3, [sl]
 800549c:	2b2a      	cmp	r3, #42	@ 0x2a
 800549e:	d015      	beq.n	80054cc <_vfiprintf_r+0x120>
 80054a0:	4654      	mov	r4, sl
 80054a2:	2000      	movs	r0, #0
 80054a4:	f04f 0c0a 	mov.w	ip, #10
 80054a8:	9a07      	ldr	r2, [sp, #28]
 80054aa:	4621      	mov	r1, r4
 80054ac:	f811 3b01 	ldrb.w	r3, [r1], #1
 80054b0:	3b30      	subs	r3, #48	@ 0x30
 80054b2:	2b09      	cmp	r3, #9
 80054b4:	d94b      	bls.n	800554e <_vfiprintf_r+0x1a2>
 80054b6:	b1b0      	cbz	r0, 80054e6 <_vfiprintf_r+0x13a>
 80054b8:	9207      	str	r2, [sp, #28]
 80054ba:	e014      	b.n	80054e6 <_vfiprintf_r+0x13a>
 80054bc:	eba0 0308 	sub.w	r3, r0, r8
 80054c0:	fa09 f303 	lsl.w	r3, r9, r3
 80054c4:	4313      	orrs	r3, r2
 80054c6:	46a2      	mov	sl, r4
 80054c8:	9304      	str	r3, [sp, #16]
 80054ca:	e7d2      	b.n	8005472 <_vfiprintf_r+0xc6>
 80054cc:	9b03      	ldr	r3, [sp, #12]
 80054ce:	1d19      	adds	r1, r3, #4
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	9103      	str	r1, [sp, #12]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	bfbb      	ittet	lt
 80054d8:	425b      	neglt	r3, r3
 80054da:	f042 0202 	orrlt.w	r2, r2, #2
 80054de:	9307      	strge	r3, [sp, #28]
 80054e0:	9307      	strlt	r3, [sp, #28]
 80054e2:	bfb8      	it	lt
 80054e4:	9204      	strlt	r2, [sp, #16]
 80054e6:	7823      	ldrb	r3, [r4, #0]
 80054e8:	2b2e      	cmp	r3, #46	@ 0x2e
 80054ea:	d10a      	bne.n	8005502 <_vfiprintf_r+0x156>
 80054ec:	7863      	ldrb	r3, [r4, #1]
 80054ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80054f0:	d132      	bne.n	8005558 <_vfiprintf_r+0x1ac>
 80054f2:	9b03      	ldr	r3, [sp, #12]
 80054f4:	3402      	adds	r4, #2
 80054f6:	1d1a      	adds	r2, r3, #4
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	9203      	str	r2, [sp, #12]
 80054fc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005500:	9305      	str	r3, [sp, #20]
 8005502:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80055cc <_vfiprintf_r+0x220>
 8005506:	2203      	movs	r2, #3
 8005508:	4650      	mov	r0, sl
 800550a:	7821      	ldrb	r1, [r4, #0]
 800550c:	f000 fc82 	bl	8005e14 <memchr>
 8005510:	b138      	cbz	r0, 8005522 <_vfiprintf_r+0x176>
 8005512:	2240      	movs	r2, #64	@ 0x40
 8005514:	9b04      	ldr	r3, [sp, #16]
 8005516:	eba0 000a 	sub.w	r0, r0, sl
 800551a:	4082      	lsls	r2, r0
 800551c:	4313      	orrs	r3, r2
 800551e:	3401      	adds	r4, #1
 8005520:	9304      	str	r3, [sp, #16]
 8005522:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005526:	2206      	movs	r2, #6
 8005528:	4829      	ldr	r0, [pc, #164]	@ (80055d0 <_vfiprintf_r+0x224>)
 800552a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800552e:	f000 fc71 	bl	8005e14 <memchr>
 8005532:	2800      	cmp	r0, #0
 8005534:	d03f      	beq.n	80055b6 <_vfiprintf_r+0x20a>
 8005536:	4b27      	ldr	r3, [pc, #156]	@ (80055d4 <_vfiprintf_r+0x228>)
 8005538:	bb1b      	cbnz	r3, 8005582 <_vfiprintf_r+0x1d6>
 800553a:	9b03      	ldr	r3, [sp, #12]
 800553c:	3307      	adds	r3, #7
 800553e:	f023 0307 	bic.w	r3, r3, #7
 8005542:	3308      	adds	r3, #8
 8005544:	9303      	str	r3, [sp, #12]
 8005546:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005548:	443b      	add	r3, r7
 800554a:	9309      	str	r3, [sp, #36]	@ 0x24
 800554c:	e76a      	b.n	8005424 <_vfiprintf_r+0x78>
 800554e:	460c      	mov	r4, r1
 8005550:	2001      	movs	r0, #1
 8005552:	fb0c 3202 	mla	r2, ip, r2, r3
 8005556:	e7a8      	b.n	80054aa <_vfiprintf_r+0xfe>
 8005558:	2300      	movs	r3, #0
 800555a:	f04f 0c0a 	mov.w	ip, #10
 800555e:	4619      	mov	r1, r3
 8005560:	3401      	adds	r4, #1
 8005562:	9305      	str	r3, [sp, #20]
 8005564:	4620      	mov	r0, r4
 8005566:	f810 2b01 	ldrb.w	r2, [r0], #1
 800556a:	3a30      	subs	r2, #48	@ 0x30
 800556c:	2a09      	cmp	r2, #9
 800556e:	d903      	bls.n	8005578 <_vfiprintf_r+0x1cc>
 8005570:	2b00      	cmp	r3, #0
 8005572:	d0c6      	beq.n	8005502 <_vfiprintf_r+0x156>
 8005574:	9105      	str	r1, [sp, #20]
 8005576:	e7c4      	b.n	8005502 <_vfiprintf_r+0x156>
 8005578:	4604      	mov	r4, r0
 800557a:	2301      	movs	r3, #1
 800557c:	fb0c 2101 	mla	r1, ip, r1, r2
 8005580:	e7f0      	b.n	8005564 <_vfiprintf_r+0x1b8>
 8005582:	ab03      	add	r3, sp, #12
 8005584:	9300      	str	r3, [sp, #0]
 8005586:	462a      	mov	r2, r5
 8005588:	4630      	mov	r0, r6
 800558a:	4b13      	ldr	r3, [pc, #76]	@ (80055d8 <_vfiprintf_r+0x22c>)
 800558c:	a904      	add	r1, sp, #16
 800558e:	f3af 8000 	nop.w
 8005592:	4607      	mov	r7, r0
 8005594:	1c78      	adds	r0, r7, #1
 8005596:	d1d6      	bne.n	8005546 <_vfiprintf_r+0x19a>
 8005598:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800559a:	07d9      	lsls	r1, r3, #31
 800559c:	d405      	bmi.n	80055aa <_vfiprintf_r+0x1fe>
 800559e:	89ab      	ldrh	r3, [r5, #12]
 80055a0:	059a      	lsls	r2, r3, #22
 80055a2:	d402      	bmi.n	80055aa <_vfiprintf_r+0x1fe>
 80055a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80055a6:	f7ff fe11 	bl	80051cc <__retarget_lock_release_recursive>
 80055aa:	89ab      	ldrh	r3, [r5, #12]
 80055ac:	065b      	lsls	r3, r3, #25
 80055ae:	f53f af1f 	bmi.w	80053f0 <_vfiprintf_r+0x44>
 80055b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80055b4:	e71e      	b.n	80053f4 <_vfiprintf_r+0x48>
 80055b6:	ab03      	add	r3, sp, #12
 80055b8:	9300      	str	r3, [sp, #0]
 80055ba:	462a      	mov	r2, r5
 80055bc:	4630      	mov	r0, r6
 80055be:	4b06      	ldr	r3, [pc, #24]	@ (80055d8 <_vfiprintf_r+0x22c>)
 80055c0:	a904      	add	r1, sp, #16
 80055c2:	f000 f927 	bl	8005814 <_printf_i>
 80055c6:	e7e4      	b.n	8005592 <_vfiprintf_r+0x1e6>
 80055c8:	08005fae 	.word	0x08005fae
 80055cc:	08005fb4 	.word	0x08005fb4
 80055d0:	08005fb8 	.word	0x08005fb8
 80055d4:	00000000 	.word	0x00000000
 80055d8:	08005387 	.word	0x08005387

080055dc <malloc>:
 80055dc:	4b02      	ldr	r3, [pc, #8]	@ (80055e8 <malloc+0xc>)
 80055de:	4601      	mov	r1, r0
 80055e0:	6818      	ldr	r0, [r3, #0]
 80055e2:	f000 b825 	b.w	8005630 <_malloc_r>
 80055e6:	bf00      	nop
 80055e8:	2000001c 	.word	0x2000001c

080055ec <sbrk_aligned>:
 80055ec:	b570      	push	{r4, r5, r6, lr}
 80055ee:	4e0f      	ldr	r6, [pc, #60]	@ (800562c <sbrk_aligned+0x40>)
 80055f0:	460c      	mov	r4, r1
 80055f2:	6831      	ldr	r1, [r6, #0]
 80055f4:	4605      	mov	r5, r0
 80055f6:	b911      	cbnz	r1, 80055fe <sbrk_aligned+0x12>
 80055f8:	f000 fbda 	bl	8005db0 <_sbrk_r>
 80055fc:	6030      	str	r0, [r6, #0]
 80055fe:	4621      	mov	r1, r4
 8005600:	4628      	mov	r0, r5
 8005602:	f000 fbd5 	bl	8005db0 <_sbrk_r>
 8005606:	1c43      	adds	r3, r0, #1
 8005608:	d103      	bne.n	8005612 <sbrk_aligned+0x26>
 800560a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800560e:	4620      	mov	r0, r4
 8005610:	bd70      	pop	{r4, r5, r6, pc}
 8005612:	1cc4      	adds	r4, r0, #3
 8005614:	f024 0403 	bic.w	r4, r4, #3
 8005618:	42a0      	cmp	r0, r4
 800561a:	d0f8      	beq.n	800560e <sbrk_aligned+0x22>
 800561c:	1a21      	subs	r1, r4, r0
 800561e:	4628      	mov	r0, r5
 8005620:	f000 fbc6 	bl	8005db0 <_sbrk_r>
 8005624:	3001      	adds	r0, #1
 8005626:	d1f2      	bne.n	800560e <sbrk_aligned+0x22>
 8005628:	e7ef      	b.n	800560a <sbrk_aligned+0x1e>
 800562a:	bf00      	nop
 800562c:	20002710 	.word	0x20002710

08005630 <_malloc_r>:
 8005630:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005634:	1ccd      	adds	r5, r1, #3
 8005636:	f025 0503 	bic.w	r5, r5, #3
 800563a:	3508      	adds	r5, #8
 800563c:	2d0c      	cmp	r5, #12
 800563e:	bf38      	it	cc
 8005640:	250c      	movcc	r5, #12
 8005642:	2d00      	cmp	r5, #0
 8005644:	4606      	mov	r6, r0
 8005646:	db01      	blt.n	800564c <_malloc_r+0x1c>
 8005648:	42a9      	cmp	r1, r5
 800564a:	d904      	bls.n	8005656 <_malloc_r+0x26>
 800564c:	230c      	movs	r3, #12
 800564e:	6033      	str	r3, [r6, #0]
 8005650:	2000      	movs	r0, #0
 8005652:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005656:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800572c <_malloc_r+0xfc>
 800565a:	f000 faa1 	bl	8005ba0 <__malloc_lock>
 800565e:	f8d8 3000 	ldr.w	r3, [r8]
 8005662:	461c      	mov	r4, r3
 8005664:	bb44      	cbnz	r4, 80056b8 <_malloc_r+0x88>
 8005666:	4629      	mov	r1, r5
 8005668:	4630      	mov	r0, r6
 800566a:	f7ff ffbf 	bl	80055ec <sbrk_aligned>
 800566e:	1c43      	adds	r3, r0, #1
 8005670:	4604      	mov	r4, r0
 8005672:	d158      	bne.n	8005726 <_malloc_r+0xf6>
 8005674:	f8d8 4000 	ldr.w	r4, [r8]
 8005678:	4627      	mov	r7, r4
 800567a:	2f00      	cmp	r7, #0
 800567c:	d143      	bne.n	8005706 <_malloc_r+0xd6>
 800567e:	2c00      	cmp	r4, #0
 8005680:	d04b      	beq.n	800571a <_malloc_r+0xea>
 8005682:	6823      	ldr	r3, [r4, #0]
 8005684:	4639      	mov	r1, r7
 8005686:	4630      	mov	r0, r6
 8005688:	eb04 0903 	add.w	r9, r4, r3
 800568c:	f000 fb90 	bl	8005db0 <_sbrk_r>
 8005690:	4581      	cmp	r9, r0
 8005692:	d142      	bne.n	800571a <_malloc_r+0xea>
 8005694:	6821      	ldr	r1, [r4, #0]
 8005696:	4630      	mov	r0, r6
 8005698:	1a6d      	subs	r5, r5, r1
 800569a:	4629      	mov	r1, r5
 800569c:	f7ff ffa6 	bl	80055ec <sbrk_aligned>
 80056a0:	3001      	adds	r0, #1
 80056a2:	d03a      	beq.n	800571a <_malloc_r+0xea>
 80056a4:	6823      	ldr	r3, [r4, #0]
 80056a6:	442b      	add	r3, r5
 80056a8:	6023      	str	r3, [r4, #0]
 80056aa:	f8d8 3000 	ldr.w	r3, [r8]
 80056ae:	685a      	ldr	r2, [r3, #4]
 80056b0:	bb62      	cbnz	r2, 800570c <_malloc_r+0xdc>
 80056b2:	f8c8 7000 	str.w	r7, [r8]
 80056b6:	e00f      	b.n	80056d8 <_malloc_r+0xa8>
 80056b8:	6822      	ldr	r2, [r4, #0]
 80056ba:	1b52      	subs	r2, r2, r5
 80056bc:	d420      	bmi.n	8005700 <_malloc_r+0xd0>
 80056be:	2a0b      	cmp	r2, #11
 80056c0:	d917      	bls.n	80056f2 <_malloc_r+0xc2>
 80056c2:	1961      	adds	r1, r4, r5
 80056c4:	42a3      	cmp	r3, r4
 80056c6:	6025      	str	r5, [r4, #0]
 80056c8:	bf18      	it	ne
 80056ca:	6059      	strne	r1, [r3, #4]
 80056cc:	6863      	ldr	r3, [r4, #4]
 80056ce:	bf08      	it	eq
 80056d0:	f8c8 1000 	streq.w	r1, [r8]
 80056d4:	5162      	str	r2, [r4, r5]
 80056d6:	604b      	str	r3, [r1, #4]
 80056d8:	4630      	mov	r0, r6
 80056da:	f000 fa67 	bl	8005bac <__malloc_unlock>
 80056de:	f104 000b 	add.w	r0, r4, #11
 80056e2:	1d23      	adds	r3, r4, #4
 80056e4:	f020 0007 	bic.w	r0, r0, #7
 80056e8:	1ac2      	subs	r2, r0, r3
 80056ea:	bf1c      	itt	ne
 80056ec:	1a1b      	subne	r3, r3, r0
 80056ee:	50a3      	strne	r3, [r4, r2]
 80056f0:	e7af      	b.n	8005652 <_malloc_r+0x22>
 80056f2:	6862      	ldr	r2, [r4, #4]
 80056f4:	42a3      	cmp	r3, r4
 80056f6:	bf0c      	ite	eq
 80056f8:	f8c8 2000 	streq.w	r2, [r8]
 80056fc:	605a      	strne	r2, [r3, #4]
 80056fe:	e7eb      	b.n	80056d8 <_malloc_r+0xa8>
 8005700:	4623      	mov	r3, r4
 8005702:	6864      	ldr	r4, [r4, #4]
 8005704:	e7ae      	b.n	8005664 <_malloc_r+0x34>
 8005706:	463c      	mov	r4, r7
 8005708:	687f      	ldr	r7, [r7, #4]
 800570a:	e7b6      	b.n	800567a <_malloc_r+0x4a>
 800570c:	461a      	mov	r2, r3
 800570e:	685b      	ldr	r3, [r3, #4]
 8005710:	42a3      	cmp	r3, r4
 8005712:	d1fb      	bne.n	800570c <_malloc_r+0xdc>
 8005714:	2300      	movs	r3, #0
 8005716:	6053      	str	r3, [r2, #4]
 8005718:	e7de      	b.n	80056d8 <_malloc_r+0xa8>
 800571a:	230c      	movs	r3, #12
 800571c:	4630      	mov	r0, r6
 800571e:	6033      	str	r3, [r6, #0]
 8005720:	f000 fa44 	bl	8005bac <__malloc_unlock>
 8005724:	e794      	b.n	8005650 <_malloc_r+0x20>
 8005726:	6005      	str	r5, [r0, #0]
 8005728:	e7d6      	b.n	80056d8 <_malloc_r+0xa8>
 800572a:	bf00      	nop
 800572c:	20002714 	.word	0x20002714

08005730 <_printf_common>:
 8005730:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005734:	4616      	mov	r6, r2
 8005736:	4698      	mov	r8, r3
 8005738:	688a      	ldr	r2, [r1, #8]
 800573a:	690b      	ldr	r3, [r1, #16]
 800573c:	4607      	mov	r7, r0
 800573e:	4293      	cmp	r3, r2
 8005740:	bfb8      	it	lt
 8005742:	4613      	movlt	r3, r2
 8005744:	6033      	str	r3, [r6, #0]
 8005746:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800574a:	460c      	mov	r4, r1
 800574c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005750:	b10a      	cbz	r2, 8005756 <_printf_common+0x26>
 8005752:	3301      	adds	r3, #1
 8005754:	6033      	str	r3, [r6, #0]
 8005756:	6823      	ldr	r3, [r4, #0]
 8005758:	0699      	lsls	r1, r3, #26
 800575a:	bf42      	ittt	mi
 800575c:	6833      	ldrmi	r3, [r6, #0]
 800575e:	3302      	addmi	r3, #2
 8005760:	6033      	strmi	r3, [r6, #0]
 8005762:	6825      	ldr	r5, [r4, #0]
 8005764:	f015 0506 	ands.w	r5, r5, #6
 8005768:	d106      	bne.n	8005778 <_printf_common+0x48>
 800576a:	f104 0a19 	add.w	sl, r4, #25
 800576e:	68e3      	ldr	r3, [r4, #12]
 8005770:	6832      	ldr	r2, [r6, #0]
 8005772:	1a9b      	subs	r3, r3, r2
 8005774:	42ab      	cmp	r3, r5
 8005776:	dc2b      	bgt.n	80057d0 <_printf_common+0xa0>
 8005778:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800577c:	6822      	ldr	r2, [r4, #0]
 800577e:	3b00      	subs	r3, #0
 8005780:	bf18      	it	ne
 8005782:	2301      	movne	r3, #1
 8005784:	0692      	lsls	r2, r2, #26
 8005786:	d430      	bmi.n	80057ea <_printf_common+0xba>
 8005788:	4641      	mov	r1, r8
 800578a:	4638      	mov	r0, r7
 800578c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005790:	47c8      	blx	r9
 8005792:	3001      	adds	r0, #1
 8005794:	d023      	beq.n	80057de <_printf_common+0xae>
 8005796:	6823      	ldr	r3, [r4, #0]
 8005798:	6922      	ldr	r2, [r4, #16]
 800579a:	f003 0306 	and.w	r3, r3, #6
 800579e:	2b04      	cmp	r3, #4
 80057a0:	bf14      	ite	ne
 80057a2:	2500      	movne	r5, #0
 80057a4:	6833      	ldreq	r3, [r6, #0]
 80057a6:	f04f 0600 	mov.w	r6, #0
 80057aa:	bf08      	it	eq
 80057ac:	68e5      	ldreq	r5, [r4, #12]
 80057ae:	f104 041a 	add.w	r4, r4, #26
 80057b2:	bf08      	it	eq
 80057b4:	1aed      	subeq	r5, r5, r3
 80057b6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80057ba:	bf08      	it	eq
 80057bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80057c0:	4293      	cmp	r3, r2
 80057c2:	bfc4      	itt	gt
 80057c4:	1a9b      	subgt	r3, r3, r2
 80057c6:	18ed      	addgt	r5, r5, r3
 80057c8:	42b5      	cmp	r5, r6
 80057ca:	d11a      	bne.n	8005802 <_printf_common+0xd2>
 80057cc:	2000      	movs	r0, #0
 80057ce:	e008      	b.n	80057e2 <_printf_common+0xb2>
 80057d0:	2301      	movs	r3, #1
 80057d2:	4652      	mov	r2, sl
 80057d4:	4641      	mov	r1, r8
 80057d6:	4638      	mov	r0, r7
 80057d8:	47c8      	blx	r9
 80057da:	3001      	adds	r0, #1
 80057dc:	d103      	bne.n	80057e6 <_printf_common+0xb6>
 80057de:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80057e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057e6:	3501      	adds	r5, #1
 80057e8:	e7c1      	b.n	800576e <_printf_common+0x3e>
 80057ea:	2030      	movs	r0, #48	@ 0x30
 80057ec:	18e1      	adds	r1, r4, r3
 80057ee:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80057f2:	1c5a      	adds	r2, r3, #1
 80057f4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80057f8:	4422      	add	r2, r4
 80057fa:	3302      	adds	r3, #2
 80057fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005800:	e7c2      	b.n	8005788 <_printf_common+0x58>
 8005802:	2301      	movs	r3, #1
 8005804:	4622      	mov	r2, r4
 8005806:	4641      	mov	r1, r8
 8005808:	4638      	mov	r0, r7
 800580a:	47c8      	blx	r9
 800580c:	3001      	adds	r0, #1
 800580e:	d0e6      	beq.n	80057de <_printf_common+0xae>
 8005810:	3601      	adds	r6, #1
 8005812:	e7d9      	b.n	80057c8 <_printf_common+0x98>

08005814 <_printf_i>:
 8005814:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005818:	7e0f      	ldrb	r7, [r1, #24]
 800581a:	4691      	mov	r9, r2
 800581c:	2f78      	cmp	r7, #120	@ 0x78
 800581e:	4680      	mov	r8, r0
 8005820:	460c      	mov	r4, r1
 8005822:	469a      	mov	sl, r3
 8005824:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005826:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800582a:	d807      	bhi.n	800583c <_printf_i+0x28>
 800582c:	2f62      	cmp	r7, #98	@ 0x62
 800582e:	d80a      	bhi.n	8005846 <_printf_i+0x32>
 8005830:	2f00      	cmp	r7, #0
 8005832:	f000 80d1 	beq.w	80059d8 <_printf_i+0x1c4>
 8005836:	2f58      	cmp	r7, #88	@ 0x58
 8005838:	f000 80b8 	beq.w	80059ac <_printf_i+0x198>
 800583c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005840:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005844:	e03a      	b.n	80058bc <_printf_i+0xa8>
 8005846:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800584a:	2b15      	cmp	r3, #21
 800584c:	d8f6      	bhi.n	800583c <_printf_i+0x28>
 800584e:	a101      	add	r1, pc, #4	@ (adr r1, 8005854 <_printf_i+0x40>)
 8005850:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005854:	080058ad 	.word	0x080058ad
 8005858:	080058c1 	.word	0x080058c1
 800585c:	0800583d 	.word	0x0800583d
 8005860:	0800583d 	.word	0x0800583d
 8005864:	0800583d 	.word	0x0800583d
 8005868:	0800583d 	.word	0x0800583d
 800586c:	080058c1 	.word	0x080058c1
 8005870:	0800583d 	.word	0x0800583d
 8005874:	0800583d 	.word	0x0800583d
 8005878:	0800583d 	.word	0x0800583d
 800587c:	0800583d 	.word	0x0800583d
 8005880:	080059bf 	.word	0x080059bf
 8005884:	080058eb 	.word	0x080058eb
 8005888:	08005979 	.word	0x08005979
 800588c:	0800583d 	.word	0x0800583d
 8005890:	0800583d 	.word	0x0800583d
 8005894:	080059e1 	.word	0x080059e1
 8005898:	0800583d 	.word	0x0800583d
 800589c:	080058eb 	.word	0x080058eb
 80058a0:	0800583d 	.word	0x0800583d
 80058a4:	0800583d 	.word	0x0800583d
 80058a8:	08005981 	.word	0x08005981
 80058ac:	6833      	ldr	r3, [r6, #0]
 80058ae:	1d1a      	adds	r2, r3, #4
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	6032      	str	r2, [r6, #0]
 80058b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80058b8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80058bc:	2301      	movs	r3, #1
 80058be:	e09c      	b.n	80059fa <_printf_i+0x1e6>
 80058c0:	6833      	ldr	r3, [r6, #0]
 80058c2:	6820      	ldr	r0, [r4, #0]
 80058c4:	1d19      	adds	r1, r3, #4
 80058c6:	6031      	str	r1, [r6, #0]
 80058c8:	0606      	lsls	r6, r0, #24
 80058ca:	d501      	bpl.n	80058d0 <_printf_i+0xbc>
 80058cc:	681d      	ldr	r5, [r3, #0]
 80058ce:	e003      	b.n	80058d8 <_printf_i+0xc4>
 80058d0:	0645      	lsls	r5, r0, #25
 80058d2:	d5fb      	bpl.n	80058cc <_printf_i+0xb8>
 80058d4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80058d8:	2d00      	cmp	r5, #0
 80058da:	da03      	bge.n	80058e4 <_printf_i+0xd0>
 80058dc:	232d      	movs	r3, #45	@ 0x2d
 80058de:	426d      	negs	r5, r5
 80058e0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80058e4:	230a      	movs	r3, #10
 80058e6:	4858      	ldr	r0, [pc, #352]	@ (8005a48 <_printf_i+0x234>)
 80058e8:	e011      	b.n	800590e <_printf_i+0xfa>
 80058ea:	6821      	ldr	r1, [r4, #0]
 80058ec:	6833      	ldr	r3, [r6, #0]
 80058ee:	0608      	lsls	r0, r1, #24
 80058f0:	f853 5b04 	ldr.w	r5, [r3], #4
 80058f4:	d402      	bmi.n	80058fc <_printf_i+0xe8>
 80058f6:	0649      	lsls	r1, r1, #25
 80058f8:	bf48      	it	mi
 80058fa:	b2ad      	uxthmi	r5, r5
 80058fc:	2f6f      	cmp	r7, #111	@ 0x6f
 80058fe:	6033      	str	r3, [r6, #0]
 8005900:	bf14      	ite	ne
 8005902:	230a      	movne	r3, #10
 8005904:	2308      	moveq	r3, #8
 8005906:	4850      	ldr	r0, [pc, #320]	@ (8005a48 <_printf_i+0x234>)
 8005908:	2100      	movs	r1, #0
 800590a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800590e:	6866      	ldr	r6, [r4, #4]
 8005910:	2e00      	cmp	r6, #0
 8005912:	60a6      	str	r6, [r4, #8]
 8005914:	db05      	blt.n	8005922 <_printf_i+0x10e>
 8005916:	6821      	ldr	r1, [r4, #0]
 8005918:	432e      	orrs	r6, r5
 800591a:	f021 0104 	bic.w	r1, r1, #4
 800591e:	6021      	str	r1, [r4, #0]
 8005920:	d04b      	beq.n	80059ba <_printf_i+0x1a6>
 8005922:	4616      	mov	r6, r2
 8005924:	fbb5 f1f3 	udiv	r1, r5, r3
 8005928:	fb03 5711 	mls	r7, r3, r1, r5
 800592c:	5dc7      	ldrb	r7, [r0, r7]
 800592e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005932:	462f      	mov	r7, r5
 8005934:	42bb      	cmp	r3, r7
 8005936:	460d      	mov	r5, r1
 8005938:	d9f4      	bls.n	8005924 <_printf_i+0x110>
 800593a:	2b08      	cmp	r3, #8
 800593c:	d10b      	bne.n	8005956 <_printf_i+0x142>
 800593e:	6823      	ldr	r3, [r4, #0]
 8005940:	07df      	lsls	r7, r3, #31
 8005942:	d508      	bpl.n	8005956 <_printf_i+0x142>
 8005944:	6923      	ldr	r3, [r4, #16]
 8005946:	6861      	ldr	r1, [r4, #4]
 8005948:	4299      	cmp	r1, r3
 800594a:	bfde      	ittt	le
 800594c:	2330      	movle	r3, #48	@ 0x30
 800594e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005952:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8005956:	1b92      	subs	r2, r2, r6
 8005958:	6122      	str	r2, [r4, #16]
 800595a:	464b      	mov	r3, r9
 800595c:	4621      	mov	r1, r4
 800595e:	4640      	mov	r0, r8
 8005960:	f8cd a000 	str.w	sl, [sp]
 8005964:	aa03      	add	r2, sp, #12
 8005966:	f7ff fee3 	bl	8005730 <_printf_common>
 800596a:	3001      	adds	r0, #1
 800596c:	d14a      	bne.n	8005a04 <_printf_i+0x1f0>
 800596e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005972:	b004      	add	sp, #16
 8005974:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005978:	6823      	ldr	r3, [r4, #0]
 800597a:	f043 0320 	orr.w	r3, r3, #32
 800597e:	6023      	str	r3, [r4, #0]
 8005980:	2778      	movs	r7, #120	@ 0x78
 8005982:	4832      	ldr	r0, [pc, #200]	@ (8005a4c <_printf_i+0x238>)
 8005984:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005988:	6823      	ldr	r3, [r4, #0]
 800598a:	6831      	ldr	r1, [r6, #0]
 800598c:	061f      	lsls	r7, r3, #24
 800598e:	f851 5b04 	ldr.w	r5, [r1], #4
 8005992:	d402      	bmi.n	800599a <_printf_i+0x186>
 8005994:	065f      	lsls	r7, r3, #25
 8005996:	bf48      	it	mi
 8005998:	b2ad      	uxthmi	r5, r5
 800599a:	6031      	str	r1, [r6, #0]
 800599c:	07d9      	lsls	r1, r3, #31
 800599e:	bf44      	itt	mi
 80059a0:	f043 0320 	orrmi.w	r3, r3, #32
 80059a4:	6023      	strmi	r3, [r4, #0]
 80059a6:	b11d      	cbz	r5, 80059b0 <_printf_i+0x19c>
 80059a8:	2310      	movs	r3, #16
 80059aa:	e7ad      	b.n	8005908 <_printf_i+0xf4>
 80059ac:	4826      	ldr	r0, [pc, #152]	@ (8005a48 <_printf_i+0x234>)
 80059ae:	e7e9      	b.n	8005984 <_printf_i+0x170>
 80059b0:	6823      	ldr	r3, [r4, #0]
 80059b2:	f023 0320 	bic.w	r3, r3, #32
 80059b6:	6023      	str	r3, [r4, #0]
 80059b8:	e7f6      	b.n	80059a8 <_printf_i+0x194>
 80059ba:	4616      	mov	r6, r2
 80059bc:	e7bd      	b.n	800593a <_printf_i+0x126>
 80059be:	6833      	ldr	r3, [r6, #0]
 80059c0:	6825      	ldr	r5, [r4, #0]
 80059c2:	1d18      	adds	r0, r3, #4
 80059c4:	6961      	ldr	r1, [r4, #20]
 80059c6:	6030      	str	r0, [r6, #0]
 80059c8:	062e      	lsls	r6, r5, #24
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	d501      	bpl.n	80059d2 <_printf_i+0x1be>
 80059ce:	6019      	str	r1, [r3, #0]
 80059d0:	e002      	b.n	80059d8 <_printf_i+0x1c4>
 80059d2:	0668      	lsls	r0, r5, #25
 80059d4:	d5fb      	bpl.n	80059ce <_printf_i+0x1ba>
 80059d6:	8019      	strh	r1, [r3, #0]
 80059d8:	2300      	movs	r3, #0
 80059da:	4616      	mov	r6, r2
 80059dc:	6123      	str	r3, [r4, #16]
 80059de:	e7bc      	b.n	800595a <_printf_i+0x146>
 80059e0:	6833      	ldr	r3, [r6, #0]
 80059e2:	2100      	movs	r1, #0
 80059e4:	1d1a      	adds	r2, r3, #4
 80059e6:	6032      	str	r2, [r6, #0]
 80059e8:	681e      	ldr	r6, [r3, #0]
 80059ea:	6862      	ldr	r2, [r4, #4]
 80059ec:	4630      	mov	r0, r6
 80059ee:	f000 fa11 	bl	8005e14 <memchr>
 80059f2:	b108      	cbz	r0, 80059f8 <_printf_i+0x1e4>
 80059f4:	1b80      	subs	r0, r0, r6
 80059f6:	6060      	str	r0, [r4, #4]
 80059f8:	6863      	ldr	r3, [r4, #4]
 80059fa:	6123      	str	r3, [r4, #16]
 80059fc:	2300      	movs	r3, #0
 80059fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005a02:	e7aa      	b.n	800595a <_printf_i+0x146>
 8005a04:	4632      	mov	r2, r6
 8005a06:	4649      	mov	r1, r9
 8005a08:	4640      	mov	r0, r8
 8005a0a:	6923      	ldr	r3, [r4, #16]
 8005a0c:	47d0      	blx	sl
 8005a0e:	3001      	adds	r0, #1
 8005a10:	d0ad      	beq.n	800596e <_printf_i+0x15a>
 8005a12:	6823      	ldr	r3, [r4, #0]
 8005a14:	079b      	lsls	r3, r3, #30
 8005a16:	d413      	bmi.n	8005a40 <_printf_i+0x22c>
 8005a18:	68e0      	ldr	r0, [r4, #12]
 8005a1a:	9b03      	ldr	r3, [sp, #12]
 8005a1c:	4298      	cmp	r0, r3
 8005a1e:	bfb8      	it	lt
 8005a20:	4618      	movlt	r0, r3
 8005a22:	e7a6      	b.n	8005972 <_printf_i+0x15e>
 8005a24:	2301      	movs	r3, #1
 8005a26:	4632      	mov	r2, r6
 8005a28:	4649      	mov	r1, r9
 8005a2a:	4640      	mov	r0, r8
 8005a2c:	47d0      	blx	sl
 8005a2e:	3001      	adds	r0, #1
 8005a30:	d09d      	beq.n	800596e <_printf_i+0x15a>
 8005a32:	3501      	adds	r5, #1
 8005a34:	68e3      	ldr	r3, [r4, #12]
 8005a36:	9903      	ldr	r1, [sp, #12]
 8005a38:	1a5b      	subs	r3, r3, r1
 8005a3a:	42ab      	cmp	r3, r5
 8005a3c:	dcf2      	bgt.n	8005a24 <_printf_i+0x210>
 8005a3e:	e7eb      	b.n	8005a18 <_printf_i+0x204>
 8005a40:	2500      	movs	r5, #0
 8005a42:	f104 0619 	add.w	r6, r4, #25
 8005a46:	e7f5      	b.n	8005a34 <_printf_i+0x220>
 8005a48:	08005fbf 	.word	0x08005fbf
 8005a4c:	08005fd0 	.word	0x08005fd0

08005a50 <__sflush_r>:
 8005a50:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005a54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a56:	0716      	lsls	r6, r2, #28
 8005a58:	4605      	mov	r5, r0
 8005a5a:	460c      	mov	r4, r1
 8005a5c:	d454      	bmi.n	8005b08 <__sflush_r+0xb8>
 8005a5e:	684b      	ldr	r3, [r1, #4]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	dc02      	bgt.n	8005a6a <__sflush_r+0x1a>
 8005a64:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	dd48      	ble.n	8005afc <__sflush_r+0xac>
 8005a6a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005a6c:	2e00      	cmp	r6, #0
 8005a6e:	d045      	beq.n	8005afc <__sflush_r+0xac>
 8005a70:	2300      	movs	r3, #0
 8005a72:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005a76:	682f      	ldr	r7, [r5, #0]
 8005a78:	6a21      	ldr	r1, [r4, #32]
 8005a7a:	602b      	str	r3, [r5, #0]
 8005a7c:	d030      	beq.n	8005ae0 <__sflush_r+0x90>
 8005a7e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005a80:	89a3      	ldrh	r3, [r4, #12]
 8005a82:	0759      	lsls	r1, r3, #29
 8005a84:	d505      	bpl.n	8005a92 <__sflush_r+0x42>
 8005a86:	6863      	ldr	r3, [r4, #4]
 8005a88:	1ad2      	subs	r2, r2, r3
 8005a8a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005a8c:	b10b      	cbz	r3, 8005a92 <__sflush_r+0x42>
 8005a8e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005a90:	1ad2      	subs	r2, r2, r3
 8005a92:	2300      	movs	r3, #0
 8005a94:	4628      	mov	r0, r5
 8005a96:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005a98:	6a21      	ldr	r1, [r4, #32]
 8005a9a:	47b0      	blx	r6
 8005a9c:	1c43      	adds	r3, r0, #1
 8005a9e:	89a3      	ldrh	r3, [r4, #12]
 8005aa0:	d106      	bne.n	8005ab0 <__sflush_r+0x60>
 8005aa2:	6829      	ldr	r1, [r5, #0]
 8005aa4:	291d      	cmp	r1, #29
 8005aa6:	d82b      	bhi.n	8005b00 <__sflush_r+0xb0>
 8005aa8:	4a28      	ldr	r2, [pc, #160]	@ (8005b4c <__sflush_r+0xfc>)
 8005aaa:	40ca      	lsrs	r2, r1
 8005aac:	07d6      	lsls	r6, r2, #31
 8005aae:	d527      	bpl.n	8005b00 <__sflush_r+0xb0>
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	6062      	str	r2, [r4, #4]
 8005ab4:	6922      	ldr	r2, [r4, #16]
 8005ab6:	04d9      	lsls	r1, r3, #19
 8005ab8:	6022      	str	r2, [r4, #0]
 8005aba:	d504      	bpl.n	8005ac6 <__sflush_r+0x76>
 8005abc:	1c42      	adds	r2, r0, #1
 8005abe:	d101      	bne.n	8005ac4 <__sflush_r+0x74>
 8005ac0:	682b      	ldr	r3, [r5, #0]
 8005ac2:	b903      	cbnz	r3, 8005ac6 <__sflush_r+0x76>
 8005ac4:	6560      	str	r0, [r4, #84]	@ 0x54
 8005ac6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005ac8:	602f      	str	r7, [r5, #0]
 8005aca:	b1b9      	cbz	r1, 8005afc <__sflush_r+0xac>
 8005acc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005ad0:	4299      	cmp	r1, r3
 8005ad2:	d002      	beq.n	8005ada <__sflush_r+0x8a>
 8005ad4:	4628      	mov	r0, r5
 8005ad6:	f7ff fbf9 	bl	80052cc <_free_r>
 8005ada:	2300      	movs	r3, #0
 8005adc:	6363      	str	r3, [r4, #52]	@ 0x34
 8005ade:	e00d      	b.n	8005afc <__sflush_r+0xac>
 8005ae0:	2301      	movs	r3, #1
 8005ae2:	4628      	mov	r0, r5
 8005ae4:	47b0      	blx	r6
 8005ae6:	4602      	mov	r2, r0
 8005ae8:	1c50      	adds	r0, r2, #1
 8005aea:	d1c9      	bne.n	8005a80 <__sflush_r+0x30>
 8005aec:	682b      	ldr	r3, [r5, #0]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d0c6      	beq.n	8005a80 <__sflush_r+0x30>
 8005af2:	2b1d      	cmp	r3, #29
 8005af4:	d001      	beq.n	8005afa <__sflush_r+0xaa>
 8005af6:	2b16      	cmp	r3, #22
 8005af8:	d11d      	bne.n	8005b36 <__sflush_r+0xe6>
 8005afa:	602f      	str	r7, [r5, #0]
 8005afc:	2000      	movs	r0, #0
 8005afe:	e021      	b.n	8005b44 <__sflush_r+0xf4>
 8005b00:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005b04:	b21b      	sxth	r3, r3
 8005b06:	e01a      	b.n	8005b3e <__sflush_r+0xee>
 8005b08:	690f      	ldr	r7, [r1, #16]
 8005b0a:	2f00      	cmp	r7, #0
 8005b0c:	d0f6      	beq.n	8005afc <__sflush_r+0xac>
 8005b0e:	0793      	lsls	r3, r2, #30
 8005b10:	bf18      	it	ne
 8005b12:	2300      	movne	r3, #0
 8005b14:	680e      	ldr	r6, [r1, #0]
 8005b16:	bf08      	it	eq
 8005b18:	694b      	ldreq	r3, [r1, #20]
 8005b1a:	1bf6      	subs	r6, r6, r7
 8005b1c:	600f      	str	r7, [r1, #0]
 8005b1e:	608b      	str	r3, [r1, #8]
 8005b20:	2e00      	cmp	r6, #0
 8005b22:	ddeb      	ble.n	8005afc <__sflush_r+0xac>
 8005b24:	4633      	mov	r3, r6
 8005b26:	463a      	mov	r2, r7
 8005b28:	4628      	mov	r0, r5
 8005b2a:	6a21      	ldr	r1, [r4, #32]
 8005b2c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8005b30:	47e0      	blx	ip
 8005b32:	2800      	cmp	r0, #0
 8005b34:	dc07      	bgt.n	8005b46 <__sflush_r+0xf6>
 8005b36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005b3e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005b42:	81a3      	strh	r3, [r4, #12]
 8005b44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005b46:	4407      	add	r7, r0
 8005b48:	1a36      	subs	r6, r6, r0
 8005b4a:	e7e9      	b.n	8005b20 <__sflush_r+0xd0>
 8005b4c:	20400001 	.word	0x20400001

08005b50 <_fflush_r>:
 8005b50:	b538      	push	{r3, r4, r5, lr}
 8005b52:	690b      	ldr	r3, [r1, #16]
 8005b54:	4605      	mov	r5, r0
 8005b56:	460c      	mov	r4, r1
 8005b58:	b913      	cbnz	r3, 8005b60 <_fflush_r+0x10>
 8005b5a:	2500      	movs	r5, #0
 8005b5c:	4628      	mov	r0, r5
 8005b5e:	bd38      	pop	{r3, r4, r5, pc}
 8005b60:	b118      	cbz	r0, 8005b6a <_fflush_r+0x1a>
 8005b62:	6a03      	ldr	r3, [r0, #32]
 8005b64:	b90b      	cbnz	r3, 8005b6a <_fflush_r+0x1a>
 8005b66:	f7ff f9e5 	bl	8004f34 <__sinit>
 8005b6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d0f3      	beq.n	8005b5a <_fflush_r+0xa>
 8005b72:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005b74:	07d0      	lsls	r0, r2, #31
 8005b76:	d404      	bmi.n	8005b82 <_fflush_r+0x32>
 8005b78:	0599      	lsls	r1, r3, #22
 8005b7a:	d402      	bmi.n	8005b82 <_fflush_r+0x32>
 8005b7c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005b7e:	f7ff fb24 	bl	80051ca <__retarget_lock_acquire_recursive>
 8005b82:	4628      	mov	r0, r5
 8005b84:	4621      	mov	r1, r4
 8005b86:	f7ff ff63 	bl	8005a50 <__sflush_r>
 8005b8a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005b8c:	4605      	mov	r5, r0
 8005b8e:	07da      	lsls	r2, r3, #31
 8005b90:	d4e4      	bmi.n	8005b5c <_fflush_r+0xc>
 8005b92:	89a3      	ldrh	r3, [r4, #12]
 8005b94:	059b      	lsls	r3, r3, #22
 8005b96:	d4e1      	bmi.n	8005b5c <_fflush_r+0xc>
 8005b98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005b9a:	f7ff fb17 	bl	80051cc <__retarget_lock_release_recursive>
 8005b9e:	e7dd      	b.n	8005b5c <_fflush_r+0xc>

08005ba0 <__malloc_lock>:
 8005ba0:	4801      	ldr	r0, [pc, #4]	@ (8005ba8 <__malloc_lock+0x8>)
 8005ba2:	f7ff bb12 	b.w	80051ca <__retarget_lock_acquire_recursive>
 8005ba6:	bf00      	nop
 8005ba8:	20002708 	.word	0x20002708

08005bac <__malloc_unlock>:
 8005bac:	4801      	ldr	r0, [pc, #4]	@ (8005bb4 <__malloc_unlock+0x8>)
 8005bae:	f7ff bb0d 	b.w	80051cc <__retarget_lock_release_recursive>
 8005bb2:	bf00      	nop
 8005bb4:	20002708 	.word	0x20002708

08005bb8 <__sread>:
 8005bb8:	b510      	push	{r4, lr}
 8005bba:	460c      	mov	r4, r1
 8005bbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bc0:	f000 f8e4 	bl	8005d8c <_read_r>
 8005bc4:	2800      	cmp	r0, #0
 8005bc6:	bfab      	itete	ge
 8005bc8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005bca:	89a3      	ldrhlt	r3, [r4, #12]
 8005bcc:	181b      	addge	r3, r3, r0
 8005bce:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005bd2:	bfac      	ite	ge
 8005bd4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005bd6:	81a3      	strhlt	r3, [r4, #12]
 8005bd8:	bd10      	pop	{r4, pc}

08005bda <__swrite>:
 8005bda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005bde:	461f      	mov	r7, r3
 8005be0:	898b      	ldrh	r3, [r1, #12]
 8005be2:	4605      	mov	r5, r0
 8005be4:	05db      	lsls	r3, r3, #23
 8005be6:	460c      	mov	r4, r1
 8005be8:	4616      	mov	r6, r2
 8005bea:	d505      	bpl.n	8005bf8 <__swrite+0x1e>
 8005bec:	2302      	movs	r3, #2
 8005bee:	2200      	movs	r2, #0
 8005bf0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bf4:	f000 f8b8 	bl	8005d68 <_lseek_r>
 8005bf8:	89a3      	ldrh	r3, [r4, #12]
 8005bfa:	4632      	mov	r2, r6
 8005bfc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005c00:	81a3      	strh	r3, [r4, #12]
 8005c02:	4628      	mov	r0, r5
 8005c04:	463b      	mov	r3, r7
 8005c06:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005c0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005c0e:	f000 b8df 	b.w	8005dd0 <_write_r>

08005c12 <__sseek>:
 8005c12:	b510      	push	{r4, lr}
 8005c14:	460c      	mov	r4, r1
 8005c16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c1a:	f000 f8a5 	bl	8005d68 <_lseek_r>
 8005c1e:	1c43      	adds	r3, r0, #1
 8005c20:	89a3      	ldrh	r3, [r4, #12]
 8005c22:	bf15      	itete	ne
 8005c24:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005c26:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005c2a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005c2e:	81a3      	strheq	r3, [r4, #12]
 8005c30:	bf18      	it	ne
 8005c32:	81a3      	strhne	r3, [r4, #12]
 8005c34:	bd10      	pop	{r4, pc}

08005c36 <__sclose>:
 8005c36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c3a:	f000 b8db 	b.w	8005df4 <_close_r>

08005c3e <__swbuf_r>:
 8005c3e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c40:	460e      	mov	r6, r1
 8005c42:	4614      	mov	r4, r2
 8005c44:	4605      	mov	r5, r0
 8005c46:	b118      	cbz	r0, 8005c50 <__swbuf_r+0x12>
 8005c48:	6a03      	ldr	r3, [r0, #32]
 8005c4a:	b90b      	cbnz	r3, 8005c50 <__swbuf_r+0x12>
 8005c4c:	f7ff f972 	bl	8004f34 <__sinit>
 8005c50:	69a3      	ldr	r3, [r4, #24]
 8005c52:	60a3      	str	r3, [r4, #8]
 8005c54:	89a3      	ldrh	r3, [r4, #12]
 8005c56:	071a      	lsls	r2, r3, #28
 8005c58:	d501      	bpl.n	8005c5e <__swbuf_r+0x20>
 8005c5a:	6923      	ldr	r3, [r4, #16]
 8005c5c:	b943      	cbnz	r3, 8005c70 <__swbuf_r+0x32>
 8005c5e:	4621      	mov	r1, r4
 8005c60:	4628      	mov	r0, r5
 8005c62:	f000 f82b 	bl	8005cbc <__swsetup_r>
 8005c66:	b118      	cbz	r0, 8005c70 <__swbuf_r+0x32>
 8005c68:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8005c6c:	4638      	mov	r0, r7
 8005c6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c70:	6823      	ldr	r3, [r4, #0]
 8005c72:	6922      	ldr	r2, [r4, #16]
 8005c74:	b2f6      	uxtb	r6, r6
 8005c76:	1a98      	subs	r0, r3, r2
 8005c78:	6963      	ldr	r3, [r4, #20]
 8005c7a:	4637      	mov	r7, r6
 8005c7c:	4283      	cmp	r3, r0
 8005c7e:	dc05      	bgt.n	8005c8c <__swbuf_r+0x4e>
 8005c80:	4621      	mov	r1, r4
 8005c82:	4628      	mov	r0, r5
 8005c84:	f7ff ff64 	bl	8005b50 <_fflush_r>
 8005c88:	2800      	cmp	r0, #0
 8005c8a:	d1ed      	bne.n	8005c68 <__swbuf_r+0x2a>
 8005c8c:	68a3      	ldr	r3, [r4, #8]
 8005c8e:	3b01      	subs	r3, #1
 8005c90:	60a3      	str	r3, [r4, #8]
 8005c92:	6823      	ldr	r3, [r4, #0]
 8005c94:	1c5a      	adds	r2, r3, #1
 8005c96:	6022      	str	r2, [r4, #0]
 8005c98:	701e      	strb	r6, [r3, #0]
 8005c9a:	6962      	ldr	r2, [r4, #20]
 8005c9c:	1c43      	adds	r3, r0, #1
 8005c9e:	429a      	cmp	r2, r3
 8005ca0:	d004      	beq.n	8005cac <__swbuf_r+0x6e>
 8005ca2:	89a3      	ldrh	r3, [r4, #12]
 8005ca4:	07db      	lsls	r3, r3, #31
 8005ca6:	d5e1      	bpl.n	8005c6c <__swbuf_r+0x2e>
 8005ca8:	2e0a      	cmp	r6, #10
 8005caa:	d1df      	bne.n	8005c6c <__swbuf_r+0x2e>
 8005cac:	4621      	mov	r1, r4
 8005cae:	4628      	mov	r0, r5
 8005cb0:	f7ff ff4e 	bl	8005b50 <_fflush_r>
 8005cb4:	2800      	cmp	r0, #0
 8005cb6:	d0d9      	beq.n	8005c6c <__swbuf_r+0x2e>
 8005cb8:	e7d6      	b.n	8005c68 <__swbuf_r+0x2a>
	...

08005cbc <__swsetup_r>:
 8005cbc:	b538      	push	{r3, r4, r5, lr}
 8005cbe:	4b29      	ldr	r3, [pc, #164]	@ (8005d64 <__swsetup_r+0xa8>)
 8005cc0:	4605      	mov	r5, r0
 8005cc2:	6818      	ldr	r0, [r3, #0]
 8005cc4:	460c      	mov	r4, r1
 8005cc6:	b118      	cbz	r0, 8005cd0 <__swsetup_r+0x14>
 8005cc8:	6a03      	ldr	r3, [r0, #32]
 8005cca:	b90b      	cbnz	r3, 8005cd0 <__swsetup_r+0x14>
 8005ccc:	f7ff f932 	bl	8004f34 <__sinit>
 8005cd0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005cd4:	0719      	lsls	r1, r3, #28
 8005cd6:	d422      	bmi.n	8005d1e <__swsetup_r+0x62>
 8005cd8:	06da      	lsls	r2, r3, #27
 8005cda:	d407      	bmi.n	8005cec <__swsetup_r+0x30>
 8005cdc:	2209      	movs	r2, #9
 8005cde:	602a      	str	r2, [r5, #0]
 8005ce0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005ce4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005ce8:	81a3      	strh	r3, [r4, #12]
 8005cea:	e033      	b.n	8005d54 <__swsetup_r+0x98>
 8005cec:	0758      	lsls	r0, r3, #29
 8005cee:	d512      	bpl.n	8005d16 <__swsetup_r+0x5a>
 8005cf0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005cf2:	b141      	cbz	r1, 8005d06 <__swsetup_r+0x4a>
 8005cf4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005cf8:	4299      	cmp	r1, r3
 8005cfa:	d002      	beq.n	8005d02 <__swsetup_r+0x46>
 8005cfc:	4628      	mov	r0, r5
 8005cfe:	f7ff fae5 	bl	80052cc <_free_r>
 8005d02:	2300      	movs	r3, #0
 8005d04:	6363      	str	r3, [r4, #52]	@ 0x34
 8005d06:	89a3      	ldrh	r3, [r4, #12]
 8005d08:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005d0c:	81a3      	strh	r3, [r4, #12]
 8005d0e:	2300      	movs	r3, #0
 8005d10:	6063      	str	r3, [r4, #4]
 8005d12:	6923      	ldr	r3, [r4, #16]
 8005d14:	6023      	str	r3, [r4, #0]
 8005d16:	89a3      	ldrh	r3, [r4, #12]
 8005d18:	f043 0308 	orr.w	r3, r3, #8
 8005d1c:	81a3      	strh	r3, [r4, #12]
 8005d1e:	6923      	ldr	r3, [r4, #16]
 8005d20:	b94b      	cbnz	r3, 8005d36 <__swsetup_r+0x7a>
 8005d22:	89a3      	ldrh	r3, [r4, #12]
 8005d24:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005d28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d2c:	d003      	beq.n	8005d36 <__swsetup_r+0x7a>
 8005d2e:	4621      	mov	r1, r4
 8005d30:	4628      	mov	r0, r5
 8005d32:	f7ff f95a 	bl	8004fea <__smakebuf_r>
 8005d36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d3a:	f013 0201 	ands.w	r2, r3, #1
 8005d3e:	d00a      	beq.n	8005d56 <__swsetup_r+0x9a>
 8005d40:	2200      	movs	r2, #0
 8005d42:	60a2      	str	r2, [r4, #8]
 8005d44:	6962      	ldr	r2, [r4, #20]
 8005d46:	4252      	negs	r2, r2
 8005d48:	61a2      	str	r2, [r4, #24]
 8005d4a:	6922      	ldr	r2, [r4, #16]
 8005d4c:	b942      	cbnz	r2, 8005d60 <__swsetup_r+0xa4>
 8005d4e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005d52:	d1c5      	bne.n	8005ce0 <__swsetup_r+0x24>
 8005d54:	bd38      	pop	{r3, r4, r5, pc}
 8005d56:	0799      	lsls	r1, r3, #30
 8005d58:	bf58      	it	pl
 8005d5a:	6962      	ldrpl	r2, [r4, #20]
 8005d5c:	60a2      	str	r2, [r4, #8]
 8005d5e:	e7f4      	b.n	8005d4a <__swsetup_r+0x8e>
 8005d60:	2000      	movs	r0, #0
 8005d62:	e7f7      	b.n	8005d54 <__swsetup_r+0x98>
 8005d64:	2000001c 	.word	0x2000001c

08005d68 <_lseek_r>:
 8005d68:	b538      	push	{r3, r4, r5, lr}
 8005d6a:	4604      	mov	r4, r0
 8005d6c:	4608      	mov	r0, r1
 8005d6e:	4611      	mov	r1, r2
 8005d70:	2200      	movs	r2, #0
 8005d72:	4d05      	ldr	r5, [pc, #20]	@ (8005d88 <_lseek_r+0x20>)
 8005d74:	602a      	str	r2, [r5, #0]
 8005d76:	461a      	mov	r2, r3
 8005d78:	f7fa fe95 	bl	8000aa6 <_lseek>
 8005d7c:	1c43      	adds	r3, r0, #1
 8005d7e:	d102      	bne.n	8005d86 <_lseek_r+0x1e>
 8005d80:	682b      	ldr	r3, [r5, #0]
 8005d82:	b103      	cbz	r3, 8005d86 <_lseek_r+0x1e>
 8005d84:	6023      	str	r3, [r4, #0]
 8005d86:	bd38      	pop	{r3, r4, r5, pc}
 8005d88:	2000270c 	.word	0x2000270c

08005d8c <_read_r>:
 8005d8c:	b538      	push	{r3, r4, r5, lr}
 8005d8e:	4604      	mov	r4, r0
 8005d90:	4608      	mov	r0, r1
 8005d92:	4611      	mov	r1, r2
 8005d94:	2200      	movs	r2, #0
 8005d96:	4d05      	ldr	r5, [pc, #20]	@ (8005dac <_read_r+0x20>)
 8005d98:	602a      	str	r2, [r5, #0]
 8005d9a:	461a      	mov	r2, r3
 8005d9c:	f7fa fe42 	bl	8000a24 <_read>
 8005da0:	1c43      	adds	r3, r0, #1
 8005da2:	d102      	bne.n	8005daa <_read_r+0x1e>
 8005da4:	682b      	ldr	r3, [r5, #0]
 8005da6:	b103      	cbz	r3, 8005daa <_read_r+0x1e>
 8005da8:	6023      	str	r3, [r4, #0]
 8005daa:	bd38      	pop	{r3, r4, r5, pc}
 8005dac:	2000270c 	.word	0x2000270c

08005db0 <_sbrk_r>:
 8005db0:	b538      	push	{r3, r4, r5, lr}
 8005db2:	2300      	movs	r3, #0
 8005db4:	4d05      	ldr	r5, [pc, #20]	@ (8005dcc <_sbrk_r+0x1c>)
 8005db6:	4604      	mov	r4, r0
 8005db8:	4608      	mov	r0, r1
 8005dba:	602b      	str	r3, [r5, #0]
 8005dbc:	f7fa fe80 	bl	8000ac0 <_sbrk>
 8005dc0:	1c43      	adds	r3, r0, #1
 8005dc2:	d102      	bne.n	8005dca <_sbrk_r+0x1a>
 8005dc4:	682b      	ldr	r3, [r5, #0]
 8005dc6:	b103      	cbz	r3, 8005dca <_sbrk_r+0x1a>
 8005dc8:	6023      	str	r3, [r4, #0]
 8005dca:	bd38      	pop	{r3, r4, r5, pc}
 8005dcc:	2000270c 	.word	0x2000270c

08005dd0 <_write_r>:
 8005dd0:	b538      	push	{r3, r4, r5, lr}
 8005dd2:	4604      	mov	r4, r0
 8005dd4:	4608      	mov	r0, r1
 8005dd6:	4611      	mov	r1, r2
 8005dd8:	2200      	movs	r2, #0
 8005dda:	4d05      	ldr	r5, [pc, #20]	@ (8005df0 <_write_r+0x20>)
 8005ddc:	602a      	str	r2, [r5, #0]
 8005dde:	461a      	mov	r2, r3
 8005de0:	f7fa fc8c 	bl	80006fc <_write>
 8005de4:	1c43      	adds	r3, r0, #1
 8005de6:	d102      	bne.n	8005dee <_write_r+0x1e>
 8005de8:	682b      	ldr	r3, [r5, #0]
 8005dea:	b103      	cbz	r3, 8005dee <_write_r+0x1e>
 8005dec:	6023      	str	r3, [r4, #0]
 8005dee:	bd38      	pop	{r3, r4, r5, pc}
 8005df0:	2000270c 	.word	0x2000270c

08005df4 <_close_r>:
 8005df4:	b538      	push	{r3, r4, r5, lr}
 8005df6:	2300      	movs	r3, #0
 8005df8:	4d05      	ldr	r5, [pc, #20]	@ (8005e10 <_close_r+0x1c>)
 8005dfa:	4604      	mov	r4, r0
 8005dfc:	4608      	mov	r0, r1
 8005dfe:	602b      	str	r3, [r5, #0]
 8005e00:	f7fa fe2d 	bl	8000a5e <_close>
 8005e04:	1c43      	adds	r3, r0, #1
 8005e06:	d102      	bne.n	8005e0e <_close_r+0x1a>
 8005e08:	682b      	ldr	r3, [r5, #0]
 8005e0a:	b103      	cbz	r3, 8005e0e <_close_r+0x1a>
 8005e0c:	6023      	str	r3, [r4, #0]
 8005e0e:	bd38      	pop	{r3, r4, r5, pc}
 8005e10:	2000270c 	.word	0x2000270c

08005e14 <memchr>:
 8005e14:	4603      	mov	r3, r0
 8005e16:	b510      	push	{r4, lr}
 8005e18:	b2c9      	uxtb	r1, r1
 8005e1a:	4402      	add	r2, r0
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	4618      	mov	r0, r3
 8005e20:	d101      	bne.n	8005e26 <memchr+0x12>
 8005e22:	2000      	movs	r0, #0
 8005e24:	e003      	b.n	8005e2e <memchr+0x1a>
 8005e26:	7804      	ldrb	r4, [r0, #0]
 8005e28:	3301      	adds	r3, #1
 8005e2a:	428c      	cmp	r4, r1
 8005e2c:	d1f6      	bne.n	8005e1c <memchr+0x8>
 8005e2e:	bd10      	pop	{r4, pc}

08005e30 <_init>:
 8005e30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e32:	bf00      	nop
 8005e34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e36:	bc08      	pop	{r3}
 8005e38:	469e      	mov	lr, r3
 8005e3a:	4770      	bx	lr

08005e3c <_fini>:
 8005e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e3e:	bf00      	nop
 8005e40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e42:	bc08      	pop	{r3}
 8005e44:	469e      	mov	lr, r3
 8005e46:	4770      	bx	lr
