
MasterNode_Rev0-1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005e84  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00405e84  00405e84  00015e84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d8  20400000  00405e8c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00007b2c  204009d8  00406868  000209d8  2**3
                  ALLOC
  4 .stack        00002004  20408504  0040e394  000209d8  2**0
                  ALLOC
  5 .heap         00000200  2040a508  00410398  000209d8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209d8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020a06  2**0
                  CONTENTS, READONLY
  8 .debug_info   00025e54  00000000  00000000  00020a5f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00004992  00000000  00000000  000468b3  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00009976  00000000  00000000  0004b245  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000dd8  00000000  00000000  00054bbb  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000f08  00000000  00000000  00055993  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000ebda  00000000  00000000  0005689b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00012217  00000000  00000000  00065475  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000a4fcb  00000000  00000000  0007768c  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002d38  00000000  00000000  0011c658  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	08 a5 40 20 91 22 40 00 8d 22 40 00 8d 22 40 00     ..@ ."@.."@.."@.
  400010:	8d 22 40 00 8d 22 40 00 8d 22 40 00 00 00 00 00     ."@.."@.."@.....
	...
  40002c:	8d 22 40 00 8d 22 40 00 00 00 00 00 8d 22 40 00     ."@.."@......"@.
  40003c:	8d 22 40 00 8d 22 40 00 8d 22 40 00 8d 22 40 00     ."@.."@.."@.."@.
  40004c:	8d 22 40 00 8d 22 40 00 8d 22 40 00 8d 22 40 00     ."@.."@.."@.."@.
  40005c:	8d 22 40 00 8d 22 40 00 00 00 00 00 e9 20 40 00     ."@.."@...... @.
  40006c:	fd 20 40 00 11 21 40 00 8d 22 40 00 8d 22 40 00     . @..!@.."@.."@.
  40007c:	8d 22 40 00 25 21 40 00 39 21 40 00 8d 22 40 00     ."@.%!@.9!@.."@.
  40008c:	8d 22 40 00 8d 22 40 00 8d 22 40 00 8d 22 40 00     ."@.."@.."@.."@.
  40009c:	8d 22 40 00 8d 22 40 00 8d 22 40 00 8d 22 40 00     ."@.."@.."@.."@.
  4000ac:	8d 22 40 00 8d 22 40 00 8d 22 40 00 8d 22 40 00     ."@.."@.."@.."@.
  4000bc:	8d 22 40 00 8d 22 40 00 8d 22 40 00 8d 22 40 00     ."@.."@.."@.."@.
  4000cc:	8d 22 40 00 8d 22 40 00 8d 22 40 00 8d 22 40 00     ."@.."@.."@.."@.
  4000dc:	e1 0b 40 00 8d 22 40 00 8d 22 40 00 8d 22 40 00     ..@.."@.."@.."@.
  4000ec:	8d 22 40 00 8d 22 40 00 8d 22 40 00 8d 22 40 00     ."@.."@.."@.."@.
  4000fc:	8d 22 40 00 8d 22 40 00 8d 22 40 00 8d 22 40 00     ."@.."@.."@.."@.
  40010c:	8d 22 40 00 8d 22 40 00 00 00 00 00 00 00 00 00     ."@.."@.........
  40011c:	00 00 00 00 8d 22 40 00 8d 22 40 00 8d 22 40 00     ....."@.."@.."@.
  40012c:	8d 22 40 00 8d 22 40 00 8d 22 40 00 8d 22 40 00     ."@.."@.."@.."@.
  40013c:	8d 22 40 00 8d 22 40 00 8d 22 40 00 8d 22 40 00     ."@.."@.."@.."@.
  40014c:	8d 22 40 00 8d 22 40 00 8d 22 40 00 8d 22 40 00     ."@.."@.."@.."@.
  40015c:	8d 22 40 00 8d 22 40 00 8d 22 40 00                 ."@.."@.."@.

00400168 <__do_global_dtors_aux>:
  400168:	b510      	push	{r4, lr}
  40016a:	4c05      	ldr	r4, [pc, #20]	; (400180 <__do_global_dtors_aux+0x18>)
  40016c:	7823      	ldrb	r3, [r4, #0]
  40016e:	b933      	cbnz	r3, 40017e <__do_global_dtors_aux+0x16>
  400170:	4b04      	ldr	r3, [pc, #16]	; (400184 <__do_global_dtors_aux+0x1c>)
  400172:	b113      	cbz	r3, 40017a <__do_global_dtors_aux+0x12>
  400174:	4804      	ldr	r0, [pc, #16]	; (400188 <__do_global_dtors_aux+0x20>)
  400176:	f3af 8000 	nop.w
  40017a:	2301      	movs	r3, #1
  40017c:	7023      	strb	r3, [r4, #0]
  40017e:	bd10      	pop	{r4, pc}
  400180:	204009d8 	.word	0x204009d8
  400184:	00000000 	.word	0x00000000
  400188:	00405e8c 	.word	0x00405e8c

0040018c <frame_dummy>:
  40018c:	4b0c      	ldr	r3, [pc, #48]	; (4001c0 <frame_dummy+0x34>)
  40018e:	b143      	cbz	r3, 4001a2 <frame_dummy+0x16>
  400190:	480c      	ldr	r0, [pc, #48]	; (4001c4 <frame_dummy+0x38>)
  400192:	490d      	ldr	r1, [pc, #52]	; (4001c8 <frame_dummy+0x3c>)
  400194:	b510      	push	{r4, lr}
  400196:	f3af 8000 	nop.w
  40019a:	480c      	ldr	r0, [pc, #48]	; (4001cc <frame_dummy+0x40>)
  40019c:	6803      	ldr	r3, [r0, #0]
  40019e:	b923      	cbnz	r3, 4001aa <frame_dummy+0x1e>
  4001a0:	bd10      	pop	{r4, pc}
  4001a2:	480a      	ldr	r0, [pc, #40]	; (4001cc <frame_dummy+0x40>)
  4001a4:	6803      	ldr	r3, [r0, #0]
  4001a6:	b933      	cbnz	r3, 4001b6 <frame_dummy+0x2a>
  4001a8:	4770      	bx	lr
  4001aa:	4b09      	ldr	r3, [pc, #36]	; (4001d0 <frame_dummy+0x44>)
  4001ac:	2b00      	cmp	r3, #0
  4001ae:	d0f7      	beq.n	4001a0 <frame_dummy+0x14>
  4001b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4001b4:	4718      	bx	r3
  4001b6:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <frame_dummy+0x44>)
  4001b8:	2b00      	cmp	r3, #0
  4001ba:	d0f5      	beq.n	4001a8 <frame_dummy+0x1c>
  4001bc:	4718      	bx	r3
  4001be:	bf00      	nop
  4001c0:	00000000 	.word	0x00000000
  4001c4:	00405e8c 	.word	0x00405e8c
  4001c8:	204009dc 	.word	0x204009dc
  4001cc:	00405e8c 	.word	0x00405e8c
  4001d0:	00000000 	.word	0x00000000

004001d4 <_read>:
  4001d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4001d8:	b980      	cbnz	r0, 4001fc <_read+0x28>
  4001da:	460c      	mov	r4, r1
  4001dc:	4690      	mov	r8, r2
  4001de:	2a00      	cmp	r2, #0
  4001e0:	dd0f      	ble.n	400202 <_read+0x2e>
  4001e2:	188f      	adds	r7, r1, r2
  4001e4:	4e08      	ldr	r6, [pc, #32]	; (400208 <_read+0x34>)
  4001e6:	4d09      	ldr	r5, [pc, #36]	; (40020c <_read+0x38>)
  4001e8:	6830      	ldr	r0, [r6, #0]
  4001ea:	4621      	mov	r1, r4
  4001ec:	682b      	ldr	r3, [r5, #0]
  4001ee:	4798      	blx	r3
  4001f0:	3401      	adds	r4, #1
  4001f2:	42bc      	cmp	r4, r7
  4001f4:	d1f8      	bne.n	4001e8 <_read+0x14>
  4001f6:	4640      	mov	r0, r8
  4001f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4001fc:	f04f 38ff 	mov.w	r8, #4294967295
  400200:	e7f9      	b.n	4001f6 <_read+0x22>
  400202:	4680      	mov	r8, r0
  400204:	e7f7      	b.n	4001f6 <_read+0x22>
  400206:	bf00      	nop
  400208:	204082f0 	.word	0x204082f0
  40020c:	204072d8 	.word	0x204072d8

00400210 <circ_inc>:
#endif

/** Increment head or tail */
static void circ_inc(uint16_t *headortail, uint32_t size)
{
        (*headortail)++;
  400210:	8803      	ldrh	r3, [r0, #0]
  400212:	3301      	adds	r3, #1
  400214:	b29b      	uxth	r3, r3
        if((*headortail) >= size) {
            (*headortail) = 0;
  400216:	428b      	cmp	r3, r1
  400218:	bf28      	it	cs
  40021a:	2300      	movcs	r3, #0
  40021c:	8003      	strh	r3, [r0, #0]
  40021e:	4770      	bx	lr

00400220 <gmac_reset_tx_mem>:
 *
 * \param p_dev Pointer to GMAC driver instance.
 *
 */
static void gmac_reset_tx_mem(gmac_device_t* p_dev, gmac_quelist_t queue_idx)
{
  400220:	b5f0      	push	{r4, r5, r6, r7, lr}
	Gmac *p_hw = p_dev->p_hw;
  400222:	f8d0 e000 	ldr.w	lr, [r0]
	uint8_t *p_tx_buff = p_dev->gmac_queue_list[queue_idx].p_tx_buffer;
  400226:	eb01 0381 	add.w	r3, r1, r1, lsl #2
  40022a:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
  40022e:	685a      	ldr	r2, [r3, #4]
	gmac_tx_descriptor_t *p_td = p_dev->gmac_queue_list[queue_idx].p_tx_dscr;
  400230:	691e      	ldr	r6, [r3, #16]
static inline void gmac_enable_transmit(Gmac* p_gmac, uint8_t uc_enable)
{
	if (uc_enable) {
		p_gmac->GMAC_NCR |= GMAC_NCR_TXEN;
	} else {
		p_gmac->GMAC_NCR &= ~GMAC_NCR_TXEN;
  400232:	f8de 4000 	ldr.w	r4, [lr]
  400236:	f024 0408 	bic.w	r4, r4, #8
  40023a:	f8ce 4000 	str.w	r4, [lr]

	/* Disable TX */
	gmac_enable_transmit(p_hw, 0);

	/* Set up the TX descriptors */
	CIRC_CLEAR(p_dev->gmac_queue_list[queue_idx].us_tx_head, p_dev->gmac_queue_list[queue_idx].us_tx_tail);
  40023e:	2400      	movs	r4, #0
  400240:	851c      	strh	r4, [r3, #40]	; 0x28
  400242:	84dc      	strh	r4, [r3, #38]	; 0x26
	for (ul_index = 0; ul_index < p_dev->gmac_queue_list[queue_idx].us_tx_list_size; ul_index++) {
  400244:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
  400246:	b1fb      	cbz	r3, 400288 <gmac_reset_tx_mem+0x68>
  400248:	4634      	mov	r4, r6
  40024a:	2300      	movs	r3, #0
		ul_address = (uint32_t) (&(p_tx_buff[ul_index * GMAC_TX_UNITSIZE]));
		p_td[ul_index].addr = ul_address;
		p_td[ul_index].status.val = GMAC_TXD_USED;
  40024c:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
	for (ul_index = 0; ul_index < p_dev->gmac_queue_list[queue_idx].us_tx_list_size; ul_index++) {
  400250:	eb01 0581 	add.w	r5, r1, r1, lsl #2
  400254:	eb00 00c5 	add.w	r0, r0, r5, lsl #3
		p_td[ul_index].addr = ul_address;
  400258:	f846 2033 	str.w	r2, [r6, r3, lsl #3]
		p_td[ul_index].status.val = GMAC_TXD_USED;
  40025c:	6067      	str	r7, [r4, #4]
	for (ul_index = 0; ul_index < p_dev->gmac_queue_list[queue_idx].us_tx_list_size; ul_index++) {
  40025e:	3301      	adds	r3, #1
  400260:	8c85      	ldrh	r5, [r0, #36]	; 0x24
  400262:	f202 52ee 	addw	r2, r2, #1518	; 0x5ee
  400266:	3408      	adds	r4, #8
  400268:	429d      	cmp	r5, r3
  40026a:	d8f5      	bhi.n	400258 <gmac_reset_tx_mem+0x38>
	}
	p_td[p_dev->gmac_queue_list[queue_idx].us_tx_list_size - 1].status.val =
  40026c:	eb06 05c5 	add.w	r5, r6, r5, lsl #3
  400270:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
  400274:	f845 3c04 	str.w	r3, [r5, #-4]
			GMAC_TXD_USED | GMAC_TXD_WRAP;

	/* Set transmit buffer queue */
	if(queue_idx == GMAC_QUE_0) {
  400278:	b141      	cbz	r1, 40028c <gmac_reset_tx_mem+0x6c>
 * \param p_gmac   Pointer to the GMAC instance.
 * \param queue_idx   Index of queue, start from 1
 */
static inline void gmac_set_tx_priority_queue(Gmac* p_gmac, uint32_t ul_addr, gmac_quelist_t queue_idx)
{
    p_gmac->GMAC_TBQBAPQ[queue_idx - 1] = GMAC_TBQB_ADDR_Msk & ul_addr;
  40027a:	f026 0603 	bic.w	r6, r6, #3
  40027e:	f201 110f 	addw	r1, r1, #271	; 0x10f
  400282:	f84e 6021 	str.w	r6, [lr, r1, lsl #2]
  400286:	bdf0      	pop	{r4, r5, r6, r7, pc}
	for (ul_index = 0; ul_index < p_dev->gmac_queue_list[queue_idx].us_tx_list_size; ul_index++) {
  400288:	2500      	movs	r5, #0
  40028a:	e7ef      	b.n	40026c <gmac_reset_tx_mem+0x4c>
	p_gmac->GMAC_TBQB = GMAC_TBQB_ADDR_Msk & ul_addr;
  40028c:	f026 0603 	bic.w	r6, r6, #3
  400290:	f8ce 601c 	str.w	r6, [lr, #28]
  400294:	bdf0      	pop	{r4, r5, r6, r7, pc}

00400296 <gmac_reset_rx_mem>:
 * \brief Disable receiver, reset registers and descriptor list.
 *
 * \param p_dev Pointer to GMAC Driver instance.
 */
static void gmac_reset_rx_mem(gmac_device_t* p_dev, gmac_quelist_t queue_idx)
{
  400296:	b5f0      	push	{r4, r5, r6, r7, lr}
	Gmac *p_hw = p_dev->p_hw;
  400298:	f8d0 e000 	ldr.w	lr, [r0]
	uint8_t *p_rx_buff = p_dev->gmac_queue_list[queue_idx].p_rx_buffer;
  40029c:	eb01 0381 	add.w	r3, r1, r1, lsl #2
  4002a0:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
  4002a4:	689a      	ldr	r2, [r3, #8]
	gmac_rx_descriptor_t *pRd = p_dev->gmac_queue_list[queue_idx].p_rx_dscr;
  4002a6:	68de      	ldr	r6, [r3, #12]
		p_gmac->GMAC_NCR &= ~GMAC_NCR_RXEN;
  4002a8:	f8de 4000 	ldr.w	r4, [lr]
  4002ac:	f024 0404 	bic.w	r4, r4, #4
  4002b0:	f8ce 4000 	str.w	r4, [lr]

	/* Disable RX */
	gmac_enable_receive(p_hw, 0);

	/* Set up the RX descriptors */
	p_dev->gmac_queue_list[queue_idx].us_rx_idx = 0;
  4002b4:	2400      	movs	r4, #0
  4002b6:	845c      	strh	r4, [r3, #34]	; 0x22
	for (ul_index = 0; ul_index < p_dev->gmac_queue_list[queue_idx].us_rx_list_size; ul_index++) {
  4002b8:	8c1b      	ldrh	r3, [r3, #32]
  4002ba:	b313      	cbz	r3, 400302 <gmac_reset_rx_mem+0x6c>
  4002bc:	4634      	mov	r4, r6
  4002be:	2300      	movs	r3, #0
		ul_address = (uint32_t) (&(p_rx_buff[ul_index * GMAC_RX_UNITSIZE]));
		pRd[ul_index].addr.val = ul_address & GMAC_RXD_ADDR_MASK;
		pRd[ul_index].status.val = 0;
  4002c0:	461f      	mov	r7, r3
	for (ul_index = 0; ul_index < p_dev->gmac_queue_list[queue_idx].us_rx_list_size; ul_index++) {
  4002c2:	eb01 0581 	add.w	r5, r1, r1, lsl #2
  4002c6:	eb00 00c5 	add.w	r0, r0, r5, lsl #3
		pRd[ul_index].addr.val = ul_address & GMAC_RXD_ADDR_MASK;
  4002ca:	f022 0503 	bic.w	r5, r2, #3
  4002ce:	f846 5033 	str.w	r5, [r6, r3, lsl #3]
		pRd[ul_index].status.val = 0;
  4002d2:	6067      	str	r7, [r4, #4]
	for (ul_index = 0; ul_index < p_dev->gmac_queue_list[queue_idx].us_rx_list_size; ul_index++) {
  4002d4:	3301      	adds	r3, #1
  4002d6:	8c05      	ldrh	r5, [r0, #32]
  4002d8:	3280      	adds	r2, #128	; 0x80
  4002da:	3408      	adds	r4, #8
  4002dc:	429d      	cmp	r5, r3
  4002de:	d8f4      	bhi.n	4002ca <gmac_reset_rx_mem+0x34>
	}
	pRd[p_dev->gmac_queue_list[queue_idx].us_rx_list_size - 1].addr.val |= GMAC_RXD_WRAP;
  4002e0:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
  4002e4:	442b      	add	r3, r5
  4002e6:	f856 2033 	ldr.w	r2, [r6, r3, lsl #3]
  4002ea:	f042 0202 	orr.w	r2, r2, #2
  4002ee:	f846 2033 	str.w	r2, [r6, r3, lsl #3]

	/* Set receive buffer queue */
	if(queue_idx == GMAC_QUE_0) {
  4002f2:	b141      	cbz	r1, 400306 <gmac_reset_rx_mem+0x70>
 * \param p_gmac   Pointer to the GMAC instance.
 * \param queue_idx   Index of queue, start from 1
 */
static inline void gmac_set_rx_priority_queue(Gmac* p_gmac, uint32_t ul_addr, gmac_quelist_t queue_idx)
{
    p_gmac->GMAC_RBQBAPQ[queue_idx - 1] = GMAC_RBQB_ADDR_Msk & ul_addr;
  4002f4:	f026 0603 	bic.w	r6, r6, #3
  4002f8:	f201 111f 	addw	r1, r1, #287	; 0x11f
  4002fc:	f84e 6021 	str.w	r6, [lr, r1, lsl #2]
  400300:	bdf0      	pop	{r4, r5, r6, r7, pc}
	for (ul_index = 0; ul_index < p_dev->gmac_queue_list[queue_idx].us_rx_list_size; ul_index++) {
  400302:	2500      	movs	r5, #0
  400304:	e7ec      	b.n	4002e0 <gmac_reset_rx_mem+0x4a>
	p_gmac->GMAC_RBQB = GMAC_RBQB_ADDR_Msk & ul_addr;
  400306:	f026 0603 	bic.w	r6, r6, #3
  40030a:	f8ce 6018 	str.w	r6, [lr, #24]
  40030e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00400310 <gmac_dev_init>:
 * \param p_gmac_dev Pointer to the GMAC device instance.
 * \param p_opt GMAC configure options.
 */
void gmac_dev_init(Gmac* p_gmac, gmac_device_t* p_gmac_dev,
		gmac_options_t* p_opt)
{
  400310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400312:	4604      	mov	r4, r0
  400314:	460e      	mov	r6, r1
  400316:	4615      	mov	r5, r2
	p_gmac->GMAC_NCR = ul_ncr;
  400318:	2300      	movs	r3, #0
  40031a:	6003      	str	r3, [r0, #0]
	p_gmac->GMAC_IDR = ul_source;
  40031c:	f04f 33ff 	mov.w	r3, #4294967295
  400320:	62c3      	str	r3, [r0, #44]	; 0x2c
	p_gmac->GMAC_NCR |= GMAC_NCR_CLRSTAT;
  400322:	6803      	ldr	r3, [r0, #0]
  400324:	f043 0320 	orr.w	r3, r3, #32
  400328:	6003      	str	r3, [r0, #0]
	p_gmac->GMAC_RSR = ul_status;
  40032a:	230f      	movs	r3, #15
  40032c:	6203      	str	r3, [r0, #32]
	p_gmac->GMAC_TSR = ul_status;
  40032e:	f240 133f 	movw	r3, #319	; 0x13f
  400332:	6143      	str	r3, [r0, #20]
	return p_gmac->GMAC_NCFGR;
  400334:	6842      	ldr	r2, [r0, #4]
	gmac_clear_tx_status(p_gmac, GMAC_TSR_UBR | GMAC_TSR_COL | GMAC_TSR_RLE
            | GMAC_TSR_TXGO | GMAC_TSR_TFC | GMAC_TSR_TXCOMP | GMAC_TSR_HRESP );

	/* Enable the copy of data into the buffers
	   ignore broadcasts, and not copy FCS. */
	gmac_set_config(p_gmac, gmac_get_config(p_gmac) |
  400336:	4b45      	ldr	r3, [pc, #276]	; (40044c <gmac_dev_init+0x13c>)
  400338:	4313      	orrs	r3, r2
	p_gmac->GMAC_NCFGR = ul_cfg;
  40033a:	6043      	str	r3, [r0, #4]
	if (uc_enable) {
  40033c:	782b      	ldrb	r3, [r5, #0]
  40033e:	2b00      	cmp	r3, #0
  400340:	d079      	beq.n	400436 <gmac_dev_init+0x126>
		p_gmac->GMAC_NCFGR |= GMAC_NCFGR_CAF;
  400342:	6843      	ldr	r3, [r0, #4]
  400344:	f043 0310 	orr.w	r3, r3, #16
  400348:	6043      	str	r3, [r0, #4]
	if (uc_enable) {
  40034a:	786b      	ldrb	r3, [r5, #1]
  40034c:	2b00      	cmp	r3, #0
  40034e:	d177      	bne.n	400440 <gmac_dev_init+0x130>
		p_gmac->GMAC_NCFGR &= ~GMAC_NCFGR_NBC;
  400350:	6863      	ldr	r3, [r4, #4]
  400352:	f023 0320 	bic.w	r3, r3, #32
  400356:	6063      	str	r3, [r4, #4]
	return p_gmac->GMAC_ISRPQ[queue_idx - 1];
  400358:	f8d4 3400 	ldr.w	r3, [r4, #1024]	; 0x400
  40035c:	f8d4 3404 	ldr.w	r3, [r4, #1028]	; 0x404
  400360:	f8d4 3408 	ldr.w	r3, [r4, #1032]	; 0x408
  400364:	f8d4 340c 	ldr.w	r3, [r4, #1036]	; 0x40c
  400368:	f8d4 3410 	ldr.w	r3, [r4, #1040]	; 0x410
	gs_tx_desc_null.addr = (uint32_t)0xFFFFFFFF;
  40036c:	4b38      	ldr	r3, [pc, #224]	; (400450 <gmac_dev_init+0x140>)
  40036e:	f04f 32ff 	mov.w	r2, #4294967295
  400372:	601a      	str	r2, [r3, #0]
	gs_tx_desc_null.status.val = GMAC_TXD_WRAP | GMAC_TXD_USED;
  400374:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
  400378:	605a      	str	r2, [r3, #4]
    p_gmac->GMAC_TBQBAPQ[queue_idx - 1] = GMAC_TBQB_ADDR_Msk & ul_addr;
  40037a:	f023 0303 	bic.w	r3, r3, #3
  40037e:	f8c4 3440 	str.w	r3, [r4, #1088]	; 0x440
  400382:	f8c4 3444 	str.w	r3, [r4, #1092]	; 0x444
  400386:	f8c4 3448 	str.w	r3, [r4, #1096]	; 0x448
  40038a:	f8c4 344c 	str.w	r3, [r4, #1100]	; 0x44c
  40038e:	f8c4 3450 	str.w	r3, [r4, #1104]	; 0x450
	gs_rx_desc_null.addr.val |= GMAC_RXD_WRAP;
  400392:	4b30      	ldr	r3, [pc, #192]	; (400454 <gmac_dev_init+0x144>)
  400394:	f06f 0201 	mvn.w	r2, #1
  400398:	601a      	str	r2, [r3, #0]
	gs_rx_desc_null.status.val = 0;
  40039a:	2700      	movs	r7, #0
  40039c:	605f      	str	r7, [r3, #4]
    p_gmac->GMAC_RBQBAPQ[queue_idx - 1] = GMAC_RBQB_ADDR_Msk & ul_addr;
  40039e:	f023 0303 	bic.w	r3, r3, #3
  4003a2:	f8c4 3480 	str.w	r3, [r4, #1152]	; 0x480
  4003a6:	f8c4 3484 	str.w	r3, [r4, #1156]	; 0x484
  4003aa:	f8c4 3488 	str.w	r3, [r4, #1160]	; 0x488
  4003ae:	f8c4 348c 	str.w	r3, [r4, #1164]	; 0x48c
  4003b2:	f8c4 3490 	str.w	r3, [r4, #1168]	; 0x490
	return p_gmac->GMAC_ISR;
  4003b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
	if (((uint32_t) p_dev_mm->p_rx_buffer & 0x7)
  4003b8:	4b27      	ldr	r3, [pc, #156]	; (400458 <gmac_dev_init+0x148>)
			(uint8_t *) ((uint32_t) p_dev_mm->p_rx_buffer & 0xFFFFFFF8);
  4003ba:	f023 0307 	bic.w	r3, r3, #7
	p_gmac_queue->p_rx_buffer =
  4003be:	60b3      	str	r3, [r6, #8]
			(gmac_rx_descriptor_t *) ((uint32_t) p_dev_mm->p_rx_dscr
  4003c0:	4b26      	ldr	r3, [pc, #152]	; (40045c <gmac_dev_init+0x14c>)
			& 0xFFFFFFF8);
  4003c2:	f023 0307 	bic.w	r3, r3, #7
	p_gmac_queue->p_rx_dscr =
  4003c6:	60f3      	str	r3, [r6, #12]
	p_gmac_queue->us_rx_list_size = p_dev_mm->us_rx_size;
  4003c8:	2210      	movs	r2, #16
  4003ca:	8432      	strh	r2, [r6, #32]
	if (((uint32_t) p_dev_mm->p_tx_buffer & 0x7)
  4003cc:	4b24      	ldr	r3, [pc, #144]	; (400460 <gmac_dev_init+0x150>)
			(uint8_t *) ((uint32_t) p_dev_mm->p_tx_buffer & 0xFFFFFFF8);
  4003ce:	f023 0307 	bic.w	r3, r3, #7
	p_gmac_queue->p_tx_buffer =
  4003d2:	6073      	str	r3, [r6, #4]
			(gmac_tx_descriptor_t *) ((uint32_t) p_dev_mm->p_tx_dscr
  4003d4:	4b23      	ldr	r3, [pc, #140]	; (400464 <gmac_dev_init+0x154>)
			& 0xFFFFFFF8);
  4003d6:	f023 0307 	bic.w	r3, r3, #7
	p_gmac_queue->p_tx_dscr =
  4003da:	6133      	str	r3, [r6, #16]
	p_gmac_queue->us_tx_list_size = p_dev_mm->us_tx_size;
  4003dc:	84b2      	strh	r2, [r6, #36]	; 0x24
	p_gmac_queue->func_tx_cb_list = p_tx_cb;
  4003de:	4b22      	ldr	r3, [pc, #136]	; (400468 <gmac_dev_init+0x158>)
  4003e0:	61f3      	str	r3, [r6, #28]
	gmac_reset_rx_mem(p_gmac_dev, queue_idx);
  4003e2:	4639      	mov	r1, r7
  4003e4:	4630      	mov	r0, r6
  4003e6:	4b21      	ldr	r3, [pc, #132]	; (40046c <gmac_dev_init+0x15c>)
  4003e8:	4798      	blx	r3
	gmac_reset_tx_mem(p_gmac_dev, queue_idx);
  4003ea:	4639      	mov	r1, r7
  4003ec:	4630      	mov	r0, r6
  4003ee:	4b20      	ldr	r3, [pc, #128]	; (400470 <gmac_dev_init+0x160>)
  4003f0:	4798      	blx	r3
		p_gmac->GMAC_NCR |= GMAC_NCR_TXEN;
  4003f2:	6823      	ldr	r3, [r4, #0]
  4003f4:	f043 0308 	orr.w	r3, r3, #8
  4003f8:	6023      	str	r3, [r4, #0]
		p_gmac->GMAC_NCR |= GMAC_NCR_RXEN;
  4003fa:	6823      	ldr	r3, [r4, #0]
  4003fc:	f043 0304 	orr.w	r3, r3, #4
  400400:	6023      	str	r3, [r4, #0]
		p_gmac->GMAC_NCR |= GMAC_NCR_WESTAT;
  400402:	6823      	ldr	r3, [r4, #0]
  400404:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  400408:	6023      	str	r3, [r4, #0]
	p_gmac->GMAC_IER = ul_source;
  40040a:	f643 43f6 	movw	r3, #15606	; 0x3cf6
  40040e:	62a3      	str	r3, [r4, #40]	; 0x28
	p_gmac->GMAC_SA[uc_index].GMAC_SAB = (p_mac_addr[3] << 24)
  400410:	796a      	ldrb	r2, [r5, #5]
			| (p_mac_addr[2] << 16)
  400412:	792b      	ldrb	r3, [r5, #4]
  400414:	041b      	lsls	r3, r3, #16
  400416:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
			| (p_mac_addr[0]);
  40041a:	78aa      	ldrb	r2, [r5, #2]
  40041c:	4313      	orrs	r3, r2
			| (p_mac_addr[1] << 8)
  40041e:	78ea      	ldrb	r2, [r5, #3]
			| (p_mac_addr[0]);
  400420:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	p_gmac->GMAC_SA[uc_index].GMAC_SAB = (p_mac_addr[3] << 24)
  400424:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
	p_gmac->GMAC_SA[uc_index].GMAC_SAT = (p_mac_addr[5] << 8)
  400428:	79ea      	ldrb	r2, [r5, #7]
			| (p_mac_addr[4]);
  40042a:	79ab      	ldrb	r3, [r5, #6]
  40042c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	p_gmac->GMAC_SA[uc_index].GMAC_SAT = (p_mac_addr[5] << 8)
  400430:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
  400434:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		p_gmac->GMAC_NCFGR &= ~GMAC_NCFGR_CAF;
  400436:	6843      	ldr	r3, [r0, #4]
  400438:	f023 0310 	bic.w	r3, r3, #16
  40043c:	6043      	str	r3, [r0, #4]
  40043e:	e784      	b.n	40034a <gmac_dev_init+0x3a>
		p_gmac->GMAC_NCFGR |= GMAC_NCFGR_NBC;
  400440:	6863      	ldr	r3, [r4, #4]
  400442:	f043 0320 	orr.w	r3, r3, #32
  400446:	6063      	str	r3, [r4, #4]
  400448:	e786      	b.n	400358 <gmac_dev_init+0x48>
  40044a:	bf00      	nop
  40044c:	00022102 	.word	0x00022102
  400450:	20400b40 	.word	0x20400b40
  400454:	20400a78 	.word	0x20400a78
  400458:	20400b48 	.word	0x20400b48
  40045c:	204009f8 	.word	0x204009f8
  400460:	20401348 	.word	0x20401348
  400464:	20400ac0 	.word	0x20400ac0
  400468:	20400a80 	.word	0x20400a80
  40046c:	00400297 	.word	0x00400297
  400470:	00400221 	.word	0x00400221

00400474 <gmac_dev_read>:
 *
 * \return GMAC_OK if receiving frame successfully, otherwise failed.
 */
uint32_t gmac_dev_read(gmac_device_t* p_gmac_dev, gmac_quelist_t queue_idx, uint8_t* p_frame,
		uint32_t ul_frame_size, uint32_t* p_rcv_size)
{
  400474:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400478:	b087      	sub	sp, #28
	uint16_t us_buffer_length;
	uint32_t tmp_ul_frame_size = 0;
	uint8_t *p_tmp_frame = 0;

	gmac_queue_t* p_gmac_queue = &p_gmac_dev->gmac_queue_list[queue_idx];
  40047a:	9102      	str	r1, [sp, #8]
	uint16_t us_tmp_idx = p_gmac_queue->us_rx_idx;
  40047c:	eb01 0481 	add.w	r4, r1, r1, lsl #2
  400480:	eb00 04c4 	add.w	r4, r0, r4, lsl #3
  400484:	8c66      	ldrh	r6, [r4, #34]	; 0x22
  400486:	f8ad 6016 	strh.w	r6, [sp, #22]
	gmac_rx_descriptor_t *p_rx_td =
			&p_gmac_queue->p_rx_dscr[p_gmac_queue->us_rx_idx];
	int8_t c_is_frame = 0;

	if (p_frame == NULL)
  40048a:	2a00      	cmp	r2, #0
  40048c:	f000 80cb 	beq.w	400626 <gmac_dev_read+0x1b2>
  400490:	468e      	mov	lr, r1
  400492:	4615      	mov	r5, r2
	gmac_rx_descriptor_t *p_rx_td =
  400494:	68e2      	ldr	r2, [r4, #12]
  400496:	eb02 04c6 	add.w	r4, r2, r6, lsl #3
		return GMAC_PARAM;

	/* Set the default return value */
	*p_rcv_size = 0;
  40049a:	f04f 0c00 	mov.w	ip, #0
  40049e:	9f10      	ldr	r7, [sp, #64]	; 0x40
  4004a0:	f8c7 c000 	str.w	ip, [r7]

	/* Process received RX descriptor */
	while ((p_rx_td->addr.val & GMAC_RXD_OWNERSHIP) == GMAC_RXD_OWNERSHIP) {
  4004a4:	f852 2036 	ldr.w	r2, [r2, r6, lsl #3]
  4004a8:	f012 0f01 	tst.w	r2, #1
  4004ac:	f000 80bd 	beq.w	40062a <gmac_dev_read+0x1b6>
  4004b0:	9501      	str	r5, [sp, #4]
  4004b2:	469b      	mov	fp, r3
  4004b4:	9103      	str	r1, [sp, #12]
  4004b6:	4605      	mov	r5, r0
			/* Skip previous fragment */
			while (us_tmp_idx != p_gmac_queue->us_rx_idx) {
				p_rx_td = &p_gmac_queue->p_rx_dscr[p_gmac_queue->us_rx_idx];
				p_rx_td->addr.val &= ~(GMAC_RXD_OWNERSHIP);

				circ_inc(&p_gmac_queue->us_rx_idx, p_gmac_queue->us_rx_list_size);
  4004b8:	eb01 0381 	add.w	r3, r1, r1, lsl #2
  4004bc:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
  4004c0:	3322      	adds	r3, #34	; 0x22
  4004c2:	9300      	str	r3, [sp, #0]
  4004c4:	46e0      	mov	r8, ip
  4004c6:	46e1      	mov	r9, ip
  4004c8:	4667      	mov	r7, ip
		circ_inc(&us_tmp_idx, p_gmac_queue->us_rx_list_size);

		/* Copy data in the frame buffer */
		if (c_is_frame) {
			/* A complete turn has been made but no EOF found */
			if (us_tmp_idx == p_gmac_queue->us_rx_idx) {
  4004ca:	eb01 0681 	add.w	r6, r1, r1, lsl #2
  4004ce:	00f6      	lsls	r6, r6, #3
  4004d0:	e01c      	b.n	40050c <gmac_dev_read+0x98>
		circ_inc(&us_tmp_idx, p_gmac_queue->us_rx_list_size);
  4004d2:	19ab      	adds	r3, r5, r6
  4004d4:	8c19      	ldrh	r1, [r3, #32]
  4004d6:	f10d 0016 	add.w	r0, sp, #22
  4004da:	4b55      	ldr	r3, [pc, #340]	; (400630 <gmac_dev_read+0x1bc>)
  4004dc:	4798      	blx	r3
		if (c_is_frame) {
  4004de:	f1b8 0f00 	cmp.w	r8, #0
  4004e2:	d13a      	bne.n	40055a <gmac_dev_read+0xe6>
				return GMAC_OK;
			}
		}
		/* SOF has not been detected, skip the fragment */
		else {
			p_rx_td->addr.val &= ~(GMAC_RXD_OWNERSHIP);
  4004e4:	6823      	ldr	r3, [r4, #0]
  4004e6:	f023 0301 	bic.w	r3, r3, #1
  4004ea:	6023      	str	r3, [r4, #0]
			p_gmac_queue->us_rx_idx = us_tmp_idx;
  4004ec:	19ab      	adds	r3, r5, r6
  4004ee:	f8bd 2016 	ldrh.w	r2, [sp, #22]
  4004f2:	845a      	strh	r2, [r3, #34]	; 0x22
		}

		/* Process the next buffer */
		p_rx_td = &p_gmac_queue->p_rx_dscr[us_tmp_idx];
  4004f4:	19ab      	adds	r3, r5, r6
  4004f6:	f8bd 2016 	ldrh.w	r2, [sp, #22]
  4004fa:	68db      	ldr	r3, [r3, #12]
  4004fc:	eb03 04c2 	add.w	r4, r3, r2, lsl #3
	while ((p_rx_td->addr.val & GMAC_RXD_OWNERSHIP) == GMAC_RXD_OWNERSHIP) {
  400500:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
  400504:	f013 0f01 	tst.w	r3, #1
  400508:	f000 8089 	beq.w	40061e <gmac_dev_read+0x1aa>
		if ((p_rx_td->status.val & GMAC_RXD_SOF) == GMAC_RXD_SOF) {
  40050c:	6863      	ldr	r3, [r4, #4]
  40050e:	f413 4f80 	tst.w	r3, #16384	; 0x4000
  400512:	d0de      	beq.n	4004d2 <gmac_dev_read+0x5e>
			while (us_tmp_idx != p_gmac_queue->us_rx_idx) {
  400514:	19ab      	adds	r3, r5, r6
  400516:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
  400518:	f8bd 2016 	ldrh.w	r2, [sp, #22]
  40051c:	429a      	cmp	r2, r3
  40051e:	d013      	beq.n	400548 <gmac_dev_read+0xd4>
				p_rx_td = &p_gmac_queue->p_rx_dscr[p_gmac_queue->us_rx_idx];
  400520:	19af      	adds	r7, r5, r6
				circ_inc(&p_gmac_queue->us_rx_idx, p_gmac_queue->us_rx_list_size);
  400522:	f8df 810c 	ldr.w	r8, [pc, #268]	; 400630 <gmac_dev_read+0x1bc>
				p_rx_td = &p_gmac_queue->p_rx_dscr[p_gmac_queue->us_rx_idx];
  400526:	68fa      	ldr	r2, [r7, #12]
  400528:	eb02 04c3 	add.w	r4, r2, r3, lsl #3
				p_rx_td->addr.val &= ~(GMAC_RXD_OWNERSHIP);
  40052c:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
  400530:	f021 0101 	bic.w	r1, r1, #1
  400534:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				circ_inc(&p_gmac_queue->us_rx_idx, p_gmac_queue->us_rx_list_size);
  400538:	8c39      	ldrh	r1, [r7, #32]
  40053a:	9800      	ldr	r0, [sp, #0]
  40053c:	47c0      	blx	r8
			while (us_tmp_idx != p_gmac_queue->us_rx_idx) {
  40053e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
  400540:	f8bd 2016 	ldrh.w	r2, [sp, #22]
  400544:	429a      	cmp	r2, r3
  400546:	d1ee      	bne.n	400526 <gmac_dev_read+0xb2>
		circ_inc(&us_tmp_idx, p_gmac_queue->us_rx_list_size);
  400548:	19ab      	adds	r3, r5, r6
  40054a:	8c19      	ldrh	r1, [r3, #32]
  40054c:	f10d 0016 	add.w	r0, sp, #22
  400550:	4b37      	ldr	r3, [pc, #220]	; (400630 <gmac_dev_read+0x1bc>)
  400552:	4798      	blx	r3
  400554:	f8dd 9004 	ldr.w	r9, [sp, #4]
  400558:	2700      	movs	r7, #0
			if (us_tmp_idx == p_gmac_queue->us_rx_idx) {
  40055a:	f8bd a016 	ldrh.w	sl, [sp, #22]
  40055e:	19ab      	adds	r3, r5, r6
  400560:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
  400562:	4553      	cmp	r3, sl
  400564:	d008      	beq.n	400578 <gmac_dev_read+0x104>
			if ((tmp_ul_frame_size + us_buffer_length) > ul_frame_size) {
  400566:	f107 0380 	add.w	r3, r7, #128	; 0x80
  40056a:	455b      	cmp	r3, fp
  40056c:	d91d      	bls.n	4005aa <gmac_dev_read+0x136>
				us_buffer_length = ul_frame_size - tmp_ul_frame_size;
  40056e:	ebab 0807 	sub.w	r8, fp, r7
  400572:	fa1f f888 	uxth.w	r8, r8
  400576:	e01a      	b.n	4005ae <gmac_dev_read+0x13a>
					p_rx_td = &p_gmac_queue->p_rx_dscr[p_gmac_queue->us_rx_idx];
  400578:	9b02      	ldr	r3, [sp, #8]
  40057a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40057e:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
					circ_inc(&p_gmac_queue->us_rx_idx, p_gmac_queue->us_rx_list_size);
  400582:	4c2b      	ldr	r4, [pc, #172]	; (400630 <gmac_dev_read+0x1bc>)
  400584:	9e00      	ldr	r6, [sp, #0]
					p_rx_td = &p_gmac_queue->p_rx_dscr[p_gmac_queue->us_rx_idx];
  400586:	8c69      	ldrh	r1, [r5, #34]	; 0x22
  400588:	68ea      	ldr	r2, [r5, #12]
					p_rx_td->addr.val &= ~(GMAC_RXD_OWNERSHIP);
  40058a:	f852 3031 	ldr.w	r3, [r2, r1, lsl #3]
  40058e:	f023 0301 	bic.w	r3, r3, #1
  400592:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
					circ_inc(&p_gmac_queue->us_rx_idx, p_gmac_queue->us_rx_list_size);
  400596:	8c29      	ldrh	r1, [r5, #32]
  400598:	4630      	mov	r0, r6
  40059a:	47a0      	blx	r4
				} while (us_tmp_idx != p_gmac_queue->us_rx_idx);
  40059c:	8c6a      	ldrh	r2, [r5, #34]	; 0x22
  40059e:	f8bd 3016 	ldrh.w	r3, [sp, #22]
  4005a2:	429a      	cmp	r2, r3
  4005a4:	d1ef      	bne.n	400586 <gmac_dev_read+0x112>
				return GMAC_RX_ERROR;
  4005a6:	2003      	movs	r0, #3
  4005a8:	e03a      	b.n	400620 <gmac_dev_read+0x1ac>
			us_buffer_length = GMAC_RX_UNITSIZE;
  4005aa:	f04f 0880 	mov.w	r8, #128	; 0x80
					(void *)(p_rx_td->addr.val & GMAC_RXD_ADDR_MASK),
  4005ae:	6821      	ldr	r1, [r4, #0]
			memcpy(p_tmp_frame,
  4005b0:	4642      	mov	r2, r8
  4005b2:	f021 0103 	bic.w	r1, r1, #3
  4005b6:	4648      	mov	r0, r9
  4005b8:	4b1e      	ldr	r3, [pc, #120]	; (400634 <gmac_dev_read+0x1c0>)
  4005ba:	4798      	blx	r3
			p_tmp_frame += us_buffer_length;
  4005bc:	44c1      	add	r9, r8
			tmp_ul_frame_size += us_buffer_length;
  4005be:	4447      	add	r7, r8
			if ((p_rx_td->status.val & GMAC_RXD_EOF) == GMAC_RXD_EOF) {
  4005c0:	6863      	ldr	r3, [r4, #4]
  4005c2:	f413 4f00 	tst.w	r3, #32768	; 0x8000
  4005c6:	d102      	bne.n	4005ce <gmac_dev_read+0x15a>
  4005c8:	f04f 0801 	mov.w	r8, #1
  4005cc:	e792      	b.n	4004f4 <gmac_dev_read+0x80>
				*p_rcv_size = (p_rx_td->status.val & GMAC_RXD_LEN_MASK);
  4005ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
  4005d2:	9a10      	ldr	r2, [sp, #64]	; 0x40
  4005d4:	6013      	str	r3, [r2, #0]
				while (p_gmac_queue->us_rx_idx != us_tmp_idx) {
  4005d6:	9b03      	ldr	r3, [sp, #12]
  4005d8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4005dc:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
  4005e0:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
  4005e2:	459a      	cmp	sl, r3
  4005e4:	d014      	beq.n	400610 <gmac_dev_read+0x19c>
					p_rx_td = &p_gmac_queue->p_rx_dscr[p_gmac_queue->us_rx_idx];
  4005e6:	9a02      	ldr	r2, [sp, #8]
  4005e8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  4005ec:	eb05 05c2 	add.w	r5, r5, r2, lsl #3
					circ_inc(&p_gmac_queue->us_rx_idx, p_gmac_queue->us_rx_list_size);
  4005f0:	4c0f      	ldr	r4, [pc, #60]	; (400630 <gmac_dev_read+0x1bc>)
					p_rx_td = &p_gmac_queue->p_rx_dscr[p_gmac_queue->us_rx_idx];
  4005f2:	68e9      	ldr	r1, [r5, #12]
					p_rx_td->addr.val &= ~(GMAC_RXD_OWNERSHIP);
  4005f4:	f851 2033 	ldr.w	r2, [r1, r3, lsl #3]
  4005f8:	f022 0201 	bic.w	r2, r2, #1
  4005fc:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
					circ_inc(&p_gmac_queue->us_rx_idx, p_gmac_queue->us_rx_list_size);
  400600:	8c29      	ldrh	r1, [r5, #32]
  400602:	9800      	ldr	r0, [sp, #0]
  400604:	47a0      	blx	r4
				while (p_gmac_queue->us_rx_idx != us_tmp_idx) {
  400606:	8c6b      	ldrh	r3, [r5, #34]	; 0x22
  400608:	f8bd 2016 	ldrh.w	r2, [sp, #22]
  40060c:	429a      	cmp	r2, r3
  40060e:	d1f0      	bne.n	4005f2 <gmac_dev_read+0x17e>
				if (tmp_ul_frame_size < *p_rcv_size) {
  400610:	9b10      	ldr	r3, [sp, #64]	; 0x40
  400612:	6818      	ldr	r0, [r3, #0]
				return GMAC_OK;
  400614:	4287      	cmp	r7, r0
  400616:	bf34      	ite	cc
  400618:	2005      	movcc	r0, #5
  40061a:	2000      	movcs	r0, #0
  40061c:	e000      	b.n	400620 <gmac_dev_read+0x1ac>
	}

	return GMAC_RX_NO_DATA;
  40061e:	2004      	movs	r0, #4
}
  400620:	b007      	add	sp, #28
  400622:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return GMAC_PARAM;
  400626:	2006      	movs	r0, #6
  400628:	e7fa      	b.n	400620 <gmac_dev_read+0x1ac>
	return GMAC_RX_NO_DATA;
  40062a:	2004      	movs	r0, #4
  40062c:	e7f8      	b.n	400620 <gmac_dev_read+0x1ac>
  40062e:	bf00      	nop
  400630:	00400211 	.word	0x00400211
  400634:	00402c81 	.word	0x00402c81

00400638 <gmac_handler>:
 * \brief GMAC Interrupt handler.
 *
 * \param p_gmac_dev   Pointer to GMAC device instance.
 */
void gmac_handler(gmac_device_t* p_gmac_dev, gmac_quelist_t queue_idx)
{
  400638:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40063c:	b085      	sub	sp, #20
  40063e:	4607      	mov	r7, r0
  400640:	460d      	mov	r5, r1
	Gmac *p_hw = p_gmac_dev->p_hw;
  400642:	6806      	ldr	r6, [r0, #0]
	uint32_t ul_tx_status_flag;
#ifdef FREERTOS_USED
	portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
#endif

	gmac_queue_t* p_gmac_queue = &p_gmac_dev->gmac_queue_list[queue_idx];
  400644:	460c      	mov	r4, r1

	if(queue_idx == GMAC_QUE_0) {
  400646:	2900      	cmp	r1, #0
  400648:	d153      	bne.n	4006f2 <gmac_handler+0xba>
	return p_gmac->GMAC_ISR;
  40064a:	6a73      	ldr	r3, [r6, #36]	; 0x24
		ul_isr = gmac_get_interrupt_status(p_hw);
  40064c:	9303      	str	r3, [sp, #12]
	return p_gmac->GMAC_RSR;
  40064e:	6a33      	ldr	r3, [r6, #32]
	} else {
		ul_isr = gmac_get_priority_interrupt_status(p_hw, queue_idx);
	}
	ul_rsr = gmac_get_rx_status(p_hw);
  400650:	9302      	str	r3, [sp, #8]
	return p_gmac->GMAC_TSR;
  400652:	6973      	ldr	r3, [r6, #20]
	ul_tsr = gmac_get_tx_status(p_hw);
  400654:	9301      	str	r3, [sp, #4]
	return p_gmac->GMAC_IMR;
  400656:	6b31      	ldr	r1, [r6, #48]	; 0x30

	ul_isr &= ~(gmac_get_interrupt_mask(p_hw) | 0xF8030300);
  400658:	9b03      	ldr	r3, [sp, #12]
  40065a:	4a49      	ldr	r2, [pc, #292]	; (400780 <gmac_handler+0x148>)
  40065c:	430a      	orrs	r2, r1
  40065e:	ea23 0302 	bic.w	r3, r3, r2
  400662:	9303      	str	r3, [sp, #12]

	/* RX packet */
	if ((ul_isr & GMAC_ISR_RCOMP) || (ul_rsr & GMAC_RSR_REC)) {
  400664:	9b03      	ldr	r3, [sp, #12]
  400666:	f013 0f02 	tst.w	r3, #2
  40066a:	d103      	bne.n	400674 <gmac_handler+0x3c>
  40066c:	9b02      	ldr	r3, [sp, #8]
  40066e:	f013 0f02 	tst.w	r3, #2
  400672:	d014      	beq.n	40069e <gmac_handler+0x66>
		ul_rx_status_flag = GMAC_RSR_REC;

		/* Check OVR */
		if (ul_rsr & GMAC_RSR_RXOVR) {
  400674:	9b02      	ldr	r3, [sp, #8]
  400676:	f003 0304 	and.w	r3, r3, #4
			ul_rx_status_flag |= GMAC_RSR_RXOVR;
  40067a:	2b00      	cmp	r3, #0
  40067c:	bf0c      	ite	eq
  40067e:	2002      	moveq	r0, #2
  400680:	2006      	movne	r0, #6
		}
		/* Check BNA */
		if (ul_rsr & GMAC_RSR_BNA) {
  400682:	9b02      	ldr	r3, [sp, #8]
  400684:	f013 0f01 	tst.w	r3, #1
			ul_rx_status_flag |= GMAC_RSR_BNA;
  400688:	bf18      	it	ne
  40068a:	f040 0001 	orrne.w	r0, r0, #1
	p_gmac->GMAC_RSR = ul_status;
  40068e:	6230      	str	r0, [r6, #32]
		}
		/* Clear status */
		gmac_clear_rx_status(p_hw, ul_rx_status_flag);

		/* Invoke callbacks */
		if (p_gmac_queue->func_rx_cb) {
  400690:	eb05 0385 	add.w	r3, r5, r5, lsl #2
  400694:	eb07 03c3 	add.w	r3, r7, r3, lsl #3
  400698:	695b      	ldr	r3, [r3, #20]
  40069a:	b103      	cbz	r3, 40069e <gmac_handler+0x66>
			p_gmac_queue->func_rx_cb(ul_rx_status_flag);
  40069c:	4798      	blx	r3
		}
	}

	/* TX packet */
	if ((ul_isr & GMAC_ISR_TCOMP) || (ul_tsr & GMAC_TSR_TXCOMP)) {
  40069e:	9b03      	ldr	r3, [sp, #12]
  4006a0:	f013 0f80 	tst.w	r3, #128	; 0x80
  4006a4:	d103      	bne.n	4006ae <gmac_handler+0x76>
  4006a6:	9b01      	ldr	r3, [sp, #4]
  4006a8:	f013 0f20 	tst.w	r3, #32
  4006ac:	d065      	beq.n	40077a <gmac_handler+0x142>
		ul_tx_status_flag = GMAC_TSR_TXCOMP;

		/* Check RLE */
		if (ul_tsr & GMAC_TSR_RLE) {
  4006ae:	9b01      	ldr	r3, [sp, #4]
  4006b0:	f013 0f04 	tst.w	r3, #4
  4006b4:	d123      	bne.n	4006fe <gmac_handler+0xc6>
		ul_tx_status_flag = GMAC_TSR_TXCOMP;
  4006b6:	f04f 0920 	mov.w	r9, #32
			p_tx_cb = &p_gmac_queue->func_tx_cb_list[p_gmac_queue->us_tx_tail];
			gmac_reset_tx_mem(p_gmac_dev, queue_idx);
			gmac_enable_transmit(p_hw, 1);
		}
		/* Check COL */
		if (ul_tsr & GMAC_TSR_COL) {
  4006ba:	9b01      	ldr	r3, [sp, #4]
  4006bc:	f013 0f02 	tst.w	r3, #2
			ul_tx_status_flag |= GMAC_TSR_COL;
  4006c0:	bf18      	it	ne
  4006c2:	f049 0902 	orrne.w	r9, r9, #2
	p_gmac->GMAC_TSR = ul_status;
  4006c6:	f8c6 9014 	str.w	r9, [r6, #20]
		}

		/* Clear status */
		gmac_clear_tx_status(p_hw, ul_tx_status_flag);

		if (!CIRC_EMPTY(p_gmac_queue->us_tx_head, p_gmac_queue->us_tx_tail)) {
  4006ca:	eb05 0385 	add.w	r3, r5, r5, lsl #2
  4006ce:	eb07 03c3 	add.w	r3, r7, r3, lsl #3
  4006d2:	8cda      	ldrh	r2, [r3, #38]	; 0x26
  4006d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
  4006d6:	429a      	cmp	r2, r3
  4006d8:	d037      	beq.n	40074a <gmac_handler+0x112>
				/* Notify upper layer that a packet has been sent */
				if (*p_tx_cb) {
					(*p_tx_cb) (ul_tx_status_flag);
				}

				circ_inc(&p_gmac_queue->us_tx_tail, p_gmac_queue->us_tx_list_size);
  4006da:	1c6e      	adds	r6, r5, #1
  4006dc:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  4006e0:	eb07 06c6 	add.w	r6, r7, r6, lsl #3
				p_tx_td = &p_gmac_queue->p_tx_dscr[p_gmac_queue->us_tx_tail];
  4006e4:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4006e8:	eb07 04c4 	add.w	r4, r7, r4, lsl #3
				circ_inc(&p_gmac_queue->us_tx_tail, p_gmac_queue->us_tx_list_size);
  4006ec:	f8df 8098 	ldr.w	r8, [pc, #152]	; 400788 <gmac_handler+0x150>
  4006f0:	e01c      	b.n	40072c <gmac_handler+0xf4>
	return p_gmac->GMAC_ISRPQ[queue_idx - 1];
  4006f2:	f101 03ff 	add.w	r3, r1, #255	; 0xff
  4006f6:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
		ul_isr = gmac_get_priority_interrupt_status(p_hw, queue_idx);
  4006fa:	9303      	str	r3, [sp, #12]
  4006fc:	e7a7      	b.n	40064e <gmac_handler+0x16>
			gmac_reset_tx_mem(p_gmac_dev, queue_idx);
  4006fe:	4629      	mov	r1, r5
  400700:	4638      	mov	r0, r7
  400702:	4b20      	ldr	r3, [pc, #128]	; (400784 <gmac_handler+0x14c>)
  400704:	4798      	blx	r3
		p_gmac->GMAC_NCR |= GMAC_NCR_TXEN;
  400706:	6833      	ldr	r3, [r6, #0]
  400708:	f043 0308 	orr.w	r3, r3, #8
  40070c:	6033      	str	r3, [r6, #0]
			ul_tx_status_flag = GMAC_TSR_RLE;
  40070e:	f04f 0904 	mov.w	r9, #4
  400712:	e7d2      	b.n	4006ba <gmac_handler+0x82>
				circ_inc(&p_gmac_queue->us_tx_tail, p_gmac_queue->us_tx_list_size);
  400714:	8ca1      	ldrh	r1, [r4, #36]	; 0x24
  400716:	4630      	mov	r0, r6
  400718:	47c0      	blx	r8
			} while (CIRC_CNT(p_gmac_queue->us_tx_head, p_gmac_queue->us_tx_tail,
  40071a:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
  40071c:	8d22      	ldrh	r2, [r4, #40]	; 0x28
  40071e:	1a9b      	subs	r3, r3, r2
  400720:	8ca1      	ldrh	r1, [r4, #36]	; 0x24
  400722:	fb93 f2f1 	sdiv	r2, r3, r1
  400726:	fb01 3312 	mls	r3, r1, r2, r3
  40072a:	b173      	cbz	r3, 40074a <gmac_handler+0x112>
				p_tx_td = &p_gmac_queue->p_tx_dscr[p_gmac_queue->us_tx_tail];
  40072c:	8d22      	ldrh	r2, [r4, #40]	; 0x28
				p_tx_cb = &p_gmac_queue->func_tx_cb_list[p_gmac_queue->us_tx_tail];
  40072e:	69e1      	ldr	r1, [r4, #28]
				if ((p_tx_td->status.val & GMAC_TXD_USED) == 0) {
  400730:	6923      	ldr	r3, [r4, #16]
  400732:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  400736:	685b      	ldr	r3, [r3, #4]
  400738:	2b00      	cmp	r3, #0
  40073a:	da06      	bge.n	40074a <gmac_handler+0x112>
				if (*p_tx_cb) {
  40073c:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
  400740:	2b00      	cmp	r3, #0
  400742:	d0e7      	beq.n	400714 <gmac_handler+0xdc>
					(*p_tx_cb) (ul_tx_status_flag);
  400744:	4648      	mov	r0, r9
  400746:	4798      	blx	r3
  400748:	e7e4      	b.n	400714 <gmac_handler+0xdc>
							p_gmac_queue->us_tx_list_size));
		}

		/* If a wakeup has been scheduled, notify upper layer that it can
		   send other packets, and the sending will be successful. */
		if ((CIRC_SPACE(p_gmac_queue->us_tx_head, p_gmac_queue->us_tx_tail,
  40074a:	eb05 0385 	add.w	r3, r5, r5, lsl #2
  40074e:	eb07 03c3 	add.w	r3, r7, r3, lsl #3
  400752:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
  400754:	8cd9      	ldrh	r1, [r3, #38]	; 0x26
  400756:	3101      	adds	r1, #1
  400758:	1a52      	subs	r2, r2, r1
  40075a:	8c98      	ldrh	r0, [r3, #36]	; 0x24
  40075c:	fb92 f1f0 	sdiv	r1, r2, r0
  400760:	fb00 2211 	mls	r2, r0, r1, r2
				p_gmac_queue->us_tx_list_size) >= p_gmac_queue->uc_wakeup_threshold)
  400764:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
		if ((CIRC_SPACE(p_gmac_queue->us_tx_head, p_gmac_queue->us_tx_tail,
  400768:	429a      	cmp	r2, r3
  40076a:	db06      	blt.n	40077a <gmac_handler+0x142>
				&& p_gmac_queue->func_wakeup_cb) {
  40076c:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  400770:	eb07 05c5 	add.w	r5, r7, r5, lsl #3
  400774:	69ab      	ldr	r3, [r5, #24]
  400776:	b103      	cbz	r3, 40077a <gmac_handler+0x142>
			p_gmac_queue->func_wakeup_cb();
  400778:	4798      	blx	r3
		/* the complete IP stack. */
		xSemaphoreGiveFromISR(netif_notification_semaphore,
				&xHigherPriorityTaskWoken);
		portEND_SWITCHING_ISR(xHigherPriorityTaskWoken);
#endif
}
  40077a:	b005      	add	sp, #20
  40077c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400780:	f8030300 	.word	0xf8030300
  400784:	00400221 	.word	0x00400221
  400788:	00400211 	.word	0x00400211

0040078c <spi_enable_clock>:
  40078c:	b508      	push	{r3, lr}
  40078e:	4b07      	ldr	r3, [pc, #28]	; (4007ac <spi_enable_clock+0x20>)
  400790:	4298      	cmp	r0, r3
  400792:	d003      	beq.n	40079c <spi_enable_clock+0x10>
  400794:	4b06      	ldr	r3, [pc, #24]	; (4007b0 <spi_enable_clock+0x24>)
  400796:	4298      	cmp	r0, r3
  400798:	d004      	beq.n	4007a4 <spi_enable_clock+0x18>
  40079a:	bd08      	pop	{r3, pc}
  40079c:	2015      	movs	r0, #21
  40079e:	4b05      	ldr	r3, [pc, #20]	; (4007b4 <spi_enable_clock+0x28>)
  4007a0:	4798      	blx	r3
  4007a2:	bd08      	pop	{r3, pc}
  4007a4:	202a      	movs	r0, #42	; 0x2a
  4007a6:	4b03      	ldr	r3, [pc, #12]	; (4007b4 <spi_enable_clock+0x28>)
  4007a8:	4798      	blx	r3
  4007aa:	e7f6      	b.n	40079a <spi_enable_clock+0xe>
  4007ac:	40008000 	.word	0x40008000
  4007b0:	40058000 	.word	0x40058000
  4007b4:	0040226d 	.word	0x0040226d

004007b8 <spi_set_peripheral_chip_select_value>:
  4007b8:	6843      	ldr	r3, [r0, #4]
  4007ba:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4007be:	6043      	str	r3, [r0, #4]
  4007c0:	6843      	ldr	r3, [r0, #4]
  4007c2:	0409      	lsls	r1, r1, #16
  4007c4:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4007c8:	4319      	orrs	r1, r3
  4007ca:	6041      	str	r1, [r0, #4]
  4007cc:	4770      	bx	lr

004007ce <spi_set_delay_between_chip_select>:
  4007ce:	6843      	ldr	r3, [r0, #4]
  4007d0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  4007d4:	6043      	str	r3, [r0, #4]
  4007d6:	6843      	ldr	r3, [r0, #4]
  4007d8:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
  4007dc:	6041      	str	r1, [r0, #4]
  4007de:	4770      	bx	lr

004007e0 <spi_read>:
  4007e0:	b410      	push	{r4}
  4007e2:	f643 2399 	movw	r3, #15001	; 0x3a99
  4007e6:	6904      	ldr	r4, [r0, #16]
  4007e8:	f014 0f01 	tst.w	r4, #1
  4007ec:	d103      	bne.n	4007f6 <spi_read+0x16>
  4007ee:	3b01      	subs	r3, #1
  4007f0:	d1f9      	bne.n	4007e6 <spi_read+0x6>
  4007f2:	2001      	movs	r0, #1
  4007f4:	e009      	b.n	40080a <spi_read+0x2a>
  4007f6:	6883      	ldr	r3, [r0, #8]
  4007f8:	6840      	ldr	r0, [r0, #4]
  4007fa:	f010 0f02 	tst.w	r0, #2
  4007fe:	d002      	beq.n	400806 <spi_read+0x26>
  400800:	f3c3 4003 	ubfx	r0, r3, #16, #4
  400804:	7010      	strb	r0, [r2, #0]
  400806:	800b      	strh	r3, [r1, #0]
  400808:	2000      	movs	r0, #0
  40080a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40080e:	4770      	bx	lr

00400810 <spi_write>:
  400810:	b430      	push	{r4, r5}
  400812:	f643 2499 	movw	r4, #15001	; 0x3a99
  400816:	6905      	ldr	r5, [r0, #16]
  400818:	f015 0f02 	tst.w	r5, #2
  40081c:	d103      	bne.n	400826 <spi_write+0x16>
  40081e:	3c01      	subs	r4, #1
  400820:	d1f9      	bne.n	400816 <spi_write+0x6>
  400822:	2001      	movs	r0, #1
  400824:	e00c      	b.n	400840 <spi_write+0x30>
  400826:	6844      	ldr	r4, [r0, #4]
  400828:	f014 0f02 	tst.w	r4, #2
  40082c:	d006      	beq.n	40083c <spi_write+0x2c>
  40082e:	0412      	lsls	r2, r2, #16
  400830:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  400834:	4311      	orrs	r1, r2
  400836:	b10b      	cbz	r3, 40083c <spi_write+0x2c>
  400838:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
  40083c:	60c1      	str	r1, [r0, #12]
  40083e:	2000      	movs	r0, #0
  400840:	bc30      	pop	{r4, r5}
  400842:	4770      	bx	lr

00400844 <spi_set_clock_polarity>:
  400844:	b932      	cbnz	r2, 400854 <spi_set_clock_polarity+0x10>
  400846:	eb00 0081 	add.w	r0, r0, r1, lsl #2
  40084a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40084c:	f023 0301 	bic.w	r3, r3, #1
  400850:	6303      	str	r3, [r0, #48]	; 0x30
  400852:	4770      	bx	lr
  400854:	eb00 0081 	add.w	r0, r0, r1, lsl #2
  400858:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40085a:	f043 0301 	orr.w	r3, r3, #1
  40085e:	6303      	str	r3, [r0, #48]	; 0x30
  400860:	4770      	bx	lr

00400862 <spi_set_clock_phase>:
  400862:	b932      	cbnz	r2, 400872 <spi_set_clock_phase+0x10>
  400864:	eb00 0081 	add.w	r0, r0, r1, lsl #2
  400868:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40086a:	f023 0302 	bic.w	r3, r3, #2
  40086e:	6303      	str	r3, [r0, #48]	; 0x30
  400870:	4770      	bx	lr
  400872:	eb00 0081 	add.w	r0, r0, r1, lsl #2
  400876:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400878:	f043 0302 	orr.w	r3, r3, #2
  40087c:	6303      	str	r3, [r0, #48]	; 0x30
  40087e:	4770      	bx	lr

00400880 <spi_configure_cs_behavior>:
  400880:	2a04      	cmp	r2, #4
  400882:	d003      	beq.n	40088c <spi_configure_cs_behavior+0xc>
  400884:	b16a      	cbz	r2, 4008a2 <spi_configure_cs_behavior+0x22>
  400886:	2a08      	cmp	r2, #8
  400888:	d016      	beq.n	4008b8 <spi_configure_cs_behavior+0x38>
  40088a:	4770      	bx	lr
  40088c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
  400890:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400892:	f023 0308 	bic.w	r3, r3, #8
  400896:	6303      	str	r3, [r0, #48]	; 0x30
  400898:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40089a:	f043 0304 	orr.w	r3, r3, #4
  40089e:	6303      	str	r3, [r0, #48]	; 0x30
  4008a0:	4770      	bx	lr
  4008a2:	eb00 0081 	add.w	r0, r0, r1, lsl #2
  4008a6:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4008a8:	f023 0308 	bic.w	r3, r3, #8
  4008ac:	6303      	str	r3, [r0, #48]	; 0x30
  4008ae:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4008b0:	f023 0304 	bic.w	r3, r3, #4
  4008b4:	6303      	str	r3, [r0, #48]	; 0x30
  4008b6:	4770      	bx	lr
  4008b8:	eb00 0081 	add.w	r0, r0, r1, lsl #2
  4008bc:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4008be:	f043 0308 	orr.w	r3, r3, #8
  4008c2:	6303      	str	r3, [r0, #48]	; 0x30
  4008c4:	e7e1      	b.n	40088a <spi_configure_cs_behavior+0xa>

004008c6 <spi_set_bits_per_transfer>:
  4008c6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
  4008ca:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4008cc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  4008d0:	630b      	str	r3, [r1, #48]	; 0x30
  4008d2:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4008d4:	431a      	orrs	r2, r3
  4008d6:	630a      	str	r2, [r1, #48]	; 0x30
  4008d8:	4770      	bx	lr

004008da <spi_set_baudrate_div>:
  4008da:	b17a      	cbz	r2, 4008fc <spi_set_baudrate_div+0x22>
  4008dc:	b410      	push	{r4}
  4008de:	4614      	mov	r4, r2
  4008e0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
  4008e4:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4008e6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4008ea:	630b      	str	r3, [r1, #48]	; 0x30
  4008ec:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4008ee:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  4008f2:	630a      	str	r2, [r1, #48]	; 0x30
  4008f4:	2000      	movs	r0, #0
  4008f6:	f85d 4b04 	ldr.w	r4, [sp], #4
  4008fa:	4770      	bx	lr
  4008fc:	f04f 30ff 	mov.w	r0, #4294967295
  400900:	4770      	bx	lr

00400902 <spi_set_transfer_delay>:
  400902:	b410      	push	{r4}
  400904:	eb00 0181 	add.w	r1, r0, r1, lsl #2
  400908:	6b08      	ldr	r0, [r1, #48]	; 0x30
  40090a:	b280      	uxth	r0, r0
  40090c:	6308      	str	r0, [r1, #48]	; 0x30
  40090e:	6b0c      	ldr	r4, [r1, #48]	; 0x30
  400910:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
  400914:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  400918:	630b      	str	r3, [r1, #48]	; 0x30
  40091a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40091e:	4770      	bx	lr

00400920 <usart_set_async_baudrate>:
  400920:	b410      	push	{r4}
  400922:	010b      	lsls	r3, r1, #4
  400924:	4293      	cmp	r3, r2
  400926:	d914      	bls.n	400952 <usart_set_async_baudrate+0x32>
  400928:	00c9      	lsls	r1, r1, #3
  40092a:	084b      	lsrs	r3, r1, #1
  40092c:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  400930:	fbb2 f2f1 	udiv	r2, r2, r1
  400934:	08d3      	lsrs	r3, r2, #3
  400936:	1e5c      	subs	r4, r3, #1
  400938:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  40093c:	428c      	cmp	r4, r1
  40093e:	d901      	bls.n	400944 <usart_set_async_baudrate+0x24>
  400940:	2001      	movs	r0, #1
  400942:	e017      	b.n	400974 <usart_set_async_baudrate+0x54>
  400944:	6841      	ldr	r1, [r0, #4]
  400946:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  40094a:	6041      	str	r1, [r0, #4]
  40094c:	e00c      	b.n	400968 <usart_set_async_baudrate+0x48>
  40094e:	2001      	movs	r0, #1
  400950:	e010      	b.n	400974 <usart_set_async_baudrate+0x54>
  400952:	0859      	lsrs	r1, r3, #1
  400954:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  400958:	fbb2 f2f3 	udiv	r2, r2, r3
  40095c:	08d3      	lsrs	r3, r2, #3
  40095e:	1e5c      	subs	r4, r3, #1
  400960:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400964:	428c      	cmp	r4, r1
  400966:	d8f2      	bhi.n	40094e <usart_set_async_baudrate+0x2e>
  400968:	0412      	lsls	r2, r2, #16
  40096a:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  40096e:	431a      	orrs	r2, r3
  400970:	6202      	str	r2, [r0, #32]
  400972:	2000      	movs	r0, #0
  400974:	f85d 4b04 	ldr.w	r4, [sp], #4
  400978:	4770      	bx	lr
	...

0040097c <usart_reset>:
  40097c:	4b08      	ldr	r3, [pc, #32]	; (4009a0 <usart_reset+0x24>)
  40097e:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
  400982:	2300      	movs	r3, #0
  400984:	6043      	str	r3, [r0, #4]
  400986:	6243      	str	r3, [r0, #36]	; 0x24
  400988:	6283      	str	r3, [r0, #40]	; 0x28
  40098a:	2388      	movs	r3, #136	; 0x88
  40098c:	6003      	str	r3, [r0, #0]
  40098e:	2324      	movs	r3, #36	; 0x24
  400990:	6003      	str	r3, [r0, #0]
  400992:	f44f 7380 	mov.w	r3, #256	; 0x100
  400996:	6003      	str	r3, [r0, #0]
  400998:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  40099c:	6003      	str	r3, [r0, #0]
  40099e:	4770      	bx	lr
  4009a0:	55534100 	.word	0x55534100

004009a4 <usart_init_rs232>:
  4009a4:	b570      	push	{r4, r5, r6, lr}
  4009a6:	4605      	mov	r5, r0
  4009a8:	460c      	mov	r4, r1
  4009aa:	4616      	mov	r6, r2
  4009ac:	4b0f      	ldr	r3, [pc, #60]	; (4009ec <usart_init_rs232+0x48>)
  4009ae:	4798      	blx	r3
  4009b0:	2200      	movs	r2, #0
  4009b2:	4b0f      	ldr	r3, [pc, #60]	; (4009f0 <usart_init_rs232+0x4c>)
  4009b4:	601a      	str	r2, [r3, #0]
  4009b6:	b1a4      	cbz	r4, 4009e2 <usart_init_rs232+0x3e>
  4009b8:	4632      	mov	r2, r6
  4009ba:	6821      	ldr	r1, [r4, #0]
  4009bc:	4628      	mov	r0, r5
  4009be:	4b0d      	ldr	r3, [pc, #52]	; (4009f4 <usart_init_rs232+0x50>)
  4009c0:	4798      	blx	r3
  4009c2:	4602      	mov	r2, r0
  4009c4:	b978      	cbnz	r0, 4009e6 <usart_init_rs232+0x42>
  4009c6:	6863      	ldr	r3, [r4, #4]
  4009c8:	68a1      	ldr	r1, [r4, #8]
  4009ca:	430b      	orrs	r3, r1
  4009cc:	6921      	ldr	r1, [r4, #16]
  4009ce:	430b      	orrs	r3, r1
  4009d0:	68e1      	ldr	r1, [r4, #12]
  4009d2:	430b      	orrs	r3, r1
  4009d4:	4906      	ldr	r1, [pc, #24]	; (4009f0 <usart_init_rs232+0x4c>)
  4009d6:	600b      	str	r3, [r1, #0]
  4009d8:	6869      	ldr	r1, [r5, #4]
  4009da:	430b      	orrs	r3, r1
  4009dc:	606b      	str	r3, [r5, #4]
  4009de:	4610      	mov	r0, r2
  4009e0:	bd70      	pop	{r4, r5, r6, pc}
  4009e2:	2201      	movs	r2, #1
  4009e4:	e7fb      	b.n	4009de <usart_init_rs232+0x3a>
  4009e6:	2201      	movs	r2, #1
  4009e8:	e7f9      	b.n	4009de <usart_init_rs232+0x3a>
  4009ea:	bf00      	nop
  4009ec:	0040097d 	.word	0x0040097d
  4009f0:	20407228 	.word	0x20407228
  4009f4:	00400921 	.word	0x00400921

004009f8 <usart_enable_tx>:
  4009f8:	2340      	movs	r3, #64	; 0x40
  4009fa:	6003      	str	r3, [r0, #0]
  4009fc:	4770      	bx	lr

004009fe <usart_enable_rx>:
  4009fe:	2310      	movs	r3, #16
  400a00:	6003      	str	r3, [r0, #0]
  400a02:	4770      	bx	lr

00400a04 <usart_write>:
  400a04:	6943      	ldr	r3, [r0, #20]
  400a06:	f013 0f02 	tst.w	r3, #2
  400a0a:	d004      	beq.n	400a16 <usart_write+0x12>
  400a0c:	f3c1 0108 	ubfx	r1, r1, #0, #9
  400a10:	61c1      	str	r1, [r0, #28]
  400a12:	2000      	movs	r0, #0
  400a14:	4770      	bx	lr
  400a16:	2001      	movs	r0, #1
  400a18:	4770      	bx	lr

00400a1a <usart_read>:
  400a1a:	6943      	ldr	r3, [r0, #20]
  400a1c:	f013 0f01 	tst.w	r3, #1
  400a20:	d005      	beq.n	400a2e <usart_read+0x14>
  400a22:	6983      	ldr	r3, [r0, #24]
  400a24:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400a28:	600b      	str	r3, [r1, #0]
  400a2a:	2000      	movs	r0, #0
  400a2c:	4770      	bx	lr
  400a2e:	2001      	movs	r0, #1
  400a30:	4770      	bx	lr
	...

00400a34 <read_dev_gmac>:

#include "GMAC_Artnet.h"
#include "softLib/Art-Net/Art-Net.h"

uint32_t read_dev_gmac(void)
{
  400a34:	b510      	push	{r4, lr}
  400a36:	b082      	sub	sp, #8
	return gmac_dev_read(&gs_gmac_dev, GMAC_QUE_0, (uint8_t *) gs_uc_eth_buffer_rx, sizeof(gs_uc_eth_buffer_rx), &ul_frm_size_rx);
  400a38:	4b05      	ldr	r3, [pc, #20]	; (400a50 <read_dev_gmac+0x1c>)
  400a3a:	9300      	str	r3, [sp, #0]
  400a3c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
  400a40:	4a04      	ldr	r2, [pc, #16]	; (400a54 <read_dev_gmac+0x20>)
  400a42:	2100      	movs	r1, #0
  400a44:	4804      	ldr	r0, [pc, #16]	; (400a58 <read_dev_gmac+0x24>)
  400a46:	4c05      	ldr	r4, [pc, #20]	; (400a5c <read_dev_gmac+0x28>)
  400a48:	47a0      	blx	r4
}
  400a4a:	b002      	add	sp, #8
  400a4c:	bd10      	pop	{r4, pc}
  400a4e:	bf00      	nop
  400a50:	204082d0 	.word	0x204082d0
  400a54:	204075d4 	.word	0x204075d4
  400a58:	204074dc 	.word	0x204074dc
  400a5c:	00400475 	.word	0x00400475

00400a60 <at24mac_get_mac_address>:
	}
}

#ifdef ETH_SUPPORT_AT24MAC
void at24mac_get_mac_address(void)
{
  400a60:	b510      	push	{r4, lr}
  400a62:	b08c      	sub	sp, #48	; 0x30
	twihs_options_t opt;
	twihs_packet_t packet_mac_addr;
	uint8_t orginal_mac_addr[BOARD_AT24MAC_PAGE_SIZE];

	/* Enable TWI peripheral */
	pmc_enable_periph_clk(ID_TWIHS0);
  400a64:	2013      	movs	r0, #19
  400a66:	4b1a      	ldr	r3, [pc, #104]	; (400ad0 <at24mac_get_mac_address+0x70>)
  400a68:	4798      	blx	r3

	/* Init TWI peripheral */
	opt.master_clk = sysclk_get_cpu_hz();
  400a6a:	4b1a      	ldr	r3, [pc, #104]	; (400ad4 <at24mac_get_mac_address+0x74>)
  400a6c:	9309      	str	r3, [sp, #36]	; 0x24
	opt.speed = BOARD_AT24MAC_TWIHS_CLK;
  400a6e:	4b1a      	ldr	r3, [pc, #104]	; (400ad8 <at24mac_get_mac_address+0x78>)
  400a70:	930a      	str	r3, [sp, #40]	; 0x28
	twihs_master_init(BOARD_AT24MAC_TWIHS, &opt);
  400a72:	4c1a      	ldr	r4, [pc, #104]	; (400adc <at24mac_get_mac_address+0x7c>)
  400a74:	a909      	add	r1, sp, #36	; 0x24
  400a76:	4620      	mov	r0, r4
  400a78:	4b19      	ldr	r3, [pc, #100]	; (400ae0 <at24mac_get_mac_address+0x80>)
  400a7a:	4798      	blx	r3

	/* MAC address */
	packet_mac_addr.chip = BOARD_AT24MAC_ADDRESS;
  400a7c:	2357      	movs	r3, #87	; 0x57
  400a7e:	f88d 3020 	strb.w	r3, [sp, #32]
	packet_mac_addr.addr[0] = 0x9A;
  400a82:	239a      	movs	r3, #154	; 0x9a
  400a84:	f88d 3010 	strb.w	r3, [sp, #16]
	packet_mac_addr.addr_length = 1;
  400a88:	2301      	movs	r3, #1
  400a8a:	9305      	str	r3, [sp, #20]
	packet_mac_addr.buffer = orginal_mac_addr;
  400a8c:	f8cd d018 	str.w	sp, [sp, #24]
	packet_mac_addr.length = BOARD_AT24MAC_PAGE_SIZE;
  400a90:	2310      	movs	r3, #16
  400a92:	9307      	str	r3, [sp, #28]

	twihs_master_read(BOARD_AT24MAC_TWIHS, &packet_mac_addr);
  400a94:	eb0d 0103 	add.w	r1, sp, r3
  400a98:	4620      	mov	r0, r4
  400a9a:	4b12      	ldr	r3, [pc, #72]	; (400ae4 <at24mac_get_mac_address+0x84>)
  400a9c:	4798      	blx	r3

	if ((orginal_mac_addr[0] == 0xFC) && (orginal_mac_addr[1] == 0xC2)
  400a9e:	f89d 3000 	ldrb.w	r3, [sp]
  400aa2:	2bfc      	cmp	r3, #252	; 0xfc
  400aa4:	d001      	beq.n	400aaa <at24mac_get_mac_address+0x4a>
	&& (orginal_mac_addr[2] == 0x3D)) {
		for (uint8_t i = 0; i < 6; i++)
		gs_uc_mac_address[i] = orginal_mac_addr[i];
	}
}
  400aa6:	b00c      	add	sp, #48	; 0x30
  400aa8:	bd10      	pop	{r4, pc}
	if ((orginal_mac_addr[0] == 0xFC) && (orginal_mac_addr[1] == 0xC2)
  400aaa:	f89d 3001 	ldrb.w	r3, [sp, #1]
  400aae:	2bc2      	cmp	r3, #194	; 0xc2
  400ab0:	d1f9      	bne.n	400aa6 <at24mac_get_mac_address+0x46>
	&& (orginal_mac_addr[2] == 0x3D)) {
  400ab2:	f89d 3002 	ldrb.w	r3, [sp, #2]
  400ab6:	2b3d      	cmp	r3, #61	; 0x3d
  400ab8:	d1f5      	bne.n	400aa6 <at24mac_get_mac_address+0x46>
  400aba:	466b      	mov	r3, sp
  400abc:	4a0a      	ldr	r2, [pc, #40]	; (400ae8 <at24mac_get_mac_address+0x88>)
  400abe:	f10d 0006 	add.w	r0, sp, #6
		gs_uc_mac_address[i] = orginal_mac_addr[i];
  400ac2:	f813 1b01 	ldrb.w	r1, [r3], #1
  400ac6:	f802 1b01 	strb.w	r1, [r2], #1
		for (uint8_t i = 0; i < 6; i++)
  400aca:	4283      	cmp	r3, r0
  400acc:	d1f9      	bne.n	400ac2 <at24mac_get_mac_address+0x62>
  400ace:	e7ea      	b.n	400aa6 <at24mac_get_mac_address+0x46>
  400ad0:	0040226d 	.word	0x0040226d
  400ad4:	11e1a300 	.word	0x11e1a300
  400ad8:	00061a80 	.word	0x00061a80
  400adc:	40018000 	.word	0x40018000
  400ae0:	00401b9d 	.word	0x00401b9d
  400ae4:	00401bd1 	.word	0x00401bd1
  400ae8:	20400018 	.word	0x20400018

00400aec <init_gmac_ethernet>:
{
  400aec:	b538      	push	{r3, r4, r5, lr}
	at24mac_get_mac_address();
  400aee:	4b28      	ldr	r3, [pc, #160]	; (400b90 <init_gmac_ethernet+0xa4>)
  400af0:	4798      	blx	r3
	ul_delay = sysclk_get_cpu_hz() / 1000 / 3 * 400;
  400af2:	4a28      	ldr	r2, [pc, #160]	; (400b94 <init_gmac_ethernet+0xa8>)
  400af4:	4b28      	ldr	r3, [pc, #160]	; (400b98 <init_gmac_ethernet+0xac>)
  400af6:	601a      	str	r2, [r3, #0]
	while (ul_delay--);
  400af8:	461a      	mov	r2, r3
  400afa:	6813      	ldr	r3, [r2, #0]
  400afc:	1e59      	subs	r1, r3, #1
  400afe:	6011      	str	r1, [r2, #0]
  400b00:	2b00      	cmp	r3, #0
  400b02:	d1fa      	bne.n	400afa <init_gmac_ethernet+0xe>
	pmc_enable_periph_clk(ID_GMAC);
  400b04:	2027      	movs	r0, #39	; 0x27
  400b06:	4b25      	ldr	r3, [pc, #148]	; (400b9c <init_gmac_ethernet+0xb0>)
  400b08:	4798      	blx	r3
	gmac_option.uc_copy_all_frame = 0;
  400b0a:	4a25      	ldr	r2, [pc, #148]	; (400ba0 <init_gmac_ethernet+0xb4>)
  400b0c:	2500      	movs	r5, #0
  400b0e:	7015      	strb	r5, [r2, #0]
	gmac_option.uc_no_boardcast = 0;
  400b10:	7055      	strb	r5, [r2, #1]
	memcpy(gmac_option.uc_mac_addr, gs_uc_mac_address, sizeof(gs_uc_mac_address));
  400b12:	4b24      	ldr	r3, [pc, #144]	; (400ba4 <init_gmac_ethernet+0xb8>)
  400b14:	6818      	ldr	r0, [r3, #0]
  400b16:	f8c2 0002 	str.w	r0, [r2, #2]
  400b1a:	889b      	ldrh	r3, [r3, #4]
  400b1c:	80d3      	strh	r3, [r2, #6]
	gs_gmac_dev.p_hw = GMAC;
  400b1e:	4922      	ldr	r1, [pc, #136]	; (400ba8 <init_gmac_ethernet+0xbc>)
  400b20:	4c22      	ldr	r4, [pc, #136]	; (400bac <init_gmac_ethernet+0xc0>)
  400b22:	600c      	str	r4, [r1, #0]
	gmac_dev_init(GMAC, &gs_gmac_dev, &gmac_option);
  400b24:	4620      	mov	r0, r4
  400b26:	4b22      	ldr	r3, [pc, #136]	; (400bb0 <init_gmac_ethernet+0xc4>)
  400b28:	4798      	blx	r3
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400b2a:	2280      	movs	r2, #128	; 0x80
  400b2c:	4b21      	ldr	r3, [pc, #132]	; (400bb4 <init_gmac_ethernet+0xc8>)
  400b2e:	605a      	str	r2, [r3, #4]
	if (ethernet_phy_init(GMAC, BOARD_GMAC_PHY_ADDR, sysclk_get_cpu_hz())
  400b30:	4a21      	ldr	r2, [pc, #132]	; (400bb8 <init_gmac_ethernet+0xcc>)
  400b32:	4629      	mov	r1, r5
  400b34:	4620      	mov	r0, r4
  400b36:	4b21      	ldr	r3, [pc, #132]	; (400bbc <init_gmac_ethernet+0xd0>)
  400b38:	4798      	blx	r3
  400b3a:	b9c8      	cbnz	r0, 400b70 <init_gmac_ethernet+0x84>
	if (ethernet_phy_auto_negotiate(GMAC, BOARD_GMAC_PHY_ADDR) != GMAC_OK) {
  400b3c:	2100      	movs	r1, #0
  400b3e:	481b      	ldr	r0, [pc, #108]	; (400bac <init_gmac_ethernet+0xc0>)
  400b40:	4b1f      	ldr	r3, [pc, #124]	; (400bc0 <init_gmac_ethernet+0xd4>)
  400b42:	4798      	blx	r3
  400b44:	b9c8      	cbnz	r0, 400b7a <init_gmac_ethernet+0x8e>
	while (ethernet_phy_set_link(GMAC, BOARD_GMAC_PHY_ADDR, 1) != GMAC_OK) {
  400b46:	2201      	movs	r2, #1
  400b48:	2100      	movs	r1, #0
  400b4a:	4818      	ldr	r0, [pc, #96]	; (400bac <init_gmac_ethernet+0xc0>)
  400b4c:	4b1d      	ldr	r3, [pc, #116]	; (400bc4 <init_gmac_ethernet+0xd8>)
  400b4e:	4798      	blx	r3
  400b50:	b9c0      	cbnz	r0, 400b84 <init_gmac_ethernet+0x98>
		p_artAddr.IP[i] = gs_uc_ip_address[i];
  400b52:	4b1d      	ldr	r3, [pc, #116]	; (400bc8 <init_gmac_ethernet+0xdc>)
  400b54:	4a1d      	ldr	r2, [pc, #116]	; (400bcc <init_gmac_ethernet+0xe0>)
  400b56:	7811      	ldrb	r1, [r2, #0]
  400b58:	7019      	strb	r1, [r3, #0]
  400b5a:	7851      	ldrb	r1, [r2, #1]
  400b5c:	7059      	strb	r1, [r3, #1]
  400b5e:	7891      	ldrb	r1, [r2, #2]
  400b60:	7099      	strb	r1, [r3, #2]
  400b62:	78d2      	ldrb	r2, [r2, #3]
  400b64:	70da      	strb	r2, [r3, #3]
	p_artAddr.Port = 0x6391;
  400b66:	f246 3291 	movw	r2, #25489	; 0x6391
  400b6a:	809a      	strh	r2, [r3, #4]
	return 1;
  400b6c:	2001      	movs	r0, #1
}
  400b6e:	bd38      	pop	{r3, r4, r5, pc}
		puts("PHY Initialize ERROR!\r");
  400b70:	4817      	ldr	r0, [pc, #92]	; (400bd0 <init_gmac_ethernet+0xe4>)
  400b72:	4b18      	ldr	r3, [pc, #96]	; (400bd4 <init_gmac_ethernet+0xe8>)
  400b74:	4798      	blx	r3
		return 0;
  400b76:	4628      	mov	r0, r5
  400b78:	bd38      	pop	{r3, r4, r5, pc}
		puts("Auto Negotiate ERROR!\r");
  400b7a:	4817      	ldr	r0, [pc, #92]	; (400bd8 <init_gmac_ethernet+0xec>)
  400b7c:	4b15      	ldr	r3, [pc, #84]	; (400bd4 <init_gmac_ethernet+0xe8>)
  400b7e:	4798      	blx	r3
		return 0;
  400b80:	2000      	movs	r0, #0
  400b82:	bd38      	pop	{r3, r4, r5, pc}
		puts("Set link ERROR!\r");
  400b84:	4815      	ldr	r0, [pc, #84]	; (400bdc <init_gmac_ethernet+0xf0>)
  400b86:	4b13      	ldr	r3, [pc, #76]	; (400bd4 <init_gmac_ethernet+0xe8>)
  400b88:	4798      	blx	r3
		return 0;
  400b8a:	2000      	movs	r0, #0
  400b8c:	bd38      	pop	{r3, r4, r5, pc}
  400b8e:	bf00      	nop
  400b90:	00400a61 	.word	0x00400a61
  400b94:	02625a00 	.word	0x02625a00
  400b98:	204075d0 	.word	0x204075d0
  400b9c:	0040226d 	.word	0x0040226d
  400ba0:	20407bd4 	.word	0x20407bd4
  400ba4:	20400018 	.word	0x20400018
  400ba8:	204074dc 	.word	0x204074dc
  400bac:	40050000 	.word	0x40050000
  400bb0:	00400311 	.word	0x00400311
  400bb4:	e000e100 	.word	0xe000e100
  400bb8:	11e1a300 	.word	0x11e1a300
  400bbc:	00401989 	.word	0x00401989
  400bc0:	0040178d 	.word	0x0040178d
  400bc4:	00401699 	.word	0x00401699
  400bc8:	204082d4 	.word	0x204082d4
  400bcc:	20400014 	.word	0x20400014
  400bd0:	004059c8 	.word	0x004059c8
  400bd4:	00402eed 	.word	0x00402eed
  400bd8:	004059e0 	.word	0x004059e0
  400bdc:	004059f8 	.word	0x004059f8

00400be0 <GMAC_Handler>:

/**
 * \brief GMAC interrupt handler.
 */
void GMAC_Handler(void)
{
  400be0:	b508      	push	{r3, lr}
	gmac_handler(&gs_gmac_dev, GMAC_QUE_0);
  400be2:	2100      	movs	r1, #0
  400be4:	4801      	ldr	r0, [pc, #4]	; (400bec <GMAC_Handler+0xc>)
  400be6:	4b02      	ldr	r3, [pc, #8]	; (400bf0 <GMAC_Handler+0x10>)
  400be8:	4798      	blx	r3
  400bea:	bd08      	pop	{r3, pc}
  400bec:	204074dc 	.word	0x204074dc
  400bf0:	00400639 	.word	0x00400639

00400bf4 <compareArray>:
}

char compareArray(uint8_t a[],uint8_t b[],uint8_t size)	
{
	int i;
	for(i=0;i<size;i++){
  400bf4:	b1a2      	cbz	r2, 400c20 <compareArray+0x2c>
{
  400bf6:	b430      	push	{r4, r5}
  400bf8:	4614      	mov	r4, r2
		if(a[i]!=b[i])
  400bfa:	7802      	ldrb	r2, [r0, #0]
  400bfc:	780b      	ldrb	r3, [r1, #0]
  400bfe:	429a      	cmp	r2, r3
  400c00:	d110      	bne.n	400c24 <compareArray+0x30>
  400c02:	1c43      	adds	r3, r0, #1
  400c04:	4420      	add	r0, r4
	for(i=0;i<size;i++){
  400c06:	4283      	cmp	r3, r0
  400c08:	d007      	beq.n	400c1a <compareArray+0x26>
		if(a[i]!=b[i])
  400c0a:	f813 4b01 	ldrb.w	r4, [r3], #1
  400c0e:	f811 5f01 	ldrb.w	r5, [r1, #1]!
  400c12:	42a5      	cmp	r5, r4
  400c14:	d0f7      	beq.n	400c06 <compareArray+0x12>
		return 1;
  400c16:	2001      	movs	r0, #1
  400c18:	e000      	b.n	400c1c <compareArray+0x28>
	}
	return 0;
  400c1a:	2000      	movs	r0, #0
  400c1c:	bc30      	pop	{r4, r5}
  400c1e:	4770      	bx	lr
	return 0;
  400c20:	2000      	movs	r0, #0
  400c22:	4770      	bx	lr
		return 1;
  400c24:	2001      	movs	r0, #1
  400c26:	e7f9      	b.n	400c1c <compareArray+0x28>

00400c28 <gmac_process_eth_packet>:
{
  400c28:	b5f0      	push	{r4, r5, r6, r7, lr}
  400c2a:	b083      	sub	sp, #12
	us_pkt_format = SWAP16(p_eth->et_protlen);
  400c2c:	8982      	ldrh	r2, [r0, #12]
  400c2e:	0a13      	lsrs	r3, r2, #8
  400c30:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  400c34:	b29b      	uxth	r3, r3
	if (us_pkt_format == ETH_PROT_IP)
  400c36:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
  400c3a:	d005      	beq.n	400c48 <gmac_process_eth_packet+0x20>
		printf("=== Default w_pkt_format= 0x%X===\n\r", us_pkt_format);
  400c3c:	4619      	mov	r1, r3
  400c3e:	4847      	ldr	r0, [pc, #284]	; (400d5c <gmac_process_eth_packet+0x134>)
  400c40:	4b47      	ldr	r3, [pc, #284]	; (400d60 <gmac_process_eth_packet+0x138>)
  400c42:	4798      	blx	r3
}
  400c44:	b003      	add	sp, #12
  400c46:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400c48:	4604      	mov	r4, r0
	if (p_ip_header ->ip_p == IP_PROT_UDP)
  400c4a:	7dc3      	ldrb	r3, [r0, #23]
		if (ul_size > hdr_len)
  400c4c:	2b11      	cmp	r3, #17
  400c4e:	d1f9      	bne.n	400c44 <gmac_process_eth_packet+0x1c>
  400c50:	292a      	cmp	r1, #42	; 0x2a
  400c52:	d9f7      	bls.n	400c44 <gmac_process_eth_packet+0x1c>
  400c54:	f100 0329 	add.w	r3, r0, #41	; 0x29
  400c58:	f10d 32ff 	add.w	r2, sp, #4294967295
  400c5c:	3031      	adds	r0, #49	; 0x31
				controle[i] = p_uc_data[hdr_len+i];
  400c5e:	f813 1f01 	ldrb.w	r1, [r3, #1]!
  400c62:	f802 1f01 	strb.w	r1, [r2, #1]!
			for (i = 0; i < 8; i++)
  400c66:	4283      	cmp	r3, r0
  400c68:	d1f9      	bne.n	400c5e <gmac_process_eth_packet+0x36>
			if (!compareArray(controle, artnet_id, 8))
  400c6a:	2208      	movs	r2, #8
  400c6c:	493d      	ldr	r1, [pc, #244]	; (400d64 <gmac_process_eth_packet+0x13c>)
  400c6e:	4668      	mov	r0, sp
  400c70:	4b3d      	ldr	r3, [pc, #244]	; (400d68 <gmac_process_eth_packet+0x140>)
  400c72:	4798      	blx	r3
  400c74:	2800      	cmp	r0, #0
  400c76:	d1e5      	bne.n	400c44 <gmac_process_eth_packet+0x1c>
	switch (p_art_packet->art_OpCode)
  400c78:	8e63      	ldrh	r3, [r4, #50]	; 0x32
  400c7a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
  400c7e:	d006      	beq.n	400c8e <gmac_process_eth_packet+0x66>
  400c80:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
  400c84:	d058      	beq.n	400d38 <gmac_process_eth_packet+0x110>
		puts("Unimplemented OpCode");
  400c86:	4839      	ldr	r0, [pc, #228]	; (400d6c <gmac_process_eth_packet+0x144>)
  400c88:	4b39      	ldr	r3, [pc, #228]	; (400d70 <gmac_process_eth_packet+0x148>)
  400c8a:	4798      	blx	r3
  400c8c:	e7da      	b.n	400c44 <gmac_process_eth_packet+0x1c>
  400c8e:	f104 032a 	add.w	r3, r4, #42	; 0x2a
  400c92:	4a38      	ldr	r2, [pc, #224]	; (400d74 <gmac_process_eth_packet+0x14c>)
  400c94:	3432      	adds	r4, #50	; 0x32
			p_artPollReply_packet.ID[i] = p_artPoll_packet->ID[i];
  400c96:	f813 1b01 	ldrb.w	r1, [r3], #1
  400c9a:	f802 1f01 	strb.w	r1, [r2, #1]!
		for (uint8_t i = 0; i<8; i++)
  400c9e:	42a3      	cmp	r3, r4
  400ca0:	d1f9      	bne.n	400c96 <gmac_process_eth_packet+0x6e>
		p_artPollReply_packet.OpCode = OpPollReply;
  400ca2:	4c35      	ldr	r4, [pc, #212]	; (400d78 <gmac_process_eth_packet+0x150>)
  400ca4:	f44f 5204 	mov.w	r2, #8448	; 0x2100
  400ca8:	8122      	strh	r2, [r4, #8]
		p_artPollReply_packet.BoxAddr = p_artAddr;
  400caa:	4a34      	ldr	r2, [pc, #208]	; (400d7c <gmac_process_eth_packet+0x154>)
  400cac:	6811      	ldr	r1, [r2, #0]
  400cae:	f8c4 100a 	str.w	r1, [r4, #10]
  400cb2:	8892      	ldrh	r2, [r2, #4]
  400cb4:	81e2      	strh	r2, [r4, #14]
		p_artPollReply_packet.VersionInfoLo = 0x01; //Version 1 of the firmware
  400cb6:	2201      	movs	r2, #1
  400cb8:	7462      	strb	r2, [r4, #17]
		p_artPollReply_packet.OemLo = 0xFF;
  400cba:	22ff      	movs	r2, #255	; 0xff
  400cbc:	7562      	strb	r2, [r4, #21]
		p_artPollReply_packet.Status = 0b00000010;
  400cbe:	2202      	movs	r2, #2
  400cc0:	75e2      	strb	r2, [r4, #23]
		p_artPollReply_packet.EstaManLo = "S";
  400cc2:	4a2f      	ldr	r2, [pc, #188]	; (400d80 <gmac_process_eth_packet+0x158>)
  400cc4:	7622      	strb	r2, [r4, #24]
		p_artPollReply_packet.EstaManHi = "R";
  400cc6:	4a2f      	ldr	r2, [pc, #188]	; (400d84 <gmac_process_eth_packet+0x15c>)
  400cc8:	7662      	strb	r2, [r4, #25]
		strcpy (p_artPollReply_packet.ShortName, "MstrTX");
  400cca:	4a2f      	ldr	r2, [pc, #188]	; (400d88 <gmac_process_eth_packet+0x160>)
  400ccc:	6810      	ldr	r0, [r2, #0]
  400cce:	f8c4 001a 	str.w	r0, [r4, #26]
  400cd2:	8890      	ldrh	r0, [r2, #4]
  400cd4:	7992      	ldrb	r2, [r2, #6]
  400cd6:	83e0      	strh	r0, [r4, #30]
  400cd8:	f884 2020 	strb.w	r2, [r4, #32]
		strcpy (p_artPollReply_packet.LongName, "Masternode for interactive theater system");
  400cdc:	4d2b      	ldr	r5, [pc, #172]	; (400d8c <gmac_process_eth_packet+0x164>)
  400cde:	342c      	adds	r4, #44	; 0x2c
  400ce0:	f105 0720 	add.w	r7, r5, #32
  400ce4:	462e      	mov	r6, r5
  400ce6:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
  400ce8:	6020      	str	r0, [r4, #0]
  400cea:	6061      	str	r1, [r4, #4]
  400cec:	60a2      	str	r2, [r4, #8]
  400cee:	60e3      	str	r3, [r4, #12]
  400cf0:	4635      	mov	r5, r6
  400cf2:	3410      	adds	r4, #16
  400cf4:	42be      	cmp	r6, r7
  400cf6:	d1f5      	bne.n	400ce4 <gmac_process_eth_packet+0xbc>
  400cf8:	cd03      	ldmia	r5!, {r0, r1}
  400cfa:	6020      	str	r0, [r4, #0]
  400cfc:	6061      	str	r1, [r4, #4]
  400cfe:	882b      	ldrh	r3, [r5, #0]
  400d00:	8123      	strh	r3, [r4, #8]
		p_artPollReply_packet.NumPortsLo = 0;
  400d02:	4a1d      	ldr	r2, [pc, #116]	; (400d78 <gmac_process_eth_packet+0x150>)
  400d04:	2300      	movs	r3, #0
  400d06:	f882 30ad 	strb.w	r3, [r2, #173]	; 0xad
		p_artPollReply_packet.GoodOutputA[0] = 0x80;
  400d0a:	2380      	movs	r3, #128	; 0x80
  400d0c:	f882 30b6 	strb.w	r3, [r2, #182]	; 0xb6
  400d10:	4b1f      	ldr	r3, [pc, #124]	; (400d90 <gmac_process_eth_packet+0x168>)
  400d12:	32c8      	adds	r2, #200	; 0xc8
  400d14:	1d98      	adds	r0, r3, #6
			p_artPollReply_packet.Mac[i] = gs_uc_mac_address[i];	
  400d16:	f813 1b01 	ldrb.w	r1, [r3], #1
  400d1a:	f802 1f01 	strb.w	r1, [r2, #1]!
		for (uint8_t i = 0; i < 6; i++)
  400d1e:	4283      	cmp	r3, r0
  400d20:	d1f9      	bne.n	400d16 <gmac_process_eth_packet+0xee>
		p_artPollReply_packet.GoodOutputB[0] = 0b11000000;
  400d22:	4b15      	ldr	r3, [pc, #84]	; (400d78 <gmac_process_eth_packet+0x150>)
  400d24:	22c0      	movs	r2, #192	; 0xc0
  400d26:	f883 20d5 	strb.w	r2, [r3, #213]	; 0xd5
		p_artPollReply_packet.Status3 = 0b010000000;
  400d2a:	2280      	movs	r2, #128	; 0x80
  400d2c:	f883 20d9 	strb.w	r2, [r3, #217]	; 0xd9
		puts("ArtPoll replied\r");
  400d30:	4818      	ldr	r0, [pc, #96]	; (400d94 <gmac_process_eth_packet+0x16c>)
  400d32:	4b0f      	ldr	r3, [pc, #60]	; (400d70 <gmac_process_eth_packet+0x148>)
  400d34:	4798      	blx	r3
  400d36:	e785      	b.n	400c44 <gmac_process_eth_packet+0x1c>
		if (p_artDmx_packet->SubUni == 0 && p_artDmx_packet->Net == 0)
  400d38:	8f23      	ldrh	r3, [r4, #56]	; 0x38
  400d3a:	2b00      	cmp	r3, #0
  400d3c:	d182      	bne.n	400c44 <gmac_process_eth_packet+0x1c>
			memcpy(artnet_data_buffer, p_artDmx_packet->Data, SWAP16(p_artDmx_packet->Length)); //mempcy(dst, src, arraylength);
  400d3e:	8f62      	ldrh	r2, [r4, #58]	; 0x3a
  400d40:	0213      	lsls	r3, r2, #8
  400d42:	b29b      	uxth	r3, r3
  400d44:	ea43 2212 	orr.w	r2, r3, r2, lsr #8
  400d48:	f104 013c 	add.w	r1, r4, #60	; 0x3c
  400d4c:	4812      	ldr	r0, [pc, #72]	; (400d98 <gmac_process_eth_packet+0x170>)
  400d4e:	4b13      	ldr	r3, [pc, #76]	; (400d9c <gmac_process_eth_packet+0x174>)
  400d50:	4798      	blx	r3
			puts("DMX saved\r");
  400d52:	4813      	ldr	r0, [pc, #76]	; (400da0 <gmac_process_eth_packet+0x178>)
  400d54:	4b06      	ldr	r3, [pc, #24]	; (400d70 <gmac_process_eth_packet+0x148>)
  400d56:	4798      	blx	r3
  400d58:	e774      	b.n	400c44 <gmac_process_eth_packet+0x1c>
  400d5a:	bf00      	nop
  400d5c:	004059a4 	.word	0x004059a4
  400d60:	00402c59 	.word	0x00402c59
  400d64:	2040000c 	.word	0x2040000c
  400d68:	00400bf5 	.word	0x00400bf5
  400d6c:	0040598c 	.word	0x0040598c
  400d70:	00402eed 	.word	0x00402eed
  400d74:	20407bdb 	.word	0x20407bdb
  400d78:	20407bdc 	.word	0x20407bdc
  400d7c:	204082d4 	.word	0x204082d4
  400d80:	00405934 	.word	0x00405934
  400d84:	00405ac4 	.word	0x00405ac4
  400d88:	00405938 	.word	0x00405938
  400d8c:	00405940 	.word	0x00405940
  400d90:	20400018 	.word	0x20400018
  400d94:	0040596c 	.word	0x0040596c
  400d98:	204072dc 	.word	0x204072dc
  400d9c:	00402c81 	.word	0x00402c81
  400da0:	00405980 	.word	0x00405980

00400da4 <print_address_register>:
{
	printf("STATUS\t\t = 0x%02x RX_DR=%x TX_DS=%x MAX_RT=%x RX_P_NO=%x TX_FULL=%x\r\n", status, (status & (1<<RX_DR)) ? 1 : 0, (status & (1<<TX_DS)) ? 1 : 0, (status & (1<<MAX_RT)) ? 1 : 0, (status & (1<<RX_P_NO)) ? 1 : 0, (status & (1<<TX_FULL)) ? 1 : 0);
}

static void print_address_register(const char* name, uint8_t reg, uint8_t qty)
{
  400da4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400da8:	b083      	sub	sp, #12
  400daa:	af00      	add	r7, sp, #0
  400dac:	460e      	mov	r6, r1
  400dae:	4614      	mov	r4, r2
	printf("%s\t", name);
  400db0:	4601      	mov	r1, r0
  400db2:	4829      	ldr	r0, [pc, #164]	; (400e58 <print_address_register+0xb4>)
  400db4:	4b29      	ldr	r3, [pc, #164]	; (400e5c <print_address_register+0xb8>)
  400db6:	4798      	blx	r3
	while(qty--){
  400db8:	2c00      	cmp	r4, #0
  400dba:	d045      	beq.n	400e48 <print_address_register+0xa4>
  400dbc:	4434      	add	r4, r6
  400dbe:	fa5f fa84 	uxtb.w	sl, r4
		uint8_t buffer[addr_width];
  400dc2:	f8df b0a8 	ldr.w	fp, [pc, #168]	; 400e6c <print_address_register+0xc8>
	while(qty--){
  400dc6:	f8c7 d004 	str.w	sp, [r7, #4]
		uint8_t buffer[addr_width];
  400dca:	f89b 4000 	ldrb.w	r4, [fp]
  400dce:	1de3      	adds	r3, r4, #7
  400dd0:	f023 0307 	bic.w	r3, r3, #7
  400dd4:	ebad 0d03 	sub.w	sp, sp, r3
  400dd8:	466d      	mov	r5, sp
		read_register(reg++, buffer, sizeof(buffer));
  400dda:	f106 0901 	add.w	r9, r6, #1
  400dde:	fa5f f989 	uxtb.w	r9, r9
{
  400de2:	f8c7 d000 	str.w	sp, [r7]
	uint8_t status[len+1];
  400de6:	f104 0308 	add.w	r3, r4, #8
  400dea:	f023 0307 	bic.w	r3, r3, #7
  400dee:	ebad 0d03 	sub.w	sp, sp, r3
	status[0] = R_REGISTER | (REGISTER_MASK & reg);
  400df2:	f006 061f 	and.w	r6, r6, #31
  400df6:	f88d 6000 	strb.w	r6, [sp]
	spi_master_transfer(&status, sizeof(status));
  400dfa:	1c61      	adds	r1, r4, #1
  400dfc:	4668      	mov	r0, sp
  400dfe:	4b18      	ldr	r3, [pc, #96]	; (400e60 <print_address_register+0xbc>)
  400e00:	4798      	blx	r3
	for (uint8_t i = 0; i< len; i++)
  400e02:	b15c      	cbz	r4, 400e1c <print_address_register+0x78>
  400e04:	f10d 0801 	add.w	r8, sp, #1
  400e08:	1e6b      	subs	r3, r5, #1
  400e0a:	1e61      	subs	r1, r4, #1
  400e0c:	fa55 f181 	uxtab	r1, r5, r1
		buf[i] = status[i+1];
  400e10:	f818 2b01 	ldrb.w	r2, [r8], #1
  400e14:	f803 2f01 	strb.w	r2, [r3, #1]!
	for (uint8_t i = 0; i< len; i++)
  400e18:	428b      	cmp	r3, r1
  400e1a:	d1f9      	bne.n	400e10 <print_address_register+0x6c>
  400e1c:	f8d7 d000 	ldr.w	sp, [r7]
		
		printf(" 0x");
  400e20:	4810      	ldr	r0, [pc, #64]	; (400e64 <print_address_register+0xc0>)
  400e22:	4b0e      	ldr	r3, [pc, #56]	; (400e5c <print_address_register+0xb8>)
  400e24:	4798      	blx	r3
		uint8_t* bufptr = buffer + sizeof(buffer);
		while(--bufptr >= buffer){
  400e26:	3c01      	subs	r4, #1
  400e28:	192c      	adds	r4, r5, r4
  400e2a:	d208      	bcs.n	400e3e <print_address_register+0x9a>
			printf("%02x", *bufptr);
  400e2c:	f8df 8040 	ldr.w	r8, [pc, #64]	; 400e70 <print_address_register+0xcc>
  400e30:	4e0a      	ldr	r6, [pc, #40]	; (400e5c <print_address_register+0xb8>)
  400e32:	f814 1901 	ldrb.w	r1, [r4], #-1
  400e36:	4640      	mov	r0, r8
  400e38:	47b0      	blx	r6
		while(--bufptr >= buffer){
  400e3a:	42a5      	cmp	r5, r4
  400e3c:	d9f9      	bls.n	400e32 <print_address_register+0x8e>
  400e3e:	f8d7 d004 	ldr.w	sp, [r7, #4]
		read_register(reg++, buffer, sizeof(buffer));
  400e42:	464e      	mov	r6, r9
	while(qty--){
  400e44:	45d1      	cmp	r9, sl
  400e46:	d1be      	bne.n	400dc6 <print_address_register+0x22>
		}
	}
	printf("\r\n");
  400e48:	4807      	ldr	r0, [pc, #28]	; (400e68 <print_address_register+0xc4>)
  400e4a:	4b04      	ldr	r3, [pc, #16]	; (400e5c <print_address_register+0xb8>)
  400e4c:	4798      	blx	r3
}
  400e4e:	370c      	adds	r7, #12
  400e50:	46bd      	mov	sp, r7
  400e52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400e56:	bf00      	nop
  400e58:	00405b40 	.word	0x00405b40
  400e5c:	00402c59 	.word	0x00402c59
  400e60:	004015e9 	.word	0x004015e9
  400e64:	00405b44 	.word	0x00405b44
  400e68:	00405b14 	.word	0x00405b14
  400e6c:	204082dc 	.word	0x204082dc
  400e70:	00405b48 	.word	0x00405b48

00400e74 <writeRegister>:
{
  400e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400e76:	af00      	add	r7, sp, #0
	uint8_t p_buf[length+1];
  400e78:	1c56      	adds	r6, r2, #1
  400e7a:	f102 0308 	add.w	r3, r2, #8
  400e7e:	f023 0307 	bic.w	r3, r3, #7
  400e82:	ebad 0d03 	sub.w	sp, sp, r3
  400e86:	466d      	mov	r5, sp
	p_buf[0] = (W_REGISTER | (REGISTER_MASK & reg));
  400e88:	f000 001f 	and.w	r0, r0, #31
  400e8c:	f040 0020 	orr.w	r0, r0, #32
  400e90:	f88d 0000 	strb.w	r0, [sp]
	for (uint8_t i = 0; i < length; i++)
  400e94:	b152      	cbz	r2, 400eac <writeRegister+0x38>
  400e96:	1e4b      	subs	r3, r1, #1
  400e98:	1c68      	adds	r0, r5, #1
  400e9a:	3a01      	subs	r2, #1
  400e9c:	fa51 f482 	uxtab	r4, r1, r2
		p_buf[i+1] = (*buf++);
  400ea0:	f813 2f01 	ldrb.w	r2, [r3, #1]!
  400ea4:	f800 2b01 	strb.w	r2, [r0], #1
	for (uint8_t i = 0; i < length; i++)
  400ea8:	42a3      	cmp	r3, r4
  400eaa:	d1f9      	bne.n	400ea0 <writeRegister+0x2c>
	spi_master_transfer(p_buf, sizeof(p_buf));
  400eac:	4631      	mov	r1, r6
  400eae:	4628      	mov	r0, r5
  400eb0:	4b02      	ldr	r3, [pc, #8]	; (400ebc <writeRegister+0x48>)
  400eb2:	4798      	blx	r3
}
  400eb4:	7828      	ldrb	r0, [r5, #0]
  400eb6:	46bd      	mov	sp, r7
  400eb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400eba:	bf00      	nop
  400ebc:	004015e9 	.word	0x004015e9

00400ec0 <nRF24_readRegister>:
{
  400ec0:	b500      	push	{lr}
  400ec2:	b083      	sub	sp, #12
	uint8_t cmd[2] = {R_REGISTER | (REGISTER_MASK & reg), 0xFF};
  400ec4:	f000 001f 	and.w	r0, r0, #31
  400ec8:	f88d 0004 	strb.w	r0, [sp, #4]
  400ecc:	23ff      	movs	r3, #255	; 0xff
  400ece:	f88d 3005 	strb.w	r3, [sp, #5]
	spi_master_transfer(&cmd, sizeof(cmd));
  400ed2:	2102      	movs	r1, #2
  400ed4:	a801      	add	r0, sp, #4
  400ed6:	4b03      	ldr	r3, [pc, #12]	; (400ee4 <nRF24_readRegister+0x24>)
  400ed8:	4798      	blx	r3
}
  400eda:	f89d 0005 	ldrb.w	r0, [sp, #5]
  400ede:	b003      	add	sp, #12
  400ee0:	f85d fb04 	ldr.w	pc, [sp], #4
  400ee4:	004015e9 	.word	0x004015e9

00400ee8 <print_byte_register>:

static void print_byte_register(const char* name, uint8_t reg, uint8_t qty)
{
  400ee8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400eec:	460d      	mov	r5, r1
  400eee:	4616      	mov	r6, r2
	printf("%s\t", name);
  400ef0:	4601      	mov	r1, r0
  400ef2:	480d      	ldr	r0, [pc, #52]	; (400f28 <print_byte_register+0x40>)
  400ef4:	4b0d      	ldr	r3, [pc, #52]	; (400f2c <print_byte_register+0x44>)
  400ef6:	4798      	blx	r3
	while (qty--)
  400ef8:	b186      	cbz	r6, 400f1c <print_byte_register+0x34>
  400efa:	442e      	add	r6, r5
  400efc:	b2f6      	uxtb	r6, r6
	{
		printf(" 0x%02x", nRF24_readRegister(reg++));
  400efe:	f8df 9034 	ldr.w	r9, [pc, #52]	; 400f34 <print_byte_register+0x4c>
  400f02:	f8df 8034 	ldr.w	r8, [pc, #52]	; 400f38 <print_byte_register+0x50>
  400f06:	4f09      	ldr	r7, [pc, #36]	; (400f2c <print_byte_register+0x44>)
  400f08:	1c6c      	adds	r4, r5, #1
  400f0a:	b2e4      	uxtb	r4, r4
  400f0c:	4628      	mov	r0, r5
  400f0e:	47c8      	blx	r9
  400f10:	4601      	mov	r1, r0
  400f12:	4640      	mov	r0, r8
  400f14:	47b8      	blx	r7
  400f16:	4625      	mov	r5, r4
	while (qty--)
  400f18:	42a6      	cmp	r6, r4
  400f1a:	d1f5      	bne.n	400f08 <print_byte_register+0x20>
	}
	printf("\r\n");
  400f1c:	4804      	ldr	r0, [pc, #16]	; (400f30 <print_byte_register+0x48>)
  400f1e:	4b03      	ldr	r3, [pc, #12]	; (400f2c <print_byte_register+0x44>)
  400f20:	4798      	blx	r3
  400f22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400f26:	bf00      	nop
  400f28:	00405b40 	.word	0x00405b40
  400f2c:	00402c59 	.word	0x00402c59
  400f30:	00405b14 	.word	0x00405b14
  400f34:	00400ec1 	.word	0x00400ec1
  400f38:	00405b50 	.word	0x00405b50

00400f3c <nRF24_writeRegister>:
{
  400f3c:	b500      	push	{lr}
  400f3e:	b083      	sub	sp, #12
	p_buf[0] = (W_REGISTER | (REGISTER_MASK & reg));
  400f40:	f000 001f 	and.w	r0, r0, #31
  400f44:	f040 0020 	orr.w	r0, r0, #32
  400f48:	f88d 0004 	strb.w	r0, [sp, #4]
	p_buf[1] = val;
  400f4c:	f88d 1005 	strb.w	r1, [sp, #5]
	spi_master_transfer(p_buf, sizeof(p_buf));
  400f50:	2102      	movs	r1, #2
  400f52:	a801      	add	r0, sp, #4
  400f54:	4b03      	ldr	r3, [pc, #12]	; (400f64 <nRF24_writeRegister+0x28>)
  400f56:	4798      	blx	r3
}
  400f58:	f89d 0004 	ldrb.w	r0, [sp, #4]
  400f5c:	b003      	add	sp, #12
  400f5e:	f85d fb04 	ldr.w	pc, [sp], #4
  400f62:	bf00      	nop
  400f64:	004015e9 	.word	0x004015e9

00400f68 <nRF24_FlushRx>:
{
  400f68:	b500      	push	{lr}
  400f6a:	b083      	sub	sp, #12
	cmd = FLUSH_RX;
  400f6c:	a802      	add	r0, sp, #8
  400f6e:	23e2      	movs	r3, #226	; 0xe2
  400f70:	f800 3d01 	strb.w	r3, [r0, #-1]!
	spi_master_transfer(&cmd, sizeof(cmd));
  400f74:	2101      	movs	r1, #1
  400f76:	4b03      	ldr	r3, [pc, #12]	; (400f84 <nRF24_FlushRx+0x1c>)
  400f78:	4798      	blx	r3
}
  400f7a:	f89d 0007 	ldrb.w	r0, [sp, #7]
  400f7e:	b003      	add	sp, #12
  400f80:	f85d fb04 	ldr.w	pc, [sp], #4
  400f84:	004015e9 	.word	0x004015e9

00400f88 <nRF24_FlushTx>:
{
  400f88:	b500      	push	{lr}
  400f8a:	b083      	sub	sp, #12
	cmd = FLUSH_TX;
  400f8c:	a802      	add	r0, sp, #8
  400f8e:	23e1      	movs	r3, #225	; 0xe1
  400f90:	f800 3d01 	strb.w	r3, [r0, #-1]!
	spi_master_transfer(&cmd, sizeof(cmd));
  400f94:	2101      	movs	r1, #1
  400f96:	4b03      	ldr	r3, [pc, #12]	; (400fa4 <nRF24_FlushTx+0x1c>)
  400f98:	4798      	blx	r3
}
  400f9a:	f89d 0007 	ldrb.w	r0, [sp, #7]
  400f9e:	b003      	add	sp, #12
  400fa0:	f85d fb04 	ldr.w	pc, [sp], #4
  400fa4:	004015e9 	.word	0x004015e9

00400fa8 <nRF24_getStatus>:
{
  400fa8:	b500      	push	{lr}
  400faa:	b083      	sub	sp, #12
	cmd = RF24_NOP;
  400fac:	a802      	add	r0, sp, #8
  400fae:	23ff      	movs	r3, #255	; 0xff
  400fb0:	f800 3d01 	strb.w	r3, [r0, #-1]!
	spi_master_transfer(&cmd, sizeof(cmd));
  400fb4:	2101      	movs	r1, #1
  400fb6:	4b03      	ldr	r3, [pc, #12]	; (400fc4 <nRF24_getStatus+0x1c>)
  400fb8:	4798      	blx	r3
}
  400fba:	f89d 0007 	ldrb.w	r0, [sp, #7]
  400fbe:	b003      	add	sp, #12
  400fc0:	f85d fb04 	ldr.w	pc, [sp], #4
  400fc4:	004015e9 	.word	0x004015e9

00400fc8 <nRF24_setDataRate>:
{
  400fc8:	b538      	push	{r3, r4, r5, lr}
  400fca:	4605      	mov	r5, r0
	uint8_t setup = nRF24_readRegister(RF_SETUP);
  400fcc:	2006      	movs	r0, #6
  400fce:	4b0c      	ldr	r3, [pc, #48]	; (401000 <nRF24_setDataRate+0x38>)
  400fd0:	4798      	blx	r3
	setup &= ~((1<<RF_DR));
  400fd2:	f000 04f7 	and.w	r4, r0, #247	; 0xf7
	if (speed == RF24_2MBPS) {
  400fd6:	2d01      	cmp	r5, #1
  400fd8:	d00b      	beq.n	400ff2 <nRF24_setDataRate+0x2a>
	nRF24_writeRegister(RF_SETUP, setup);
  400fda:	4621      	mov	r1, r4
  400fdc:	2006      	movs	r0, #6
  400fde:	4b09      	ldr	r3, [pc, #36]	; (401004 <nRF24_setDataRate+0x3c>)
  400fe0:	4798      	blx	r3
	if(nRF24_readRegister(RF_SETUP) == setup)
  400fe2:	2006      	movs	r0, #6
  400fe4:	4b06      	ldr	r3, [pc, #24]	; (401000 <nRF24_setDataRate+0x38>)
  400fe6:	4798      	blx	r3
}
  400fe8:	4284      	cmp	r4, r0
  400fea:	bf14      	ite	ne
  400fec:	2000      	movne	r0, #0
  400fee:	2001      	moveq	r0, #1
  400ff0:	bd38      	pop	{r3, r4, r5, pc}
		setup |= (1<<RF_DR);
  400ff2:	f044 0408 	orr.w	r4, r4, #8
		txDelay = 65;
  400ff6:	2241      	movs	r2, #65	; 0x41
  400ff8:	4b03      	ldr	r3, [pc, #12]	; (401008 <nRF24_setDataRate+0x40>)
  400ffa:	601a      	str	r2, [r3, #0]
  400ffc:	e7ed      	b.n	400fda <nRF24_setDataRate+0x12>
  400ffe:	bf00      	nop
  401000:	00400ec1 	.word	0x00400ec1
  401004:	00400f3d 	.word	0x00400f3d
  401008:	204082e8 	.word	0x204082e8

0040100c <getDataRate>:
{
  40100c:	b508      	push	{r3, lr}
	uint8_t dr = nRF24_readRegister(RF_SETUP) & ((1<<RF_DR_LOW) | (1<<RF_DR_HIGH));
  40100e:	2006      	movs	r0, #6
  401010:	4b04      	ldr	r3, [pc, #16]	; (401024 <getDataRate+0x18>)
  401012:	4798      	blx	r3
	if (dr == (1<<RF_DR_HIGH)) {
  401014:	f000 0028 	and.w	r0, r0, #40	; 0x28
}
  401018:	2808      	cmp	r0, #8
  40101a:	bf14      	ite	ne
  40101c:	2000      	movne	r0, #0
  40101e:	2001      	moveq	r0, #1
  401020:	bd08      	pop	{r3, pc}
  401022:	bf00      	nop
  401024:	00400ec1 	.word	0x00400ec1

00401028 <nRF24_setCRCLength>:
{
  401028:	b510      	push	{r4, lr}
  40102a:	4604      	mov	r4, r0
	uint8_t config = nRF24_readRegister(NRF_CONFIG) & ~((1<<CRCO) | (1<<EN_CRC));
  40102c:	2000      	movs	r0, #0
  40102e:	4b07      	ldr	r3, [pc, #28]	; (40104c <nRF24_setCRCLength+0x24>)
  401030:	4798      	blx	r3
  401032:	f000 01f3 	and.w	r1, r0, #243	; 0xf3
	if (length == RF24_CRC_DISABLED){
  401036:	b12c      	cbz	r4, 401044 <nRF24_setCRCLength+0x1c>
	else if (length == RF24_CRC_8){
  401038:	2c01      	cmp	r4, #1
		config |= (1<<EN_CRC);
  40103a:	bf0c      	ite	eq
  40103c:	f041 0108 	orreq.w	r1, r1, #8
		config |= (1<<CRCO);
  401040:	f041 010c 	orrne.w	r1, r1, #12
	nRF24_writeRegister(NRF_CONFIG, config);
  401044:	2000      	movs	r0, #0
  401046:	4b02      	ldr	r3, [pc, #8]	; (401050 <nRF24_setCRCLength+0x28>)
  401048:	4798      	blx	r3
  40104a:	bd10      	pop	{r4, pc}
  40104c:	00400ec1 	.word	0x00400ec1
  401050:	00400f3d 	.word	0x00400f3d

00401054 <getCRCLength>:
{
  401054:	b538      	push	{r3, r4, r5, lr}
	uint8_t config = nRF24_readRegister(NRF_CONFIG) & ((1<<CRCO) | (1<<EN_CRC));
  401056:	2000      	movs	r0, #0
  401058:	4d08      	ldr	r5, [pc, #32]	; (40107c <getCRCLength+0x28>)
  40105a:	47a8      	blx	r5
  40105c:	4604      	mov	r4, r0
	uint8_t AA = nRF24_readRegister(EN_AA);
  40105e:	2001      	movs	r0, #1
  401060:	47a8      	blx	r5
    if (config & (1<<EN_CRC) || AA) {
  401062:	f014 0f08 	tst.w	r4, #8
  401066:	d102      	bne.n	40106e <getCRCLength+0x1a>
  401068:	b908      	cbnz	r0, 40106e <getCRCLength+0x1a>
	rf24_crclength_e result = RF24_CRC_DISABLED;
  40106a:	2000      	movs	r0, #0
}
  40106c:	bd38      	pop	{r3, r4, r5, pc}
	    if (config & (1<<CRCO)) {
  40106e:	f004 0404 	and.w	r4, r4, #4
		    result = RF24_CRC_8;
  401072:	2c00      	cmp	r4, #0
  401074:	bf14      	ite	ne
  401076:	2002      	movne	r0, #2
  401078:	2001      	moveq	r0, #1
  40107a:	bd38      	pop	{r3, r4, r5, pc}
  40107c:	00400ec1 	.word	0x00400ec1

00401080 <nRF24_setPALevel>:
{
  401080:	b510      	push	{r4, lr}
  401082:	4604      	mov	r4, r0
	uint8_t setup = nRF24_readRegister(RF_SETUP) & 0xF8;
  401084:	2006      	movs	r0, #6
  401086:	4b08      	ldr	r3, [pc, #32]	; (4010a8 <nRF24_setPALevel+0x28>)
  401088:	4798      	blx	r3
  40108a:	f000 01f8 	and.w	r1, r0, #248	; 0xf8
	if (level > 3) {
  40108e:	2c03      	cmp	r4, #3
  401090:	d808      	bhi.n	4010a4 <nRF24_setPALevel+0x24>
		level = (level << 1) + 1;
  401092:	0064      	lsls	r4, r4, #1
  401094:	3401      	adds	r4, #1
  401096:	f004 04ff 	and.w	r4, r4, #255	; 0xff
	nRF24_writeRegister(RF_SETUP, setup |= level);
  40109a:	4321      	orrs	r1, r4
  40109c:	2006      	movs	r0, #6
  40109e:	4b03      	ldr	r3, [pc, #12]	; (4010ac <nRF24_setPALevel+0x2c>)
  4010a0:	4798      	blx	r3
  4010a2:	bd10      	pop	{r4, pc}
		level = (RF_PA_MAX << 1) + 1;
  4010a4:	2407      	movs	r4, #7
  4010a6:	e7f8      	b.n	40109a <nRF24_setPALevel+0x1a>
  4010a8:	00400ec1 	.word	0x00400ec1
  4010ac:	00400f3d 	.word	0x00400f3d

004010b0 <nRF24_getPALevel>:
{
  4010b0:	b508      	push	{r3, lr}
	return (nRF24_readRegister(RF_SETUP) & (1<<(RF_PWR_LOW) | (1<<RF_PWR_HIGH))) >> 1;
  4010b2:	2006      	movs	r0, #6
  4010b4:	4b02      	ldr	r3, [pc, #8]	; (4010c0 <nRF24_getPALevel+0x10>)
  4010b6:	4798      	blx	r3
}
  4010b8:	f3c0 0041 	ubfx	r0, r0, #1, #2
  4010bc:	bd08      	pop	{r3, pc}
  4010be:	bf00      	nop
  4010c0:	00400ec1 	.word	0x00400ec1

004010c4 <printDetails>:
}

void printDetails(void)
{
  4010c4:	b570      	push	{r4, r5, r6, lr}
  4010c6:	b084      	sub	sp, #16
	printf("SPI Speed\t = %ld MHz\r\n",gs_ul_spi_clock/1000000);
  4010c8:	4b31      	ldr	r3, [pc, #196]	; (401190 <printDetails+0xcc>)
  4010ca:	6819      	ldr	r1, [r3, #0]
  4010cc:	4b31      	ldr	r3, [pc, #196]	; (401194 <printDetails+0xd0>)
  4010ce:	fba3 3101 	umull	r3, r1, r3, r1
  4010d2:	0c89      	lsrs	r1, r1, #18
  4010d4:	4830      	ldr	r0, [pc, #192]	; (401198 <printDetails+0xd4>)
  4010d6:	4d31      	ldr	r5, [pc, #196]	; (40119c <printDetails+0xd8>)
  4010d8:	47a8      	blx	r5
	print_status(nRF24_getStatus());
  4010da:	4b31      	ldr	r3, [pc, #196]	; (4011a0 <printDetails+0xdc>)
  4010dc:	4798      	blx	r3
  4010de:	4601      	mov	r1, r0
	printf("STATUS\t\t = 0x%02x RX_DR=%x TX_DS=%x MAX_RT=%x RX_P_NO=%x TX_FULL=%x\r\n", status, (status & (1<<RX_DR)) ? 1 : 0, (status & (1<<TX_DS)) ? 1 : 0, (status & (1<<MAX_RT)) ? 1 : 0, (status & (1<<RX_P_NO)) ? 1 : 0, (status & (1<<TX_FULL)) ? 1 : 0);
  4010e0:	f000 0301 	and.w	r3, r0, #1
  4010e4:	9302      	str	r3, [sp, #8]
  4010e6:	f3c0 0340 	ubfx	r3, r0, #1, #1
  4010ea:	9301      	str	r3, [sp, #4]
  4010ec:	f3c0 1300 	ubfx	r3, r0, #4, #1
  4010f0:	9300      	str	r3, [sp, #0]
  4010f2:	f3c0 1340 	ubfx	r3, r0, #5, #1
  4010f6:	f3c0 1280 	ubfx	r2, r0, #6, #1
  4010fa:	482a      	ldr	r0, [pc, #168]	; (4011a4 <printDetails+0xe0>)
  4010fc:	47a8      	blx	r5
	print_address_register("RX_ADDR_P0-1", RX_ADDR_P0, 2);
  4010fe:	2202      	movs	r2, #2
  401100:	210a      	movs	r1, #10
  401102:	4829      	ldr	r0, [pc, #164]	; (4011a8 <printDetails+0xe4>)
  401104:	4e29      	ldr	r6, [pc, #164]	; (4011ac <printDetails+0xe8>)
  401106:	47b0      	blx	r6
	print_byte_register("RX_ADDR_P2-5", RX_ADDR_P2, 4);
  401108:	2204      	movs	r2, #4
  40110a:	210c      	movs	r1, #12
  40110c:	4828      	ldr	r0, [pc, #160]	; (4011b0 <printDetails+0xec>)
  40110e:	4c29      	ldr	r4, [pc, #164]	; (4011b4 <printDetails+0xf0>)
  401110:	47a0      	blx	r4
	print_address_register("TX_ADDR\t", TX_ADDR, 1);
  401112:	2201      	movs	r2, #1
  401114:	2110      	movs	r1, #16
  401116:	4828      	ldr	r0, [pc, #160]	; (4011b8 <printDetails+0xf4>)
  401118:	47b0      	blx	r6

	print_byte_register("RX_PW_P0-5", RX_PW_P0, 6);
  40111a:	2206      	movs	r2, #6
  40111c:	2111      	movs	r1, #17
  40111e:	4827      	ldr	r0, [pc, #156]	; (4011bc <printDetails+0xf8>)
  401120:	47a0      	blx	r4
	print_byte_register("SETUP_AW", SETUP_AW, 1);
  401122:	2201      	movs	r2, #1
  401124:	2103      	movs	r1, #3
  401126:	4826      	ldr	r0, [pc, #152]	; (4011c0 <printDetails+0xfc>)
  401128:	47a0      	blx	r4
	print_byte_register("EN_AA\t", EN_AA, 1);
  40112a:	2201      	movs	r2, #1
  40112c:	4611      	mov	r1, r2
  40112e:	4825      	ldr	r0, [pc, #148]	; (4011c4 <printDetails+0x100>)
  401130:	47a0      	blx	r4
	print_byte_register("EN_RXADDR", EN_RXADDR, 1);
  401132:	2201      	movs	r2, #1
  401134:	2102      	movs	r1, #2
  401136:	4824      	ldr	r0, [pc, #144]	; (4011c8 <printDetails+0x104>)
  401138:	47a0      	blx	r4
	print_byte_register("RF_CH\t", RF_CH, 1);
  40113a:	2201      	movs	r2, #1
  40113c:	2105      	movs	r1, #5
  40113e:	4823      	ldr	r0, [pc, #140]	; (4011cc <printDetails+0x108>)
  401140:	47a0      	blx	r4
	print_byte_register("RF_SETUP", RF_SETUP, 1);
  401142:	2201      	movs	r2, #1
  401144:	2106      	movs	r1, #6
  401146:	4822      	ldr	r0, [pc, #136]	; (4011d0 <printDetails+0x10c>)
  401148:	47a0      	blx	r4
	print_byte_register("CONFIG\t", NRF_CONFIG, 1);
  40114a:	2201      	movs	r2, #1
  40114c:	2100      	movs	r1, #0
  40114e:	4821      	ldr	r0, [pc, #132]	; (4011d4 <printDetails+0x110>)
  401150:	47a0      	blx	r4
	print_byte_register("DYNPD/FEATURE", DYNPD, 2);
  401152:	2202      	movs	r2, #2
  401154:	211c      	movs	r1, #28
  401156:	4820      	ldr	r0, [pc, #128]	; (4011d8 <printDetails+0x114>)
  401158:	47a0      	blx	r4
	
	printf("Data Rate\t = %s\r\n", rf24_datarate_e_str_P[getDataRate()]);
  40115a:	4b20      	ldr	r3, [pc, #128]	; (4011dc <printDetails+0x118>)
  40115c:	4798      	blx	r3
  40115e:	4b20      	ldr	r3, [pc, #128]	; (4011e0 <printDetails+0x11c>)
  401160:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
  401164:	481f      	ldr	r0, [pc, #124]	; (4011e4 <printDetails+0x120>)
  401166:	47a8      	blx	r5
	printf("Model\t\t = %s\r\n", rf24_model_e_str_P[isPVariant()]);
  401168:	491f      	ldr	r1, [pc, #124]	; (4011e8 <printDetails+0x124>)
  40116a:	4820      	ldr	r0, [pc, #128]	; (4011ec <printDetails+0x128>)
  40116c:	47a8      	blx	r5
	printf("CRC Length\t = %s\r\n", rf24_crclength_e_str_P[getCRCLength()]);
  40116e:	4b20      	ldr	r3, [pc, #128]	; (4011f0 <printDetails+0x12c>)
  401170:	4798      	blx	r3
  401172:	4b20      	ldr	r3, [pc, #128]	; (4011f4 <printDetails+0x130>)
  401174:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
  401178:	481f      	ldr	r0, [pc, #124]	; (4011f8 <printDetails+0x134>)
  40117a:	47a8      	blx	r5
	printf("PA Power\t = %s\r\n", rf24_pa_dbm_e_str_P[nRF24_getPALevel()]);
  40117c:	4b1f      	ldr	r3, [pc, #124]	; (4011fc <printDetails+0x138>)
  40117e:	4798      	blx	r3
  401180:	4b1f      	ldr	r3, [pc, #124]	; (401200 <printDetails+0x13c>)
  401182:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
  401186:	481f      	ldr	r0, [pc, #124]	; (401204 <printDetails+0x140>)
  401188:	47a8      	blx	r5
}
  40118a:	b004      	add	sp, #16
  40118c:	bd70      	pop	{r4, r5, r6, pc}
  40118e:	bf00      	nop
  401190:	20400020 	.word	0x20400020
  401194:	431bde83 	.word	0x431bde83
  401198:	00405a10 	.word	0x00405a10
  40119c:	00402c59 	.word	0x00402c59
  4011a0:	00400fa9 	.word	0x00400fa9
  4011a4:	00405a28 	.word	0x00405a28
  4011a8:	00405a70 	.word	0x00405a70
  4011ac:	00400da5 	.word	0x00400da5
  4011b0:	00405a80 	.word	0x00405a80
  4011b4:	00400ee9 	.word	0x00400ee9
  4011b8:	00405a90 	.word	0x00405a90
  4011bc:	00405a9c 	.word	0x00405a9c
  4011c0:	00405aa8 	.word	0x00405aa8
  4011c4:	00405ab4 	.word	0x00405ab4
  4011c8:	00405abc 	.word	0x00405abc
  4011cc:	00405ac8 	.word	0x00405ac8
  4011d0:	00405ad0 	.word	0x00405ad0
  4011d4:	00405adc 	.word	0x00405adc
  4011d8:	00405ae4 	.word	0x00405ae4
  4011dc:	0040100d 	.word	0x0040100d
  4011e0:	00405b98 	.word	0x00405b98
  4011e4:	00405af4 	.word	0x00405af4
  4011e8:	00405ba4 	.word	0x00405ba4
  4011ec:	00405b08 	.word	0x00405b08
  4011f0:	00401055 	.word	0x00401055
  4011f4:	00405b74 	.word	0x00405b74
  4011f8:	00405b18 	.word	0x00405b18
  4011fc:	004010b1 	.word	0x004010b1
  401200:	00405bd0 	.word	0x00405bd0
  401204:	00405b2c 	.word	0x00405b2c

00401208 <nRF24_setAddressWidth>:
 * 
 * \param width address width
 *
 */
void nRF24_setAddressWidth(uint8_t width)
{
  401208:	b510      	push	{r4, lr}
	if (width -= 2){
  40120a:	3802      	subs	r0, #2
  40120c:	f010 00ff 	ands.w	r0, r0, #255	; 0xff
  401210:	d107      	bne.n	401222 <nRF24_setAddressWidth+0x1a>
		nRF24_writeRegister(SETUP_AW, width % 4);
		addr_width = (width % 4) + 2;
		} else {
		nRF24_writeRegister(SETUP_AW, 0);
  401212:	2100      	movs	r1, #0
  401214:	2003      	movs	r0, #3
  401216:	4b08      	ldr	r3, [pc, #32]	; (401238 <nRF24_setAddressWidth+0x30>)
  401218:	4798      	blx	r3
		addr_width = 2;
  40121a:	2202      	movs	r2, #2
  40121c:	4b07      	ldr	r3, [pc, #28]	; (40123c <nRF24_setAddressWidth+0x34>)
  40121e:	701a      	strb	r2, [r3, #0]
  401220:	bd10      	pop	{r4, pc}
		nRF24_writeRegister(SETUP_AW, width % 4);
  401222:	f000 0403 	and.w	r4, r0, #3
  401226:	4621      	mov	r1, r4
  401228:	2003      	movs	r0, #3
  40122a:	4b03      	ldr	r3, [pc, #12]	; (401238 <nRF24_setAddressWidth+0x30>)
  40122c:	4798      	blx	r3
		addr_width = (width % 4) + 2;
  40122e:	1ca0      	adds	r0, r4, #2
  401230:	4b02      	ldr	r3, [pc, #8]	; (40123c <nRF24_setAddressWidth+0x34>)
  401232:	7018      	strb	r0, [r3, #0]
  401234:	bd10      	pop	{r4, pc}
  401236:	bf00      	nop
  401238:	00400f3d 	.word	0x00400f3d
  40123c:	204082dc 	.word	0x204082dc

00401240 <toggle_features>:
/**
 * \brief toggels ACK features
 *
 */
void toggle_features(void)
{
  401240:	b500      	push	{lr}
  401242:	b083      	sub	sp, #12
	uint8_t config[2] = {ACTIVATE, 0x73};
  401244:	4b05      	ldr	r3, [pc, #20]	; (40125c <toggle_features+0x1c>)
  401246:	881b      	ldrh	r3, [r3, #0]
  401248:	a802      	add	r0, sp, #8
  40124a:	f820 3d04 	strh.w	r3, [r0, #-4]!
	
	spi_master_transfer(config, sizeof(config));
  40124e:	2102      	movs	r1, #2
  401250:	4b03      	ldr	r3, [pc, #12]	; (401260 <toggle_features+0x20>)
  401252:	4798      	blx	r3
}
  401254:	b003      	add	sp, #12
  401256:	f85d fb04 	ldr.w	pc, [sp], #4
  40125a:	bf00      	nop
  40125c:	00405a0c 	.word	0x00405a0c
  401260:	004015e9 	.word	0x004015e9

00401264 <nRF24_setChannel>:
 * 
 * \param channel ferquency channel used
 *
 */
void nRF24_setChannel(uint8_t channel)
{
  401264:	b508      	push	{r3, lr}
	const uint8_t max_channel = 125;
	if (channel > max_channel)
  401266:	287d      	cmp	r0, #125	; 0x7d
		nRF24_writeRegister(RF_CH, max_channel);
  401268:	bf8c      	ite	hi
  40126a:	217d      	movhi	r1, #125	; 0x7d
	else
		nRF24_writeRegister(RF_CH, channel);
  40126c:	4601      	movls	r1, r0
  40126e:	2005      	movs	r0, #5
  401270:	4b01      	ldr	r3, [pc, #4]	; (401278 <nRF24_setChannel+0x14>)
  401272:	4798      	blx	r3
  401274:	bd08      	pop	{r3, pc}
  401276:	bf00      	nop
  401278:	00400f3d 	.word	0x00400f3d

0040127c <nRF24_powerUp>:
/**
 * \brief power up the internal logic of the nRF24 chip
 * 
 */
void nRF24_powerUp(void)
{
  40127c:	b508      	push	{r3, lr}
	uint8_t config = nRF24_readRegister(NRF_CONFIG);
  40127e:	2000      	movs	r0, #0
  401280:	4b07      	ldr	r3, [pc, #28]	; (4012a0 <nRF24_powerUp+0x24>)
  401282:	4798      	blx	r3
	
	if (!(config & (1<<PWR_UP))){
  401284:	f010 0f02 	tst.w	r0, #2
  401288:	d000      	beq.n	40128c <nRF24_powerUp+0x10>
  40128a:	bd08      	pop	{r3, pc}
		nRF24_writeRegister(NRF_CONFIG, config | (1<<PWR_UP));
  40128c:	f040 0102 	orr.w	r1, r0, #2
  401290:	b2c9      	uxtb	r1, r1
  401292:	2000      	movs	r0, #0
  401294:	4b03      	ldr	r3, [pc, #12]	; (4012a4 <nRF24_powerUp+0x28>)
  401296:	4798      	blx	r3
		delay_ms(5);
  401298:	4803      	ldr	r0, [pc, #12]	; (4012a8 <nRF24_powerUp+0x2c>)
  40129a:	4b04      	ldr	r3, [pc, #16]	; (4012ac <nRF24_powerUp+0x30>)
  40129c:	4798      	blx	r3
	}
}
  40129e:	e7f4      	b.n	40128a <nRF24_powerUp+0xe>
  4012a0:	00400ec1 	.word	0x00400ec1
  4012a4:	00400f3d 	.word	0x00400f3d
  4012a8:	0003dbc2 	.word	0x0003dbc2
  4012ac:	20400001 	.word	0x20400001

004012b0 <nRF24_stopListening>:
/**
 * \brief use the nRF24 module as transmitter
 *
 */
void nRF24_stopListening(void)
{
  4012b0:	b538      	push	{r3, r4, r5, lr}
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4012b2:	f44f 7200 	mov.w	r2, #512	; 0x200
  4012b6:	4b21      	ldr	r3, [pc, #132]	; (40133c <nRF24_stopListening+0x8c>)
  4012b8:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(CE, 0);
	
	delay_us(txDelay);
  4012ba:	4b21      	ldr	r3, [pc, #132]	; (401340 <nRF24_stopListening+0x90>)
  4012bc:	6819      	ldr	r1, [r3, #0]
  4012be:	2900      	cmp	r1, #0
  4012c0:	d034      	beq.n	40132c <nRF24_stopListening+0x7c>
  4012c2:	4a20      	ldr	r2, [pc, #128]	; (401344 <nRF24_stopListening+0x94>)
  4012c4:	2300      	movs	r3, #0
  4012c6:	4c20      	ldr	r4, [pc, #128]	; (401348 <nRF24_stopListening+0x98>)
  4012c8:	2500      	movs	r5, #0
  4012ca:	4820      	ldr	r0, [pc, #128]	; (40134c <nRF24_stopListening+0x9c>)
  4012cc:	fbe0 4501 	umlal	r4, r5, r0, r1
  4012d0:	4620      	mov	r0, r4
  4012d2:	4629      	mov	r1, r5
  4012d4:	4c1e      	ldr	r4, [pc, #120]	; (401350 <nRF24_stopListening+0xa0>)
  4012d6:	47a0      	blx	r4
  4012d8:	4b1e      	ldr	r3, [pc, #120]	; (401354 <nRF24_stopListening+0xa4>)
  4012da:	4798      	blx	r3
	if (nRF24_readRegister(FEATURE) & 1<<(EN_ACK_PAY))
  4012dc:	201d      	movs	r0, #29
  4012de:	4b1e      	ldr	r3, [pc, #120]	; (401358 <nRF24_stopListening+0xa8>)
  4012e0:	4798      	blx	r3
  4012e2:	f010 0f02 	tst.w	r0, #2
  4012e6:	d011      	beq.n	40130c <nRF24_stopListening+0x5c>
	{
		delay_us(txDelay);
  4012e8:	4b15      	ldr	r3, [pc, #84]	; (401340 <nRF24_stopListening+0x90>)
  4012ea:	6819      	ldr	r1, [r3, #0]
  4012ec:	b311      	cbz	r1, 401334 <nRF24_stopListening+0x84>
  4012ee:	4a15      	ldr	r2, [pc, #84]	; (401344 <nRF24_stopListening+0x94>)
  4012f0:	2300      	movs	r3, #0
  4012f2:	4c15      	ldr	r4, [pc, #84]	; (401348 <nRF24_stopListening+0x98>)
  4012f4:	2500      	movs	r5, #0
  4012f6:	4815      	ldr	r0, [pc, #84]	; (40134c <nRF24_stopListening+0x9c>)
  4012f8:	fbe0 4501 	umlal	r4, r5, r0, r1
  4012fc:	4620      	mov	r0, r4
  4012fe:	4629      	mov	r1, r5
  401300:	4c13      	ldr	r4, [pc, #76]	; (401350 <nRF24_stopListening+0xa0>)
  401302:	47a0      	blx	r4
  401304:	4b13      	ldr	r3, [pc, #76]	; (401354 <nRF24_stopListening+0xa4>)
  401306:	4798      	blx	r3
		nRF24_FlushTx();
  401308:	4b14      	ldr	r3, [pc, #80]	; (40135c <nRF24_stopListening+0xac>)
  40130a:	4798      	blx	r3
	}
	nRF24_writeRegister(NRF_CONFIG, (nRF24_readRegister(NRF_CONFIG)) & ~(1<<PRIM_RX));
  40130c:	2000      	movs	r0, #0
  40130e:	4d12      	ldr	r5, [pc, #72]	; (401358 <nRF24_stopListening+0xa8>)
  401310:	47a8      	blx	r5
  401312:	f000 01fe 	and.w	r1, r0, #254	; 0xfe
  401316:	2000      	movs	r0, #0
  401318:	4c11      	ldr	r4, [pc, #68]	; (401360 <nRF24_stopListening+0xb0>)
  40131a:	47a0      	blx	r4
	nRF24_writeRegister(EN_RXADDR, nRF24_readRegister(EN_RXADDR) | (1<< pipe_enable_s[0])); 
  40131c:	2002      	movs	r0, #2
  40131e:	47a8      	blx	r5
  401320:	f040 0101 	orr.w	r1, r0, #1
  401324:	b2c9      	uxtb	r1, r1
  401326:	2002      	movs	r0, #2
  401328:	47a0      	blx	r4
  40132a:	bd38      	pop	{r3, r4, r5, pc}
	delay_us(txDelay);
  40132c:	2033      	movs	r0, #51	; 0x33
  40132e:	4b09      	ldr	r3, [pc, #36]	; (401354 <nRF24_stopListening+0xa4>)
  401330:	4798      	blx	r3
  401332:	e7d3      	b.n	4012dc <nRF24_stopListening+0x2c>
		delay_us(txDelay);
  401334:	2033      	movs	r0, #51	; 0x33
  401336:	4b07      	ldr	r3, [pc, #28]	; (401354 <nRF24_stopListening+0xa4>)
  401338:	4798      	blx	r3
  40133a:	e7e5      	b.n	401308 <nRF24_stopListening+0x58>
  40133c:	400e1200 	.word	0x400e1200
  401340:	204082e8 	.word	0x204082e8
  401344:	005a83e0 	.word	0x005a83e0
  401348:	005a83df 	.word	0x005a83df
  40134c:	11e1a300 	.word	0x11e1a300
  401350:	004028f9 	.word	0x004028f9
  401354:	20400001 	.word	0x20400001
  401358:	00400ec1 	.word	0x00400ec1
  40135c:	00400f89 	.word	0x00400f89
  401360:	00400f3d 	.word	0x00400f3d

00401364 <nRF24_begin>:
 * address width: 32 bit / 4 bytes
 * 
 * \return 1 if nRF24 module reacts to data
 */
bool nRF24_begin(void)
{
  401364:	b538      	push	{r3, r4, r5, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401366:	4b1a      	ldr	r3, [pc, #104]	; (4013d0 <nRF24_begin+0x6c>)
  401368:	f44f 7200 	mov.w	r2, #512	; 0x200
  40136c:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40136e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  401372:	635a      	str	r2, [r3, #52]	; 0x34
	uint8_t setup = 0;
	ioport_set_pin_dir(CE, IOPORT_DIR_OUTPUT);//ce_pin PC9
	ioport_set_pin_level(CE, 0);
	
	nRF24_writeRegister(NRF_CONFIG, 0x0C);
  401374:	210c      	movs	r1, #12
  401376:	2000      	movs	r0, #0
  401378:	4c16      	ldr	r4, [pc, #88]	; (4013d4 <nRF24_begin+0x70>)
  40137a:	47a0      	blx	r4
	nRF24_writeRegister(SETUP_RETR, (delay & 0xF) << ARD | (count & 0xF) <<ARC );
  40137c:	215f      	movs	r1, #95	; 0x5f
  40137e:	2004      	movs	r0, #4
  401380:	47a0      	blx	r4
	nRF24_setRetries(5, 15);
	
	nRF24_setDataRate(RF24_1MBPS);
  401382:	2000      	movs	r0, #0
  401384:	4b14      	ldr	r3, [pc, #80]	; (4013d8 <nRF24_begin+0x74>)
  401386:	4798      	blx	r3
	nRF24_setCRCLength(RF24_CRC_16);
  401388:	2002      	movs	r0, #2
  40138a:	4b14      	ldr	r3, [pc, #80]	; (4013dc <nRF24_begin+0x78>)
  40138c:	4798      	blx	r3
	toggle_features();
  40138e:	4b14      	ldr	r3, [pc, #80]	; (4013e0 <nRF24_begin+0x7c>)
  401390:	4798      	blx	r3
	
	//reset current status
	nRF24_writeRegister(NRF_STATUS, (1<<RX_DR) | (1<<TX_DS) | (1<<MAX_RT));
  401392:	2170      	movs	r1, #112	; 0x70
  401394:	2007      	movs	r0, #7
  401396:	47a0      	blx	r4
	
	nRF24_setChannel(76);
  401398:	204c      	movs	r0, #76	; 0x4c
  40139a:	4b12      	ldr	r3, [pc, #72]	; (4013e4 <nRF24_begin+0x80>)
  40139c:	4798      	blx	r3
	nRF24_setAddressWidth(ADDR_4bytes);
  40139e:	2004      	movs	r0, #4
  4013a0:	4b11      	ldr	r3, [pc, #68]	; (4013e8 <nRF24_begin+0x84>)
  4013a2:	4798      	blx	r3
	
	nRF24_FlushRx();
  4013a4:	4b11      	ldr	r3, [pc, #68]	; (4013ec <nRF24_begin+0x88>)
  4013a6:	4798      	blx	r3
	nRF24_FlushTx();
  4013a8:	4b11      	ldr	r3, [pc, #68]	; (4013f0 <nRF24_begin+0x8c>)
  4013aa:	4798      	blx	r3
	
	nRF24_powerUp();
  4013ac:	4b11      	ldr	r3, [pc, #68]	; (4013f4 <nRF24_begin+0x90>)
  4013ae:	4798      	blx	r3
	
	nRF24_writeRegister(NRF_CONFIG, (nRF24_readRegister(NRF_CONFIG)) & ~(1<<PRIM_RX));
  4013b0:	2000      	movs	r0, #0
  4013b2:	4d11      	ldr	r5, [pc, #68]	; (4013f8 <nRF24_begin+0x94>)
  4013b4:	47a8      	blx	r5
  4013b6:	f000 01fe 	and.w	r1, r0, #254	; 0xfe
  4013ba:	2000      	movs	r0, #0
  4013bc:	47a0      	blx	r4
	setup = nRF24_readRegister(RF_SETUP);
  4013be:	2006      	movs	r0, #6
  4013c0:	47a8      	blx	r5
	
	return (setup != 0 && setup != 0xFF);
  4013c2:	3801      	subs	r0, #1
  4013c4:	b2c0      	uxtb	r0, r0
}
  4013c6:	28fd      	cmp	r0, #253	; 0xfd
  4013c8:	bf8c      	ite	hi
  4013ca:	2000      	movhi	r0, #0
  4013cc:	2001      	movls	r0, #1
  4013ce:	bd38      	pop	{r3, r4, r5, pc}
  4013d0:	400e1200 	.word	0x400e1200
  4013d4:	00400f3d 	.word	0x00400f3d
  4013d8:	00400fc9 	.word	0x00400fc9
  4013dc:	00401029 	.word	0x00401029
  4013e0:	00401241 	.word	0x00401241
  4013e4:	00401265 	.word	0x00401265
  4013e8:	00401209 	.word	0x00401209
  4013ec:	00400f69 	.word	0x00400f69
  4013f0:	00400f89 	.word	0x00400f89
  4013f4:	0040127d 	.word	0x0040127d
  4013f8:	00400ec1 	.word	0x00400ec1

004013fc <nRF24_openWritingPipe>:
 * 
 * \param address address of the receiving module
 *
 */
void nRF24_openWritingPipe(uint64_t address)
{
  4013fc:	b570      	push	{r4, r5, r6, lr}
  4013fe:	b082      	sub	sp, #8
  401400:	ac02      	add	r4, sp, #8
  401402:	e964 0102 	strd	r0, r1, [r4, #-8]!
	writeRegister(RX_ADDR_P0, (uint8_t *)(&address), addr_width);
  401406:	4e08      	ldr	r6, [pc, #32]	; (401428 <nRF24_openWritingPipe+0x2c>)
  401408:	7832      	ldrb	r2, [r6, #0]
  40140a:	4621      	mov	r1, r4
  40140c:	200a      	movs	r0, #10
  40140e:	4d07      	ldr	r5, [pc, #28]	; (40142c <nRF24_openWritingPipe+0x30>)
  401410:	47a8      	blx	r5
	writeRegister(TX_ADDR, (uint8_t *)(&address), addr_width);
  401412:	7832      	ldrb	r2, [r6, #0]
  401414:	4621      	mov	r1, r4
  401416:	2010      	movs	r0, #16
  401418:	47a8      	blx	r5
	
	nRF24_writeRegister(RX_PW_P0, payload_size);
  40141a:	4b05      	ldr	r3, [pc, #20]	; (401430 <nRF24_openWritingPipe+0x34>)
  40141c:	7819      	ldrb	r1, [r3, #0]
  40141e:	2011      	movs	r0, #17
  401420:	4b04      	ldr	r3, [pc, #16]	; (401434 <nRF24_openWritingPipe+0x38>)
  401422:	4798      	blx	r3
}
  401424:	b002      	add	sp, #8
  401426:	bd70      	pop	{r4, r5, r6, pc}
  401428:	204082dc 	.word	0x204082dc
  40142c:	00400e75 	.word	0x00400e75
  401430:	2040001e 	.word	0x2040001e
  401434:	00400f3d 	.word	0x00400f3d

00401438 <nRF24_write>:
 * \param buf: pointer to the data buffer
 * \param len: length of the payload to be written
 *
 */
bool nRF24_write(const void* buf, uint8_t len)
{
  401438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40143a:	af00      	add	r7, sp, #0
{
  40143c:	466e      	mov	r6, sp
	uint8_t blanklen = dynamic_payloads_enabled ? 0 : payload_size - data_len;
  40143e:	4b24      	ldr	r3, [pc, #144]	; (4014d0 <nRF24_write+0x98>)
  401440:	781b      	ldrb	r3, [r3, #0]
  401442:	bb53      	cbnz	r3, 40149a <nRF24_write+0x62>
  401444:	4b23      	ldr	r3, [pc, #140]	; (4014d4 <nRF24_write+0x9c>)
  401446:	781b      	ldrb	r3, [r3, #0]
  401448:	1a5b      	subs	r3, r3, r1
  40144a:	b2db      	uxtb	r3, r3
	uint8_t size = data_len + blanklen + 1;
  40144c:	3101      	adds	r1, #1
  40144e:	4419      	add	r1, r3
  401450:	b2c9      	uxtb	r1, r1
	uint8_t s_buff[size];
  401452:	1dcb      	adds	r3, r1, #7
  401454:	f023 0307 	bic.w	r3, r3, #7
  401458:	ebad 0d03 	sub.w	sp, sp, r3
  40145c:	46ee      	mov	lr, sp
	s_buff[0] = writeType;
  40145e:	23a0      	movs	r3, #160	; 0xa0
  401460:	f88d 3000 	strb.w	r3, [sp]
	for (uint8_t i = 1; i< size; i++)
  401464:	2901      	cmp	r1, #1
  401466:	d90b      	bls.n	401480 <nRF24_write+0x48>
  401468:	1e43      	subs	r3, r0, #1
  40146a:	f10d 0201 	add.w	r2, sp, #1
  40146e:	1e8d      	subs	r5, r1, #2
  401470:	fa50 f585 	uxtab	r5, r0, r5
		s_buff[i] = current[i-1];
  401474:	f813 4f01 	ldrb.w	r4, [r3, #1]!
  401478:	f802 4b01 	strb.w	r4, [r2], #1
	for (uint8_t i = 1; i< size; i++)
  40147c:	42ab      	cmp	r3, r5
  40147e:	d1f9      	bne.n	401474 <nRF24_write+0x3c>
	spi_master_transfer(s_buff, size);
  401480:	4670      	mov	r0, lr
  401482:	4b15      	ldr	r3, [pc, #84]	; (4014d8 <nRF24_write+0xa0>)
  401484:	4798      	blx	r3
  401486:	46b5      	mov	sp, r6
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401488:	f44f 7200 	mov.w	r2, #512	; 0x200
  40148c:	4b13      	ldr	r3, [pc, #76]	; (4014dc <nRF24_write+0xa4>)
  40148e:	631a      	str	r2, [r3, #48]	; 0x30
	while(!(nRF24_getStatus() & ((1<<TX_DS) | (1<<MAX_RT))))
  401490:	4c13      	ldr	r4, [pc, #76]	; (4014e0 <nRF24_write+0xa8>)
		delay_us(100);
  401492:	f241 36c2 	movw	r6, #5058	; 0x13c2
  401496:	4d13      	ldr	r5, [pc, #76]	; (4014e4 <nRF24_write+0xac>)
  401498:	e003      	b.n	4014a2 <nRF24_write+0x6a>
	uint8_t blanklen = dynamic_payloads_enabled ? 0 : payload_size - data_len;
  40149a:	2300      	movs	r3, #0
  40149c:	e7d6      	b.n	40144c <nRF24_write+0x14>
		delay_us(100);
  40149e:	4630      	mov	r0, r6
  4014a0:	47a8      	blx	r5
	while(!(nRF24_getStatus() & ((1<<TX_DS) | (1<<MAX_RT))))
  4014a2:	47a0      	blx	r4
  4014a4:	f010 0f30 	tst.w	r0, #48	; 0x30
  4014a8:	d0f9      	beq.n	40149e <nRF24_write+0x66>
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4014aa:	f44f 7200 	mov.w	r2, #512	; 0x200
  4014ae:	4b0b      	ldr	r3, [pc, #44]	; (4014dc <nRF24_write+0xa4>)
  4014b0:	635a      	str	r2, [r3, #52]	; 0x34
	uint8_t status = nRF24_writeRegister(NRF_STATUS, (1<<RX_DR) | (1<<TX_DS) | (1<<MAX_RT));
  4014b2:	2170      	movs	r1, #112	; 0x70
  4014b4:	2007      	movs	r0, #7
  4014b6:	4b0c      	ldr	r3, [pc, #48]	; (4014e8 <nRF24_write+0xb0>)
  4014b8:	4798      	blx	r3
	if(status & (1<<MAX_RT)){
  4014ba:	f010 0f10 	tst.w	r0, #16
  4014be:	d102      	bne.n	4014c6 <nRF24_write+0x8e>
	return 1;
  4014c0:	2001      	movs	r0, #1
	return nRFwrite(buf, len, 0);
  4014c2:	46bd      	mov	sp, r7
  4014c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		nRF24_FlushTx();
  4014c6:	4b09      	ldr	r3, [pc, #36]	; (4014ec <nRF24_write+0xb4>)
  4014c8:	4798      	blx	r3
		return 0;
  4014ca:	2000      	movs	r0, #0
  4014cc:	e7f9      	b.n	4014c2 <nRF24_write+0x8a>
  4014ce:	bf00      	nop
  4014d0:	2040722c 	.word	0x2040722c
  4014d4:	2040001e 	.word	0x2040001e
  4014d8:	004015e9 	.word	0x004015e9
  4014dc:	400e1200 	.word	0x400e1200
  4014e0:	00400fa9 	.word	0x00400fa9
  4014e4:	20400001 	.word	0x20400001
  4014e8:	00400f3d 	.word	0x00400f3d
  4014ec:	00400f89 	.word	0x00400f89

004014f0 <spi_master_initialize>:

/**
 * \brief Initialize SPI as master.
 */
void spi_master_initialize(void)
{	
  4014f0:	b570      	push	{r4, r5, r6, lr}
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4014f2:	4b2c      	ldr	r3, [pc, #176]	; (4015a4 <spi_master_initialize+0xb4>)
  4014f4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4014f8:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4014fc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
  401500:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  401504:	f3bf 8f6f 	isb	sy
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  401508:	2500      	movs	r5, #0
  40150a:	f883 5315 	strb.w	r5, [r3, #789]	; 0x315
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40150e:	601a      	str	r2, [r3, #0]
	printf("Setting SPI clock #%lu ... \n\r", (unsigned long)gs_ul_spi_clock);
  401510:	4e25      	ldr	r6, [pc, #148]	; (4015a8 <spi_master_initialize+0xb8>)
  401512:	6831      	ldr	r1, [r6, #0]
  401514:	4825      	ldr	r0, [pc, #148]	; (4015ac <spi_master_initialize+0xbc>)
  401516:	4b26      	ldr	r3, [pc, #152]	; (4015b0 <spi_master_initialize+0xc0>)
  401518:	4798      	blx	r3
	spi_set_clock_configuration(gs_ul_spi_clock);
	puts("-I- Initialize SPI as master\r");
  40151a:	4826      	ldr	r0, [pc, #152]	; (4015b4 <spi_master_initialize+0xc4>)
  40151c:	4b26      	ldr	r3, [pc, #152]	; (4015b8 <spi_master_initialize+0xc8>)
  40151e:	4798      	blx	r3
	
	/* Configure an SPI peripheral. */
	spi_enable_clock(SPI0);
  401520:	4c26      	ldr	r4, [pc, #152]	; (4015bc <spi_master_initialize+0xcc>)
  401522:	4620      	mov	r0, r4
  401524:	4b26      	ldr	r3, [pc, #152]	; (4015c0 <spi_master_initialize+0xd0>)
  401526:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  401528:	2302      	movs	r3, #2
  40152a:	6023      	str	r3, [r4, #0]
	p_spi->SPI_CR = SPI_CR_SWRST;
  40152c:	2380      	movs	r3, #128	; 0x80
  40152e:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_lastxfer(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_LASTXFER;
  401530:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  401534:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MSTR;
  401536:	6863      	ldr	r3, [r4, #4]
  401538:	f043 0301 	orr.w	r3, r3, #1
  40153c:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  40153e:	6863      	ldr	r3, [r4, #4]
  401540:	f043 0310 	orr.w	r3, r3, #16
  401544:	6063      	str	r3, [r4, #4]
	spi_disable(SPI0);
	spi_reset(SPI0);
	spi_set_lastxfer(SPI0);
	spi_set_master_mode(SPI0);
	spi_disable_mode_fault_detect(SPI0);
	spi_set_peripheral_chip_select_value(SPI0, SPI_CHIP_PCS);
  401546:	210d      	movs	r1, #13
  401548:	4620      	mov	r0, r4
  40154a:	4b1e      	ldr	r3, [pc, #120]	; (4015c4 <spi_master_initialize+0xd4>)
  40154c:	4798      	blx	r3
	spi_configure_cs_behavior(SPI0, SPI_CHIP_SEL, SPI_CS_RISE_NO_TX);
  40154e:	462a      	mov	r2, r5
  401550:	2101      	movs	r1, #1
  401552:	4620      	mov	r0, r4
  401554:	4b1c      	ldr	r3, [pc, #112]	; (4015c8 <spi_master_initialize+0xd8>)
  401556:	4798      	blx	r3
	spi_set_delay_between_chip_select(SPI0, SPI_DLYBCS);
  401558:	2105      	movs	r1, #5
  40155a:	4620      	mov	r0, r4
  40155c:	4b1b      	ldr	r3, [pc, #108]	; (4015cc <spi_master_initialize+0xdc>)
  40155e:	4798      	blx	r3
	spi_set_clock_polarity(SPI0, SPI_CHIP_SEL, SPI_CLK_POLARITY);
  401560:	462a      	mov	r2, r5
  401562:	2101      	movs	r1, #1
  401564:	4620      	mov	r0, r4
  401566:	4b1a      	ldr	r3, [pc, #104]	; (4015d0 <spi_master_initialize+0xe0>)
  401568:	4798      	blx	r3
	spi_set_clock_phase(SPI0, SPI_CHIP_SEL, SPI_CLK_PHASE);
  40156a:	2201      	movs	r2, #1
  40156c:	4611      	mov	r1, r2
  40156e:	4620      	mov	r0, r4
  401570:	4b18      	ldr	r3, [pc, #96]	; (4015d4 <spi_master_initialize+0xe4>)
  401572:	4798      	blx	r3
	spi_set_bits_per_transfer(SPI0, SPI_CHIP_SEL, SPI_CSR_BITS_8_BIT);
  401574:	462a      	mov	r2, r5
  401576:	2101      	movs	r1, #1
  401578:	4620      	mov	r0, r4
  40157a:	4b17      	ldr	r3, [pc, #92]	; (4015d8 <spi_master_initialize+0xe8>)
  40157c:	4798      	blx	r3
	spi_set_baudrate_div(SPI0, SPI_CHIP_SEL, (sysclk_get_peripheral_hz() / gs_ul_spi_clock));
  40157e:	6833      	ldr	r3, [r6, #0]
  401580:	4a16      	ldr	r2, [pc, #88]	; (4015dc <spi_master_initialize+0xec>)
  401582:	fbb2 f2f3 	udiv	r2, r2, r3
  401586:	b2d2      	uxtb	r2, r2
  401588:	2101      	movs	r1, #1
  40158a:	4620      	mov	r0, r4
  40158c:	4b14      	ldr	r3, [pc, #80]	; (4015e0 <spi_master_initialize+0xf0>)
  40158e:	4798      	blx	r3
	spi_set_transfer_delay(SPI0, SPI_CHIP_SEL, SPI_DLYBS, SPI_DLYBCT);
  401590:	2308      	movs	r3, #8
  401592:	2220      	movs	r2, #32
  401594:	2101      	movs	r1, #1
  401596:	4620      	mov	r0, r4
  401598:	4d12      	ldr	r5, [pc, #72]	; (4015e4 <spi_master_initialize+0xf4>)
  40159a:	47a8      	blx	r5
	p_spi->SPI_CR = SPI_CR_SPIEN;
  40159c:	2301      	movs	r3, #1
  40159e:	6023      	str	r3, [r4, #0]
  4015a0:	bd70      	pop	{r4, r5, r6, pc}
  4015a2:	bf00      	nop
  4015a4:	e000e100 	.word	0xe000e100
  4015a8:	20400020 	.word	0x20400020
  4015ac:	00405be0 	.word	0x00405be0
  4015b0:	00402c59 	.word	0x00402c59
  4015b4:	00405c00 	.word	0x00405c00
  4015b8:	00402eed 	.word	0x00402eed
  4015bc:	40008000 	.word	0x40008000
  4015c0:	0040078d 	.word	0x0040078d
  4015c4:	004007b9 	.word	0x004007b9
  4015c8:	00400881 	.word	0x00400881
  4015cc:	004007cf 	.word	0x004007cf
  4015d0:	00400845 	.word	0x00400845
  4015d4:	00400863 	.word	0x00400863
  4015d8:	004008c7 	.word	0x004008c7
  4015dc:	08f0d180 	.word	0x08f0d180
  4015e0:	004008db 	.word	0x004008db
  4015e4:	00400903 	.word	0x00400903

004015e8 <spi_master_transfer>:
 * \param size Size of the buffer.
 * 
 * \brief after function p_buf will contain the received SPI data  
 */
void spi_master_transfer(void *p_buf, uint32_t size)
{
  4015e8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4015ec:	b083      	sub	sp, #12

	uint8_t *p_buffer;

	p_buffer = p_buf;

	for (i = 0; i < size; i++) {
  4015ee:	b1d9      	cbz	r1, 401628 <spi_master_transfer+0x40>
  4015f0:	4688      	mov	r8, r1
  4015f2:	4605      	mov	r5, r0
  4015f4:	4480      	add	r8, r0
		if (i != size)
		{
			spi_write(SPI0, p_buffer[i], 0, 0);
  4015f6:	4c0f      	ldr	r4, [pc, #60]	; (401634 <spi_master_transfer+0x4c>)
  4015f8:	f8df 9048 	ldr.w	r9, [pc, #72]	; 401644 <spi_master_transfer+0x5c>
		{
			spi_write(SPI0, p_buffer[i], 0, 1);
		}
		/* Wait transfer done. */
		while ((spi_read_status(SPI0) & SPI_SR_RDRF) == 0);
		spi_read(SPI0, &data, &uc_pcs);
  4015fc:	4e0e      	ldr	r6, [pc, #56]	; (401638 <spi_master_transfer+0x50>)
  4015fe:	462f      	mov	r7, r5
			spi_write(SPI0, p_buffer[i], 0, 0);
  401600:	2300      	movs	r3, #0
  401602:	461a      	mov	r2, r3
  401604:	7829      	ldrb	r1, [r5, #0]
  401606:	4620      	mov	r0, r4
  401608:	47c8      	blx	r9
 *
 * \return SPI status register value.
 */
static inline uint32_t spi_read_status(Spi *p_spi)
{
	return p_spi->SPI_SR;
  40160a:	6923      	ldr	r3, [r4, #16]
		while ((spi_read_status(SPI0) & SPI_SR_RDRF) == 0);
  40160c:	f013 0f01 	tst.w	r3, #1
  401610:	d0fb      	beq.n	40160a <spi_master_transfer+0x22>
		spi_read(SPI0, &data, &uc_pcs);
  401612:	f10d 0207 	add.w	r2, sp, #7
  401616:	4631      	mov	r1, r6
  401618:	4620      	mov	r0, r4
  40161a:	4b08      	ldr	r3, [pc, #32]	; (40163c <spi_master_transfer+0x54>)
  40161c:	4798      	blx	r3
		p_buffer[i] = data;
  40161e:	8833      	ldrh	r3, [r6, #0]
  401620:	703b      	strb	r3, [r7, #0]
  401622:	3501      	adds	r5, #1
	for (i = 0; i < size; i++) {
  401624:	4545      	cmp	r5, r8
  401626:	d1ea      	bne.n	4015fe <spi_master_transfer+0x16>
	}
	delay_us(2);
  401628:	2066      	movs	r0, #102	; 0x66
  40162a:	4b05      	ldr	r3, [pc, #20]	; (401640 <spi_master_transfer+0x58>)
  40162c:	4798      	blx	r3
  40162e:	b003      	add	sp, #12
  401630:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401634:	40008000 	.word	0x40008000
  401638:	2040722e 	.word	0x2040722e
  40163c:	004007e1 	.word	0x004007e1
  401640:	20400001 	.word	0x20400001
  401644:	00400811 	.word	0x00400811

00401648 <_write>:
  401648:	3801      	subs	r0, #1
  40164a:	2802      	cmp	r0, #2
  40164c:	d815      	bhi.n	40167a <_write+0x32>
  40164e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401652:	460e      	mov	r6, r1
  401654:	4614      	mov	r4, r2
  401656:	b19a      	cbz	r2, 401680 <_write+0x38>
  401658:	460d      	mov	r5, r1
  40165a:	f8df 8038 	ldr.w	r8, [pc, #56]	; 401694 <_write+0x4c>
  40165e:	4f0c      	ldr	r7, [pc, #48]	; (401690 <_write+0x48>)
  401660:	f8d8 0000 	ldr.w	r0, [r8]
  401664:	f815 1b01 	ldrb.w	r1, [r5], #1
  401668:	683b      	ldr	r3, [r7, #0]
  40166a:	4798      	blx	r3
  40166c:	2800      	cmp	r0, #0
  40166e:	db0a      	blt.n	401686 <_write+0x3e>
  401670:	1ba8      	subs	r0, r5, r6
  401672:	3c01      	subs	r4, #1
  401674:	d1f4      	bne.n	401660 <_write+0x18>
  401676:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40167a:	f04f 30ff 	mov.w	r0, #4294967295
  40167e:	4770      	bx	lr
  401680:	4610      	mov	r0, r2
  401682:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401686:	f04f 30ff 	mov.w	r0, #4294967295
  40168a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40168e:	bf00      	nop
  401690:	204082ec 	.word	0x204082ec
  401694:	204082f0 	.word	0x204082f0

00401698 <ethernet_phy_set_link>:
 *
 * Return GMAC_OK if successfully, GMAC_TIMEOUT if timeout.
 */
uint8_t ethernet_phy_set_link(Gmac *p_gmac, uint8_t uc_phy_addr,
		uint8_t uc_apply_setting_flag)
{
  401698:	b5f0      	push	{r4, r5, r6, r7, lr}
  40169a:	b083      	sub	sp, #12
  40169c:	4604      	mov	r4, r0
  40169e:	460f      	mov	r7, r1
  4016a0:	4616      	mov	r6, r2
		p_gmac->GMAC_NCR |= GMAC_NCR_MPE;
  4016a2:	6803      	ldr	r3, [r0, #0]
  4016a4:	f043 0310 	orr.w	r3, r3, #16
  4016a8:	6003      	str	r3, [r0, #0]

	gmac_enable_management(p_gmac, true);

	uc_phy_address = uc_phy_addr;

	uc_rc = gmac_phy_read(p_gmac, uc_phy_address, GMII_BMSR, &ul_stat1);
  4016aa:	ab01      	add	r3, sp, #4
  4016ac:	2201      	movs	r2, #1
  4016ae:	4d36      	ldr	r5, [pc, #216]	; (401788 <ethernet_phy_set_link+0xf0>)
  4016b0:	47a8      	blx	r5
	if (uc_rc != GMAC_OK) {
  4016b2:	b958      	cbnz	r0, 4016cc <ethernet_phy_set_link+0x34>
		gmac_enable_management(p_gmac, false);

		return uc_rc;
	}

	if ((ul_stat1 & GMII_LINK_STATUS) == 0) {
  4016b4:	9b01      	ldr	r3, [sp, #4]
  4016b6:	f013 0f04 	tst.w	r3, #4
  4016ba:	d10d      	bne.n	4016d8 <ethernet_phy_set_link+0x40>
		p_gmac->GMAC_NCR &= ~GMAC_NCR_MPE;
  4016bc:	6823      	ldr	r3, [r4, #0]
  4016be:	f023 0310 	bic.w	r3, r3, #16
  4016c2:	6023      	str	r3, [r4, #0]
		/* Disable PHY management and start the GMAC transfer */
		gmac_enable_management(p_gmac, false);

		return GMAC_INVALID;
  4016c4:	23ff      	movs	r3, #255	; 0xff
	gmac_enable_full_duplex(p_gmac, uc_fd);

	/* Start the GMAC transfers */
	gmac_enable_management(p_gmac, false);
	return uc_rc;
}
  4016c6:	4618      	mov	r0, r3
  4016c8:	b003      	add	sp, #12
  4016ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4016cc:	4603      	mov	r3, r0
  4016ce:	6822      	ldr	r2, [r4, #0]
  4016d0:	f022 0210 	bic.w	r2, r2, #16
  4016d4:	6022      	str	r2, [r4, #0]
		return uc_rc;
  4016d6:	e7f6      	b.n	4016c6 <ethernet_phy_set_link+0x2e>
	if (uc_apply_setting_flag == 0) {
  4016d8:	b92e      	cbnz	r6, 4016e6 <ethernet_phy_set_link+0x4e>
  4016da:	6823      	ldr	r3, [r4, #0]
  4016dc:	f023 0310 	bic.w	r3, r3, #16
  4016e0:	6023      	str	r3, [r4, #0]
		return uc_rc;
  4016e2:	4633      	mov	r3, r6
  4016e4:	e7ef      	b.n	4016c6 <ethernet_phy_set_link+0x2e>
	uc_rc = gmac_phy_read(p_gmac, uc_phy_address, GMII_PCR1, &ul_stat2);
  4016e6:	466b      	mov	r3, sp
  4016e8:	221e      	movs	r2, #30
  4016ea:	4639      	mov	r1, r7
  4016ec:	4620      	mov	r0, r4
  4016ee:	4d26      	ldr	r5, [pc, #152]	; (401788 <ethernet_phy_set_link+0xf0>)
  4016f0:	47a8      	blx	r5
	if (uc_rc != GMAC_OK) {
  4016f2:	4603      	mov	r3, r0
  4016f4:	b950      	cbnz	r0, 40170c <ethernet_phy_set_link+0x74>
	if ((ul_stat1 & GMII_100BASE_TX_FD) && (ul_stat2 & GMII_OMI_100BASE_TX_FD)) {
  4016f6:	9a01      	ldr	r2, [sp, #4]
	if ((ul_stat1 & GMII_10BASE_T_FD) && (ul_stat2 & GMII_OMI_10BASE_T_FD)) {
  4016f8:	f412 5f80 	tst.w	r2, #4096	; 0x1000
  4016fc:	d00b      	beq.n	401716 <ethernet_phy_set_link+0x7e>
  4016fe:	9900      	ldr	r1, [sp, #0]
  401700:	f011 0f05 	tst.w	r1, #5
  401704:	bf0c      	ite	eq
  401706:	2101      	moveq	r1, #1
  401708:	2100      	movne	r1, #0
  40170a:	e005      	b.n	401718 <ethernet_phy_set_link+0x80>
  40170c:	6822      	ldr	r2, [r4, #0]
  40170e:	f022 0210 	bic.w	r2, r2, #16
  401712:	6022      	str	r2, [r4, #0]
		return uc_rc;
  401714:	e7d7      	b.n	4016c6 <ethernet_phy_set_link+0x2e>
  401716:	2101      	movs	r1, #1
	if ((ul_stat1 & GMII_100BASE_TX_HD) && (ul_stat2 & GMII_OMI_100BASE_TX_HD)) {
  401718:	f412 5f00 	tst.w	r2, #8192	; 0x2000
  40171c:	d003      	beq.n	401726 <ethernet_phy_set_link+0x8e>
  40171e:	9800      	ldr	r0, [sp, #0]
  401720:	f010 0f02 	tst.w	r0, #2
  401724:	d127      	bne.n	401776 <ethernet_phy_set_link+0xde>
	if ((ul_stat1 & GMII_10BASE_T_HD) && (ul_stat2 & GMII_OMI_10BASE_T_HD)) {
  401726:	f412 6f00 	tst.w	r2, #2048	; 0x800
  40172a:	d003      	beq.n	401734 <ethernet_phy_set_link+0x9c>
  40172c:	9a00      	ldr	r2, [sp, #0]
  40172e:	f012 0f01 	tst.w	r2, #1
  401732:	d111      	bne.n	401758 <ethernet_phy_set_link+0xc0>
	if (uc_speed) {
  401734:	b191      	cbz	r1, 40175c <ethernet_phy_set_link+0xc4>
  401736:	2201      	movs	r2, #1
		p_gmac->GMAC_NCFGR |= GMAC_NCFGR_SPD;
  401738:	6861      	ldr	r1, [r4, #4]
  40173a:	f041 0101 	orr.w	r1, r1, #1
  40173e:	6061      	str	r1, [r4, #4]
	if (uc_enable) {
  401740:	b1a2      	cbz	r2, 40176c <ethernet_phy_set_link+0xd4>
		p_gmac->GMAC_NCFGR |= GMAC_NCFGR_FD;
  401742:	6862      	ldr	r2, [r4, #4]
  401744:	f042 0202 	orr.w	r2, r2, #2
  401748:	6062      	str	r2, [r4, #4]
		p_gmac->GMAC_NCR &= ~GMAC_NCR_MPE;
  40174a:	6822      	ldr	r2, [r4, #0]
  40174c:	f022 0210 	bic.w	r2, r2, #16
  401750:	6022      	str	r2, [r4, #0]
	return uc_rc;
  401752:	e7b8      	b.n	4016c6 <ethernet_phy_set_link+0x2e>
		uc_fd = false;
  401754:	461a      	mov	r2, r3
  401756:	e7ef      	b.n	401738 <ethernet_phy_set_link+0xa0>
		uc_fd = false;
  401758:	461a      	mov	r2, r3
  40175a:	e000      	b.n	40175e <ethernet_phy_set_link+0xc6>
	if (uc_speed) {
  40175c:	2201      	movs	r2, #1
		p_gmac->GMAC_NCFGR &= ~GMAC_NCFGR_SPD;
  40175e:	6861      	ldr	r1, [r4, #4]
  401760:	f021 0101 	bic.w	r1, r1, #1
  401764:	6061      	str	r1, [r4, #4]
  401766:	e7eb      	b.n	401740 <ethernet_phy_set_link+0xa8>
  401768:	461a      	mov	r2, r3
  40176a:	e7f8      	b.n	40175e <ethernet_phy_set_link+0xc6>
		p_gmac->GMAC_NCFGR &= ~GMAC_NCFGR_FD;
  40176c:	6862      	ldr	r2, [r4, #4]
  40176e:	f022 0202 	bic.w	r2, r2, #2
  401772:	6062      	str	r2, [r4, #4]
  401774:	e7e9      	b.n	40174a <ethernet_phy_set_link+0xb2>
	if ((ul_stat1 & GMII_10BASE_T_HD) && (ul_stat2 & GMII_OMI_10BASE_T_HD)) {
  401776:	f412 6f00 	tst.w	r2, #2048	; 0x800
  40177a:	d0eb      	beq.n	401754 <ethernet_phy_set_link+0xbc>
  40177c:	9a00      	ldr	r2, [sp, #0]
  40177e:	f012 0f01 	tst.w	r2, #1
  401782:	d1f1      	bne.n	401768 <ethernet_phy_set_link+0xd0>
		uc_fd = false;
  401784:	461a      	mov	r2, r3
  401786:	e7d7      	b.n	401738 <ethernet_phy_set_link+0xa0>
  401788:	00401ca5 	.word	0x00401ca5

0040178c <ethernet_phy_auto_negotiate>:
 * \param uc_phy_addr PHY address.
 *
 * Return GMAC_OK if successfully, GMAC_TIMEOUT if timeout.
 */
uint8_t ethernet_phy_auto_negotiate(Gmac *p_gmac, uint8_t uc_phy_addr)
{
  40178c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401790:	b082      	sub	sp, #8
  401792:	4604      	mov	r4, r0
  401794:	460d      	mov	r5, r1
		p_gmac->GMAC_NCR |= GMAC_NCR_MPE;
  401796:	6803      	ldr	r3, [r0, #0]
  401798:	f043 0310 	orr.w	r3, r3, #16
  40179c:	6003      	str	r3, [r0, #0]
	uint8_t uc_rc;

	gmac_enable_management(p_gmac, true);

	/* Set up control register */
	uc_rc = gmac_phy_read(p_gmac, uc_phy_addr, GMII_BMCR, &ul_value);
  40179e:	ab01      	add	r3, sp, #4
  4017a0:	2200      	movs	r2, #0
  4017a2:	4e5d      	ldr	r6, [pc, #372]	; (401918 <ethernet_phy_auto_negotiate+0x18c>)
  4017a4:	47b0      	blx	r6
	if (uc_rc != GMAC_OK) {
  4017a6:	b140      	cbz	r0, 4017ba <ethernet_phy_auto_negotiate+0x2e>
  4017a8:	4603      	mov	r3, r0
		p_gmac->GMAC_NCR &= ~GMAC_NCR_MPE;
  4017aa:	6822      	ldr	r2, [r4, #0]
  4017ac:	f022 0210 	bic.w	r2, r2, #16
  4017b0:	6022      	str	r2, [r4, #0]
	gmac_enable_transmit(GMAC, true);
	gmac_enable_receive(GMAC, true);

	gmac_enable_management(p_gmac, false);
	return uc_rc;
}
  4017b2:	4618      	mov	r0, r3
  4017b4:	b002      	add	sp, #8
  4017b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	ul_value &= ~(uint32_t)(GMII_LOOPBACK | GMII_POWER_DOWN);
  4017ba:	9b01      	ldr	r3, [sp, #4]
  4017bc:	f423 43b0 	bic.w	r3, r3, #22528	; 0x5800
	ul_value |= (uint32_t)GMII_ISOLATE; /* Electrically isolate PHY */
  4017c0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  4017c4:	9301      	str	r3, [sp, #4]
	uc_rc = gmac_phy_write(p_gmac, uc_phy_addr, GMII_BMCR, ul_value);
  4017c6:	2200      	movs	r2, #0
  4017c8:	4629      	mov	r1, r5
  4017ca:	4620      	mov	r0, r4
  4017cc:	4e53      	ldr	r6, [pc, #332]	; (40191c <ethernet_phy_auto_negotiate+0x190>)
  4017ce:	47b0      	blx	r6
	if (uc_rc != GMAC_OK) {
  4017d0:	4603      	mov	r3, r0
  4017d2:	b120      	cbz	r0, 4017de <ethernet_phy_auto_negotiate+0x52>
  4017d4:	6822      	ldr	r2, [r4, #0]
  4017d6:	f022 0210 	bic.w	r2, r2, #16
  4017da:	6022      	str	r2, [r4, #0]
		return uc_rc;
  4017dc:	e7e9      	b.n	4017b2 <ethernet_phy_auto_negotiate+0x26>
	uc_rc = gmac_phy_write(p_gmac, uc_phy_addr, GMII_ANAR, ul_phy_anar);
  4017de:	f240 13e1 	movw	r3, #481	; 0x1e1
  4017e2:	2204      	movs	r2, #4
  4017e4:	4629      	mov	r1, r5
  4017e6:	4620      	mov	r0, r4
  4017e8:	4e4c      	ldr	r6, [pc, #304]	; (40191c <ethernet_phy_auto_negotiate+0x190>)
  4017ea:	47b0      	blx	r6
	if (uc_rc != GMAC_OK) {
  4017ec:	4603      	mov	r3, r0
  4017ee:	b120      	cbz	r0, 4017fa <ethernet_phy_auto_negotiate+0x6e>
  4017f0:	6822      	ldr	r2, [r4, #0]
  4017f2:	f022 0210 	bic.w	r2, r2, #16
  4017f6:	6022      	str	r2, [r4, #0]
		return uc_rc;
  4017f8:	e7db      	b.n	4017b2 <ethernet_phy_auto_negotiate+0x26>
	uc_rc = gmac_phy_read(p_gmac, uc_phy_addr, GMII_BMCR, &ul_value);
  4017fa:	ab01      	add	r3, sp, #4
  4017fc:	2200      	movs	r2, #0
  4017fe:	4629      	mov	r1, r5
  401800:	4620      	mov	r0, r4
  401802:	4e45      	ldr	r6, [pc, #276]	; (401918 <ethernet_phy_auto_negotiate+0x18c>)
  401804:	47b0      	blx	r6
	if (uc_rc != GMAC_OK) {
  401806:	4603      	mov	r3, r0
  401808:	b120      	cbz	r0, 401814 <ethernet_phy_auto_negotiate+0x88>
  40180a:	6822      	ldr	r2, [r4, #0]
  40180c:	f022 0210 	bic.w	r2, r2, #16
  401810:	6022      	str	r2, [r4, #0]
		return uc_rc;
  401812:	e7ce      	b.n	4017b2 <ethernet_phy_auto_negotiate+0x26>
	ul_value |= GMII_SPEED_SELECT | GMII_AUTONEG | GMII_DUPLEX_MODE;
  401814:	9b01      	ldr	r3, [sp, #4]
  401816:	f443 5344 	orr.w	r3, r3, #12544	; 0x3100
  40181a:	9301      	str	r3, [sp, #4]
	uc_rc = gmac_phy_write(p_gmac, uc_phy_addr, GMII_BMCR, ul_value);
  40181c:	2200      	movs	r2, #0
  40181e:	4629      	mov	r1, r5
  401820:	4620      	mov	r0, r4
  401822:	4e3e      	ldr	r6, [pc, #248]	; (40191c <ethernet_phy_auto_negotiate+0x190>)
  401824:	47b0      	blx	r6
	if (uc_rc != GMAC_OK) {
  401826:	4603      	mov	r3, r0
  401828:	b120      	cbz	r0, 401834 <ethernet_phy_auto_negotiate+0xa8>
  40182a:	6822      	ldr	r2, [r4, #0]
  40182c:	f022 0210 	bic.w	r2, r2, #16
  401830:	6022      	str	r2, [r4, #0]
		return uc_rc;
  401832:	e7be      	b.n	4017b2 <ethernet_phy_auto_negotiate+0x26>
	ul_value &= ~(uint32_t)GMII_ISOLATE;
  401834:	9b01      	ldr	r3, [sp, #4]
  401836:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  40183a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
  40183e:	9301      	str	r3, [sp, #4]
	uc_rc = gmac_phy_write(p_gmac, uc_phy_addr, GMII_BMCR, ul_value);
  401840:	2200      	movs	r2, #0
  401842:	4629      	mov	r1, r5
  401844:	4620      	mov	r0, r4
  401846:	4e35      	ldr	r6, [pc, #212]	; (40191c <ethernet_phy_auto_negotiate+0x190>)
  401848:	47b0      	blx	r6
	if (uc_rc != GMAC_OK) {
  40184a:	4603      	mov	r3, r0
  40184c:	b9b0      	cbnz	r0, 40187c <ethernet_phy_auto_negotiate+0xf0>
  40184e:	4e34      	ldr	r6, [pc, #208]	; (401920 <ethernet_phy_auto_negotiate+0x194>)
		uc_rc = gmac_phy_read(p_gmac, uc_phy_addr, GMII_BMSR, &ul_value);
  401850:	f04f 0801 	mov.w	r8, #1
  401854:	4f30      	ldr	r7, [pc, #192]	; (401918 <ethernet_phy_auto_negotiate+0x18c>)
  401856:	ab01      	add	r3, sp, #4
  401858:	4642      	mov	r2, r8
  40185a:	4629      	mov	r1, r5
  40185c:	4620      	mov	r0, r4
  40185e:	47b8      	blx	r7
		if (uc_rc != GMAC_OK) {
  401860:	4603      	mov	r3, r0
  401862:	b980      	cbnz	r0, 401886 <ethernet_phy_auto_negotiate+0xfa>
		if (ul_value & GMII_AUTONEG_COMP) {
  401864:	9b01      	ldr	r3, [sp, #4]
  401866:	f013 0f20 	tst.w	r3, #32
  40186a:	d111      	bne.n	401890 <ethernet_phy_auto_negotiate+0x104>
			if (++ul_retry_count >= ul_retry_max) {
  40186c:	3e01      	subs	r6, #1
  40186e:	d1f2      	bne.n	401856 <ethernet_phy_auto_negotiate+0xca>
  401870:	6823      	ldr	r3, [r4, #0]
  401872:	f023 0310 	bic.w	r3, r3, #16
  401876:	6023      	str	r3, [r4, #0]
				return GMAC_TIMEOUT;
  401878:	2301      	movs	r3, #1
  40187a:	e79a      	b.n	4017b2 <ethernet_phy_auto_negotiate+0x26>
  40187c:	6822      	ldr	r2, [r4, #0]
  40187e:	f022 0210 	bic.w	r2, r2, #16
  401882:	6022      	str	r2, [r4, #0]
		return uc_rc;
  401884:	e795      	b.n	4017b2 <ethernet_phy_auto_negotiate+0x26>
  401886:	6822      	ldr	r2, [r4, #0]
  401888:	f022 0210 	bic.w	r2, r2, #16
  40188c:	6022      	str	r2, [r4, #0]
			return uc_rc;
  40188e:	e790      	b.n	4017b2 <ethernet_phy_auto_negotiate+0x26>
	uc_rc = gmac_phy_read(p_gmac, uc_phy_addr, GMII_ANLPAR, &ul_phy_analpar);
  401890:	466b      	mov	r3, sp
  401892:	2205      	movs	r2, #5
  401894:	4629      	mov	r1, r5
  401896:	4620      	mov	r0, r4
  401898:	4d1f      	ldr	r5, [pc, #124]	; (401918 <ethernet_phy_auto_negotiate+0x18c>)
  40189a:	47a8      	blx	r5
	if (uc_rc != GMAC_OK) {
  40189c:	4603      	mov	r3, r0
  40189e:	b980      	cbnz	r0, 4018c2 <ethernet_phy_auto_negotiate+0x136>
	if ((ul_phy_anar & ul_phy_analpar) & GMII_100TX_FDX) {
  4018a0:	9a00      	ldr	r2, [sp, #0]
  4018a2:	f412 7f80 	tst.w	r2, #256	; 0x100
  4018a6:	d113      	bne.n	4018d0 <ethernet_phy_auto_negotiate+0x144>
	} else if ((ul_phy_anar & ul_phy_analpar) & GMII_10_FDX) {
  4018a8:	f012 0f40 	tst.w	r2, #64	; 0x40
  4018ac:	d12c      	bne.n	401908 <ethernet_phy_auto_negotiate+0x17c>
	if (uc_speed) {
  4018ae:	f012 0f80 	tst.w	r2, #128	; 0x80
		uc_fd = false;
  4018b2:	bf08      	it	eq
  4018b4:	4602      	moveq	r2, r0
  4018b6:	d109      	bne.n	4018cc <ethernet_phy_auto_negotiate+0x140>
		p_gmac->GMAC_NCFGR &= ~GMAC_NCFGR_SPD;
  4018b8:	6861      	ldr	r1, [r4, #4]
  4018ba:	f021 0101 	bic.w	r1, r1, #1
  4018be:	6061      	str	r1, [r4, #4]
  4018c0:	e00b      	b.n	4018da <ethernet_phy_auto_negotiate+0x14e>
		p_gmac->GMAC_NCR &= ~GMAC_NCR_MPE;
  4018c2:	6822      	ldr	r2, [r4, #0]
  4018c4:	f022 0210 	bic.w	r2, r2, #16
  4018c8:	6022      	str	r2, [r4, #0]
		return uc_rc;
  4018ca:	e772      	b.n	4017b2 <ethernet_phy_auto_negotiate+0x26>
		uc_fd = false;
  4018cc:	4602      	mov	r2, r0
  4018ce:	e000      	b.n	4018d2 <ethernet_phy_auto_negotiate+0x146>
		uc_fd = true;
  4018d0:	2201      	movs	r2, #1
		p_gmac->GMAC_NCFGR |= GMAC_NCFGR_SPD;
  4018d2:	6861      	ldr	r1, [r4, #4]
  4018d4:	f041 0101 	orr.w	r1, r1, #1
  4018d8:	6061      	str	r1, [r4, #4]
	if (uc_enable) {
  4018da:	b1ba      	cbz	r2, 40190c <ethernet_phy_auto_negotiate+0x180>
		p_gmac->GMAC_NCFGR |= GMAC_NCFGR_FD;
  4018dc:	6862      	ldr	r2, [r4, #4]
  4018de:	f042 0202 	orr.w	r2, r2, #2
  4018e2:	6062      	str	r2, [r4, #4]
			p_gmac->GMAC_UR &= ~GMAC_UR_RMII;
  4018e4:	68e2      	ldr	r2, [r4, #12]
  4018e6:	f022 0201 	bic.w	r2, r2, #1
  4018ea:	60e2      	str	r2, [r4, #12]
		p_gmac->GMAC_NCR |= GMAC_NCR_TXEN;
  4018ec:	4a0d      	ldr	r2, [pc, #52]	; (401924 <ethernet_phy_auto_negotiate+0x198>)
  4018ee:	6811      	ldr	r1, [r2, #0]
  4018f0:	f041 0108 	orr.w	r1, r1, #8
  4018f4:	6011      	str	r1, [r2, #0]
		p_gmac->GMAC_NCR |= GMAC_NCR_RXEN;
  4018f6:	6811      	ldr	r1, [r2, #0]
  4018f8:	f041 0104 	orr.w	r1, r1, #4
  4018fc:	6011      	str	r1, [r2, #0]
		p_gmac->GMAC_NCR &= ~GMAC_NCR_MPE;
  4018fe:	6822      	ldr	r2, [r4, #0]
  401900:	f022 0210 	bic.w	r2, r2, #16
  401904:	6022      	str	r2, [r4, #0]
	return uc_rc;
  401906:	e754      	b.n	4017b2 <ethernet_phy_auto_negotiate+0x26>
		uc_fd = true;
  401908:	2201      	movs	r2, #1
  40190a:	e7d5      	b.n	4018b8 <ethernet_phy_auto_negotiate+0x12c>
		p_gmac->GMAC_NCFGR &= ~GMAC_NCFGR_FD;
  40190c:	6862      	ldr	r2, [r4, #4]
  40190e:	f022 0202 	bic.w	r2, r2, #2
  401912:	6062      	str	r2, [r4, #4]
  401914:	e7e6      	b.n	4018e4 <ethernet_phy_auto_negotiate+0x158>
  401916:	bf00      	nop
  401918:	00401ca5 	.word	0x00401ca5
  40191c:	00401d05 	.word	0x00401d05
  401920:	000f4240 	.word	0x000f4240
  401924:	40050000 	.word	0x40050000

00401928 <ethernet_phy_reset>:
 * \param uc_phy_addr PHY address.
 *
 * \Return GMAC_OK if successfully, GMAC_TIMEOUT if timeout.
 */
uint8_t ethernet_phy_reset(Gmac *p_gmac, uint8_t uc_phy_addr)
{
  401928:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40192c:	b083      	sub	sp, #12
  40192e:	4605      	mov	r5, r0
  401930:	4689      	mov	r9, r1
		p_gmac->GMAC_NCR |= GMAC_NCR_MPE;
  401932:	6803      	ldr	r3, [r0, #0]
  401934:	f043 0310 	orr.w	r3, r3, #16
  401938:	6003      	str	r3, [r0, #0]
	uint32_t ul_timeout = ETH_PHY_TIMEOUT;
	uint8_t uc_rc = GMAC_TIMEOUT;

	gmac_enable_management(p_gmac, true);

	ul_bmcr = GMII_RESET;
  40193a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40193e:	ae02      	add	r6, sp, #8
  401940:	f846 3d04 	str.w	r3, [r6, #-4]!
	gmac_phy_write(p_gmac, uc_phy_address, GMII_BMCR, ul_bmcr);
  401944:	2200      	movs	r2, #0
  401946:	4c0e      	ldr	r4, [pc, #56]	; (401980 <ethernet_phy_reset+0x58>)
  401948:	47a0      	blx	r4
	uint32_t ul_timeout = ETH_PHY_TIMEOUT;
  40194a:	240a      	movs	r4, #10

	do {
		gmac_phy_read(p_gmac, uc_phy_address, GMII_BMCR, &ul_bmcr);
  40194c:	f04f 0800 	mov.w	r8, #0
  401950:	4f0c      	ldr	r7, [pc, #48]	; (401984 <ethernet_phy_reset+0x5c>)
  401952:	4633      	mov	r3, r6
  401954:	4642      	mov	r2, r8
  401956:	4649      	mov	r1, r9
  401958:	4628      	mov	r0, r5
  40195a:	47b8      	blx	r7
		ul_timeout--;
  40195c:	3c01      	subs	r4, #1
	} while ((ul_bmcr & GMII_RESET) && ul_timeout);
  40195e:	9b01      	ldr	r3, [sp, #4]
  401960:	f413 4f00 	tst.w	r3, #32768	; 0x8000
  401964:	d001      	beq.n	40196a <ethernet_phy_reset+0x42>
  401966:	2c00      	cmp	r4, #0
  401968:	d1f3      	bne.n	401952 <ethernet_phy_reset+0x2a>
		p_gmac->GMAC_NCR &= ~GMAC_NCR_MPE;
  40196a:	682b      	ldr	r3, [r5, #0]
  40196c:	f023 0310 	bic.w	r3, r3, #16
  401970:	602b      	str	r3, [r5, #0]
	if (ul_timeout) {
		uc_rc = GMAC_OK;
	}

	return (uc_rc);
}
  401972:	fab4 f084 	clz	r0, r4
  401976:	0940      	lsrs	r0, r0, #5
  401978:	b003      	add	sp, #12
  40197a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40197e:	bf00      	nop
  401980:	00401d05 	.word	0x00401d05
  401984:	00401ca5 	.word	0x00401ca5

00401988 <ethernet_phy_init>:
{
  401988:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40198c:	b085      	sub	sp, #20
  40198e:	4606      	mov	r6, r0
  401990:	4688      	mov	r8, r1
  401992:	4615      	mov	r5, r2
	pio_set_output(PIN_GMAC_RESET_PIO, PIN_GMAC_RESET_MASK, 1,  false, true);
  401994:	2401      	movs	r4, #1
  401996:	9400      	str	r4, [sp, #0]
  401998:	2300      	movs	r3, #0
  40199a:	4622      	mov	r2, r4
  40199c:	f44f 6180 	mov.w	r1, #1024	; 0x400
  4019a0:	4843      	ldr	r0, [pc, #268]	; (401ab0 <ethernet_phy_init+0x128>)
  4019a2:	4f44      	ldr	r7, [pc, #272]	; (401ab4 <ethernet_phy_init+0x12c>)
  4019a4:	47b8      	blx	r7
	pio_set_input(PIN_GMAC_INT_PIO, PIN_GMAC_INT_MASK, PIO_PULLUP);
  4019a6:	4622      	mov	r2, r4
  4019a8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  4019ac:	4842      	ldr	r0, [pc, #264]	; (401ab8 <ethernet_phy_init+0x130>)
  4019ae:	4b43      	ldr	r3, [pc, #268]	; (401abc <ethernet_phy_init+0x134>)
  4019b0:	4798      	blx	r3
	pio_set_peripheral(PIN_GMAC_PIO, PIN_GMAC_PERIPH, PIN_GMAC_MASK);
  4019b2:	f240 32ff 	movw	r2, #1023	; 0x3ff
  4019b6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4019ba:	4841      	ldr	r0, [pc, #260]	; (401ac0 <ethernet_phy_init+0x138>)
  4019bc:	4b41      	ldr	r3, [pc, #260]	; (401ac4 <ethernet_phy_init+0x13c>)
  4019be:	4798      	blx	r3
	ethernet_phy_reset(GMAC,uc_phy_addr);
  4019c0:	4641      	mov	r1, r8
  4019c2:	4841      	ldr	r0, [pc, #260]	; (401ac8 <ethernet_phy_init+0x140>)
  4019c4:	4b41      	ldr	r3, [pc, #260]	; (401acc <ethernet_phy_init+0x144>)
  4019c6:	4798      	blx	r3
	if (ul_mck > GMAC_MCK_SPEED_240MHZ) {
  4019c8:	4b41      	ldr	r3, [pc, #260]	; (401ad0 <ethernet_phy_init+0x148>)
  4019ca:	429d      	cmp	r5, r3
  4019cc:	d85d      	bhi.n	401a8a <ethernet_phy_init+0x102>
	} else if (ul_mck > GMAC_MCK_SPEED_160MHZ) {
  4019ce:	4b41      	ldr	r3, [pc, #260]	; (401ad4 <ethernet_phy_init+0x14c>)
  4019d0:	429d      	cmp	r5, r3
  4019d2:	d80f      	bhi.n	4019f4 <ethernet_phy_init+0x6c>
	} else if (ul_mck > GMAC_MCK_SPEED_120MHZ) {
  4019d4:	4b40      	ldr	r3, [pc, #256]	; (401ad8 <ethernet_phy_init+0x150>)
  4019d6:	429d      	cmp	r5, r3
  4019d8:	d83e      	bhi.n	401a58 <ethernet_phy_init+0xd0>
	} else if (ul_mck > GMAC_MCK_SPEED_80MHZ) {
  4019da:	4b40      	ldr	r3, [pc, #256]	; (401adc <ethernet_phy_init+0x154>)
  4019dc:	429d      	cmp	r5, r3
  4019de:	d83e      	bhi.n	401a5e <ethernet_phy_init+0xd6>
	} else if (ul_mck > GMAC_MCK_SPEED_40MHZ) {
  4019e0:	4b3f      	ldr	r3, [pc, #252]	; (401ae0 <ethernet_phy_init+0x158>)
  4019e2:	429d      	cmp	r5, r3
  4019e4:	d83e      	bhi.n	401a64 <ethernet_phy_init+0xdc>
		ul_clk = GMAC_NCFGR_CLK_MCK_8;
  4019e6:	4b3f      	ldr	r3, [pc, #252]	; (401ae4 <ethernet_phy_init+0x15c>)
  4019e8:	429d      	cmp	r5, r3
  4019ea:	bf8c      	ite	hi
  4019ec:	f44f 2380 	movhi.w	r3, #262144	; 0x40000
  4019f0:	2300      	movls	r3, #0
  4019f2:	e001      	b.n	4019f8 <ethernet_phy_init+0x70>
		ul_clk = GMAC_NCFGR_CLK_MCK_96;
  4019f4:	f44f 13a0 	mov.w	r3, #1310720	; 0x140000
	p_gmac->GMAC_NCFGR &= ~GMAC_NCFGR_CLK_Msk;
  4019f8:	6872      	ldr	r2, [r6, #4]
  4019fa:	f422 12e0 	bic.w	r2, r2, #1835008	; 0x1c0000
  4019fe:	6072      	str	r2, [r6, #4]
	p_gmac->GMAC_NCFGR |= ul_clk;
  401a00:	6875      	ldr	r5, [r6, #4]
  401a02:	431d      	orrs	r5, r3
  401a04:	6075      	str	r5, [r6, #4]
	uint32_t ul_value = 0;
  401a06:	ab04      	add	r3, sp, #16
  401a08:	2200      	movs	r2, #0
  401a0a:	f843 2d04 	str.w	r2, [r3, #-4]!
		p_gmac->GMAC_NCR |= GMAC_NCR_MPE;
  401a0e:	6832      	ldr	r2, [r6, #0]
  401a10:	f042 0210 	orr.w	r2, r2, #16
  401a14:	6032      	str	r2, [r6, #0]
	gmac_phy_read(p_gmac, uc_phy_addr, GMII_PHYID1, &ul_value);
  401a16:	2202      	movs	r2, #2
  401a18:	4641      	mov	r1, r8
  401a1a:	4630      	mov	r0, r6
  401a1c:	4c32      	ldr	r4, [pc, #200]	; (401ae8 <ethernet_phy_init+0x160>)
  401a1e:	47a0      	blx	r4
	if (ul_value != GMII_OUI_MSB) {
  401a20:	9b03      	ldr	r3, [sp, #12]
  401a22:	2b22      	cmp	r3, #34	; 0x22
  401a24:	d035      	beq.n	401a92 <ethernet_phy_init+0x10a>
  401a26:	4644      	mov	r4, r8
  401a28:	2520      	movs	r5, #32
			gmac_phy_read(p_gmac, uc_phy_address, GMII_PHYID1, &ul_value);
  401a2a:	f04f 0902 	mov.w	r9, #2
  401a2e:	4f2e      	ldr	r7, [pc, #184]	; (401ae8 <ethernet_phy_init+0x160>)
			uc_phy_address = (uc_phy_address + 1) & 0x1F;
  401a30:	3401      	adds	r4, #1
  401a32:	f004 041f 	and.w	r4, r4, #31
			gmac_phy_read(p_gmac, uc_phy_address, GMII_PHYID1, &ul_value);
  401a36:	ab03      	add	r3, sp, #12
  401a38:	464a      	mov	r2, r9
  401a3a:	4621      	mov	r1, r4
  401a3c:	4630      	mov	r0, r6
  401a3e:	47b8      	blx	r7
			if (ul_value == GMII_OUI_MSB) {
  401a40:	9b03      	ldr	r3, [sp, #12]
  401a42:	2b22      	cmp	r3, #34	; 0x22
  401a44:	d011      	beq.n	401a6a <ethernet_phy_init+0xe2>
  401a46:	1e6b      	subs	r3, r5, #1
		for (uc_cnt = uc_start_addr; uc_cnt <= ETH_PHY_MAX_ADDR; uc_cnt++) {
  401a48:	f013 05ff 	ands.w	r5, r3, #255	; 0xff
  401a4c:	d1f0      	bne.n	401a30 <ethernet_phy_init+0xa8>
		p_gmac->GMAC_NCR &= ~GMAC_NCR_MPE;
  401a4e:	6833      	ldr	r3, [r6, #0]
  401a50:	f023 0310 	bic.w	r3, r3, #16
  401a54:	6033      	str	r3, [r6, #0]
  401a56:	e018      	b.n	401a8a <ethernet_phy_init+0x102>
		ul_clk = GMAC_NCFGR_CLK_MCK_64;
  401a58:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  401a5c:	e7cc      	b.n	4019f8 <ethernet_phy_init+0x70>
		ul_clk = GMAC_NCFGR_CLK_MCK_48;
  401a5e:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
  401a62:	e7c9      	b.n	4019f8 <ethernet_phy_init+0x70>
		ul_clk = GMAC_NCFGR_CLK_MCK_32;
  401a64:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  401a68:	e7c6      	b.n	4019f8 <ethernet_phy_init+0x70>
		p_gmac->GMAC_NCR &= ~GMAC_NCR_MPE;
  401a6a:	6833      	ldr	r3, [r6, #0]
  401a6c:	f023 0310 	bic.w	r3, r3, #16
  401a70:	6033      	str	r3, [r6, #0]
		gmac_phy_read(p_gmac, uc_phy_address, GMII_BMSR, &ul_value);
  401a72:	ab03      	add	r3, sp, #12
  401a74:	2201      	movs	r2, #1
  401a76:	4621      	mov	r1, r4
  401a78:	4630      	mov	r0, r6
  401a7a:	4d1b      	ldr	r5, [pc, #108]	; (401ae8 <ethernet_phy_init+0x160>)
  401a7c:	47a8      	blx	r5
	if (uc_phy != uc_phy_addr) {
  401a7e:	45a0      	cmp	r8, r4
  401a80:	d003      	beq.n	401a8a <ethernet_phy_init+0x102>
		ethernet_phy_reset(p_gmac, uc_phy_addr);
  401a82:	4641      	mov	r1, r8
  401a84:	4630      	mov	r0, r6
  401a86:	4b11      	ldr	r3, [pc, #68]	; (401acc <ethernet_phy_init+0x144>)
  401a88:	4798      	blx	r3
}
  401a8a:	2000      	movs	r0, #0
  401a8c:	b005      	add	sp, #20
  401a8e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401a92:	6833      	ldr	r3, [r6, #0]
  401a94:	f023 0310 	bic.w	r3, r3, #16
  401a98:	6033      	str	r3, [r6, #0]
	if (uc_rc != 0xFF) {
  401a9a:	f1b8 0fff 	cmp.w	r8, #255	; 0xff
  401a9e:	d0f4      	beq.n	401a8a <ethernet_phy_init+0x102>
		gmac_phy_read(p_gmac, uc_phy_address, GMII_BMSR, &ul_value);
  401aa0:	ab03      	add	r3, sp, #12
  401aa2:	2201      	movs	r2, #1
  401aa4:	4641      	mov	r1, r8
  401aa6:	4630      	mov	r0, r6
  401aa8:	4c0f      	ldr	r4, [pc, #60]	; (401ae8 <ethernet_phy_init+0x160>)
  401aaa:	47a0      	blx	r4
  401aac:	e7ed      	b.n	401a8a <ethernet_phy_init+0x102>
  401aae:	bf00      	nop
  401ab0:	400e1200 	.word	0x400e1200
  401ab4:	00402069 	.word	0x00402069
  401ab8:	400e0e00 	.word	0x400e0e00
  401abc:	00402033 	.word	0x00402033
  401ac0:	400e1400 	.word	0x400e1400
  401ac4:	00401fa1 	.word	0x00401fa1
  401ac8:	40050000 	.word	0x40050000
  401acc:	00401929 	.word	0x00401929
  401ad0:	0e4e1c00 	.word	0x0e4e1c00
  401ad4:	09896800 	.word	0x09896800
  401ad8:	07270e00 	.word	0x07270e00
  401adc:	04c4b400 	.word	0x04c4b400
  401ae0:	02625a00 	.word	0x02625a00
  401ae4:	01312d00 	.word	0x01312d00
  401ae8:	00401ca5 	.word	0x00401ca5

00401aec <twihs_set_speed>:
  401aec:	4b28      	ldr	r3, [pc, #160]	; (401b90 <twihs_set_speed+0xa4>)
  401aee:	4299      	cmp	r1, r3
  401af0:	d84b      	bhi.n	401b8a <twihs_set_speed+0x9e>
  401af2:	f5a3 537a 	sub.w	r3, r3, #16000	; 0x3e80
  401af6:	4299      	cmp	r1, r3
  401af8:	d92d      	bls.n	401b56 <twihs_set_speed+0x6a>
  401afa:	b410      	push	{r4}
  401afc:	4c25      	ldr	r4, [pc, #148]	; (401b94 <twihs_set_speed+0xa8>)
  401afe:	fba4 3402 	umull	r3, r4, r4, r2
  401b02:	0ba4      	lsrs	r4, r4, #14
  401b04:	3c03      	subs	r4, #3
  401b06:	4b24      	ldr	r3, [pc, #144]	; (401b98 <twihs_set_speed+0xac>)
  401b08:	440b      	add	r3, r1
  401b0a:	009b      	lsls	r3, r3, #2
  401b0c:	fbb2 f2f3 	udiv	r2, r2, r3
  401b10:	3a03      	subs	r2, #3
  401b12:	2cff      	cmp	r4, #255	; 0xff
  401b14:	d91d      	bls.n	401b52 <twihs_set_speed+0x66>
  401b16:	2100      	movs	r1, #0
  401b18:	3101      	adds	r1, #1
  401b1a:	0864      	lsrs	r4, r4, #1
  401b1c:	2cff      	cmp	r4, #255	; 0xff
  401b1e:	d901      	bls.n	401b24 <twihs_set_speed+0x38>
  401b20:	2906      	cmp	r1, #6
  401b22:	d9f9      	bls.n	401b18 <twihs_set_speed+0x2c>
  401b24:	2aff      	cmp	r2, #255	; 0xff
  401b26:	d907      	bls.n	401b38 <twihs_set_speed+0x4c>
  401b28:	2906      	cmp	r1, #6
  401b2a:	d805      	bhi.n	401b38 <twihs_set_speed+0x4c>
  401b2c:	3101      	adds	r1, #1
  401b2e:	0852      	lsrs	r2, r2, #1
  401b30:	2aff      	cmp	r2, #255	; 0xff
  401b32:	d901      	bls.n	401b38 <twihs_set_speed+0x4c>
  401b34:	2906      	cmp	r1, #6
  401b36:	d9f9      	bls.n	401b2c <twihs_set_speed+0x40>
  401b38:	0213      	lsls	r3, r2, #8
  401b3a:	b29b      	uxth	r3, r3
  401b3c:	0409      	lsls	r1, r1, #16
  401b3e:	f401 21e0 	and.w	r1, r1, #458752	; 0x70000
  401b42:	430b      	orrs	r3, r1
  401b44:	b2e4      	uxtb	r4, r4
  401b46:	4323      	orrs	r3, r4
  401b48:	6103      	str	r3, [r0, #16]
  401b4a:	2000      	movs	r0, #0
  401b4c:	f85d 4b04 	ldr.w	r4, [sp], #4
  401b50:	4770      	bx	lr
  401b52:	2100      	movs	r1, #0
  401b54:	e7e6      	b.n	401b24 <twihs_set_speed+0x38>
  401b56:	0049      	lsls	r1, r1, #1
  401b58:	fbb2 f2f1 	udiv	r2, r2, r1
  401b5c:	3a03      	subs	r2, #3
  401b5e:	2aff      	cmp	r2, #255	; 0xff
  401b60:	d911      	bls.n	401b86 <twihs_set_speed+0x9a>
  401b62:	2300      	movs	r3, #0
  401b64:	3301      	adds	r3, #1
  401b66:	0852      	lsrs	r2, r2, #1
  401b68:	2aff      	cmp	r2, #255	; 0xff
  401b6a:	d901      	bls.n	401b70 <twihs_set_speed+0x84>
  401b6c:	2b06      	cmp	r3, #6
  401b6e:	d9f9      	bls.n	401b64 <twihs_set_speed+0x78>
  401b70:	0211      	lsls	r1, r2, #8
  401b72:	b289      	uxth	r1, r1
  401b74:	041b      	lsls	r3, r3, #16
  401b76:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
  401b7a:	430b      	orrs	r3, r1
  401b7c:	b2d2      	uxtb	r2, r2
  401b7e:	431a      	orrs	r2, r3
  401b80:	6102      	str	r2, [r0, #16]
  401b82:	2000      	movs	r0, #0
  401b84:	4770      	bx	lr
  401b86:	2300      	movs	r3, #0
  401b88:	e7f2      	b.n	401b70 <twihs_set_speed+0x84>
  401b8a:	2001      	movs	r0, #1
  401b8c:	4770      	bx	lr
  401b8e:	bf00      	nop
  401b90:	00061a80 	.word	0x00061a80
  401b94:	057619f1 	.word	0x057619f1
  401b98:	3ffd1200 	.word	0x3ffd1200

00401b9c <twihs_master_init>:
  401b9c:	b508      	push	{r3, lr}
  401b9e:	f04f 32ff 	mov.w	r2, #4294967295
  401ba2:	6282      	str	r2, [r0, #40]	; 0x28
  401ba4:	6a02      	ldr	r2, [r0, #32]
  401ba6:	2280      	movs	r2, #128	; 0x80
  401ba8:	6002      	str	r2, [r0, #0]
  401baa:	6b02      	ldr	r2, [r0, #48]	; 0x30
  401bac:	2208      	movs	r2, #8
  401bae:	6002      	str	r2, [r0, #0]
  401bb0:	2220      	movs	r2, #32
  401bb2:	6002      	str	r2, [r0, #0]
  401bb4:	2204      	movs	r2, #4
  401bb6:	6002      	str	r2, [r0, #0]
  401bb8:	680a      	ldr	r2, [r1, #0]
  401bba:	6849      	ldr	r1, [r1, #4]
  401bbc:	4b03      	ldr	r3, [pc, #12]	; (401bcc <twihs_master_init+0x30>)
  401bbe:	4798      	blx	r3
  401bc0:	2801      	cmp	r0, #1
  401bc2:	bf14      	ite	ne
  401bc4:	2000      	movne	r0, #0
  401bc6:	2001      	moveq	r0, #1
  401bc8:	bd08      	pop	{r3, pc}
  401bca:	bf00      	nop
  401bcc:	00401aed 	.word	0x00401aed

00401bd0 <twihs_master_read>:
  401bd0:	68cb      	ldr	r3, [r1, #12]
  401bd2:	2b00      	cmp	r3, #0
  401bd4:	d04b      	beq.n	401c6e <twihs_master_read+0x9e>
  401bd6:	b470      	push	{r4, r5, r6}
  401bd8:	688c      	ldr	r4, [r1, #8]
  401bda:	2600      	movs	r6, #0
  401bdc:	6046      	str	r6, [r0, #4]
  401bde:	684a      	ldr	r2, [r1, #4]
  401be0:	0212      	lsls	r2, r2, #8
  401be2:	f402 7240 	and.w	r2, r2, #768	; 0x300
  401be6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
  401bea:	7c0d      	ldrb	r5, [r1, #16]
  401bec:	042d      	lsls	r5, r5, #16
  401bee:	f405 05fe 	and.w	r5, r5, #8323072	; 0x7f0000
  401bf2:	432a      	orrs	r2, r5
  401bf4:	6042      	str	r2, [r0, #4]
  401bf6:	60c6      	str	r6, [r0, #12]
  401bf8:	684d      	ldr	r5, [r1, #4]
  401bfa:	b15d      	cbz	r5, 401c14 <twihs_master_read+0x44>
  401bfc:	780a      	ldrb	r2, [r1, #0]
  401bfe:	2d01      	cmp	r5, #1
  401c00:	dd02      	ble.n	401c08 <twihs_master_read+0x38>
  401c02:	784e      	ldrb	r6, [r1, #1]
  401c04:	ea46 2202 	orr.w	r2, r6, r2, lsl #8
  401c08:	2d02      	cmp	r5, #2
  401c0a:	dd04      	ble.n	401c16 <twihs_master_read+0x46>
  401c0c:	7889      	ldrb	r1, [r1, #2]
  401c0e:	ea41 2202 	orr.w	r2, r1, r2, lsl #8
  401c12:	e000      	b.n	401c16 <twihs_master_read+0x46>
  401c14:	2200      	movs	r2, #0
  401c16:	60c2      	str	r2, [r0, #12]
  401c18:	2201      	movs	r2, #1
  401c1a:	6002      	str	r2, [r0, #0]
  401c1c:	e006      	b.n	401c2c <twihs_master_read+0x5c>
  401c1e:	2b01      	cmp	r3, #1
  401c20:	d019      	beq.n	401c56 <twihs_master_read+0x86>
  401c22:	6b02      	ldr	r2, [r0, #48]	; 0x30
  401c24:	f804 2b01 	strb.w	r2, [r4], #1
  401c28:	3b01      	subs	r3, #1
  401c2a:	d018      	beq.n	401c5e <twihs_master_read+0x8e>
  401c2c:	6a02      	ldr	r2, [r0, #32]
  401c2e:	f412 7f80 	tst.w	r2, #256	; 0x100
  401c32:	d122      	bne.n	401c7a <twihs_master_read+0xaa>
  401c34:	f012 0f02 	tst.w	r2, #2
  401c38:	d1f1      	bne.n	401c1e <twihs_master_read+0x4e>
  401c3a:	f247 5230 	movw	r2, #30000	; 0x7530
  401c3e:	6a01      	ldr	r1, [r0, #32]
  401c40:	f411 7f80 	tst.w	r1, #256	; 0x100
  401c44:	d115      	bne.n	401c72 <twihs_master_read+0xa2>
  401c46:	3a01      	subs	r2, #1
  401c48:	d015      	beq.n	401c76 <twihs_master_read+0xa6>
  401c4a:	f011 0f02 	tst.w	r1, #2
  401c4e:	d1e6      	bne.n	401c1e <twihs_master_read+0x4e>
  401c50:	2b00      	cmp	r3, #0
  401c52:	d1f4      	bne.n	401c3e <twihs_master_read+0x6e>
  401c54:	e003      	b.n	401c5e <twihs_master_read+0x8e>
  401c56:	2302      	movs	r3, #2
  401c58:	6003      	str	r3, [r0, #0]
  401c5a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401c5c:	7023      	strb	r3, [r4, #0]
  401c5e:	6a03      	ldr	r3, [r0, #32]
  401c60:	f013 0f01 	tst.w	r3, #1
  401c64:	d0fb      	beq.n	401c5e <twihs_master_read+0x8e>
  401c66:	6a03      	ldr	r3, [r0, #32]
  401c68:	2000      	movs	r0, #0
  401c6a:	bc70      	pop	{r4, r5, r6}
  401c6c:	4770      	bx	lr
  401c6e:	2001      	movs	r0, #1
  401c70:	4770      	bx	lr
  401c72:	2005      	movs	r0, #5
  401c74:	e7f9      	b.n	401c6a <twihs_master_read+0x9a>
  401c76:	2009      	movs	r0, #9
  401c78:	e7f7      	b.n	401c6a <twihs_master_read+0x9a>
  401c7a:	2005      	movs	r0, #5
  401c7c:	e7f5      	b.n	401c6a <twihs_master_read+0x9a>

00401c7e <uart_write>:
  401c7e:	6943      	ldr	r3, [r0, #20]
  401c80:	f013 0f02 	tst.w	r3, #2
  401c84:	d002      	beq.n	401c8c <uart_write+0xe>
  401c86:	61c1      	str	r1, [r0, #28]
  401c88:	2000      	movs	r0, #0
  401c8a:	4770      	bx	lr
  401c8c:	2001      	movs	r0, #1
  401c8e:	4770      	bx	lr

00401c90 <uart_read>:
  401c90:	6943      	ldr	r3, [r0, #20]
  401c92:	f013 0f01 	tst.w	r3, #1
  401c96:	d003      	beq.n	401ca0 <uart_read+0x10>
  401c98:	6983      	ldr	r3, [r0, #24]
  401c9a:	700b      	strb	r3, [r1, #0]
  401c9c:	2000      	movs	r0, #0
  401c9e:	4770      	bx	lr
  401ca0:	2001      	movs	r0, #1
  401ca2:	4770      	bx	lr

00401ca4 <gmac_phy_read>:
 *
 * \Return GMAC_OK if successfully, GMAC_TIMEOUT if timeout.
 */
uint8_t gmac_phy_read(Gmac* p_gmac, uint8_t uc_phy_address, uint8_t uc_address,
		uint32_t* p_value)
{
  401ca4:	b410      	push	{r4}
  401ca6:	b083      	sub	sp, #12
	while ((p_gmac->GMAC_NSR & GMAC_NSR_IDLE) == 0);
  401ca8:	6884      	ldr	r4, [r0, #8]
  401caa:	f014 0f04 	tst.w	r4, #4
  401cae:	d0fb      	beq.n	401ca8 <gmac_phy_read+0x4>
			| GMAC_MAN_REGA(uc_reg_addr)
  401cb0:	0492      	lsls	r2, r2, #18
  401cb2:	f402 04f8 	and.w	r4, r2, #8126464	; 0x7c0000
			| GMAC_MAN_DATA(us_data);
  401cb6:	4a11      	ldr	r2, [pc, #68]	; (401cfc <gmac_phy_read+0x58>)
  401cb8:	4322      	orrs	r2, r4
			| GMAC_MAN_PHYA(uc_phy_addr)
  401cba:	05c9      	lsls	r1, r1, #23
  401cbc:	f001 6178 	and.w	r1, r1, #260046848	; 0xf800000
			| GMAC_MAN_DATA(us_data);
  401cc0:	430a      	orrs	r2, r1
	p_gmac->GMAC_MAN = GMAC_MAN_WTN(GMAC_MAN_CODE_VALUE)
  401cc2:	6342      	str	r2, [r0, #52]	; 0x34
	volatile uint32_t ul_retry_count = 0;
  401cc4:	2200      	movs	r2, #0
  401cc6:	9201      	str	r2, [sp, #4]
		if (ul_retry_count >= ul_retry) {
  401cc8:	490d      	ldr	r1, [pc, #52]	; (401d00 <gmac_phy_read+0x5c>)
	return ((p_gmac->GMAC_NSR & GMAC_NSR_IDLE) > 0);
  401cca:	6882      	ldr	r2, [r0, #8]
	while (!gmac_is_phy_idle(p_gmac)) {
  401ccc:	f012 0f04 	tst.w	r2, #4
  401cd0:	d107      	bne.n	401ce2 <gmac_phy_read+0x3e>
		ul_retry_count++;
  401cd2:	9a01      	ldr	r2, [sp, #4]
  401cd4:	3201      	adds	r2, #1
  401cd6:	9201      	str	r2, [sp, #4]
		if (ul_retry_count >= ul_retry) {
  401cd8:	9a01      	ldr	r2, [sp, #4]
  401cda:	428a      	cmp	r2, r1
  401cdc:	d9f5      	bls.n	401cca <gmac_phy_read+0x26>
	gmac_maintain_phy(p_gmac, uc_phy_address, uc_address, 1, 0);

	if (gmac_phy_wait(p_gmac, MAC_PHY_RETRY_MAX) == GMAC_TIMEOUT) {
		return GMAC_TIMEOUT;
  401cde:	2001      	movs	r0, #1
  401ce0:	e007      	b.n	401cf2 <gmac_phy_read+0x4e>
	while ((p_gmac->GMAC_NSR & GMAC_NSR_IDLE) == 0);
  401ce2:	6882      	ldr	r2, [r0, #8]
  401ce4:	f012 0f04 	tst.w	r2, #4
  401ce8:	d0fb      	beq.n	401ce2 <gmac_phy_read+0x3e>
	return (uint16_t) (p_gmac->GMAC_MAN & GMAC_MAN_DATA_Msk);
  401cea:	6b42      	ldr	r2, [r0, #52]	; 0x34
	}
	*p_value = gmac_get_phy_data(p_gmac);
  401cec:	b292      	uxth	r2, r2
  401cee:	601a      	str	r2, [r3, #0]
	return GMAC_OK;
  401cf0:	2000      	movs	r0, #0
}
  401cf2:	b003      	add	sp, #12
  401cf4:	f85d 4b04 	ldr.w	r4, [sp], #4
  401cf8:	4770      	bx	lr
  401cfa:	bf00      	nop
  401cfc:	60020000 	.word	0x60020000
  401d00:	000f423f 	.word	0x000f423f

00401d04 <gmac_phy_write>:
 *
 * \Return GMAC_OK if successfully, GMAC_TIMEOUT if timeout.
 */
uint8_t gmac_phy_write(Gmac* p_gmac, uint8_t uc_phy_address,
		uint8_t uc_address, uint32_t ul_value)
{
  401d04:	b410      	push	{r4}
  401d06:	b083      	sub	sp, #12
	while ((p_gmac->GMAC_NSR & GMAC_NSR_IDLE) == 0);
  401d08:	6884      	ldr	r4, [r0, #8]
  401d0a:	f014 0f04 	tst.w	r4, #4
  401d0e:	d0fb      	beq.n	401d08 <gmac_phy_write+0x4>
			| GMAC_MAN_REGA(uc_reg_addr)
  401d10:	0492      	lsls	r2, r2, #18
  401d12:	f402 04f8 	and.w	r4, r2, #8126464	; 0x7c0000
			| GMAC_MAN_DATA(us_data);
  401d16:	4a0e      	ldr	r2, [pc, #56]	; (401d50 <gmac_phy_write+0x4c>)
  401d18:	4322      	orrs	r2, r4
			| GMAC_MAN_PHYA(uc_phy_addr)
  401d1a:	05c9      	lsls	r1, r1, #23
  401d1c:	f001 6178 	and.w	r1, r1, #260046848	; 0xf800000
			| GMAC_MAN_DATA(us_data);
  401d20:	430a      	orrs	r2, r1
  401d22:	b29b      	uxth	r3, r3
  401d24:	431a      	orrs	r2, r3
	p_gmac->GMAC_MAN = GMAC_MAN_WTN(GMAC_MAN_CODE_VALUE)
  401d26:	6342      	str	r2, [r0, #52]	; 0x34
	volatile uint32_t ul_retry_count = 0;
  401d28:	2300      	movs	r3, #0
  401d2a:	9301      	str	r3, [sp, #4]
		if (ul_retry_count >= ul_retry) {
  401d2c:	4a09      	ldr	r2, [pc, #36]	; (401d54 <gmac_phy_write+0x50>)
	return ((p_gmac->GMAC_NSR & GMAC_NSR_IDLE) > 0);
  401d2e:	6883      	ldr	r3, [r0, #8]
	while (!gmac_is_phy_idle(p_gmac)) {
  401d30:	f013 0f04 	tst.w	r3, #4
  401d34:	d107      	bne.n	401d46 <gmac_phy_write+0x42>
		ul_retry_count++;
  401d36:	9b01      	ldr	r3, [sp, #4]
  401d38:	3301      	adds	r3, #1
  401d3a:	9301      	str	r3, [sp, #4]
		if (ul_retry_count >= ul_retry) {
  401d3c:	9b01      	ldr	r3, [sp, #4]
  401d3e:	4293      	cmp	r3, r2
  401d40:	d9f5      	bls.n	401d2e <gmac_phy_write+0x2a>
			return GMAC_TIMEOUT;
  401d42:	2001      	movs	r0, #1
  401d44:	e000      	b.n	401d48 <gmac_phy_write+0x44>
	return GMAC_OK;
  401d46:	2000      	movs	r0, #0

	if (gmac_phy_wait(p_gmac, MAC_PHY_RETRY_MAX) == GMAC_TIMEOUT) {
		return GMAC_TIMEOUT;
	}
	return GMAC_OK;
}
  401d48:	b003      	add	sp, #12
  401d4a:	f85d 4b04 	ldr.w	r4, [sp], #4
  401d4e:	4770      	bx	lr
  401d50:	50020000 	.word	0x50020000
  401d54:	000f423f 	.word	0x000f423f

00401d58 <sysclk_init>:
  401d58:	b510      	push	{r4, lr}
  401d5a:	4810      	ldr	r0, [pc, #64]	; (401d9c <sysclk_init+0x44>)
  401d5c:	4b10      	ldr	r3, [pc, #64]	; (401da0 <sysclk_init+0x48>)
  401d5e:	4798      	blx	r3
  401d60:	213e      	movs	r1, #62	; 0x3e
  401d62:	2000      	movs	r0, #0
  401d64:	4b0f      	ldr	r3, [pc, #60]	; (401da4 <sysclk_init+0x4c>)
  401d66:	4798      	blx	r3
  401d68:	4c0f      	ldr	r4, [pc, #60]	; (401da8 <sysclk_init+0x50>)
  401d6a:	47a0      	blx	r4
  401d6c:	2800      	cmp	r0, #0
  401d6e:	d0fc      	beq.n	401d6a <sysclk_init+0x12>
  401d70:	4b0e      	ldr	r3, [pc, #56]	; (401dac <sysclk_init+0x54>)
  401d72:	4798      	blx	r3
  401d74:	4a0e      	ldr	r2, [pc, #56]	; (401db0 <sysclk_init+0x58>)
  401d76:	4b0f      	ldr	r3, [pc, #60]	; (401db4 <sysclk_init+0x5c>)
  401d78:	629a      	str	r2, [r3, #40]	; 0x28
  401d7a:	4c0f      	ldr	r4, [pc, #60]	; (401db8 <sysclk_init+0x60>)
  401d7c:	47a0      	blx	r4
  401d7e:	2800      	cmp	r0, #0
  401d80:	d0fc      	beq.n	401d7c <sysclk_init+0x24>
  401d82:	2002      	movs	r0, #2
  401d84:	4b0d      	ldr	r3, [pc, #52]	; (401dbc <sysclk_init+0x64>)
  401d86:	4798      	blx	r3
  401d88:	2000      	movs	r0, #0
  401d8a:	4b0d      	ldr	r3, [pc, #52]	; (401dc0 <sysclk_init+0x68>)
  401d8c:	4798      	blx	r3
  401d8e:	4b0d      	ldr	r3, [pc, #52]	; (401dc4 <sysclk_init+0x6c>)
  401d90:	4798      	blx	r3
  401d92:	4802      	ldr	r0, [pc, #8]	; (401d9c <sysclk_init+0x44>)
  401d94:	4b02      	ldr	r3, [pc, #8]	; (401da0 <sysclk_init+0x48>)
  401d96:	4798      	blx	r3
  401d98:	bd10      	pop	{r4, pc}
  401d9a:	bf00      	nop
  401d9c:	08f0d180 	.word	0x08f0d180
  401da0:	00402465 	.word	0x00402465
  401da4:	004021e9 	.word	0x004021e9
  401da8:	0040223d 	.word	0x0040223d
  401dac:	0040224d 	.word	0x0040224d
  401db0:	20183f01 	.word	0x20183f01
  401db4:	400e0600 	.word	0x400e0600
  401db8:	0040225d 	.word	0x0040225d
  401dbc:	0040214d 	.word	0x0040214d
  401dc0:	00402185 	.word	0x00402185
  401dc4:	00402359 	.word	0x00402359

00401dc8 <board_init>:
  401dc8:	b510      	push	{r4, lr}
  401dca:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401dce:	4b6e      	ldr	r3, [pc, #440]	; (401f88 <board_init+0x1c0>)
  401dd0:	605a      	str	r2, [r3, #4]
  401dd2:	f5a3 6345 	sub.w	r3, r3, #3152	; 0xc50
  401dd6:	4a6d      	ldr	r2, [pc, #436]	; (401f8c <board_init+0x1c4>)
  401dd8:	605a      	str	r2, [r3, #4]
  401dda:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
  401dde:	605a      	str	r2, [r3, #4]
  401de0:	f3bf 8f4f 	dsb	sy
  401de4:	f3bf 8f6f 	isb	sy
  401de8:	4b69      	ldr	r3, [pc, #420]	; (401f90 <board_init+0x1c8>)
  401dea:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  401dee:	f022 0201 	bic.w	r2, r2, #1
  401df2:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
  401df6:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  401dfa:	f022 0201 	bic.w	r2, r2, #1
  401dfe:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  401e02:	f3bf 8f4f 	dsb	sy
  401e06:	f3bf 8f6f 	isb	sy
  401e0a:	200a      	movs	r0, #10
  401e0c:	4c61      	ldr	r4, [pc, #388]	; (401f94 <board_init+0x1cc>)
  401e0e:	47a0      	blx	r4
  401e10:	200b      	movs	r0, #11
  401e12:	47a0      	blx	r4
  401e14:	200c      	movs	r0, #12
  401e16:	47a0      	blx	r4
  401e18:	2010      	movs	r0, #16
  401e1a:	47a0      	blx	r4
  401e1c:	2011      	movs	r0, #17
  401e1e:	47a0      	blx	r4
  401e20:	4b5d      	ldr	r3, [pc, #372]	; (401f98 <board_init+0x1d0>)
  401e22:	f44f 7280 	mov.w	r2, #256	; 0x100
  401e26:	611a      	str	r2, [r3, #16]
  401e28:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  401e2c:	631a      	str	r2, [r3, #48]	; 0x30
  401e2e:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  401e32:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401e36:	615a      	str	r2, [r3, #20]
  401e38:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  401e3c:	665a      	str	r2, [r3, #100]	; 0x64
  401e3e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  401e42:	655a      	str	r2, [r3, #84]	; 0x54
  401e44:	621a      	str	r2, [r3, #32]
  401e46:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  401e4a:	6f19      	ldr	r1, [r3, #112]	; 0x70
  401e4c:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  401e50:	6719      	str	r1, [r3, #112]	; 0x70
  401e52:	6f59      	ldr	r1, [r3, #116]	; 0x74
  401e54:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  401e58:	6759      	str	r1, [r3, #116]	; 0x74
  401e5a:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  401e5e:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  401e62:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  401e66:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  401e6a:	661a      	str	r2, [r3, #96]	; 0x60
  401e6c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  401e70:	655a      	str	r2, [r3, #84]	; 0x54
  401e72:	625a      	str	r2, [r3, #36]	; 0x24
  401e74:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  401e78:	6f19      	ldr	r1, [r3, #112]	; 0x70
  401e7a:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  401e7e:	6719      	str	r1, [r3, #112]	; 0x70
  401e80:	6f59      	ldr	r1, [r3, #116]	; 0x74
  401e82:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  401e86:	6759      	str	r1, [r3, #116]	; 0x74
  401e88:	605a      	str	r2, [r3, #4]
  401e8a:	4844      	ldr	r0, [pc, #272]	; (401f9c <board_init+0x1d4>)
  401e8c:	f8d0 1114 	ldr.w	r1, [r0, #276]	; 0x114
  401e90:	f041 0110 	orr.w	r1, r1, #16
  401e94:	f8c0 1114 	str.w	r1, [r0, #276]	; 0x114
  401e98:	f500 20b2 	add.w	r0, r0, #364544	; 0x59000
  401e9c:	2110      	movs	r1, #16
  401e9e:	6601      	str	r1, [r0, #96]	; 0x60
  401ea0:	f8c0 1090 	str.w	r1, [r0, #144]	; 0x90
  401ea4:	6541      	str	r1, [r0, #84]	; 0x54
  401ea6:	6241      	str	r1, [r0, #36]	; 0x24
  401ea8:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  401eac:	6f04      	ldr	r4, [r0, #112]	; 0x70
  401eae:	430c      	orrs	r4, r1
  401eb0:	6704      	str	r4, [r0, #112]	; 0x70
  401eb2:	6f44      	ldr	r4, [r0, #116]	; 0x74
  401eb4:	430c      	orrs	r4, r1
  401eb6:	6744      	str	r4, [r0, #116]	; 0x74
  401eb8:	6041      	str	r1, [r0, #4]
  401eba:	2008      	movs	r0, #8
  401ebc:	6618      	str	r0, [r3, #96]	; 0x60
  401ebe:	f8c3 0090 	str.w	r0, [r3, #144]	; 0x90
  401ec2:	6558      	str	r0, [r3, #84]	; 0x54
  401ec4:	6258      	str	r0, [r3, #36]	; 0x24
  401ec6:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
  401eca:	6f1c      	ldr	r4, [r3, #112]	; 0x70
  401ecc:	f024 0408 	bic.w	r4, r4, #8
  401ed0:	671c      	str	r4, [r3, #112]	; 0x70
  401ed2:	6f5c      	ldr	r4, [r3, #116]	; 0x74
  401ed4:	f024 0408 	bic.w	r4, r4, #8
  401ed8:	675c      	str	r4, [r3, #116]	; 0x74
  401eda:	6058      	str	r0, [r3, #4]
  401edc:	6619      	str	r1, [r3, #96]	; 0x60
  401ede:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
  401ee2:	6559      	str	r1, [r3, #84]	; 0x54
  401ee4:	6259      	str	r1, [r3, #36]	; 0x24
  401ee6:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
  401eea:	6f18      	ldr	r0, [r3, #112]	; 0x70
  401eec:	f020 0010 	bic.w	r0, r0, #16
  401ef0:	6718      	str	r0, [r3, #112]	; 0x70
  401ef2:	6f58      	ldr	r0, [r3, #116]	; 0x74
  401ef4:	f020 0010 	bic.w	r0, r0, #16
  401ef8:	6758      	str	r0, [r3, #116]	; 0x74
  401efa:	6059      	str	r1, [r3, #4]
  401efc:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
  401f00:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  401f04:	6619      	str	r1, [r3, #96]	; 0x60
  401f06:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
  401f0a:	6559      	str	r1, [r3, #84]	; 0x54
  401f0c:	6259      	str	r1, [r3, #36]	; 0x24
  401f0e:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
  401f12:	6f18      	ldr	r0, [r3, #112]	; 0x70
  401f14:	4308      	orrs	r0, r1
  401f16:	6718      	str	r0, [r3, #112]	; 0x70
  401f18:	6f58      	ldr	r0, [r3, #116]	; 0x74
  401f1a:	f420 1080 	bic.w	r0, r0, #1048576	; 0x100000
  401f1e:	6758      	str	r0, [r3, #116]	; 0x74
  401f20:	6059      	str	r1, [r3, #4]
  401f22:	661a      	str	r2, [r3, #96]	; 0x60
  401f24:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  401f28:	655a      	str	r2, [r3, #84]	; 0x54
  401f2a:	625a      	str	r2, [r3, #36]	; 0x24
  401f2c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  401f30:	6f19      	ldr	r1, [r3, #112]	; 0x70
  401f32:	4311      	orrs	r1, r2
  401f34:	6719      	str	r1, [r3, #112]	; 0x70
  401f36:	6f59      	ldr	r1, [r3, #116]	; 0x74
  401f38:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  401f3c:	6759      	str	r1, [r3, #116]	; 0x74
  401f3e:	605a      	str	r2, [r3, #4]
  401f40:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  401f44:	661a      	str	r2, [r3, #96]	; 0x60
  401f46:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  401f4a:	655a      	str	r2, [r3, #84]	; 0x54
  401f4c:	625a      	str	r2, [r3, #36]	; 0x24
  401f4e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  401f52:	6f19      	ldr	r1, [r3, #112]	; 0x70
  401f54:	4311      	orrs	r1, r2
  401f56:	6719      	str	r1, [r3, #112]	; 0x70
  401f58:	6f59      	ldr	r1, [r3, #116]	; 0x74
  401f5a:	f421 0180 	bic.w	r1, r1, #4194304	; 0x400000
  401f5e:	6759      	str	r1, [r3, #116]	; 0x74
  401f60:	605a      	str	r2, [r3, #4]
  401f62:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  401f66:	661a      	str	r2, [r3, #96]	; 0x60
  401f68:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  401f6c:	655a      	str	r2, [r3, #84]	; 0x54
  401f6e:	625a      	str	r2, [r3, #36]	; 0x24
  401f70:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  401f74:	6f19      	ldr	r1, [r3, #112]	; 0x70
  401f76:	4311      	orrs	r1, r2
  401f78:	6719      	str	r1, [r3, #112]	; 0x70
  401f7a:	6f59      	ldr	r1, [r3, #116]	; 0x74
  401f7c:	f021 7100 	bic.w	r1, r1, #33554432	; 0x2000000
  401f80:	6759      	str	r1, [r3, #116]	; 0x74
  401f82:	605a      	str	r2, [r3, #4]
  401f84:	bd10      	pop	{r4, pc}
  401f86:	bf00      	nop
  401f88:	400e1850 	.word	0x400e1850
  401f8c:	5a00080c 	.word	0x5a00080c
  401f90:	e000ed00 	.word	0xe000ed00
  401f94:	0040226d 	.word	0x0040226d
  401f98:	400e1200 	.word	0x400e1200
  401f9c:	40088000 	.word	0x40088000

00401fa0 <pio_set_peripheral>:
  401fa0:	6442      	str	r2, [r0, #68]	; 0x44
  401fa2:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  401fa6:	d03a      	beq.n	40201e <pio_set_peripheral+0x7e>
  401fa8:	d813      	bhi.n	401fd2 <pio_set_peripheral+0x32>
  401faa:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  401fae:	d025      	beq.n	401ffc <pio_set_peripheral+0x5c>
  401fb0:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  401fb4:	d10a      	bne.n	401fcc <pio_set_peripheral+0x2c>
  401fb6:	6f03      	ldr	r3, [r0, #112]	; 0x70
  401fb8:	4313      	orrs	r3, r2
  401fba:	6703      	str	r3, [r0, #112]	; 0x70
  401fbc:	6f43      	ldr	r3, [r0, #116]	; 0x74
  401fbe:	6f41      	ldr	r1, [r0, #116]	; 0x74
  401fc0:	400b      	ands	r3, r1
  401fc2:	ea23 0302 	bic.w	r3, r3, r2
  401fc6:	6743      	str	r3, [r0, #116]	; 0x74
  401fc8:	6042      	str	r2, [r0, #4]
  401fca:	4770      	bx	lr
  401fcc:	2900      	cmp	r1, #0
  401fce:	d1fb      	bne.n	401fc8 <pio_set_peripheral+0x28>
  401fd0:	4770      	bx	lr
  401fd2:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  401fd6:	d021      	beq.n	40201c <pio_set_peripheral+0x7c>
  401fd8:	d809      	bhi.n	401fee <pio_set_peripheral+0x4e>
  401fda:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  401fde:	d1f3      	bne.n	401fc8 <pio_set_peripheral+0x28>
  401fe0:	6f03      	ldr	r3, [r0, #112]	; 0x70
  401fe2:	4313      	orrs	r3, r2
  401fe4:	6703      	str	r3, [r0, #112]	; 0x70
  401fe6:	6f43      	ldr	r3, [r0, #116]	; 0x74
  401fe8:	4313      	orrs	r3, r2
  401fea:	6743      	str	r3, [r0, #116]	; 0x74
  401fec:	e7ec      	b.n	401fc8 <pio_set_peripheral+0x28>
  401fee:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  401ff2:	d013      	beq.n	40201c <pio_set_peripheral+0x7c>
  401ff4:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401ff8:	d010      	beq.n	40201c <pio_set_peripheral+0x7c>
  401ffa:	e7e5      	b.n	401fc8 <pio_set_peripheral+0x28>
  401ffc:	b410      	push	{r4}
  401ffe:	6f01      	ldr	r1, [r0, #112]	; 0x70
  402000:	6f04      	ldr	r4, [r0, #112]	; 0x70
  402002:	43d3      	mvns	r3, r2
  402004:	4021      	ands	r1, r4
  402006:	461c      	mov	r4, r3
  402008:	4019      	ands	r1, r3
  40200a:	6701      	str	r1, [r0, #112]	; 0x70
  40200c:	6f43      	ldr	r3, [r0, #116]	; 0x74
  40200e:	6f41      	ldr	r1, [r0, #116]	; 0x74
  402010:	400b      	ands	r3, r1
  402012:	4023      	ands	r3, r4
  402014:	6743      	str	r3, [r0, #116]	; 0x74
  402016:	6042      	str	r2, [r0, #4]
  402018:	f85d 4b04 	ldr.w	r4, [sp], #4
  40201c:	4770      	bx	lr
  40201e:	6f03      	ldr	r3, [r0, #112]	; 0x70
  402020:	6f01      	ldr	r1, [r0, #112]	; 0x70
  402022:	400b      	ands	r3, r1
  402024:	ea23 0302 	bic.w	r3, r3, r2
  402028:	6703      	str	r3, [r0, #112]	; 0x70
  40202a:	6f43      	ldr	r3, [r0, #116]	; 0x74
  40202c:	4313      	orrs	r3, r2
  40202e:	6743      	str	r3, [r0, #116]	; 0x74
  402030:	e7ca      	b.n	401fc8 <pio_set_peripheral+0x28>

00402032 <pio_set_input>:
  402032:	6441      	str	r1, [r0, #68]	; 0x44
  402034:	f012 0f01 	tst.w	r2, #1
  402038:	d10d      	bne.n	402056 <pio_set_input+0x24>
  40203a:	6601      	str	r1, [r0, #96]	; 0x60
  40203c:	f012 0f0a 	tst.w	r2, #10
  402040:	d00b      	beq.n	40205a <pio_set_input+0x28>
  402042:	6201      	str	r1, [r0, #32]
  402044:	f012 0f02 	tst.w	r2, #2
  402048:	d109      	bne.n	40205e <pio_set_input+0x2c>
  40204a:	f012 0f08 	tst.w	r2, #8
  40204e:	d008      	beq.n	402062 <pio_set_input+0x30>
  402050:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  402054:	e005      	b.n	402062 <pio_set_input+0x30>
  402056:	6641      	str	r1, [r0, #100]	; 0x64
  402058:	e7f0      	b.n	40203c <pio_set_input+0xa>
  40205a:	6241      	str	r1, [r0, #36]	; 0x24
  40205c:	e7f2      	b.n	402044 <pio_set_input+0x12>
  40205e:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  402062:	6141      	str	r1, [r0, #20]
  402064:	6001      	str	r1, [r0, #0]
  402066:	4770      	bx	lr

00402068 <pio_set_output>:
  402068:	b410      	push	{r4}
  40206a:	9c01      	ldr	r4, [sp, #4]
  40206c:	6441      	str	r1, [r0, #68]	; 0x44
  40206e:	b94c      	cbnz	r4, 402084 <pio_set_output+0x1c>
  402070:	6601      	str	r1, [r0, #96]	; 0x60
  402072:	b14b      	cbz	r3, 402088 <pio_set_output+0x20>
  402074:	6501      	str	r1, [r0, #80]	; 0x50
  402076:	b94a      	cbnz	r2, 40208c <pio_set_output+0x24>
  402078:	6341      	str	r1, [r0, #52]	; 0x34
  40207a:	6101      	str	r1, [r0, #16]
  40207c:	6001      	str	r1, [r0, #0]
  40207e:	f85d 4b04 	ldr.w	r4, [sp], #4
  402082:	4770      	bx	lr
  402084:	6641      	str	r1, [r0, #100]	; 0x64
  402086:	e7f4      	b.n	402072 <pio_set_output+0xa>
  402088:	6541      	str	r1, [r0, #84]	; 0x54
  40208a:	e7f4      	b.n	402076 <pio_set_output+0xe>
  40208c:	6301      	str	r1, [r0, #48]	; 0x30
  40208e:	e7f4      	b.n	40207a <pio_set_output+0x12>

00402090 <pio_get_interrupt_status>:
  402090:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
  402092:	4770      	bx	lr

00402094 <pio_get_interrupt_mask>:
  402094:	6c80      	ldr	r0, [r0, #72]	; 0x48
  402096:	4770      	bx	lr

00402098 <pio_handler_process>:
  402098:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40209c:	4604      	mov	r4, r0
  40209e:	4688      	mov	r8, r1
  4020a0:	4b0e      	ldr	r3, [pc, #56]	; (4020dc <pio_handler_process+0x44>)
  4020a2:	4798      	blx	r3
  4020a4:	4605      	mov	r5, r0
  4020a6:	4620      	mov	r0, r4
  4020a8:	4b0d      	ldr	r3, [pc, #52]	; (4020e0 <pio_handler_process+0x48>)
  4020aa:	4798      	blx	r3
  4020ac:	4005      	ands	r5, r0
  4020ae:	d013      	beq.n	4020d8 <pio_handler_process+0x40>
  4020b0:	4c0c      	ldr	r4, [pc, #48]	; (4020e4 <pio_handler_process+0x4c>)
  4020b2:	f104 0660 	add.w	r6, r4, #96	; 0x60
  4020b6:	e003      	b.n	4020c0 <pio_handler_process+0x28>
  4020b8:	42b4      	cmp	r4, r6
  4020ba:	d00d      	beq.n	4020d8 <pio_handler_process+0x40>
  4020bc:	3410      	adds	r4, #16
  4020be:	b15d      	cbz	r5, 4020d8 <pio_handler_process+0x40>
  4020c0:	6820      	ldr	r0, [r4, #0]
  4020c2:	4540      	cmp	r0, r8
  4020c4:	d1f8      	bne.n	4020b8 <pio_handler_process+0x20>
  4020c6:	6861      	ldr	r1, [r4, #4]
  4020c8:	4229      	tst	r1, r5
  4020ca:	d0f5      	beq.n	4020b8 <pio_handler_process+0x20>
  4020cc:	68e3      	ldr	r3, [r4, #12]
  4020ce:	4798      	blx	r3
  4020d0:	6863      	ldr	r3, [r4, #4]
  4020d2:	ea25 0503 	bic.w	r5, r5, r3
  4020d6:	e7ef      	b.n	4020b8 <pio_handler_process+0x20>
  4020d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4020dc:	00402091 	.word	0x00402091
  4020e0:	00402095 	.word	0x00402095
  4020e4:	20407230 	.word	0x20407230

004020e8 <PIOA_Handler>:
  4020e8:	b508      	push	{r3, lr}
  4020ea:	210a      	movs	r1, #10
  4020ec:	4801      	ldr	r0, [pc, #4]	; (4020f4 <PIOA_Handler+0xc>)
  4020ee:	4b02      	ldr	r3, [pc, #8]	; (4020f8 <PIOA_Handler+0x10>)
  4020f0:	4798      	blx	r3
  4020f2:	bd08      	pop	{r3, pc}
  4020f4:	400e0e00 	.word	0x400e0e00
  4020f8:	00402099 	.word	0x00402099

004020fc <PIOB_Handler>:
  4020fc:	b508      	push	{r3, lr}
  4020fe:	210b      	movs	r1, #11
  402100:	4801      	ldr	r0, [pc, #4]	; (402108 <PIOB_Handler+0xc>)
  402102:	4b02      	ldr	r3, [pc, #8]	; (40210c <PIOB_Handler+0x10>)
  402104:	4798      	blx	r3
  402106:	bd08      	pop	{r3, pc}
  402108:	400e1000 	.word	0x400e1000
  40210c:	00402099 	.word	0x00402099

00402110 <PIOC_Handler>:
  402110:	b508      	push	{r3, lr}
  402112:	210c      	movs	r1, #12
  402114:	4801      	ldr	r0, [pc, #4]	; (40211c <PIOC_Handler+0xc>)
  402116:	4b02      	ldr	r3, [pc, #8]	; (402120 <PIOC_Handler+0x10>)
  402118:	4798      	blx	r3
  40211a:	bd08      	pop	{r3, pc}
  40211c:	400e1200 	.word	0x400e1200
  402120:	00402099 	.word	0x00402099

00402124 <PIOD_Handler>:
  402124:	b508      	push	{r3, lr}
  402126:	2110      	movs	r1, #16
  402128:	4801      	ldr	r0, [pc, #4]	; (402130 <PIOD_Handler+0xc>)
  40212a:	4b02      	ldr	r3, [pc, #8]	; (402134 <PIOD_Handler+0x10>)
  40212c:	4798      	blx	r3
  40212e:	bd08      	pop	{r3, pc}
  402130:	400e1400 	.word	0x400e1400
  402134:	00402099 	.word	0x00402099

00402138 <PIOE_Handler>:
  402138:	b508      	push	{r3, lr}
  40213a:	2111      	movs	r1, #17
  40213c:	4801      	ldr	r0, [pc, #4]	; (402144 <PIOE_Handler+0xc>)
  40213e:	4b02      	ldr	r3, [pc, #8]	; (402148 <PIOE_Handler+0x10>)
  402140:	4798      	blx	r3
  402142:	bd08      	pop	{r3, pc}
  402144:	400e1600 	.word	0x400e1600
  402148:	00402099 	.word	0x00402099

0040214c <pmc_mck_set_division>:
  40214c:	2803      	cmp	r0, #3
  40214e:	d011      	beq.n	402174 <pmc_mck_set_division+0x28>
  402150:	2804      	cmp	r0, #4
  402152:	d012      	beq.n	40217a <pmc_mck_set_division+0x2e>
  402154:	2802      	cmp	r0, #2
  402156:	bf0c      	ite	eq
  402158:	f44f 7180 	moveq.w	r1, #256	; 0x100
  40215c:	2100      	movne	r1, #0
  40215e:	4a08      	ldr	r2, [pc, #32]	; (402180 <pmc_mck_set_division+0x34>)
  402160:	6b13      	ldr	r3, [r2, #48]	; 0x30
  402162:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  402166:	430b      	orrs	r3, r1
  402168:	6313      	str	r3, [r2, #48]	; 0x30
  40216a:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40216c:	f013 0f08 	tst.w	r3, #8
  402170:	d0fb      	beq.n	40216a <pmc_mck_set_division+0x1e>
  402172:	4770      	bx	lr
  402174:	f44f 7140 	mov.w	r1, #768	; 0x300
  402178:	e7f1      	b.n	40215e <pmc_mck_set_division+0x12>
  40217a:	f44f 7100 	mov.w	r1, #512	; 0x200
  40217e:	e7ee      	b.n	40215e <pmc_mck_set_division+0x12>
  402180:	400e0600 	.word	0x400e0600

00402184 <pmc_switch_mck_to_pllack>:
  402184:	4a17      	ldr	r2, [pc, #92]	; (4021e4 <pmc_switch_mck_to_pllack+0x60>)
  402186:	6b13      	ldr	r3, [r2, #48]	; 0x30
  402188:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  40218c:	4318      	orrs	r0, r3
  40218e:	6310      	str	r0, [r2, #48]	; 0x30
  402190:	6e93      	ldr	r3, [r2, #104]	; 0x68
  402192:	f013 0f08 	tst.w	r3, #8
  402196:	d10a      	bne.n	4021ae <pmc_switch_mck_to_pllack+0x2a>
  402198:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40219c:	4911      	ldr	r1, [pc, #68]	; (4021e4 <pmc_switch_mck_to_pllack+0x60>)
  40219e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4021a0:	f012 0f08 	tst.w	r2, #8
  4021a4:	d103      	bne.n	4021ae <pmc_switch_mck_to_pllack+0x2a>
  4021a6:	3b01      	subs	r3, #1
  4021a8:	d1f9      	bne.n	40219e <pmc_switch_mck_to_pllack+0x1a>
  4021aa:	2001      	movs	r0, #1
  4021ac:	4770      	bx	lr
  4021ae:	4a0d      	ldr	r2, [pc, #52]	; (4021e4 <pmc_switch_mck_to_pllack+0x60>)
  4021b0:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4021b2:	f023 0303 	bic.w	r3, r3, #3
  4021b6:	f043 0302 	orr.w	r3, r3, #2
  4021ba:	6313      	str	r3, [r2, #48]	; 0x30
  4021bc:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4021be:	f013 0f08 	tst.w	r3, #8
  4021c2:	d10a      	bne.n	4021da <pmc_switch_mck_to_pllack+0x56>
  4021c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4021c8:	4906      	ldr	r1, [pc, #24]	; (4021e4 <pmc_switch_mck_to_pllack+0x60>)
  4021ca:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4021cc:	f012 0f08 	tst.w	r2, #8
  4021d0:	d105      	bne.n	4021de <pmc_switch_mck_to_pllack+0x5a>
  4021d2:	3b01      	subs	r3, #1
  4021d4:	d1f9      	bne.n	4021ca <pmc_switch_mck_to_pllack+0x46>
  4021d6:	2001      	movs	r0, #1
  4021d8:	4770      	bx	lr
  4021da:	2000      	movs	r0, #0
  4021dc:	4770      	bx	lr
  4021de:	2000      	movs	r0, #0
  4021e0:	4770      	bx	lr
  4021e2:	bf00      	nop
  4021e4:	400e0600 	.word	0x400e0600

004021e8 <pmc_switch_mainck_to_xtal>:
  4021e8:	b9a0      	cbnz	r0, 402214 <pmc_switch_mainck_to_xtal+0x2c>
  4021ea:	480e      	ldr	r0, [pc, #56]	; (402224 <pmc_switch_mainck_to_xtal+0x3c>)
  4021ec:	6a03      	ldr	r3, [r0, #32]
  4021ee:	0209      	lsls	r1, r1, #8
  4021f0:	b289      	uxth	r1, r1
  4021f2:	4a0d      	ldr	r2, [pc, #52]	; (402228 <pmc_switch_mainck_to_xtal+0x40>)
  4021f4:	401a      	ands	r2, r3
  4021f6:	4b0d      	ldr	r3, [pc, #52]	; (40222c <pmc_switch_mainck_to_xtal+0x44>)
  4021f8:	4313      	orrs	r3, r2
  4021fa:	4319      	orrs	r1, r3
  4021fc:	6201      	str	r1, [r0, #32]
  4021fe:	4602      	mov	r2, r0
  402200:	6e93      	ldr	r3, [r2, #104]	; 0x68
  402202:	f013 0f01 	tst.w	r3, #1
  402206:	d0fb      	beq.n	402200 <pmc_switch_mainck_to_xtal+0x18>
  402208:	4a06      	ldr	r2, [pc, #24]	; (402224 <pmc_switch_mainck_to_xtal+0x3c>)
  40220a:	6a11      	ldr	r1, [r2, #32]
  40220c:	4b08      	ldr	r3, [pc, #32]	; (402230 <pmc_switch_mainck_to_xtal+0x48>)
  40220e:	430b      	orrs	r3, r1
  402210:	6213      	str	r3, [r2, #32]
  402212:	4770      	bx	lr
  402214:	4903      	ldr	r1, [pc, #12]	; (402224 <pmc_switch_mainck_to_xtal+0x3c>)
  402216:	6a0b      	ldr	r3, [r1, #32]
  402218:	4a06      	ldr	r2, [pc, #24]	; (402234 <pmc_switch_mainck_to_xtal+0x4c>)
  40221a:	401a      	ands	r2, r3
  40221c:	4b06      	ldr	r3, [pc, #24]	; (402238 <pmc_switch_mainck_to_xtal+0x50>)
  40221e:	4313      	orrs	r3, r2
  402220:	620b      	str	r3, [r1, #32]
  402222:	4770      	bx	lr
  402224:	400e0600 	.word	0x400e0600
  402228:	ffc8fffc 	.word	0xffc8fffc
  40222c:	00370001 	.word	0x00370001
  402230:	01370000 	.word	0x01370000
  402234:	fec8fffc 	.word	0xfec8fffc
  402238:	01370002 	.word	0x01370002

0040223c <pmc_osc_is_ready_mainck>:
  40223c:	4b02      	ldr	r3, [pc, #8]	; (402248 <pmc_osc_is_ready_mainck+0xc>)
  40223e:	6e98      	ldr	r0, [r3, #104]	; 0x68
  402240:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  402244:	4770      	bx	lr
  402246:	bf00      	nop
  402248:	400e0600 	.word	0x400e0600

0040224c <pmc_disable_pllack>:
  40224c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  402250:	4b01      	ldr	r3, [pc, #4]	; (402258 <pmc_disable_pllack+0xc>)
  402252:	629a      	str	r2, [r3, #40]	; 0x28
  402254:	4770      	bx	lr
  402256:	bf00      	nop
  402258:	400e0600 	.word	0x400e0600

0040225c <pmc_is_locked_pllack>:
  40225c:	4b02      	ldr	r3, [pc, #8]	; (402268 <pmc_is_locked_pllack+0xc>)
  40225e:	6e98      	ldr	r0, [r3, #104]	; 0x68
  402260:	f000 0002 	and.w	r0, r0, #2
  402264:	4770      	bx	lr
  402266:	bf00      	nop
  402268:	400e0600 	.word	0x400e0600

0040226c <pmc_enable_periph_clk>:
  40226c:	f000 007f 	and.w	r0, r0, #127	; 0x7f
  402270:	4b05      	ldr	r3, [pc, #20]	; (402288 <pmc_enable_periph_clk+0x1c>)
  402272:	f8c3 010c 	str.w	r0, [r3, #268]	; 0x10c
  402276:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
  40227a:	f042 2210 	orr.w	r2, r2, #268439552	; 0x10001000
  40227e:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
  402282:	2000      	movs	r0, #0
  402284:	4770      	bx	lr
  402286:	bf00      	nop
  402288:	400e0600 	.word	0x400e0600

0040228c <Dummy_Handler>:
  40228c:	e7fe      	b.n	40228c <Dummy_Handler>
	...

00402290 <Reset_Handler>:
  402290:	b500      	push	{lr}
  402292:	b083      	sub	sp, #12
  402294:	4b25      	ldr	r3, [pc, #148]	; (40232c <Reset_Handler+0x9c>)
  402296:	4a26      	ldr	r2, [pc, #152]	; (402330 <Reset_Handler+0xa0>)
  402298:	429a      	cmp	r2, r3
  40229a:	d010      	beq.n	4022be <Reset_Handler+0x2e>
  40229c:	4b25      	ldr	r3, [pc, #148]	; (402334 <Reset_Handler+0xa4>)
  40229e:	4a23      	ldr	r2, [pc, #140]	; (40232c <Reset_Handler+0x9c>)
  4022a0:	429a      	cmp	r2, r3
  4022a2:	d20c      	bcs.n	4022be <Reset_Handler+0x2e>
  4022a4:	3b01      	subs	r3, #1
  4022a6:	1a9b      	subs	r3, r3, r2
  4022a8:	f023 0303 	bic.w	r3, r3, #3
  4022ac:	3304      	adds	r3, #4
  4022ae:	4413      	add	r3, r2
  4022b0:	491f      	ldr	r1, [pc, #124]	; (402330 <Reset_Handler+0xa0>)
  4022b2:	f851 0b04 	ldr.w	r0, [r1], #4
  4022b6:	f842 0b04 	str.w	r0, [r2], #4
  4022ba:	429a      	cmp	r2, r3
  4022bc:	d1f9      	bne.n	4022b2 <Reset_Handler+0x22>
  4022be:	4b1e      	ldr	r3, [pc, #120]	; (402338 <Reset_Handler+0xa8>)
  4022c0:	4a1e      	ldr	r2, [pc, #120]	; (40233c <Reset_Handler+0xac>)
  4022c2:	429a      	cmp	r2, r3
  4022c4:	d20a      	bcs.n	4022dc <Reset_Handler+0x4c>
  4022c6:	3b01      	subs	r3, #1
  4022c8:	1a9b      	subs	r3, r3, r2
  4022ca:	f023 0303 	bic.w	r3, r3, #3
  4022ce:	3304      	adds	r3, #4
  4022d0:	4413      	add	r3, r2
  4022d2:	2100      	movs	r1, #0
  4022d4:	f842 1b04 	str.w	r1, [r2], #4
  4022d8:	4293      	cmp	r3, r2
  4022da:	d1fb      	bne.n	4022d4 <Reset_Handler+0x44>
  4022dc:	4a18      	ldr	r2, [pc, #96]	; (402340 <Reset_Handler+0xb0>)
  4022de:	4b19      	ldr	r3, [pc, #100]	; (402344 <Reset_Handler+0xb4>)
  4022e0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4022e4:	6093      	str	r3, [r2, #8]
  4022e6:	f3ef 8310 	mrs	r3, PRIMASK
  4022ea:	fab3 f383 	clz	r3, r3
  4022ee:	095b      	lsrs	r3, r3, #5
  4022f0:	9301      	str	r3, [sp, #4]
  4022f2:	b672      	cpsid	i
  4022f4:	f3bf 8f5f 	dmb	sy
  4022f8:	2200      	movs	r2, #0
  4022fa:	4b13      	ldr	r3, [pc, #76]	; (402348 <Reset_Handler+0xb8>)
  4022fc:	701a      	strb	r2, [r3, #0]
  4022fe:	9901      	ldr	r1, [sp, #4]
  402300:	4a12      	ldr	r2, [pc, #72]	; (40234c <Reset_Handler+0xbc>)
  402302:	6813      	ldr	r3, [r2, #0]
  402304:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  402308:	6013      	str	r3, [r2, #0]
  40230a:	f3bf 8f4f 	dsb	sy
  40230e:	f3bf 8f6f 	isb	sy
  402312:	b129      	cbz	r1, 402320 <Reset_Handler+0x90>
  402314:	2201      	movs	r2, #1
  402316:	4b0c      	ldr	r3, [pc, #48]	; (402348 <Reset_Handler+0xb8>)
  402318:	701a      	strb	r2, [r3, #0]
  40231a:	f3bf 8f5f 	dmb	sy
  40231e:	b662      	cpsie	i
  402320:	4b0b      	ldr	r3, [pc, #44]	; (402350 <Reset_Handler+0xc0>)
  402322:	4798      	blx	r3
  402324:	4b0b      	ldr	r3, [pc, #44]	; (402354 <Reset_Handler+0xc4>)
  402326:	4798      	blx	r3
  402328:	e7fe      	b.n	402328 <Reset_Handler+0x98>
  40232a:	bf00      	nop
  40232c:	20400000 	.word	0x20400000
  402330:	00405e8c 	.word	0x00405e8c
  402334:	204009d8 	.word	0x204009d8
  402338:	20408504 	.word	0x20408504
  40233c:	204009d8 	.word	0x204009d8
  402340:	e000ed00 	.word	0xe000ed00
  402344:	00400000 	.word	0x00400000
  402348:	20400024 	.word	0x20400024
  40234c:	e000ed88 	.word	0xe000ed88
  402350:	00402c09 	.word	0x00402c09
  402354:	004026f1 	.word	0x004026f1

00402358 <SystemCoreClockUpdate>:
  402358:	4b3b      	ldr	r3, [pc, #236]	; (402448 <SystemCoreClockUpdate+0xf0>)
  40235a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40235c:	f003 0303 	and.w	r3, r3, #3
  402360:	2b01      	cmp	r3, #1
  402362:	d01d      	beq.n	4023a0 <SystemCoreClockUpdate+0x48>
  402364:	b183      	cbz	r3, 402388 <SystemCoreClockUpdate+0x30>
  402366:	2b02      	cmp	r3, #2
  402368:	d036      	beq.n	4023d8 <SystemCoreClockUpdate+0x80>
  40236a:	4b37      	ldr	r3, [pc, #220]	; (402448 <SystemCoreClockUpdate+0xf0>)
  40236c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40236e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402372:	2b70      	cmp	r3, #112	; 0x70
  402374:	d05f      	beq.n	402436 <SystemCoreClockUpdate+0xde>
  402376:	4b34      	ldr	r3, [pc, #208]	; (402448 <SystemCoreClockUpdate+0xf0>)
  402378:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40237a:	4934      	ldr	r1, [pc, #208]	; (40244c <SystemCoreClockUpdate+0xf4>)
  40237c:	f3c2 1202 	ubfx	r2, r2, #4, #3
  402380:	680b      	ldr	r3, [r1, #0]
  402382:	40d3      	lsrs	r3, r2
  402384:	600b      	str	r3, [r1, #0]
  402386:	4770      	bx	lr
  402388:	4b31      	ldr	r3, [pc, #196]	; (402450 <SystemCoreClockUpdate+0xf8>)
  40238a:	695b      	ldr	r3, [r3, #20]
  40238c:	f013 0f80 	tst.w	r3, #128	; 0x80
  402390:	bf14      	ite	ne
  402392:	f44f 4200 	movne.w	r2, #32768	; 0x8000
  402396:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40239a:	4b2c      	ldr	r3, [pc, #176]	; (40244c <SystemCoreClockUpdate+0xf4>)
  40239c:	601a      	str	r2, [r3, #0]
  40239e:	e7e4      	b.n	40236a <SystemCoreClockUpdate+0x12>
  4023a0:	4b29      	ldr	r3, [pc, #164]	; (402448 <SystemCoreClockUpdate+0xf0>)
  4023a2:	6a1b      	ldr	r3, [r3, #32]
  4023a4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4023a8:	d003      	beq.n	4023b2 <SystemCoreClockUpdate+0x5a>
  4023aa:	4a2a      	ldr	r2, [pc, #168]	; (402454 <SystemCoreClockUpdate+0xfc>)
  4023ac:	4b27      	ldr	r3, [pc, #156]	; (40244c <SystemCoreClockUpdate+0xf4>)
  4023ae:	601a      	str	r2, [r3, #0]
  4023b0:	e7db      	b.n	40236a <SystemCoreClockUpdate+0x12>
  4023b2:	4a29      	ldr	r2, [pc, #164]	; (402458 <SystemCoreClockUpdate+0x100>)
  4023b4:	4b25      	ldr	r3, [pc, #148]	; (40244c <SystemCoreClockUpdate+0xf4>)
  4023b6:	601a      	str	r2, [r3, #0]
  4023b8:	4b23      	ldr	r3, [pc, #140]	; (402448 <SystemCoreClockUpdate+0xf0>)
  4023ba:	6a1b      	ldr	r3, [r3, #32]
  4023bc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4023c0:	2b10      	cmp	r3, #16
  4023c2:	d005      	beq.n	4023d0 <SystemCoreClockUpdate+0x78>
  4023c4:	2b20      	cmp	r3, #32
  4023c6:	d1d0      	bne.n	40236a <SystemCoreClockUpdate+0x12>
  4023c8:	4a22      	ldr	r2, [pc, #136]	; (402454 <SystemCoreClockUpdate+0xfc>)
  4023ca:	4b20      	ldr	r3, [pc, #128]	; (40244c <SystemCoreClockUpdate+0xf4>)
  4023cc:	601a      	str	r2, [r3, #0]
  4023ce:	e7cc      	b.n	40236a <SystemCoreClockUpdate+0x12>
  4023d0:	4a22      	ldr	r2, [pc, #136]	; (40245c <SystemCoreClockUpdate+0x104>)
  4023d2:	4b1e      	ldr	r3, [pc, #120]	; (40244c <SystemCoreClockUpdate+0xf4>)
  4023d4:	601a      	str	r2, [r3, #0]
  4023d6:	e7c8      	b.n	40236a <SystemCoreClockUpdate+0x12>
  4023d8:	4b1b      	ldr	r3, [pc, #108]	; (402448 <SystemCoreClockUpdate+0xf0>)
  4023da:	6a1b      	ldr	r3, [r3, #32]
  4023dc:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4023e0:	d016      	beq.n	402410 <SystemCoreClockUpdate+0xb8>
  4023e2:	4a1c      	ldr	r2, [pc, #112]	; (402454 <SystemCoreClockUpdate+0xfc>)
  4023e4:	4b19      	ldr	r3, [pc, #100]	; (40244c <SystemCoreClockUpdate+0xf4>)
  4023e6:	601a      	str	r2, [r3, #0]
  4023e8:	4b17      	ldr	r3, [pc, #92]	; (402448 <SystemCoreClockUpdate+0xf0>)
  4023ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4023ec:	f003 0303 	and.w	r3, r3, #3
  4023f0:	2b02      	cmp	r3, #2
  4023f2:	d1ba      	bne.n	40236a <SystemCoreClockUpdate+0x12>
  4023f4:	4a14      	ldr	r2, [pc, #80]	; (402448 <SystemCoreClockUpdate+0xf0>)
  4023f6:	6a91      	ldr	r1, [r2, #40]	; 0x28
  4023f8:	6a92      	ldr	r2, [r2, #40]	; 0x28
  4023fa:	4814      	ldr	r0, [pc, #80]	; (40244c <SystemCoreClockUpdate+0xf4>)
  4023fc:	f3c1 410a 	ubfx	r1, r1, #16, #11
  402400:	6803      	ldr	r3, [r0, #0]
  402402:	fb01 3303 	mla	r3, r1, r3, r3
  402406:	b2d2      	uxtb	r2, r2
  402408:	fbb3 f3f2 	udiv	r3, r3, r2
  40240c:	6003      	str	r3, [r0, #0]
  40240e:	e7ac      	b.n	40236a <SystemCoreClockUpdate+0x12>
  402410:	4a11      	ldr	r2, [pc, #68]	; (402458 <SystemCoreClockUpdate+0x100>)
  402412:	4b0e      	ldr	r3, [pc, #56]	; (40244c <SystemCoreClockUpdate+0xf4>)
  402414:	601a      	str	r2, [r3, #0]
  402416:	4b0c      	ldr	r3, [pc, #48]	; (402448 <SystemCoreClockUpdate+0xf0>)
  402418:	6a1b      	ldr	r3, [r3, #32]
  40241a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40241e:	2b10      	cmp	r3, #16
  402420:	d005      	beq.n	40242e <SystemCoreClockUpdate+0xd6>
  402422:	2b20      	cmp	r3, #32
  402424:	d1e0      	bne.n	4023e8 <SystemCoreClockUpdate+0x90>
  402426:	4a0b      	ldr	r2, [pc, #44]	; (402454 <SystemCoreClockUpdate+0xfc>)
  402428:	4b08      	ldr	r3, [pc, #32]	; (40244c <SystemCoreClockUpdate+0xf4>)
  40242a:	601a      	str	r2, [r3, #0]
  40242c:	e7dc      	b.n	4023e8 <SystemCoreClockUpdate+0x90>
  40242e:	4a0b      	ldr	r2, [pc, #44]	; (40245c <SystemCoreClockUpdate+0x104>)
  402430:	4b06      	ldr	r3, [pc, #24]	; (40244c <SystemCoreClockUpdate+0xf4>)
  402432:	601a      	str	r2, [r3, #0]
  402434:	e7d8      	b.n	4023e8 <SystemCoreClockUpdate+0x90>
  402436:	4a05      	ldr	r2, [pc, #20]	; (40244c <SystemCoreClockUpdate+0xf4>)
  402438:	6813      	ldr	r3, [r2, #0]
  40243a:	4909      	ldr	r1, [pc, #36]	; (402460 <SystemCoreClockUpdate+0x108>)
  40243c:	fba1 1303 	umull	r1, r3, r1, r3
  402440:	085b      	lsrs	r3, r3, #1
  402442:	6013      	str	r3, [r2, #0]
  402444:	4770      	bx	lr
  402446:	bf00      	nop
  402448:	400e0600 	.word	0x400e0600
  40244c:	20400028 	.word	0x20400028
  402450:	400e1810 	.word	0x400e1810
  402454:	00b71b00 	.word	0x00b71b00
  402458:	003d0900 	.word	0x003d0900
  40245c:	007a1200 	.word	0x007a1200
  402460:	aaaaaaab 	.word	0xaaaaaaab

00402464 <system_init_flash>:
  402464:	4b16      	ldr	r3, [pc, #88]	; (4024c0 <system_init_flash+0x5c>)
  402466:	4298      	cmp	r0, r3
  402468:	d913      	bls.n	402492 <system_init_flash+0x2e>
  40246a:	4b16      	ldr	r3, [pc, #88]	; (4024c4 <system_init_flash+0x60>)
  40246c:	4298      	cmp	r0, r3
  40246e:	d915      	bls.n	40249c <system_init_flash+0x38>
  402470:	4b15      	ldr	r3, [pc, #84]	; (4024c8 <system_init_flash+0x64>)
  402472:	4298      	cmp	r0, r3
  402474:	d916      	bls.n	4024a4 <system_init_flash+0x40>
  402476:	4b15      	ldr	r3, [pc, #84]	; (4024cc <system_init_flash+0x68>)
  402478:	4298      	cmp	r0, r3
  40247a:	d917      	bls.n	4024ac <system_init_flash+0x48>
  40247c:	4b14      	ldr	r3, [pc, #80]	; (4024d0 <system_init_flash+0x6c>)
  40247e:	4298      	cmp	r0, r3
  402480:	d918      	bls.n	4024b4 <system_init_flash+0x50>
  402482:	4b14      	ldr	r3, [pc, #80]	; (4024d4 <system_init_flash+0x70>)
  402484:	4298      	cmp	r0, r3
  402486:	bf94      	ite	ls
  402488:	4a13      	ldrls	r2, [pc, #76]	; (4024d8 <system_init_flash+0x74>)
  40248a:	4a14      	ldrhi	r2, [pc, #80]	; (4024dc <system_init_flash+0x78>)
  40248c:	4b14      	ldr	r3, [pc, #80]	; (4024e0 <system_init_flash+0x7c>)
  40248e:	601a      	str	r2, [r3, #0]
  402490:	4770      	bx	lr
  402492:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  402496:	4b12      	ldr	r3, [pc, #72]	; (4024e0 <system_init_flash+0x7c>)
  402498:	601a      	str	r2, [r3, #0]
  40249a:	4770      	bx	lr
  40249c:	4a11      	ldr	r2, [pc, #68]	; (4024e4 <system_init_flash+0x80>)
  40249e:	4b10      	ldr	r3, [pc, #64]	; (4024e0 <system_init_flash+0x7c>)
  4024a0:	601a      	str	r2, [r3, #0]
  4024a2:	4770      	bx	lr
  4024a4:	4a10      	ldr	r2, [pc, #64]	; (4024e8 <system_init_flash+0x84>)
  4024a6:	4b0e      	ldr	r3, [pc, #56]	; (4024e0 <system_init_flash+0x7c>)
  4024a8:	601a      	str	r2, [r3, #0]
  4024aa:	4770      	bx	lr
  4024ac:	4a0f      	ldr	r2, [pc, #60]	; (4024ec <system_init_flash+0x88>)
  4024ae:	4b0c      	ldr	r3, [pc, #48]	; (4024e0 <system_init_flash+0x7c>)
  4024b0:	601a      	str	r2, [r3, #0]
  4024b2:	4770      	bx	lr
  4024b4:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4024b8:	4b09      	ldr	r3, [pc, #36]	; (4024e0 <system_init_flash+0x7c>)
  4024ba:	601a      	str	r2, [r3, #0]
  4024bc:	4770      	bx	lr
  4024be:	bf00      	nop
  4024c0:	015ef3bf 	.word	0x015ef3bf
  4024c4:	02bde77f 	.word	0x02bde77f
  4024c8:	041cdb3f 	.word	0x041cdb3f
  4024cc:	057bceff 	.word	0x057bceff
  4024d0:	06dac2bf 	.word	0x06dac2bf
  4024d4:	0839b67f 	.word	0x0839b67f
  4024d8:	04000500 	.word	0x04000500
  4024dc:	04000600 	.word	0x04000600
  4024e0:	400e0c00 	.word	0x400e0c00
  4024e4:	04000100 	.word	0x04000100
  4024e8:	04000200 	.word	0x04000200
  4024ec:	04000300 	.word	0x04000300

004024f0 <_sbrk>:
  4024f0:	4b0a      	ldr	r3, [pc, #40]	; (40251c <_sbrk+0x2c>)
  4024f2:	681b      	ldr	r3, [r3, #0]
  4024f4:	b153      	cbz	r3, 40250c <_sbrk+0x1c>
  4024f6:	4b09      	ldr	r3, [pc, #36]	; (40251c <_sbrk+0x2c>)
  4024f8:	681b      	ldr	r3, [r3, #0]
  4024fa:	181a      	adds	r2, r3, r0
  4024fc:	4908      	ldr	r1, [pc, #32]	; (402520 <_sbrk+0x30>)
  4024fe:	4291      	cmp	r1, r2
  402500:	db08      	blt.n	402514 <_sbrk+0x24>
  402502:	4610      	mov	r0, r2
  402504:	4a05      	ldr	r2, [pc, #20]	; (40251c <_sbrk+0x2c>)
  402506:	6010      	str	r0, [r2, #0]
  402508:	4618      	mov	r0, r3
  40250a:	4770      	bx	lr
  40250c:	4a05      	ldr	r2, [pc, #20]	; (402524 <_sbrk+0x34>)
  40250e:	4b03      	ldr	r3, [pc, #12]	; (40251c <_sbrk+0x2c>)
  402510:	601a      	str	r2, [r3, #0]
  402512:	e7f0      	b.n	4024f6 <_sbrk+0x6>
  402514:	f04f 30ff 	mov.w	r0, #4294967295
  402518:	4770      	bx	lr
  40251a:	bf00      	nop
  40251c:	204072a0 	.word	0x204072a0
  402520:	2045fffc 	.word	0x2045fffc
  402524:	2040a708 	.word	0x2040a708

00402528 <_close>:
  402528:	f04f 30ff 	mov.w	r0, #4294967295
  40252c:	4770      	bx	lr

0040252e <_fstat>:
  40252e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  402532:	604b      	str	r3, [r1, #4]
  402534:	2000      	movs	r0, #0
  402536:	4770      	bx	lr

00402538 <_isatty>:
  402538:	2001      	movs	r0, #1
  40253a:	4770      	bx	lr

0040253c <_lseek>:
  40253c:	2000      	movs	r0, #0
  40253e:	4770      	bx	lr

00402540 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  402540:	b5f0      	push	{r4, r5, r6, r7, lr}
  402542:	b083      	sub	sp, #12
  402544:	4605      	mov	r5, r0
  402546:	460c      	mov	r4, r1
	uint32_t val = 0;
  402548:	2300      	movs	r3, #0
  40254a:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40254c:	4b2a      	ldr	r3, [pc, #168]	; (4025f8 <usart_serial_getchar+0xb8>)
  40254e:	4298      	cmp	r0, r3
  402550:	d013      	beq.n	40257a <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  402552:	4b2a      	ldr	r3, [pc, #168]	; (4025fc <usart_serial_getchar+0xbc>)
  402554:	4298      	cmp	r0, r3
  402556:	d018      	beq.n	40258a <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  402558:	4b29      	ldr	r3, [pc, #164]	; (402600 <usart_serial_getchar+0xc0>)
  40255a:	4298      	cmp	r0, r3
  40255c:	d01d      	beq.n	40259a <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  40255e:	4b29      	ldr	r3, [pc, #164]	; (402604 <usart_serial_getchar+0xc4>)
  402560:	429d      	cmp	r5, r3
  402562:	d022      	beq.n	4025aa <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  402564:	4b28      	ldr	r3, [pc, #160]	; (402608 <usart_serial_getchar+0xc8>)
  402566:	429d      	cmp	r5, r3
  402568:	d027      	beq.n	4025ba <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40256a:	4b28      	ldr	r3, [pc, #160]	; (40260c <usart_serial_getchar+0xcc>)
  40256c:	429d      	cmp	r5, r3
  40256e:	d02e      	beq.n	4025ce <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  402570:	4b27      	ldr	r3, [pc, #156]	; (402610 <usart_serial_getchar+0xd0>)
  402572:	429d      	cmp	r5, r3
  402574:	d035      	beq.n	4025e2 <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  402576:	b003      	add	sp, #12
  402578:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  40257a:	461f      	mov	r7, r3
  40257c:	4e25      	ldr	r6, [pc, #148]	; (402614 <usart_serial_getchar+0xd4>)
  40257e:	4621      	mov	r1, r4
  402580:	4638      	mov	r0, r7
  402582:	47b0      	blx	r6
  402584:	2800      	cmp	r0, #0
  402586:	d1fa      	bne.n	40257e <usart_serial_getchar+0x3e>
  402588:	e7e9      	b.n	40255e <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  40258a:	461f      	mov	r7, r3
  40258c:	4e21      	ldr	r6, [pc, #132]	; (402614 <usart_serial_getchar+0xd4>)
  40258e:	4621      	mov	r1, r4
  402590:	4638      	mov	r0, r7
  402592:	47b0      	blx	r6
  402594:	2800      	cmp	r0, #0
  402596:	d1fa      	bne.n	40258e <usart_serial_getchar+0x4e>
  402598:	e7e4      	b.n	402564 <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  40259a:	461f      	mov	r7, r3
  40259c:	4e1d      	ldr	r6, [pc, #116]	; (402614 <usart_serial_getchar+0xd4>)
  40259e:	4621      	mov	r1, r4
  4025a0:	4638      	mov	r0, r7
  4025a2:	47b0      	blx	r6
  4025a4:	2800      	cmp	r0, #0
  4025a6:	d1fa      	bne.n	40259e <usart_serial_getchar+0x5e>
  4025a8:	e7df      	b.n	40256a <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  4025aa:	461f      	mov	r7, r3
  4025ac:	4e19      	ldr	r6, [pc, #100]	; (402614 <usart_serial_getchar+0xd4>)
  4025ae:	4621      	mov	r1, r4
  4025b0:	4638      	mov	r0, r7
  4025b2:	47b0      	blx	r6
  4025b4:	2800      	cmp	r0, #0
  4025b6:	d1fa      	bne.n	4025ae <usart_serial_getchar+0x6e>
  4025b8:	e7da      	b.n	402570 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  4025ba:	461e      	mov	r6, r3
  4025bc:	4d16      	ldr	r5, [pc, #88]	; (402618 <usart_serial_getchar+0xd8>)
  4025be:	a901      	add	r1, sp, #4
  4025c0:	4630      	mov	r0, r6
  4025c2:	47a8      	blx	r5
  4025c4:	2800      	cmp	r0, #0
  4025c6:	d1fa      	bne.n	4025be <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  4025c8:	9b01      	ldr	r3, [sp, #4]
  4025ca:	7023      	strb	r3, [r4, #0]
  4025cc:	e7d3      	b.n	402576 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  4025ce:	461e      	mov	r6, r3
  4025d0:	4d11      	ldr	r5, [pc, #68]	; (402618 <usart_serial_getchar+0xd8>)
  4025d2:	a901      	add	r1, sp, #4
  4025d4:	4630      	mov	r0, r6
  4025d6:	47a8      	blx	r5
  4025d8:	2800      	cmp	r0, #0
  4025da:	d1fa      	bne.n	4025d2 <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  4025dc:	9b01      	ldr	r3, [sp, #4]
  4025de:	7023      	strb	r3, [r4, #0]
  4025e0:	e7c9      	b.n	402576 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  4025e2:	461e      	mov	r6, r3
  4025e4:	4d0c      	ldr	r5, [pc, #48]	; (402618 <usart_serial_getchar+0xd8>)
  4025e6:	a901      	add	r1, sp, #4
  4025e8:	4630      	mov	r0, r6
  4025ea:	47a8      	blx	r5
  4025ec:	2800      	cmp	r0, #0
  4025ee:	d1fa      	bne.n	4025e6 <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  4025f0:	9b01      	ldr	r3, [sp, #4]
  4025f2:	7023      	strb	r3, [r4, #0]
}
  4025f4:	e7bf      	b.n	402576 <usart_serial_getchar+0x36>
  4025f6:	bf00      	nop
  4025f8:	400e0800 	.word	0x400e0800
  4025fc:	400e0a00 	.word	0x400e0a00
  402600:	400e1a00 	.word	0x400e1a00
  402604:	400e1c00 	.word	0x400e1c00
  402608:	40024000 	.word	0x40024000
  40260c:	40028000 	.word	0x40028000
  402610:	4002c000 	.word	0x4002c000
  402614:	00401c91 	.word	0x00401c91
  402618:	00400a1b 	.word	0x00400a1b

0040261c <usart_serial_putchar>:
{
  40261c:	b570      	push	{r4, r5, r6, lr}
  40261e:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  402620:	4b2a      	ldr	r3, [pc, #168]	; (4026cc <usart_serial_putchar+0xb0>)
  402622:	4298      	cmp	r0, r3
  402624:	d013      	beq.n	40264e <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  402626:	4b2a      	ldr	r3, [pc, #168]	; (4026d0 <usart_serial_putchar+0xb4>)
  402628:	4298      	cmp	r0, r3
  40262a:	d019      	beq.n	402660 <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  40262c:	4b29      	ldr	r3, [pc, #164]	; (4026d4 <usart_serial_putchar+0xb8>)
  40262e:	4298      	cmp	r0, r3
  402630:	d01f      	beq.n	402672 <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  402632:	4b29      	ldr	r3, [pc, #164]	; (4026d8 <usart_serial_putchar+0xbc>)
  402634:	4298      	cmp	r0, r3
  402636:	d025      	beq.n	402684 <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  402638:	4b28      	ldr	r3, [pc, #160]	; (4026dc <usart_serial_putchar+0xc0>)
  40263a:	4298      	cmp	r0, r3
  40263c:	d02b      	beq.n	402696 <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  40263e:	4b28      	ldr	r3, [pc, #160]	; (4026e0 <usart_serial_putchar+0xc4>)
  402640:	4298      	cmp	r0, r3
  402642:	d031      	beq.n	4026a8 <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  402644:	4b27      	ldr	r3, [pc, #156]	; (4026e4 <usart_serial_putchar+0xc8>)
  402646:	4298      	cmp	r0, r3
  402648:	d037      	beq.n	4026ba <usart_serial_putchar+0x9e>
	return 0;
  40264a:	2000      	movs	r0, #0
}
  40264c:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  40264e:	461e      	mov	r6, r3
  402650:	4d25      	ldr	r5, [pc, #148]	; (4026e8 <usart_serial_putchar+0xcc>)
  402652:	4621      	mov	r1, r4
  402654:	4630      	mov	r0, r6
  402656:	47a8      	blx	r5
  402658:	2800      	cmp	r0, #0
  40265a:	d1fa      	bne.n	402652 <usart_serial_putchar+0x36>
		return 1;
  40265c:	2001      	movs	r0, #1
  40265e:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  402660:	461e      	mov	r6, r3
  402662:	4d21      	ldr	r5, [pc, #132]	; (4026e8 <usart_serial_putchar+0xcc>)
  402664:	4621      	mov	r1, r4
  402666:	4630      	mov	r0, r6
  402668:	47a8      	blx	r5
  40266a:	2800      	cmp	r0, #0
  40266c:	d1fa      	bne.n	402664 <usart_serial_putchar+0x48>
		return 1;
  40266e:	2001      	movs	r0, #1
  402670:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  402672:	461e      	mov	r6, r3
  402674:	4d1c      	ldr	r5, [pc, #112]	; (4026e8 <usart_serial_putchar+0xcc>)
  402676:	4621      	mov	r1, r4
  402678:	4630      	mov	r0, r6
  40267a:	47a8      	blx	r5
  40267c:	2800      	cmp	r0, #0
  40267e:	d1fa      	bne.n	402676 <usart_serial_putchar+0x5a>
		return 1;
  402680:	2001      	movs	r0, #1
  402682:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  402684:	461e      	mov	r6, r3
  402686:	4d18      	ldr	r5, [pc, #96]	; (4026e8 <usart_serial_putchar+0xcc>)
  402688:	4621      	mov	r1, r4
  40268a:	4630      	mov	r0, r6
  40268c:	47a8      	blx	r5
  40268e:	2800      	cmp	r0, #0
  402690:	d1fa      	bne.n	402688 <usart_serial_putchar+0x6c>
		return 1;
  402692:	2001      	movs	r0, #1
  402694:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  402696:	461e      	mov	r6, r3
  402698:	4d14      	ldr	r5, [pc, #80]	; (4026ec <usart_serial_putchar+0xd0>)
  40269a:	4621      	mov	r1, r4
  40269c:	4630      	mov	r0, r6
  40269e:	47a8      	blx	r5
  4026a0:	2800      	cmp	r0, #0
  4026a2:	d1fa      	bne.n	40269a <usart_serial_putchar+0x7e>
		return 1;
  4026a4:	2001      	movs	r0, #1
  4026a6:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  4026a8:	461e      	mov	r6, r3
  4026aa:	4d10      	ldr	r5, [pc, #64]	; (4026ec <usart_serial_putchar+0xd0>)
  4026ac:	4621      	mov	r1, r4
  4026ae:	4630      	mov	r0, r6
  4026b0:	47a8      	blx	r5
  4026b2:	2800      	cmp	r0, #0
  4026b4:	d1fa      	bne.n	4026ac <usart_serial_putchar+0x90>
		return 1;
  4026b6:	2001      	movs	r0, #1
  4026b8:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  4026ba:	461e      	mov	r6, r3
  4026bc:	4d0b      	ldr	r5, [pc, #44]	; (4026ec <usart_serial_putchar+0xd0>)
  4026be:	4621      	mov	r1, r4
  4026c0:	4630      	mov	r0, r6
  4026c2:	47a8      	blx	r5
  4026c4:	2800      	cmp	r0, #0
  4026c6:	d1fa      	bne.n	4026be <usart_serial_putchar+0xa2>
		return 1;
  4026c8:	2001      	movs	r0, #1
  4026ca:	bd70      	pop	{r4, r5, r6, pc}
  4026cc:	400e0800 	.word	0x400e0800
  4026d0:	400e0a00 	.word	0x400e0a00
  4026d4:	400e1a00 	.word	0x400e1a00
  4026d8:	400e1c00 	.word	0x400e1c00
  4026dc:	40024000 	.word	0x40024000
  4026e0:	40028000 	.word	0x40028000
  4026e4:	4002c000 	.word	0x4002c000
  4026e8:	00401c7f 	.word	0x00401c7f
  4026ec:	00400a05 	.word	0x00400a05

004026f0 <main>:
		currentNode++;
	}//end for-loop
}

int main (void)
{
  4026f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4026f4:	b08a      	sub	sp, #40	; 0x28
	/* Insert system clock initialization code here (sysclk_init()). */
	sysclk_init();
  4026f6:	4b58      	ldr	r3, [pc, #352]	; (402858 <main+0x168>)
  4026f8:	4798      	blx	r3
	board_init();
  4026fa:	4b58      	ldr	r3, [pc, #352]	; (40285c <main+0x16c>)
  4026fc:	4798      	blx	r3
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4026fe:	200e      	movs	r0, #14
  402700:	4e57      	ldr	r6, [pc, #348]	; (402860 <main+0x170>)
  402702:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  402704:	4d57      	ldr	r5, [pc, #348]	; (402864 <main+0x174>)
  402706:	4b58      	ldr	r3, [pc, #352]	; (402868 <main+0x178>)
  402708:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  40270a:	4a58      	ldr	r2, [pc, #352]	; (40286c <main+0x17c>)
  40270c:	4b58      	ldr	r3, [pc, #352]	; (402870 <main+0x180>)
  40270e:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  402710:	4a58      	ldr	r2, [pc, #352]	; (402874 <main+0x184>)
  402712:	4b59      	ldr	r3, [pc, #356]	; (402878 <main+0x188>)
  402714:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  402716:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  40271a:	9304      	str	r3, [sp, #16]
	usart_settings.char_length = opt->charlength;
  40271c:	23c0      	movs	r3, #192	; 0xc0
  40271e:	9305      	str	r3, [sp, #20]
	usart_settings.parity_type = opt->paritytype;
  402720:	f44f 6300 	mov.w	r3, #2048	; 0x800
  402724:	9306      	str	r3, [sp, #24]
	usart_settings.stop_bits= opt->stopbits;
  402726:	2400      	movs	r4, #0
  402728:	9407      	str	r4, [sp, #28]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  40272a:	9408      	str	r4, [sp, #32]
  40272c:	200e      	movs	r0, #14
  40272e:	47b0      	blx	r6
		usart_init_rs232(p_usart, &usart_settings,
  402730:	4a52      	ldr	r2, [pc, #328]	; (40287c <main+0x18c>)
  402732:	a904      	add	r1, sp, #16
  402734:	4628      	mov	r0, r5
  402736:	4b52      	ldr	r3, [pc, #328]	; (402880 <main+0x190>)
  402738:	4798      	blx	r3
		usart_enable_tx(p_usart);
  40273a:	4628      	mov	r0, r5
  40273c:	4b51      	ldr	r3, [pc, #324]	; (402884 <main+0x194>)
  40273e:	4798      	blx	r3
		usart_enable_rx(p_usart);
  402740:	4628      	mov	r0, r5
  402742:	4b51      	ldr	r3, [pc, #324]	; (402888 <main+0x198>)
  402744:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  402746:	4e51      	ldr	r6, [pc, #324]	; (40288c <main+0x19c>)
  402748:	6833      	ldr	r3, [r6, #0]
  40274a:	4621      	mov	r1, r4
  40274c:	6898      	ldr	r0, [r3, #8]
  40274e:	4d50      	ldr	r5, [pc, #320]	; (402890 <main+0x1a0>)
  402750:	47a8      	blx	r5
	setbuf(stdin, NULL);
  402752:	6833      	ldr	r3, [r6, #0]
  402754:	4621      	mov	r1, r4
  402756:	6858      	ldr	r0, [r3, #4]
  402758:	47a8      	blx	r5
#ifdef _DEBUG_
	/* Initialize the console UART. */
	configure_console();
#endif

	puts(STRING_HEADER);
  40275a:	484e      	ldr	r0, [pc, #312]	; (402894 <main+0x1a4>)
  40275c:	4b4e      	ldr	r3, [pc, #312]	; (402898 <main+0x1a8>)
  40275e:	4798      	blx	r3
	
	if (!init_gmac_ethernet())
  402760:	4b4e      	ldr	r3, [pc, #312]	; (40289c <main+0x1ac>)
  402762:	4798      	blx	r3
  402764:	b920      	cbnz	r0, 402770 <main+0x80>
				//handleGMAC_Packet((uint8_t *) gs_uc_eth_buffer_rx, ul_frm_size_rx);
				artnetToCommand();
			}//end of process
		}
	}//end of loop
}//end of program
  402766:	f04f 30ff 	mov.w	r0, #4294967295
  40276a:	b00a      	add	sp, #40	; 0x28
  40276c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	gs_uc_mac_address[0], gs_uc_mac_address[1], gs_uc_mac_address[2],
  402770:	484b      	ldr	r0, [pc, #300]	; (4028a0 <main+0x1b0>)
	printf("-- MAC %x:%x:%x:%x:%x:%x\n\r",
  402772:	7883      	ldrb	r3, [r0, #2]
  402774:	7842      	ldrb	r2, [r0, #1]
  402776:	7801      	ldrb	r1, [r0, #0]
  402778:	7944      	ldrb	r4, [r0, #5]
  40277a:	9402      	str	r4, [sp, #8]
  40277c:	7904      	ldrb	r4, [r0, #4]
  40277e:	9401      	str	r4, [sp, #4]
  402780:	78c0      	ldrb	r0, [r0, #3]
  402782:	9000      	str	r0, [sp, #0]
  402784:	4847      	ldr	r0, [pc, #284]	; (4028a4 <main+0x1b4>)
  402786:	4c48      	ldr	r4, [pc, #288]	; (4028a8 <main+0x1b8>)
  402788:	47a0      	blx	r4
	gs_uc_ip_address[2], gs_uc_ip_address[3]);
  40278a:	4848      	ldr	r0, [pc, #288]	; (4028ac <main+0x1bc>)
	printf("-- IP  %d.%d.%d.%d\n\r", gs_uc_ip_address[0], gs_uc_ip_address[1],
  40278c:	7883      	ldrb	r3, [r0, #2]
  40278e:	7842      	ldrb	r2, [r0, #1]
  402790:	7801      	ldrb	r1, [r0, #0]
  402792:	78c0      	ldrb	r0, [r0, #3]
  402794:	9000      	str	r0, [sp, #0]
  402796:	4846      	ldr	r0, [pc, #280]	; (4028b0 <main+0x1c0>)
  402798:	47a0      	blx	r4
	puts("link detected\r");
  40279a:	4846      	ldr	r0, [pc, #280]	; (4028b4 <main+0x1c4>)
  40279c:	4b3e      	ldr	r3, [pc, #248]	; (402898 <main+0x1a8>)
  40279e:	4798      	blx	r3
	spi_master_initialize();
  4027a0:	4b45      	ldr	r3, [pc, #276]	; (4028b8 <main+0x1c8>)
  4027a2:	4798      	blx	r3
	nRF24_begin();
  4027a4:	4b45      	ldr	r3, [pc, #276]	; (4028bc <main+0x1cc>)
  4027a6:	4798      	blx	r3
	nRF24_setPALevel(RF_PA_HIGH);
  4027a8:	2002      	movs	r0, #2
  4027aa:	4b45      	ldr	r3, [pc, #276]	; (4028c0 <main+0x1d0>)
  4027ac:	4798      	blx	r3
	nRF24_stopListening();
  4027ae:	4b45      	ldr	r3, [pc, #276]	; (4028c4 <main+0x1d4>)
  4027b0:	4798      	blx	r3
	printDetails();
  4027b2:	4b45      	ldr	r3, [pc, #276]	; (4028c8 <main+0x1d8>)
  4027b4:	4798      	blx	r3
		if (GMAC_OK == read_dev_gmac()) {
  4027b6:	4d45      	ldr	r5, [pc, #276]	; (4028cc <main+0x1dc>)
				nRF24_openWritingPipe(listeningPipes[currentNode]);
  4027b8:	a725      	add	r7, pc, #148	; (adr r7, 402850 <main+0x160>)
  4027ba:	e9d7 6700 	ldrd	r6, r7, [r7]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
  4027be:	f8df 8134 	ldr.w	r8, [pc, #308]	; 4028f4 <main+0x204>
  4027c2:	e008      	b.n	4027d6 <main+0xe6>
			else if(dmxValue >= 11 && dmxValue <= 20)
  4027c4:	f1a3 020b 	sub.w	r2, r3, #11
  4027c8:	b2d2      	uxtb	r2, r2
  4027ca:	2a09      	cmp	r2, #9
  4027cc:	d91c      	bls.n	402808 <main+0x118>
			else if(dmxValue >= 101 && dmxValue <= 230)
  4027ce:	3b65      	subs	r3, #101	; 0x65
  4027d0:	b2dc      	uxtb	r4, r3
  4027d2:	2c81      	cmp	r4, #129	; 0x81
  4027d4:	d927      	bls.n	402826 <main+0x136>
		if (GMAC_OK == read_dev_gmac()) {
  4027d6:	47a8      	blx	r5
  4027d8:	2800      	cmp	r0, #0
  4027da:	d1fc      	bne.n	4027d6 <main+0xe6>
			if (ul_frm_size_rx > 0) {
  4027dc:	4b3c      	ldr	r3, [pc, #240]	; (4028d0 <main+0x1e0>)
  4027de:	6819      	ldr	r1, [r3, #0]
  4027e0:	2900      	cmp	r1, #0
  4027e2:	d0f8      	beq.n	4027d6 <main+0xe6>
				gmac_process_eth_packet((uint8_t *) gs_uc_eth_buffer_rx, ul_frm_size_rx);
  4027e4:	483b      	ldr	r0, [pc, #236]	; (4028d4 <main+0x1e4>)
  4027e6:	4b3c      	ldr	r3, [pc, #240]	; (4028d8 <main+0x1e8>)
  4027e8:	4798      	blx	r3
		dmxValue = artnet_data_buffer[i];
  4027ea:	4b3c      	ldr	r3, [pc, #240]	; (4028dc <main+0x1ec>)
  4027ec:	781b      	ldrb	r3, [r3, #0]
			if(dmxValue <= 10)
  4027ee:	2b0a      	cmp	r3, #10
  4027f0:	d8e8      	bhi.n	4027c4 <main+0xd4>
					nRF24_openWritingPipe(listeningPipes[currentNode]);
  4027f2:	4630      	mov	r0, r6
  4027f4:	4639      	mov	r1, r7
  4027f6:	4b3a      	ldr	r3, [pc, #232]	; (4028e0 <main+0x1f0>)
  4027f8:	4798      	blx	r3
					dataOut.command = 0;
  4027fa:	483a      	ldr	r0, [pc, #232]	; (4028e4 <main+0x1f4>)
  4027fc:	2300      	movs	r3, #0
  4027fe:	7183      	strb	r3, [r0, #6]
					nRF24_write(&dataOut, sizeof(dataOut));
  402800:	2108      	movs	r1, #8
  402802:	4b39      	ldr	r3, [pc, #228]	; (4028e8 <main+0x1f8>)
  402804:	4798      	blx	r3
  402806:	e7e6      	b.n	4027d6 <main+0xe6>
					nRF24_openWritingPipe(listeningPipes[currentNode]);
  402808:	4630      	mov	r0, r6
  40280a:	4639      	mov	r1, r7
  40280c:	4b34      	ldr	r3, [pc, #208]	; (4028e0 <main+0x1f0>)
  40280e:	4798      	blx	r3
					dataOut.command = 1;
  402810:	4834      	ldr	r0, [pc, #208]	; (4028e4 <main+0x1f4>)
  402812:	2401      	movs	r4, #1
  402814:	7184      	strb	r4, [r0, #6]
					nRF24_write(&dataOut, sizeof(dataOut));
  402816:	2108      	movs	r1, #8
  402818:	4b33      	ldr	r3, [pc, #204]	; (4028e8 <main+0x1f8>)
  40281a:	4798      	blx	r3
					printf("Node %d read own sensor\r\n", currentNode);
  40281c:	4621      	mov	r1, r4
  40281e:	4833      	ldr	r0, [pc, #204]	; (4028ec <main+0x1fc>)
  402820:	4b21      	ldr	r3, [pc, #132]	; (4028a8 <main+0x1b8>)
  402822:	4798      	blx	r3
  402824:	e7d7      	b.n	4027d6 <main+0xe6>
				nRF24_openWritingPipe(listeningPipes[currentNode]);
  402826:	4630      	mov	r0, r6
  402828:	4639      	mov	r1, r7
  40282a:	4b2d      	ldr	r3, [pc, #180]	; (4028e0 <main+0x1f0>)
  40282c:	4798      	blx	r3
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
  40282e:	ebc4 2404 	rsb	r4, r4, r4, lsl #8
  402832:	fb88 3204 	smull	r3, r2, r8, r4
  402836:	17e4      	asrs	r4, r4, #31
  402838:	ebc4 02e2 	rsb	r2, r4, r2, asr #3
				dataOut.datavalue = m_dmx;
  40283c:	4b29      	ldr	r3, [pc, #164]	; (4028e4 <main+0x1f4>)
  40283e:	b2d2      	uxtb	r2, r2
  402840:	809a      	strh	r2, [r3, #4]
				dataOut.command = 3;
  402842:	2103      	movs	r1, #3
  402844:	7199      	strb	r1, [r3, #6]
				printf("connect desk to node %d for %d\r\n", currentNode, m_dmx);
  402846:	2101      	movs	r1, #1
  402848:	4829      	ldr	r0, [pc, #164]	; (4028f0 <main+0x200>)
  40284a:	4b17      	ldr	r3, [pc, #92]	; (4028a8 <main+0x1b8>)
  40284c:	4798      	blx	r3
  40284e:	e7c2      	b.n	4027d6 <main+0xe6>
  402850:	3a3a3ab1 	.word	0x3a3a3ab1
  402854:	00000000 	.word	0x00000000
  402858:	00401d59 	.word	0x00401d59
  40285c:	00401dc9 	.word	0x00401dc9
  402860:	0040226d 	.word	0x0040226d
  402864:	40028000 	.word	0x40028000
  402868:	204082f0 	.word	0x204082f0
  40286c:	0040261d 	.word	0x0040261d
  402870:	204082ec 	.word	0x204082ec
  402874:	00402541 	.word	0x00402541
  402878:	204072d8 	.word	0x204072d8
  40287c:	08f0d180 	.word	0x08f0d180
  402880:	004009a5 	.word	0x004009a5
  402884:	004009f9 	.word	0x004009f9
  402888:	004009ff 	.word	0x004009ff
  40288c:	2040002c 	.word	0x2040002c
  402890:	00402efd 	.word	0x00402efd
  402894:	00405c20 	.word	0x00405c20
  402898:	00402eed 	.word	0x00402eed
  40289c:	00400aed 	.word	0x00400aed
  4028a0:	20400018 	.word	0x20400018
  4028a4:	00405c74 	.word	0x00405c74
  4028a8:	00402c59 	.word	0x00402c59
  4028ac:	20400014 	.word	0x20400014
  4028b0:	00405c90 	.word	0x00405c90
  4028b4:	00405ca8 	.word	0x00405ca8
  4028b8:	004014f1 	.word	0x004014f1
  4028bc:	00401365 	.word	0x00401365
  4028c0:	00401081 	.word	0x00401081
  4028c4:	004012b1 	.word	0x004012b1
  4028c8:	004010c5 	.word	0x004010c5
  4028cc:	00400a35 	.word	0x00400a35
  4028d0:	204082d0 	.word	0x204082d0
  4028d4:	204075d4 	.word	0x204075d4
  4028d8:	00400c29 	.word	0x00400c29
  4028dc:	204072dc 	.word	0x204072dc
  4028e0:	004013fd 	.word	0x004013fd
  4028e4:	20408300 	.word	0x20408300
  4028e8:	00401439 	.word	0x00401439
  4028ec:	00405cb8 	.word	0x00405cb8
  4028f0:	00405cd4 	.word	0x00405cd4
  4028f4:	0fe03f81 	.word	0x0fe03f81

004028f8 <__aeabi_uldivmod>:
  4028f8:	b953      	cbnz	r3, 402910 <__aeabi_uldivmod+0x18>
  4028fa:	b94a      	cbnz	r2, 402910 <__aeabi_uldivmod+0x18>
  4028fc:	2900      	cmp	r1, #0
  4028fe:	bf08      	it	eq
  402900:	2800      	cmpeq	r0, #0
  402902:	bf1c      	itt	ne
  402904:	f04f 31ff 	movne.w	r1, #4294967295
  402908:	f04f 30ff 	movne.w	r0, #4294967295
  40290c:	f000 b97a 	b.w	402c04 <__aeabi_idiv0>
  402910:	f1ad 0c08 	sub.w	ip, sp, #8
  402914:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  402918:	f000 f806 	bl	402928 <__udivmoddi4>
  40291c:	f8dd e004 	ldr.w	lr, [sp, #4]
  402920:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  402924:	b004      	add	sp, #16
  402926:	4770      	bx	lr

00402928 <__udivmoddi4>:
  402928:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40292c:	468c      	mov	ip, r1
  40292e:	460d      	mov	r5, r1
  402930:	4604      	mov	r4, r0
  402932:	9e08      	ldr	r6, [sp, #32]
  402934:	2b00      	cmp	r3, #0
  402936:	d151      	bne.n	4029dc <__udivmoddi4+0xb4>
  402938:	428a      	cmp	r2, r1
  40293a:	4617      	mov	r7, r2
  40293c:	d96d      	bls.n	402a1a <__udivmoddi4+0xf2>
  40293e:	fab2 fe82 	clz	lr, r2
  402942:	f1be 0f00 	cmp.w	lr, #0
  402946:	d00b      	beq.n	402960 <__udivmoddi4+0x38>
  402948:	f1ce 0c20 	rsb	ip, lr, #32
  40294c:	fa01 f50e 	lsl.w	r5, r1, lr
  402950:	fa20 fc0c 	lsr.w	ip, r0, ip
  402954:	fa02 f70e 	lsl.w	r7, r2, lr
  402958:	ea4c 0c05 	orr.w	ip, ip, r5
  40295c:	fa00 f40e 	lsl.w	r4, r0, lr
  402960:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  402964:	0c25      	lsrs	r5, r4, #16
  402966:	fbbc f8fa 	udiv	r8, ip, sl
  40296a:	fa1f f987 	uxth.w	r9, r7
  40296e:	fb0a cc18 	mls	ip, sl, r8, ip
  402972:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  402976:	fb08 f309 	mul.w	r3, r8, r9
  40297a:	42ab      	cmp	r3, r5
  40297c:	d90a      	bls.n	402994 <__udivmoddi4+0x6c>
  40297e:	19ed      	adds	r5, r5, r7
  402980:	f108 32ff 	add.w	r2, r8, #4294967295
  402984:	f080 8123 	bcs.w	402bce <__udivmoddi4+0x2a6>
  402988:	42ab      	cmp	r3, r5
  40298a:	f240 8120 	bls.w	402bce <__udivmoddi4+0x2a6>
  40298e:	f1a8 0802 	sub.w	r8, r8, #2
  402992:	443d      	add	r5, r7
  402994:	1aed      	subs	r5, r5, r3
  402996:	b2a4      	uxth	r4, r4
  402998:	fbb5 f0fa 	udiv	r0, r5, sl
  40299c:	fb0a 5510 	mls	r5, sl, r0, r5
  4029a0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  4029a4:	fb00 f909 	mul.w	r9, r0, r9
  4029a8:	45a1      	cmp	r9, r4
  4029aa:	d909      	bls.n	4029c0 <__udivmoddi4+0x98>
  4029ac:	19e4      	adds	r4, r4, r7
  4029ae:	f100 33ff 	add.w	r3, r0, #4294967295
  4029b2:	f080 810a 	bcs.w	402bca <__udivmoddi4+0x2a2>
  4029b6:	45a1      	cmp	r9, r4
  4029b8:	f240 8107 	bls.w	402bca <__udivmoddi4+0x2a2>
  4029bc:	3802      	subs	r0, #2
  4029be:	443c      	add	r4, r7
  4029c0:	eba4 0409 	sub.w	r4, r4, r9
  4029c4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4029c8:	2100      	movs	r1, #0
  4029ca:	2e00      	cmp	r6, #0
  4029cc:	d061      	beq.n	402a92 <__udivmoddi4+0x16a>
  4029ce:	fa24 f40e 	lsr.w	r4, r4, lr
  4029d2:	2300      	movs	r3, #0
  4029d4:	6034      	str	r4, [r6, #0]
  4029d6:	6073      	str	r3, [r6, #4]
  4029d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4029dc:	428b      	cmp	r3, r1
  4029de:	d907      	bls.n	4029f0 <__udivmoddi4+0xc8>
  4029e0:	2e00      	cmp	r6, #0
  4029e2:	d054      	beq.n	402a8e <__udivmoddi4+0x166>
  4029e4:	2100      	movs	r1, #0
  4029e6:	e886 0021 	stmia.w	r6, {r0, r5}
  4029ea:	4608      	mov	r0, r1
  4029ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4029f0:	fab3 f183 	clz	r1, r3
  4029f4:	2900      	cmp	r1, #0
  4029f6:	f040 808e 	bne.w	402b16 <__udivmoddi4+0x1ee>
  4029fa:	42ab      	cmp	r3, r5
  4029fc:	d302      	bcc.n	402a04 <__udivmoddi4+0xdc>
  4029fe:	4282      	cmp	r2, r0
  402a00:	f200 80fa 	bhi.w	402bf8 <__udivmoddi4+0x2d0>
  402a04:	1a84      	subs	r4, r0, r2
  402a06:	eb65 0503 	sbc.w	r5, r5, r3
  402a0a:	2001      	movs	r0, #1
  402a0c:	46ac      	mov	ip, r5
  402a0e:	2e00      	cmp	r6, #0
  402a10:	d03f      	beq.n	402a92 <__udivmoddi4+0x16a>
  402a12:	e886 1010 	stmia.w	r6, {r4, ip}
  402a16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402a1a:	b912      	cbnz	r2, 402a22 <__udivmoddi4+0xfa>
  402a1c:	2701      	movs	r7, #1
  402a1e:	fbb7 f7f2 	udiv	r7, r7, r2
  402a22:	fab7 fe87 	clz	lr, r7
  402a26:	f1be 0f00 	cmp.w	lr, #0
  402a2a:	d134      	bne.n	402a96 <__udivmoddi4+0x16e>
  402a2c:	1beb      	subs	r3, r5, r7
  402a2e:	0c3a      	lsrs	r2, r7, #16
  402a30:	fa1f fc87 	uxth.w	ip, r7
  402a34:	2101      	movs	r1, #1
  402a36:	fbb3 f8f2 	udiv	r8, r3, r2
  402a3a:	0c25      	lsrs	r5, r4, #16
  402a3c:	fb02 3318 	mls	r3, r2, r8, r3
  402a40:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  402a44:	fb0c f308 	mul.w	r3, ip, r8
  402a48:	42ab      	cmp	r3, r5
  402a4a:	d907      	bls.n	402a5c <__udivmoddi4+0x134>
  402a4c:	19ed      	adds	r5, r5, r7
  402a4e:	f108 30ff 	add.w	r0, r8, #4294967295
  402a52:	d202      	bcs.n	402a5a <__udivmoddi4+0x132>
  402a54:	42ab      	cmp	r3, r5
  402a56:	f200 80d1 	bhi.w	402bfc <__udivmoddi4+0x2d4>
  402a5a:	4680      	mov	r8, r0
  402a5c:	1aed      	subs	r5, r5, r3
  402a5e:	b2a3      	uxth	r3, r4
  402a60:	fbb5 f0f2 	udiv	r0, r5, r2
  402a64:	fb02 5510 	mls	r5, r2, r0, r5
  402a68:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  402a6c:	fb0c fc00 	mul.w	ip, ip, r0
  402a70:	45a4      	cmp	ip, r4
  402a72:	d907      	bls.n	402a84 <__udivmoddi4+0x15c>
  402a74:	19e4      	adds	r4, r4, r7
  402a76:	f100 33ff 	add.w	r3, r0, #4294967295
  402a7a:	d202      	bcs.n	402a82 <__udivmoddi4+0x15a>
  402a7c:	45a4      	cmp	ip, r4
  402a7e:	f200 80b8 	bhi.w	402bf2 <__udivmoddi4+0x2ca>
  402a82:	4618      	mov	r0, r3
  402a84:	eba4 040c 	sub.w	r4, r4, ip
  402a88:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  402a8c:	e79d      	b.n	4029ca <__udivmoddi4+0xa2>
  402a8e:	4631      	mov	r1, r6
  402a90:	4630      	mov	r0, r6
  402a92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402a96:	f1ce 0420 	rsb	r4, lr, #32
  402a9a:	fa05 f30e 	lsl.w	r3, r5, lr
  402a9e:	fa07 f70e 	lsl.w	r7, r7, lr
  402aa2:	fa20 f804 	lsr.w	r8, r0, r4
  402aa6:	0c3a      	lsrs	r2, r7, #16
  402aa8:	fa25 f404 	lsr.w	r4, r5, r4
  402aac:	ea48 0803 	orr.w	r8, r8, r3
  402ab0:	fbb4 f1f2 	udiv	r1, r4, r2
  402ab4:	ea4f 4518 	mov.w	r5, r8, lsr #16
  402ab8:	fb02 4411 	mls	r4, r2, r1, r4
  402abc:	fa1f fc87 	uxth.w	ip, r7
  402ac0:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  402ac4:	fb01 f30c 	mul.w	r3, r1, ip
  402ac8:	42ab      	cmp	r3, r5
  402aca:	fa00 f40e 	lsl.w	r4, r0, lr
  402ace:	d909      	bls.n	402ae4 <__udivmoddi4+0x1bc>
  402ad0:	19ed      	adds	r5, r5, r7
  402ad2:	f101 30ff 	add.w	r0, r1, #4294967295
  402ad6:	f080 808a 	bcs.w	402bee <__udivmoddi4+0x2c6>
  402ada:	42ab      	cmp	r3, r5
  402adc:	f240 8087 	bls.w	402bee <__udivmoddi4+0x2c6>
  402ae0:	3902      	subs	r1, #2
  402ae2:	443d      	add	r5, r7
  402ae4:	1aeb      	subs	r3, r5, r3
  402ae6:	fa1f f588 	uxth.w	r5, r8
  402aea:	fbb3 f0f2 	udiv	r0, r3, r2
  402aee:	fb02 3310 	mls	r3, r2, r0, r3
  402af2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  402af6:	fb00 f30c 	mul.w	r3, r0, ip
  402afa:	42ab      	cmp	r3, r5
  402afc:	d907      	bls.n	402b0e <__udivmoddi4+0x1e6>
  402afe:	19ed      	adds	r5, r5, r7
  402b00:	f100 38ff 	add.w	r8, r0, #4294967295
  402b04:	d26f      	bcs.n	402be6 <__udivmoddi4+0x2be>
  402b06:	42ab      	cmp	r3, r5
  402b08:	d96d      	bls.n	402be6 <__udivmoddi4+0x2be>
  402b0a:	3802      	subs	r0, #2
  402b0c:	443d      	add	r5, r7
  402b0e:	1aeb      	subs	r3, r5, r3
  402b10:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  402b14:	e78f      	b.n	402a36 <__udivmoddi4+0x10e>
  402b16:	f1c1 0720 	rsb	r7, r1, #32
  402b1a:	fa22 f807 	lsr.w	r8, r2, r7
  402b1e:	408b      	lsls	r3, r1
  402b20:	fa05 f401 	lsl.w	r4, r5, r1
  402b24:	ea48 0303 	orr.w	r3, r8, r3
  402b28:	fa20 fe07 	lsr.w	lr, r0, r7
  402b2c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  402b30:	40fd      	lsrs	r5, r7
  402b32:	ea4e 0e04 	orr.w	lr, lr, r4
  402b36:	fbb5 f9fc 	udiv	r9, r5, ip
  402b3a:	ea4f 441e 	mov.w	r4, lr, lsr #16
  402b3e:	fb0c 5519 	mls	r5, ip, r9, r5
  402b42:	fa1f f883 	uxth.w	r8, r3
  402b46:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  402b4a:	fb09 f408 	mul.w	r4, r9, r8
  402b4e:	42ac      	cmp	r4, r5
  402b50:	fa02 f201 	lsl.w	r2, r2, r1
  402b54:	fa00 fa01 	lsl.w	sl, r0, r1
  402b58:	d908      	bls.n	402b6c <__udivmoddi4+0x244>
  402b5a:	18ed      	adds	r5, r5, r3
  402b5c:	f109 30ff 	add.w	r0, r9, #4294967295
  402b60:	d243      	bcs.n	402bea <__udivmoddi4+0x2c2>
  402b62:	42ac      	cmp	r4, r5
  402b64:	d941      	bls.n	402bea <__udivmoddi4+0x2c2>
  402b66:	f1a9 0902 	sub.w	r9, r9, #2
  402b6a:	441d      	add	r5, r3
  402b6c:	1b2d      	subs	r5, r5, r4
  402b6e:	fa1f fe8e 	uxth.w	lr, lr
  402b72:	fbb5 f0fc 	udiv	r0, r5, ip
  402b76:	fb0c 5510 	mls	r5, ip, r0, r5
  402b7a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  402b7e:	fb00 f808 	mul.w	r8, r0, r8
  402b82:	45a0      	cmp	r8, r4
  402b84:	d907      	bls.n	402b96 <__udivmoddi4+0x26e>
  402b86:	18e4      	adds	r4, r4, r3
  402b88:	f100 35ff 	add.w	r5, r0, #4294967295
  402b8c:	d229      	bcs.n	402be2 <__udivmoddi4+0x2ba>
  402b8e:	45a0      	cmp	r8, r4
  402b90:	d927      	bls.n	402be2 <__udivmoddi4+0x2ba>
  402b92:	3802      	subs	r0, #2
  402b94:	441c      	add	r4, r3
  402b96:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  402b9a:	eba4 0408 	sub.w	r4, r4, r8
  402b9e:	fba0 8902 	umull	r8, r9, r0, r2
  402ba2:	454c      	cmp	r4, r9
  402ba4:	46c6      	mov	lr, r8
  402ba6:	464d      	mov	r5, r9
  402ba8:	d315      	bcc.n	402bd6 <__udivmoddi4+0x2ae>
  402baa:	d012      	beq.n	402bd2 <__udivmoddi4+0x2aa>
  402bac:	b156      	cbz	r6, 402bc4 <__udivmoddi4+0x29c>
  402bae:	ebba 030e 	subs.w	r3, sl, lr
  402bb2:	eb64 0405 	sbc.w	r4, r4, r5
  402bb6:	fa04 f707 	lsl.w	r7, r4, r7
  402bba:	40cb      	lsrs	r3, r1
  402bbc:	431f      	orrs	r7, r3
  402bbe:	40cc      	lsrs	r4, r1
  402bc0:	6037      	str	r7, [r6, #0]
  402bc2:	6074      	str	r4, [r6, #4]
  402bc4:	2100      	movs	r1, #0
  402bc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402bca:	4618      	mov	r0, r3
  402bcc:	e6f8      	b.n	4029c0 <__udivmoddi4+0x98>
  402bce:	4690      	mov	r8, r2
  402bd0:	e6e0      	b.n	402994 <__udivmoddi4+0x6c>
  402bd2:	45c2      	cmp	sl, r8
  402bd4:	d2ea      	bcs.n	402bac <__udivmoddi4+0x284>
  402bd6:	ebb8 0e02 	subs.w	lr, r8, r2
  402bda:	eb69 0503 	sbc.w	r5, r9, r3
  402bde:	3801      	subs	r0, #1
  402be0:	e7e4      	b.n	402bac <__udivmoddi4+0x284>
  402be2:	4628      	mov	r0, r5
  402be4:	e7d7      	b.n	402b96 <__udivmoddi4+0x26e>
  402be6:	4640      	mov	r0, r8
  402be8:	e791      	b.n	402b0e <__udivmoddi4+0x1e6>
  402bea:	4681      	mov	r9, r0
  402bec:	e7be      	b.n	402b6c <__udivmoddi4+0x244>
  402bee:	4601      	mov	r1, r0
  402bf0:	e778      	b.n	402ae4 <__udivmoddi4+0x1bc>
  402bf2:	3802      	subs	r0, #2
  402bf4:	443c      	add	r4, r7
  402bf6:	e745      	b.n	402a84 <__udivmoddi4+0x15c>
  402bf8:	4608      	mov	r0, r1
  402bfa:	e708      	b.n	402a0e <__udivmoddi4+0xe6>
  402bfc:	f1a8 0802 	sub.w	r8, r8, #2
  402c00:	443d      	add	r5, r7
  402c02:	e72b      	b.n	402a5c <__udivmoddi4+0x134>

00402c04 <__aeabi_idiv0>:
  402c04:	4770      	bx	lr
  402c06:	bf00      	nop

00402c08 <__libc_init_array>:
  402c08:	b570      	push	{r4, r5, r6, lr}
  402c0a:	4e0f      	ldr	r6, [pc, #60]	; (402c48 <__libc_init_array+0x40>)
  402c0c:	4d0f      	ldr	r5, [pc, #60]	; (402c4c <__libc_init_array+0x44>)
  402c0e:	1b76      	subs	r6, r6, r5
  402c10:	10b6      	asrs	r6, r6, #2
  402c12:	bf18      	it	ne
  402c14:	2400      	movne	r4, #0
  402c16:	d005      	beq.n	402c24 <__libc_init_array+0x1c>
  402c18:	3401      	adds	r4, #1
  402c1a:	f855 3b04 	ldr.w	r3, [r5], #4
  402c1e:	4798      	blx	r3
  402c20:	42a6      	cmp	r6, r4
  402c22:	d1f9      	bne.n	402c18 <__libc_init_array+0x10>
  402c24:	4e0a      	ldr	r6, [pc, #40]	; (402c50 <__libc_init_array+0x48>)
  402c26:	4d0b      	ldr	r5, [pc, #44]	; (402c54 <__libc_init_array+0x4c>)
  402c28:	1b76      	subs	r6, r6, r5
  402c2a:	f003 f919 	bl	405e60 <_init>
  402c2e:	10b6      	asrs	r6, r6, #2
  402c30:	bf18      	it	ne
  402c32:	2400      	movne	r4, #0
  402c34:	d006      	beq.n	402c44 <__libc_init_array+0x3c>
  402c36:	3401      	adds	r4, #1
  402c38:	f855 3b04 	ldr.w	r3, [r5], #4
  402c3c:	4798      	blx	r3
  402c3e:	42a6      	cmp	r6, r4
  402c40:	d1f9      	bne.n	402c36 <__libc_init_array+0x2e>
  402c42:	bd70      	pop	{r4, r5, r6, pc}
  402c44:	bd70      	pop	{r4, r5, r6, pc}
  402c46:	bf00      	nop
  402c48:	00405e6c 	.word	0x00405e6c
  402c4c:	00405e6c 	.word	0x00405e6c
  402c50:	00405e74 	.word	0x00405e74
  402c54:	00405e6c 	.word	0x00405e6c

00402c58 <iprintf>:
  402c58:	b40f      	push	{r0, r1, r2, r3}
  402c5a:	b500      	push	{lr}
  402c5c:	4907      	ldr	r1, [pc, #28]	; (402c7c <iprintf+0x24>)
  402c5e:	b083      	sub	sp, #12
  402c60:	ab04      	add	r3, sp, #16
  402c62:	6808      	ldr	r0, [r1, #0]
  402c64:	f853 2b04 	ldr.w	r2, [r3], #4
  402c68:	6881      	ldr	r1, [r0, #8]
  402c6a:	9301      	str	r3, [sp, #4]
  402c6c:	f000 fad6 	bl	40321c <_vfiprintf_r>
  402c70:	b003      	add	sp, #12
  402c72:	f85d eb04 	ldr.w	lr, [sp], #4
  402c76:	b004      	add	sp, #16
  402c78:	4770      	bx	lr
  402c7a:	bf00      	nop
  402c7c:	2040002c 	.word	0x2040002c

00402c80 <memcpy>:
  402c80:	4684      	mov	ip, r0
  402c82:	ea41 0300 	orr.w	r3, r1, r0
  402c86:	f013 0303 	ands.w	r3, r3, #3
  402c8a:	d16d      	bne.n	402d68 <memcpy+0xe8>
  402c8c:	3a40      	subs	r2, #64	; 0x40
  402c8e:	d341      	bcc.n	402d14 <memcpy+0x94>
  402c90:	f851 3b04 	ldr.w	r3, [r1], #4
  402c94:	f840 3b04 	str.w	r3, [r0], #4
  402c98:	f851 3b04 	ldr.w	r3, [r1], #4
  402c9c:	f840 3b04 	str.w	r3, [r0], #4
  402ca0:	f851 3b04 	ldr.w	r3, [r1], #4
  402ca4:	f840 3b04 	str.w	r3, [r0], #4
  402ca8:	f851 3b04 	ldr.w	r3, [r1], #4
  402cac:	f840 3b04 	str.w	r3, [r0], #4
  402cb0:	f851 3b04 	ldr.w	r3, [r1], #4
  402cb4:	f840 3b04 	str.w	r3, [r0], #4
  402cb8:	f851 3b04 	ldr.w	r3, [r1], #4
  402cbc:	f840 3b04 	str.w	r3, [r0], #4
  402cc0:	f851 3b04 	ldr.w	r3, [r1], #4
  402cc4:	f840 3b04 	str.w	r3, [r0], #4
  402cc8:	f851 3b04 	ldr.w	r3, [r1], #4
  402ccc:	f840 3b04 	str.w	r3, [r0], #4
  402cd0:	f851 3b04 	ldr.w	r3, [r1], #4
  402cd4:	f840 3b04 	str.w	r3, [r0], #4
  402cd8:	f851 3b04 	ldr.w	r3, [r1], #4
  402cdc:	f840 3b04 	str.w	r3, [r0], #4
  402ce0:	f851 3b04 	ldr.w	r3, [r1], #4
  402ce4:	f840 3b04 	str.w	r3, [r0], #4
  402ce8:	f851 3b04 	ldr.w	r3, [r1], #4
  402cec:	f840 3b04 	str.w	r3, [r0], #4
  402cf0:	f851 3b04 	ldr.w	r3, [r1], #4
  402cf4:	f840 3b04 	str.w	r3, [r0], #4
  402cf8:	f851 3b04 	ldr.w	r3, [r1], #4
  402cfc:	f840 3b04 	str.w	r3, [r0], #4
  402d00:	f851 3b04 	ldr.w	r3, [r1], #4
  402d04:	f840 3b04 	str.w	r3, [r0], #4
  402d08:	f851 3b04 	ldr.w	r3, [r1], #4
  402d0c:	f840 3b04 	str.w	r3, [r0], #4
  402d10:	3a40      	subs	r2, #64	; 0x40
  402d12:	d2bd      	bcs.n	402c90 <memcpy+0x10>
  402d14:	3230      	adds	r2, #48	; 0x30
  402d16:	d311      	bcc.n	402d3c <memcpy+0xbc>
  402d18:	f851 3b04 	ldr.w	r3, [r1], #4
  402d1c:	f840 3b04 	str.w	r3, [r0], #4
  402d20:	f851 3b04 	ldr.w	r3, [r1], #4
  402d24:	f840 3b04 	str.w	r3, [r0], #4
  402d28:	f851 3b04 	ldr.w	r3, [r1], #4
  402d2c:	f840 3b04 	str.w	r3, [r0], #4
  402d30:	f851 3b04 	ldr.w	r3, [r1], #4
  402d34:	f840 3b04 	str.w	r3, [r0], #4
  402d38:	3a10      	subs	r2, #16
  402d3a:	d2ed      	bcs.n	402d18 <memcpy+0x98>
  402d3c:	320c      	adds	r2, #12
  402d3e:	d305      	bcc.n	402d4c <memcpy+0xcc>
  402d40:	f851 3b04 	ldr.w	r3, [r1], #4
  402d44:	f840 3b04 	str.w	r3, [r0], #4
  402d48:	3a04      	subs	r2, #4
  402d4a:	d2f9      	bcs.n	402d40 <memcpy+0xc0>
  402d4c:	3204      	adds	r2, #4
  402d4e:	d008      	beq.n	402d62 <memcpy+0xe2>
  402d50:	07d2      	lsls	r2, r2, #31
  402d52:	bf1c      	itt	ne
  402d54:	f811 3b01 	ldrbne.w	r3, [r1], #1
  402d58:	f800 3b01 	strbne.w	r3, [r0], #1
  402d5c:	d301      	bcc.n	402d62 <memcpy+0xe2>
  402d5e:	880b      	ldrh	r3, [r1, #0]
  402d60:	8003      	strh	r3, [r0, #0]
  402d62:	4660      	mov	r0, ip
  402d64:	4770      	bx	lr
  402d66:	bf00      	nop
  402d68:	2a08      	cmp	r2, #8
  402d6a:	d313      	bcc.n	402d94 <memcpy+0x114>
  402d6c:	078b      	lsls	r3, r1, #30
  402d6e:	d08d      	beq.n	402c8c <memcpy+0xc>
  402d70:	f010 0303 	ands.w	r3, r0, #3
  402d74:	d08a      	beq.n	402c8c <memcpy+0xc>
  402d76:	f1c3 0304 	rsb	r3, r3, #4
  402d7a:	1ad2      	subs	r2, r2, r3
  402d7c:	07db      	lsls	r3, r3, #31
  402d7e:	bf1c      	itt	ne
  402d80:	f811 3b01 	ldrbne.w	r3, [r1], #1
  402d84:	f800 3b01 	strbne.w	r3, [r0], #1
  402d88:	d380      	bcc.n	402c8c <memcpy+0xc>
  402d8a:	f831 3b02 	ldrh.w	r3, [r1], #2
  402d8e:	f820 3b02 	strh.w	r3, [r0], #2
  402d92:	e77b      	b.n	402c8c <memcpy+0xc>
  402d94:	3a04      	subs	r2, #4
  402d96:	d3d9      	bcc.n	402d4c <memcpy+0xcc>
  402d98:	3a01      	subs	r2, #1
  402d9a:	f811 3b01 	ldrb.w	r3, [r1], #1
  402d9e:	f800 3b01 	strb.w	r3, [r0], #1
  402da2:	d2f9      	bcs.n	402d98 <memcpy+0x118>
  402da4:	780b      	ldrb	r3, [r1, #0]
  402da6:	7003      	strb	r3, [r0, #0]
  402da8:	784b      	ldrb	r3, [r1, #1]
  402daa:	7043      	strb	r3, [r0, #1]
  402dac:	788b      	ldrb	r3, [r1, #2]
  402dae:	7083      	strb	r3, [r0, #2]
  402db0:	4660      	mov	r0, ip
  402db2:	4770      	bx	lr

00402db4 <memset>:
  402db4:	b470      	push	{r4, r5, r6}
  402db6:	0786      	lsls	r6, r0, #30
  402db8:	d046      	beq.n	402e48 <memset+0x94>
  402dba:	1e54      	subs	r4, r2, #1
  402dbc:	2a00      	cmp	r2, #0
  402dbe:	d041      	beq.n	402e44 <memset+0x90>
  402dc0:	b2ca      	uxtb	r2, r1
  402dc2:	4603      	mov	r3, r0
  402dc4:	e002      	b.n	402dcc <memset+0x18>
  402dc6:	f114 34ff 	adds.w	r4, r4, #4294967295
  402dca:	d33b      	bcc.n	402e44 <memset+0x90>
  402dcc:	f803 2b01 	strb.w	r2, [r3], #1
  402dd0:	079d      	lsls	r5, r3, #30
  402dd2:	d1f8      	bne.n	402dc6 <memset+0x12>
  402dd4:	2c03      	cmp	r4, #3
  402dd6:	d92e      	bls.n	402e36 <memset+0x82>
  402dd8:	b2cd      	uxtb	r5, r1
  402dda:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  402dde:	2c0f      	cmp	r4, #15
  402de0:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  402de4:	d919      	bls.n	402e1a <memset+0x66>
  402de6:	f103 0210 	add.w	r2, r3, #16
  402dea:	4626      	mov	r6, r4
  402dec:	3e10      	subs	r6, #16
  402dee:	2e0f      	cmp	r6, #15
  402df0:	f842 5c10 	str.w	r5, [r2, #-16]
  402df4:	f842 5c0c 	str.w	r5, [r2, #-12]
  402df8:	f842 5c08 	str.w	r5, [r2, #-8]
  402dfc:	f842 5c04 	str.w	r5, [r2, #-4]
  402e00:	f102 0210 	add.w	r2, r2, #16
  402e04:	d8f2      	bhi.n	402dec <memset+0x38>
  402e06:	f1a4 0210 	sub.w	r2, r4, #16
  402e0a:	f022 020f 	bic.w	r2, r2, #15
  402e0e:	f004 040f 	and.w	r4, r4, #15
  402e12:	3210      	adds	r2, #16
  402e14:	2c03      	cmp	r4, #3
  402e16:	4413      	add	r3, r2
  402e18:	d90d      	bls.n	402e36 <memset+0x82>
  402e1a:	461e      	mov	r6, r3
  402e1c:	4622      	mov	r2, r4
  402e1e:	3a04      	subs	r2, #4
  402e20:	2a03      	cmp	r2, #3
  402e22:	f846 5b04 	str.w	r5, [r6], #4
  402e26:	d8fa      	bhi.n	402e1e <memset+0x6a>
  402e28:	1f22      	subs	r2, r4, #4
  402e2a:	f022 0203 	bic.w	r2, r2, #3
  402e2e:	3204      	adds	r2, #4
  402e30:	4413      	add	r3, r2
  402e32:	f004 0403 	and.w	r4, r4, #3
  402e36:	b12c      	cbz	r4, 402e44 <memset+0x90>
  402e38:	b2c9      	uxtb	r1, r1
  402e3a:	441c      	add	r4, r3
  402e3c:	f803 1b01 	strb.w	r1, [r3], #1
  402e40:	429c      	cmp	r4, r3
  402e42:	d1fb      	bne.n	402e3c <memset+0x88>
  402e44:	bc70      	pop	{r4, r5, r6}
  402e46:	4770      	bx	lr
  402e48:	4614      	mov	r4, r2
  402e4a:	4603      	mov	r3, r0
  402e4c:	e7c2      	b.n	402dd4 <memset+0x20>
  402e4e:	bf00      	nop

00402e50 <_puts_r>:
  402e50:	b5f0      	push	{r4, r5, r6, r7, lr}
  402e52:	4605      	mov	r5, r0
  402e54:	b089      	sub	sp, #36	; 0x24
  402e56:	4608      	mov	r0, r1
  402e58:	460c      	mov	r4, r1
  402e5a:	f000 f931 	bl	4030c0 <strlen>
  402e5e:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402e60:	4f21      	ldr	r7, [pc, #132]	; (402ee8 <_puts_r+0x98>)
  402e62:	9404      	str	r4, [sp, #16]
  402e64:	2601      	movs	r6, #1
  402e66:	1c44      	adds	r4, r0, #1
  402e68:	a904      	add	r1, sp, #16
  402e6a:	2202      	movs	r2, #2
  402e6c:	9403      	str	r4, [sp, #12]
  402e6e:	9005      	str	r0, [sp, #20]
  402e70:	68ac      	ldr	r4, [r5, #8]
  402e72:	9706      	str	r7, [sp, #24]
  402e74:	9607      	str	r6, [sp, #28]
  402e76:	9101      	str	r1, [sp, #4]
  402e78:	9202      	str	r2, [sp, #8]
  402e7a:	b353      	cbz	r3, 402ed2 <_puts_r+0x82>
  402e7c:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402e7e:	f013 0f01 	tst.w	r3, #1
  402e82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402e86:	b29a      	uxth	r2, r3
  402e88:	d101      	bne.n	402e8e <_puts_r+0x3e>
  402e8a:	0590      	lsls	r0, r2, #22
  402e8c:	d525      	bpl.n	402eda <_puts_r+0x8a>
  402e8e:	0491      	lsls	r1, r2, #18
  402e90:	d406      	bmi.n	402ea0 <_puts_r+0x50>
  402e92:	6e62      	ldr	r2, [r4, #100]	; 0x64
  402e94:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  402e98:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  402e9c:	81a3      	strh	r3, [r4, #12]
  402e9e:	6662      	str	r2, [r4, #100]	; 0x64
  402ea0:	4628      	mov	r0, r5
  402ea2:	aa01      	add	r2, sp, #4
  402ea4:	4621      	mov	r1, r4
  402ea6:	f001 fbbb 	bl	404620 <__sfvwrite_r>
  402eaa:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402eac:	2800      	cmp	r0, #0
  402eae:	bf0c      	ite	eq
  402eb0:	250a      	moveq	r5, #10
  402eb2:	f04f 35ff 	movne.w	r5, #4294967295
  402eb6:	07da      	lsls	r2, r3, #31
  402eb8:	d402      	bmi.n	402ec0 <_puts_r+0x70>
  402eba:	89a3      	ldrh	r3, [r4, #12]
  402ebc:	059b      	lsls	r3, r3, #22
  402ebe:	d502      	bpl.n	402ec6 <_puts_r+0x76>
  402ec0:	4628      	mov	r0, r5
  402ec2:	b009      	add	sp, #36	; 0x24
  402ec4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402ec6:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402ec8:	f001 fd60 	bl	40498c <__retarget_lock_release_recursive>
  402ecc:	4628      	mov	r0, r5
  402ece:	b009      	add	sp, #36	; 0x24
  402ed0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402ed2:	4628      	mov	r0, r5
  402ed4:	f001 f998 	bl	404208 <__sinit>
  402ed8:	e7d0      	b.n	402e7c <_puts_r+0x2c>
  402eda:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402edc:	f001 fd54 	bl	404988 <__retarget_lock_acquire_recursive>
  402ee0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402ee4:	b29a      	uxth	r2, r3
  402ee6:	e7d2      	b.n	402e8e <_puts_r+0x3e>
  402ee8:	00405cd0 	.word	0x00405cd0

00402eec <puts>:
  402eec:	4b02      	ldr	r3, [pc, #8]	; (402ef8 <puts+0xc>)
  402eee:	4601      	mov	r1, r0
  402ef0:	6818      	ldr	r0, [r3, #0]
  402ef2:	f7ff bfad 	b.w	402e50 <_puts_r>
  402ef6:	bf00      	nop
  402ef8:	2040002c 	.word	0x2040002c

00402efc <setbuf>:
  402efc:	2900      	cmp	r1, #0
  402efe:	bf0c      	ite	eq
  402f00:	2202      	moveq	r2, #2
  402f02:	2200      	movne	r2, #0
  402f04:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402f08:	f000 b800 	b.w	402f0c <setvbuf>

00402f0c <setvbuf>:
  402f0c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  402f10:	4c61      	ldr	r4, [pc, #388]	; (403098 <setvbuf+0x18c>)
  402f12:	6825      	ldr	r5, [r4, #0]
  402f14:	b083      	sub	sp, #12
  402f16:	4604      	mov	r4, r0
  402f18:	460f      	mov	r7, r1
  402f1a:	4690      	mov	r8, r2
  402f1c:	461e      	mov	r6, r3
  402f1e:	b115      	cbz	r5, 402f26 <setvbuf+0x1a>
  402f20:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402f22:	2b00      	cmp	r3, #0
  402f24:	d064      	beq.n	402ff0 <setvbuf+0xe4>
  402f26:	f1b8 0f02 	cmp.w	r8, #2
  402f2a:	d006      	beq.n	402f3a <setvbuf+0x2e>
  402f2c:	f1b8 0f01 	cmp.w	r8, #1
  402f30:	f200 809f 	bhi.w	403072 <setvbuf+0x166>
  402f34:	2e00      	cmp	r6, #0
  402f36:	f2c0 809c 	blt.w	403072 <setvbuf+0x166>
  402f3a:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402f3c:	07d8      	lsls	r0, r3, #31
  402f3e:	d534      	bpl.n	402faa <setvbuf+0x9e>
  402f40:	4621      	mov	r1, r4
  402f42:	4628      	mov	r0, r5
  402f44:	f001 f908 	bl	404158 <_fflush_r>
  402f48:	6b21      	ldr	r1, [r4, #48]	; 0x30
  402f4a:	b141      	cbz	r1, 402f5e <setvbuf+0x52>
  402f4c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402f50:	4299      	cmp	r1, r3
  402f52:	d002      	beq.n	402f5a <setvbuf+0x4e>
  402f54:	4628      	mov	r0, r5
  402f56:	f001 fa7d 	bl	404454 <_free_r>
  402f5a:	2300      	movs	r3, #0
  402f5c:	6323      	str	r3, [r4, #48]	; 0x30
  402f5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402f62:	2200      	movs	r2, #0
  402f64:	61a2      	str	r2, [r4, #24]
  402f66:	6062      	str	r2, [r4, #4]
  402f68:	061a      	lsls	r2, r3, #24
  402f6a:	d43a      	bmi.n	402fe2 <setvbuf+0xd6>
  402f6c:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  402f70:	f023 0303 	bic.w	r3, r3, #3
  402f74:	f1b8 0f02 	cmp.w	r8, #2
  402f78:	81a3      	strh	r3, [r4, #12]
  402f7a:	d01d      	beq.n	402fb8 <setvbuf+0xac>
  402f7c:	ab01      	add	r3, sp, #4
  402f7e:	466a      	mov	r2, sp
  402f80:	4621      	mov	r1, r4
  402f82:	4628      	mov	r0, r5
  402f84:	f001 fd04 	bl	404990 <__swhatbuf_r>
  402f88:	89a3      	ldrh	r3, [r4, #12]
  402f8a:	4318      	orrs	r0, r3
  402f8c:	81a0      	strh	r0, [r4, #12]
  402f8e:	2e00      	cmp	r6, #0
  402f90:	d132      	bne.n	402ff8 <setvbuf+0xec>
  402f92:	9e00      	ldr	r6, [sp, #0]
  402f94:	4630      	mov	r0, r6
  402f96:	f001 fd73 	bl	404a80 <malloc>
  402f9a:	4607      	mov	r7, r0
  402f9c:	2800      	cmp	r0, #0
  402f9e:	d06b      	beq.n	403078 <setvbuf+0x16c>
  402fa0:	89a3      	ldrh	r3, [r4, #12]
  402fa2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402fa6:	81a3      	strh	r3, [r4, #12]
  402fa8:	e028      	b.n	402ffc <setvbuf+0xf0>
  402faa:	89a3      	ldrh	r3, [r4, #12]
  402fac:	0599      	lsls	r1, r3, #22
  402fae:	d4c7      	bmi.n	402f40 <setvbuf+0x34>
  402fb0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402fb2:	f001 fce9 	bl	404988 <__retarget_lock_acquire_recursive>
  402fb6:	e7c3      	b.n	402f40 <setvbuf+0x34>
  402fb8:	2500      	movs	r5, #0
  402fba:	6e61      	ldr	r1, [r4, #100]	; 0x64
  402fbc:	2600      	movs	r6, #0
  402fbe:	f104 0243 	add.w	r2, r4, #67	; 0x43
  402fc2:	f043 0302 	orr.w	r3, r3, #2
  402fc6:	2001      	movs	r0, #1
  402fc8:	60a6      	str	r6, [r4, #8]
  402fca:	07ce      	lsls	r6, r1, #31
  402fcc:	81a3      	strh	r3, [r4, #12]
  402fce:	6022      	str	r2, [r4, #0]
  402fd0:	6122      	str	r2, [r4, #16]
  402fd2:	6160      	str	r0, [r4, #20]
  402fd4:	d401      	bmi.n	402fda <setvbuf+0xce>
  402fd6:	0598      	lsls	r0, r3, #22
  402fd8:	d53e      	bpl.n	403058 <setvbuf+0x14c>
  402fda:	4628      	mov	r0, r5
  402fdc:	b003      	add	sp, #12
  402fde:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402fe2:	6921      	ldr	r1, [r4, #16]
  402fe4:	4628      	mov	r0, r5
  402fe6:	f001 fa35 	bl	404454 <_free_r>
  402fea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402fee:	e7bd      	b.n	402f6c <setvbuf+0x60>
  402ff0:	4628      	mov	r0, r5
  402ff2:	f001 f909 	bl	404208 <__sinit>
  402ff6:	e796      	b.n	402f26 <setvbuf+0x1a>
  402ff8:	2f00      	cmp	r7, #0
  402ffa:	d0cb      	beq.n	402f94 <setvbuf+0x88>
  402ffc:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402ffe:	2b00      	cmp	r3, #0
  403000:	d033      	beq.n	40306a <setvbuf+0x15e>
  403002:	9b00      	ldr	r3, [sp, #0]
  403004:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403008:	6027      	str	r7, [r4, #0]
  40300a:	429e      	cmp	r6, r3
  40300c:	bf1c      	itt	ne
  40300e:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  403012:	81a2      	strhne	r2, [r4, #12]
  403014:	f1b8 0f01 	cmp.w	r8, #1
  403018:	bf04      	itt	eq
  40301a:	f042 0201 	orreq.w	r2, r2, #1
  40301e:	81a2      	strheq	r2, [r4, #12]
  403020:	b292      	uxth	r2, r2
  403022:	f012 0308 	ands.w	r3, r2, #8
  403026:	6127      	str	r7, [r4, #16]
  403028:	6166      	str	r6, [r4, #20]
  40302a:	d00e      	beq.n	40304a <setvbuf+0x13e>
  40302c:	07d1      	lsls	r1, r2, #31
  40302e:	d51a      	bpl.n	403066 <setvbuf+0x15a>
  403030:	6e65      	ldr	r5, [r4, #100]	; 0x64
  403032:	4276      	negs	r6, r6
  403034:	2300      	movs	r3, #0
  403036:	f015 0501 	ands.w	r5, r5, #1
  40303a:	61a6      	str	r6, [r4, #24]
  40303c:	60a3      	str	r3, [r4, #8]
  40303e:	d009      	beq.n	403054 <setvbuf+0x148>
  403040:	2500      	movs	r5, #0
  403042:	4628      	mov	r0, r5
  403044:	b003      	add	sp, #12
  403046:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40304a:	60a3      	str	r3, [r4, #8]
  40304c:	6e65      	ldr	r5, [r4, #100]	; 0x64
  40304e:	f015 0501 	ands.w	r5, r5, #1
  403052:	d1f5      	bne.n	403040 <setvbuf+0x134>
  403054:	0593      	lsls	r3, r2, #22
  403056:	d4c0      	bmi.n	402fda <setvbuf+0xce>
  403058:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40305a:	f001 fc97 	bl	40498c <__retarget_lock_release_recursive>
  40305e:	4628      	mov	r0, r5
  403060:	b003      	add	sp, #12
  403062:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403066:	60a6      	str	r6, [r4, #8]
  403068:	e7f0      	b.n	40304c <setvbuf+0x140>
  40306a:	4628      	mov	r0, r5
  40306c:	f001 f8cc 	bl	404208 <__sinit>
  403070:	e7c7      	b.n	403002 <setvbuf+0xf6>
  403072:	f04f 35ff 	mov.w	r5, #4294967295
  403076:	e7b0      	b.n	402fda <setvbuf+0xce>
  403078:	f8dd 9000 	ldr.w	r9, [sp]
  40307c:	45b1      	cmp	r9, r6
  40307e:	d004      	beq.n	40308a <setvbuf+0x17e>
  403080:	4648      	mov	r0, r9
  403082:	f001 fcfd 	bl	404a80 <malloc>
  403086:	4607      	mov	r7, r0
  403088:	b920      	cbnz	r0, 403094 <setvbuf+0x188>
  40308a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40308e:	f04f 35ff 	mov.w	r5, #4294967295
  403092:	e792      	b.n	402fba <setvbuf+0xae>
  403094:	464e      	mov	r6, r9
  403096:	e783      	b.n	402fa0 <setvbuf+0x94>
  403098:	2040002c 	.word	0x2040002c
	...

004030c0 <strlen>:
  4030c0:	f890 f000 	pld	[r0]
  4030c4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  4030c8:	f020 0107 	bic.w	r1, r0, #7
  4030cc:	f06f 0c00 	mvn.w	ip, #0
  4030d0:	f010 0407 	ands.w	r4, r0, #7
  4030d4:	f891 f020 	pld	[r1, #32]
  4030d8:	f040 8049 	bne.w	40316e <strlen+0xae>
  4030dc:	f04f 0400 	mov.w	r4, #0
  4030e0:	f06f 0007 	mvn.w	r0, #7
  4030e4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4030e8:	f891 f040 	pld	[r1, #64]	; 0x40
  4030ec:	f100 0008 	add.w	r0, r0, #8
  4030f0:	fa82 f24c 	uadd8	r2, r2, ip
  4030f4:	faa4 f28c 	sel	r2, r4, ip
  4030f8:	fa83 f34c 	uadd8	r3, r3, ip
  4030fc:	faa2 f38c 	sel	r3, r2, ip
  403100:	bb4b      	cbnz	r3, 403156 <strlen+0x96>
  403102:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  403106:	fa82 f24c 	uadd8	r2, r2, ip
  40310a:	f100 0008 	add.w	r0, r0, #8
  40310e:	faa4 f28c 	sel	r2, r4, ip
  403112:	fa83 f34c 	uadd8	r3, r3, ip
  403116:	faa2 f38c 	sel	r3, r2, ip
  40311a:	b9e3      	cbnz	r3, 403156 <strlen+0x96>
  40311c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  403120:	fa82 f24c 	uadd8	r2, r2, ip
  403124:	f100 0008 	add.w	r0, r0, #8
  403128:	faa4 f28c 	sel	r2, r4, ip
  40312c:	fa83 f34c 	uadd8	r3, r3, ip
  403130:	faa2 f38c 	sel	r3, r2, ip
  403134:	b97b      	cbnz	r3, 403156 <strlen+0x96>
  403136:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40313a:	f101 0120 	add.w	r1, r1, #32
  40313e:	fa82 f24c 	uadd8	r2, r2, ip
  403142:	f100 0008 	add.w	r0, r0, #8
  403146:	faa4 f28c 	sel	r2, r4, ip
  40314a:	fa83 f34c 	uadd8	r3, r3, ip
  40314e:	faa2 f38c 	sel	r3, r2, ip
  403152:	2b00      	cmp	r3, #0
  403154:	d0c6      	beq.n	4030e4 <strlen+0x24>
  403156:	2a00      	cmp	r2, #0
  403158:	bf04      	itt	eq
  40315a:	3004      	addeq	r0, #4
  40315c:	461a      	moveq	r2, r3
  40315e:	ba12      	rev	r2, r2
  403160:	fab2 f282 	clz	r2, r2
  403164:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  403168:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40316c:	4770      	bx	lr
  40316e:	e9d1 2300 	ldrd	r2, r3, [r1]
  403172:	f004 0503 	and.w	r5, r4, #3
  403176:	f1c4 0000 	rsb	r0, r4, #0
  40317a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40317e:	f014 0f04 	tst.w	r4, #4
  403182:	f891 f040 	pld	[r1, #64]	; 0x40
  403186:	fa0c f505 	lsl.w	r5, ip, r5
  40318a:	ea62 0205 	orn	r2, r2, r5
  40318e:	bf1c      	itt	ne
  403190:	ea63 0305 	ornne	r3, r3, r5
  403194:	4662      	movne	r2, ip
  403196:	f04f 0400 	mov.w	r4, #0
  40319a:	e7a9      	b.n	4030f0 <strlen+0x30>

0040319c <__sprint_r.part.0>:
  40319c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4031a0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4031a2:	049c      	lsls	r4, r3, #18
  4031a4:	4693      	mov	fp, r2
  4031a6:	d52f      	bpl.n	403208 <__sprint_r.part.0+0x6c>
  4031a8:	6893      	ldr	r3, [r2, #8]
  4031aa:	6812      	ldr	r2, [r2, #0]
  4031ac:	b353      	cbz	r3, 403204 <__sprint_r.part.0+0x68>
  4031ae:	460e      	mov	r6, r1
  4031b0:	4607      	mov	r7, r0
  4031b2:	f102 0908 	add.w	r9, r2, #8
  4031b6:	e919 0420 	ldmdb	r9, {r5, sl}
  4031ba:	ea5f 089a 	movs.w	r8, sl, lsr #2
  4031be:	d017      	beq.n	4031f0 <__sprint_r.part.0+0x54>
  4031c0:	3d04      	subs	r5, #4
  4031c2:	2400      	movs	r4, #0
  4031c4:	e001      	b.n	4031ca <__sprint_r.part.0+0x2e>
  4031c6:	45a0      	cmp	r8, r4
  4031c8:	d010      	beq.n	4031ec <__sprint_r.part.0+0x50>
  4031ca:	4632      	mov	r2, r6
  4031cc:	f855 1f04 	ldr.w	r1, [r5, #4]!
  4031d0:	4638      	mov	r0, r7
  4031d2:	f001 f8bb 	bl	40434c <_fputwc_r>
  4031d6:	1c43      	adds	r3, r0, #1
  4031d8:	f104 0401 	add.w	r4, r4, #1
  4031dc:	d1f3      	bne.n	4031c6 <__sprint_r.part.0+0x2a>
  4031de:	2300      	movs	r3, #0
  4031e0:	f8cb 3008 	str.w	r3, [fp, #8]
  4031e4:	f8cb 3004 	str.w	r3, [fp, #4]
  4031e8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4031ec:	f8db 3008 	ldr.w	r3, [fp, #8]
  4031f0:	f02a 0a03 	bic.w	sl, sl, #3
  4031f4:	eba3 030a 	sub.w	r3, r3, sl
  4031f8:	f8cb 3008 	str.w	r3, [fp, #8]
  4031fc:	f109 0908 	add.w	r9, r9, #8
  403200:	2b00      	cmp	r3, #0
  403202:	d1d8      	bne.n	4031b6 <__sprint_r.part.0+0x1a>
  403204:	2000      	movs	r0, #0
  403206:	e7ea      	b.n	4031de <__sprint_r.part.0+0x42>
  403208:	f001 fa0a 	bl	404620 <__sfvwrite_r>
  40320c:	2300      	movs	r3, #0
  40320e:	f8cb 3008 	str.w	r3, [fp, #8]
  403212:	f8cb 3004 	str.w	r3, [fp, #4]
  403216:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40321a:	bf00      	nop

0040321c <_vfiprintf_r>:
  40321c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403220:	b0ad      	sub	sp, #180	; 0xb4
  403222:	461d      	mov	r5, r3
  403224:	468b      	mov	fp, r1
  403226:	4690      	mov	r8, r2
  403228:	9307      	str	r3, [sp, #28]
  40322a:	9006      	str	r0, [sp, #24]
  40322c:	b118      	cbz	r0, 403236 <_vfiprintf_r+0x1a>
  40322e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403230:	2b00      	cmp	r3, #0
  403232:	f000 80f3 	beq.w	40341c <_vfiprintf_r+0x200>
  403236:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40323a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40323e:	07df      	lsls	r7, r3, #31
  403240:	b281      	uxth	r1, r0
  403242:	d402      	bmi.n	40324a <_vfiprintf_r+0x2e>
  403244:	058e      	lsls	r6, r1, #22
  403246:	f140 80fc 	bpl.w	403442 <_vfiprintf_r+0x226>
  40324a:	048c      	lsls	r4, r1, #18
  40324c:	d40a      	bmi.n	403264 <_vfiprintf_r+0x48>
  40324e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403252:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  403256:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40325a:	f8ab 100c 	strh.w	r1, [fp, #12]
  40325e:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  403262:	b289      	uxth	r1, r1
  403264:	0708      	lsls	r0, r1, #28
  403266:	f140 80b3 	bpl.w	4033d0 <_vfiprintf_r+0x1b4>
  40326a:	f8db 3010 	ldr.w	r3, [fp, #16]
  40326e:	2b00      	cmp	r3, #0
  403270:	f000 80ae 	beq.w	4033d0 <_vfiprintf_r+0x1b4>
  403274:	f001 031a 	and.w	r3, r1, #26
  403278:	2b0a      	cmp	r3, #10
  40327a:	f000 80b5 	beq.w	4033e8 <_vfiprintf_r+0x1cc>
  40327e:	2300      	movs	r3, #0
  403280:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  403284:	930b      	str	r3, [sp, #44]	; 0x2c
  403286:	9311      	str	r3, [sp, #68]	; 0x44
  403288:	9310      	str	r3, [sp, #64]	; 0x40
  40328a:	9303      	str	r3, [sp, #12]
  40328c:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  403290:	46ca      	mov	sl, r9
  403292:	f8cd b010 	str.w	fp, [sp, #16]
  403296:	f898 3000 	ldrb.w	r3, [r8]
  40329a:	4644      	mov	r4, r8
  40329c:	b1fb      	cbz	r3, 4032de <_vfiprintf_r+0xc2>
  40329e:	2b25      	cmp	r3, #37	; 0x25
  4032a0:	d102      	bne.n	4032a8 <_vfiprintf_r+0x8c>
  4032a2:	e01c      	b.n	4032de <_vfiprintf_r+0xc2>
  4032a4:	2b25      	cmp	r3, #37	; 0x25
  4032a6:	d003      	beq.n	4032b0 <_vfiprintf_r+0x94>
  4032a8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4032ac:	2b00      	cmp	r3, #0
  4032ae:	d1f9      	bne.n	4032a4 <_vfiprintf_r+0x88>
  4032b0:	eba4 0508 	sub.w	r5, r4, r8
  4032b4:	b19d      	cbz	r5, 4032de <_vfiprintf_r+0xc2>
  4032b6:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4032b8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4032ba:	f8ca 8000 	str.w	r8, [sl]
  4032be:	3301      	adds	r3, #1
  4032c0:	442a      	add	r2, r5
  4032c2:	2b07      	cmp	r3, #7
  4032c4:	f8ca 5004 	str.w	r5, [sl, #4]
  4032c8:	9211      	str	r2, [sp, #68]	; 0x44
  4032ca:	9310      	str	r3, [sp, #64]	; 0x40
  4032cc:	dd7a      	ble.n	4033c4 <_vfiprintf_r+0x1a8>
  4032ce:	2a00      	cmp	r2, #0
  4032d0:	f040 84b0 	bne.w	403c34 <_vfiprintf_r+0xa18>
  4032d4:	9b03      	ldr	r3, [sp, #12]
  4032d6:	9210      	str	r2, [sp, #64]	; 0x40
  4032d8:	442b      	add	r3, r5
  4032da:	46ca      	mov	sl, r9
  4032dc:	9303      	str	r3, [sp, #12]
  4032de:	7823      	ldrb	r3, [r4, #0]
  4032e0:	2b00      	cmp	r3, #0
  4032e2:	f000 83e0 	beq.w	403aa6 <_vfiprintf_r+0x88a>
  4032e6:	2000      	movs	r0, #0
  4032e8:	f04f 0300 	mov.w	r3, #0
  4032ec:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  4032f0:	f104 0801 	add.w	r8, r4, #1
  4032f4:	7862      	ldrb	r2, [r4, #1]
  4032f6:	4605      	mov	r5, r0
  4032f8:	4606      	mov	r6, r0
  4032fa:	4603      	mov	r3, r0
  4032fc:	f04f 34ff 	mov.w	r4, #4294967295
  403300:	f108 0801 	add.w	r8, r8, #1
  403304:	f1a2 0120 	sub.w	r1, r2, #32
  403308:	2958      	cmp	r1, #88	; 0x58
  40330a:	f200 82de 	bhi.w	4038ca <_vfiprintf_r+0x6ae>
  40330e:	e8df f011 	tbh	[pc, r1, lsl #1]
  403312:	0221      	.short	0x0221
  403314:	02dc02dc 	.word	0x02dc02dc
  403318:	02dc0229 	.word	0x02dc0229
  40331c:	02dc02dc 	.word	0x02dc02dc
  403320:	02dc02dc 	.word	0x02dc02dc
  403324:	028902dc 	.word	0x028902dc
  403328:	02dc0295 	.word	0x02dc0295
  40332c:	02bd00a2 	.word	0x02bd00a2
  403330:	019f02dc 	.word	0x019f02dc
  403334:	01a401a4 	.word	0x01a401a4
  403338:	01a401a4 	.word	0x01a401a4
  40333c:	01a401a4 	.word	0x01a401a4
  403340:	01a401a4 	.word	0x01a401a4
  403344:	02dc01a4 	.word	0x02dc01a4
  403348:	02dc02dc 	.word	0x02dc02dc
  40334c:	02dc02dc 	.word	0x02dc02dc
  403350:	02dc02dc 	.word	0x02dc02dc
  403354:	02dc02dc 	.word	0x02dc02dc
  403358:	01b202dc 	.word	0x01b202dc
  40335c:	02dc02dc 	.word	0x02dc02dc
  403360:	02dc02dc 	.word	0x02dc02dc
  403364:	02dc02dc 	.word	0x02dc02dc
  403368:	02dc02dc 	.word	0x02dc02dc
  40336c:	02dc02dc 	.word	0x02dc02dc
  403370:	02dc0197 	.word	0x02dc0197
  403374:	02dc02dc 	.word	0x02dc02dc
  403378:	02dc02dc 	.word	0x02dc02dc
  40337c:	02dc019b 	.word	0x02dc019b
  403380:	025302dc 	.word	0x025302dc
  403384:	02dc02dc 	.word	0x02dc02dc
  403388:	02dc02dc 	.word	0x02dc02dc
  40338c:	02dc02dc 	.word	0x02dc02dc
  403390:	02dc02dc 	.word	0x02dc02dc
  403394:	02dc02dc 	.word	0x02dc02dc
  403398:	021b025a 	.word	0x021b025a
  40339c:	02dc02dc 	.word	0x02dc02dc
  4033a0:	026e02dc 	.word	0x026e02dc
  4033a4:	02dc021b 	.word	0x02dc021b
  4033a8:	027302dc 	.word	0x027302dc
  4033ac:	01f502dc 	.word	0x01f502dc
  4033b0:	02090182 	.word	0x02090182
  4033b4:	02dc02d7 	.word	0x02dc02d7
  4033b8:	02dc029a 	.word	0x02dc029a
  4033bc:	02dc00a7 	.word	0x02dc00a7
  4033c0:	022e02dc 	.word	0x022e02dc
  4033c4:	f10a 0a08 	add.w	sl, sl, #8
  4033c8:	9b03      	ldr	r3, [sp, #12]
  4033ca:	442b      	add	r3, r5
  4033cc:	9303      	str	r3, [sp, #12]
  4033ce:	e786      	b.n	4032de <_vfiprintf_r+0xc2>
  4033d0:	4659      	mov	r1, fp
  4033d2:	9806      	ldr	r0, [sp, #24]
  4033d4:	f000 fdac 	bl	403f30 <__swsetup_r>
  4033d8:	bb18      	cbnz	r0, 403422 <_vfiprintf_r+0x206>
  4033da:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  4033de:	f001 031a 	and.w	r3, r1, #26
  4033e2:	2b0a      	cmp	r3, #10
  4033e4:	f47f af4b 	bne.w	40327e <_vfiprintf_r+0x62>
  4033e8:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  4033ec:	2b00      	cmp	r3, #0
  4033ee:	f6ff af46 	blt.w	40327e <_vfiprintf_r+0x62>
  4033f2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4033f6:	07db      	lsls	r3, r3, #31
  4033f8:	d405      	bmi.n	403406 <_vfiprintf_r+0x1ea>
  4033fa:	058f      	lsls	r7, r1, #22
  4033fc:	d403      	bmi.n	403406 <_vfiprintf_r+0x1ea>
  4033fe:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  403402:	f001 fac3 	bl	40498c <__retarget_lock_release_recursive>
  403406:	462b      	mov	r3, r5
  403408:	4642      	mov	r2, r8
  40340a:	4659      	mov	r1, fp
  40340c:	9806      	ldr	r0, [sp, #24]
  40340e:	f000 fd4d 	bl	403eac <__sbprintf>
  403412:	9003      	str	r0, [sp, #12]
  403414:	9803      	ldr	r0, [sp, #12]
  403416:	b02d      	add	sp, #180	; 0xb4
  403418:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40341c:	f000 fef4 	bl	404208 <__sinit>
  403420:	e709      	b.n	403236 <_vfiprintf_r+0x1a>
  403422:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403426:	07d9      	lsls	r1, r3, #31
  403428:	d404      	bmi.n	403434 <_vfiprintf_r+0x218>
  40342a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40342e:	059a      	lsls	r2, r3, #22
  403430:	f140 84aa 	bpl.w	403d88 <_vfiprintf_r+0xb6c>
  403434:	f04f 33ff 	mov.w	r3, #4294967295
  403438:	9303      	str	r3, [sp, #12]
  40343a:	9803      	ldr	r0, [sp, #12]
  40343c:	b02d      	add	sp, #180	; 0xb4
  40343e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403442:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  403446:	f001 fa9f 	bl	404988 <__retarget_lock_acquire_recursive>
  40344a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40344e:	b281      	uxth	r1, r0
  403450:	e6fb      	b.n	40324a <_vfiprintf_r+0x2e>
  403452:	4276      	negs	r6, r6
  403454:	9207      	str	r2, [sp, #28]
  403456:	f043 0304 	orr.w	r3, r3, #4
  40345a:	f898 2000 	ldrb.w	r2, [r8]
  40345e:	e74f      	b.n	403300 <_vfiprintf_r+0xe4>
  403460:	9608      	str	r6, [sp, #32]
  403462:	069e      	lsls	r6, r3, #26
  403464:	f100 8450 	bmi.w	403d08 <_vfiprintf_r+0xaec>
  403468:	9907      	ldr	r1, [sp, #28]
  40346a:	06dd      	lsls	r5, r3, #27
  40346c:	460a      	mov	r2, r1
  40346e:	f100 83ef 	bmi.w	403c50 <_vfiprintf_r+0xa34>
  403472:	0658      	lsls	r0, r3, #25
  403474:	f140 83ec 	bpl.w	403c50 <_vfiprintf_r+0xa34>
  403478:	880e      	ldrh	r6, [r1, #0]
  40347a:	3104      	adds	r1, #4
  40347c:	2700      	movs	r7, #0
  40347e:	2201      	movs	r2, #1
  403480:	9107      	str	r1, [sp, #28]
  403482:	f04f 0100 	mov.w	r1, #0
  403486:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  40348a:	2500      	movs	r5, #0
  40348c:	1c61      	adds	r1, r4, #1
  40348e:	f000 8116 	beq.w	4036be <_vfiprintf_r+0x4a2>
  403492:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  403496:	9102      	str	r1, [sp, #8]
  403498:	ea56 0107 	orrs.w	r1, r6, r7
  40349c:	f040 8114 	bne.w	4036c8 <_vfiprintf_r+0x4ac>
  4034a0:	2c00      	cmp	r4, #0
  4034a2:	f040 835c 	bne.w	403b5e <_vfiprintf_r+0x942>
  4034a6:	2a00      	cmp	r2, #0
  4034a8:	f040 83b7 	bne.w	403c1a <_vfiprintf_r+0x9fe>
  4034ac:	f013 0301 	ands.w	r3, r3, #1
  4034b0:	9305      	str	r3, [sp, #20]
  4034b2:	f000 8457 	beq.w	403d64 <_vfiprintf_r+0xb48>
  4034b6:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  4034ba:	2330      	movs	r3, #48	; 0x30
  4034bc:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  4034c0:	9b05      	ldr	r3, [sp, #20]
  4034c2:	42a3      	cmp	r3, r4
  4034c4:	bfb8      	it	lt
  4034c6:	4623      	movlt	r3, r4
  4034c8:	9301      	str	r3, [sp, #4]
  4034ca:	b10d      	cbz	r5, 4034d0 <_vfiprintf_r+0x2b4>
  4034cc:	3301      	adds	r3, #1
  4034ce:	9301      	str	r3, [sp, #4]
  4034d0:	9b02      	ldr	r3, [sp, #8]
  4034d2:	f013 0302 	ands.w	r3, r3, #2
  4034d6:	9309      	str	r3, [sp, #36]	; 0x24
  4034d8:	d002      	beq.n	4034e0 <_vfiprintf_r+0x2c4>
  4034da:	9b01      	ldr	r3, [sp, #4]
  4034dc:	3302      	adds	r3, #2
  4034de:	9301      	str	r3, [sp, #4]
  4034e0:	9b02      	ldr	r3, [sp, #8]
  4034e2:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  4034e6:	930a      	str	r3, [sp, #40]	; 0x28
  4034e8:	f040 8217 	bne.w	40391a <_vfiprintf_r+0x6fe>
  4034ec:	9b08      	ldr	r3, [sp, #32]
  4034ee:	9a01      	ldr	r2, [sp, #4]
  4034f0:	1a9d      	subs	r5, r3, r2
  4034f2:	2d00      	cmp	r5, #0
  4034f4:	f340 8211 	ble.w	40391a <_vfiprintf_r+0x6fe>
  4034f8:	2d10      	cmp	r5, #16
  4034fa:	f340 8490 	ble.w	403e1e <_vfiprintf_r+0xc02>
  4034fe:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403500:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403502:	4ec4      	ldr	r6, [pc, #784]	; (403814 <_vfiprintf_r+0x5f8>)
  403504:	46d6      	mov	lr, sl
  403506:	2710      	movs	r7, #16
  403508:	46a2      	mov	sl, r4
  40350a:	4619      	mov	r1, r3
  40350c:	9c06      	ldr	r4, [sp, #24]
  40350e:	e007      	b.n	403520 <_vfiprintf_r+0x304>
  403510:	f101 0c02 	add.w	ip, r1, #2
  403514:	f10e 0e08 	add.w	lr, lr, #8
  403518:	4601      	mov	r1, r0
  40351a:	3d10      	subs	r5, #16
  40351c:	2d10      	cmp	r5, #16
  40351e:	dd11      	ble.n	403544 <_vfiprintf_r+0x328>
  403520:	1c48      	adds	r0, r1, #1
  403522:	3210      	adds	r2, #16
  403524:	2807      	cmp	r0, #7
  403526:	9211      	str	r2, [sp, #68]	; 0x44
  403528:	e88e 00c0 	stmia.w	lr, {r6, r7}
  40352c:	9010      	str	r0, [sp, #64]	; 0x40
  40352e:	ddef      	ble.n	403510 <_vfiprintf_r+0x2f4>
  403530:	2a00      	cmp	r2, #0
  403532:	f040 81e4 	bne.w	4038fe <_vfiprintf_r+0x6e2>
  403536:	3d10      	subs	r5, #16
  403538:	2d10      	cmp	r5, #16
  40353a:	4611      	mov	r1, r2
  40353c:	f04f 0c01 	mov.w	ip, #1
  403540:	46ce      	mov	lr, r9
  403542:	dced      	bgt.n	403520 <_vfiprintf_r+0x304>
  403544:	4654      	mov	r4, sl
  403546:	4661      	mov	r1, ip
  403548:	46f2      	mov	sl, lr
  40354a:	442a      	add	r2, r5
  40354c:	2907      	cmp	r1, #7
  40354e:	9211      	str	r2, [sp, #68]	; 0x44
  403550:	f8ca 6000 	str.w	r6, [sl]
  403554:	f8ca 5004 	str.w	r5, [sl, #4]
  403558:	9110      	str	r1, [sp, #64]	; 0x40
  40355a:	f300 82ec 	bgt.w	403b36 <_vfiprintf_r+0x91a>
  40355e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403562:	f10a 0a08 	add.w	sl, sl, #8
  403566:	1c48      	adds	r0, r1, #1
  403568:	2d00      	cmp	r5, #0
  40356a:	f040 81de 	bne.w	40392a <_vfiprintf_r+0x70e>
  40356e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403570:	2b00      	cmp	r3, #0
  403572:	f000 81f8 	beq.w	403966 <_vfiprintf_r+0x74a>
  403576:	3202      	adds	r2, #2
  403578:	a90e      	add	r1, sp, #56	; 0x38
  40357a:	2302      	movs	r3, #2
  40357c:	2807      	cmp	r0, #7
  40357e:	9211      	str	r2, [sp, #68]	; 0x44
  403580:	9010      	str	r0, [sp, #64]	; 0x40
  403582:	e88a 000a 	stmia.w	sl, {r1, r3}
  403586:	f340 81ea 	ble.w	40395e <_vfiprintf_r+0x742>
  40358a:	2a00      	cmp	r2, #0
  40358c:	f040 838c 	bne.w	403ca8 <_vfiprintf_r+0xa8c>
  403590:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403592:	2b80      	cmp	r3, #128	; 0x80
  403594:	f04f 0001 	mov.w	r0, #1
  403598:	4611      	mov	r1, r2
  40359a:	46ca      	mov	sl, r9
  40359c:	f040 81e7 	bne.w	40396e <_vfiprintf_r+0x752>
  4035a0:	9b08      	ldr	r3, [sp, #32]
  4035a2:	9d01      	ldr	r5, [sp, #4]
  4035a4:	1b5e      	subs	r6, r3, r5
  4035a6:	2e00      	cmp	r6, #0
  4035a8:	f340 81e1 	ble.w	40396e <_vfiprintf_r+0x752>
  4035ac:	2e10      	cmp	r6, #16
  4035ae:	4d9a      	ldr	r5, [pc, #616]	; (403818 <_vfiprintf_r+0x5fc>)
  4035b0:	f340 8450 	ble.w	403e54 <_vfiprintf_r+0xc38>
  4035b4:	46d4      	mov	ip, sl
  4035b6:	2710      	movs	r7, #16
  4035b8:	46a2      	mov	sl, r4
  4035ba:	9c06      	ldr	r4, [sp, #24]
  4035bc:	e007      	b.n	4035ce <_vfiprintf_r+0x3b2>
  4035be:	f101 0e02 	add.w	lr, r1, #2
  4035c2:	f10c 0c08 	add.w	ip, ip, #8
  4035c6:	4601      	mov	r1, r0
  4035c8:	3e10      	subs	r6, #16
  4035ca:	2e10      	cmp	r6, #16
  4035cc:	dd11      	ble.n	4035f2 <_vfiprintf_r+0x3d6>
  4035ce:	1c48      	adds	r0, r1, #1
  4035d0:	3210      	adds	r2, #16
  4035d2:	2807      	cmp	r0, #7
  4035d4:	9211      	str	r2, [sp, #68]	; 0x44
  4035d6:	e88c 00a0 	stmia.w	ip, {r5, r7}
  4035da:	9010      	str	r0, [sp, #64]	; 0x40
  4035dc:	ddef      	ble.n	4035be <_vfiprintf_r+0x3a2>
  4035de:	2a00      	cmp	r2, #0
  4035e0:	f040 829d 	bne.w	403b1e <_vfiprintf_r+0x902>
  4035e4:	3e10      	subs	r6, #16
  4035e6:	2e10      	cmp	r6, #16
  4035e8:	f04f 0e01 	mov.w	lr, #1
  4035ec:	4611      	mov	r1, r2
  4035ee:	46cc      	mov	ip, r9
  4035f0:	dced      	bgt.n	4035ce <_vfiprintf_r+0x3b2>
  4035f2:	4654      	mov	r4, sl
  4035f4:	46e2      	mov	sl, ip
  4035f6:	4432      	add	r2, r6
  4035f8:	f1be 0f07 	cmp.w	lr, #7
  4035fc:	9211      	str	r2, [sp, #68]	; 0x44
  4035fe:	e88a 0060 	stmia.w	sl, {r5, r6}
  403602:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  403606:	f300 8369 	bgt.w	403cdc <_vfiprintf_r+0xac0>
  40360a:	f10a 0a08 	add.w	sl, sl, #8
  40360e:	f10e 0001 	add.w	r0, lr, #1
  403612:	4671      	mov	r1, lr
  403614:	e1ab      	b.n	40396e <_vfiprintf_r+0x752>
  403616:	9608      	str	r6, [sp, #32]
  403618:	f013 0220 	ands.w	r2, r3, #32
  40361c:	f040 838c 	bne.w	403d38 <_vfiprintf_r+0xb1c>
  403620:	f013 0110 	ands.w	r1, r3, #16
  403624:	f040 831a 	bne.w	403c5c <_vfiprintf_r+0xa40>
  403628:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  40362c:	f000 8316 	beq.w	403c5c <_vfiprintf_r+0xa40>
  403630:	9807      	ldr	r0, [sp, #28]
  403632:	460a      	mov	r2, r1
  403634:	4601      	mov	r1, r0
  403636:	3104      	adds	r1, #4
  403638:	8806      	ldrh	r6, [r0, #0]
  40363a:	9107      	str	r1, [sp, #28]
  40363c:	2700      	movs	r7, #0
  40363e:	e720      	b.n	403482 <_vfiprintf_r+0x266>
  403640:	9608      	str	r6, [sp, #32]
  403642:	f043 0310 	orr.w	r3, r3, #16
  403646:	e7e7      	b.n	403618 <_vfiprintf_r+0x3fc>
  403648:	9608      	str	r6, [sp, #32]
  40364a:	f043 0310 	orr.w	r3, r3, #16
  40364e:	e708      	b.n	403462 <_vfiprintf_r+0x246>
  403650:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403654:	f898 2000 	ldrb.w	r2, [r8]
  403658:	e652      	b.n	403300 <_vfiprintf_r+0xe4>
  40365a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40365e:	2600      	movs	r6, #0
  403660:	f818 2b01 	ldrb.w	r2, [r8], #1
  403664:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  403668:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  40366c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  403670:	2909      	cmp	r1, #9
  403672:	d9f5      	bls.n	403660 <_vfiprintf_r+0x444>
  403674:	e646      	b.n	403304 <_vfiprintf_r+0xe8>
  403676:	9608      	str	r6, [sp, #32]
  403678:	2800      	cmp	r0, #0
  40367a:	f040 8408 	bne.w	403e8e <_vfiprintf_r+0xc72>
  40367e:	f043 0310 	orr.w	r3, r3, #16
  403682:	069e      	lsls	r6, r3, #26
  403684:	f100 834c 	bmi.w	403d20 <_vfiprintf_r+0xb04>
  403688:	06dd      	lsls	r5, r3, #27
  40368a:	f100 82f3 	bmi.w	403c74 <_vfiprintf_r+0xa58>
  40368e:	0658      	lsls	r0, r3, #25
  403690:	f140 82f0 	bpl.w	403c74 <_vfiprintf_r+0xa58>
  403694:	9d07      	ldr	r5, [sp, #28]
  403696:	f9b5 6000 	ldrsh.w	r6, [r5]
  40369a:	462a      	mov	r2, r5
  40369c:	17f7      	asrs	r7, r6, #31
  40369e:	3204      	adds	r2, #4
  4036a0:	4630      	mov	r0, r6
  4036a2:	4639      	mov	r1, r7
  4036a4:	9207      	str	r2, [sp, #28]
  4036a6:	2800      	cmp	r0, #0
  4036a8:	f171 0200 	sbcs.w	r2, r1, #0
  4036ac:	f2c0 835d 	blt.w	403d6a <_vfiprintf_r+0xb4e>
  4036b0:	1c61      	adds	r1, r4, #1
  4036b2:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4036b6:	f04f 0201 	mov.w	r2, #1
  4036ba:	f47f aeea 	bne.w	403492 <_vfiprintf_r+0x276>
  4036be:	ea56 0107 	orrs.w	r1, r6, r7
  4036c2:	f000 824d 	beq.w	403b60 <_vfiprintf_r+0x944>
  4036c6:	9302      	str	r3, [sp, #8]
  4036c8:	2a01      	cmp	r2, #1
  4036ca:	f000 828c 	beq.w	403be6 <_vfiprintf_r+0x9ca>
  4036ce:	2a02      	cmp	r2, #2
  4036d0:	f040 825c 	bne.w	403b8c <_vfiprintf_r+0x970>
  4036d4:	980b      	ldr	r0, [sp, #44]	; 0x2c
  4036d6:	46cb      	mov	fp, r9
  4036d8:	0933      	lsrs	r3, r6, #4
  4036da:	f006 010f 	and.w	r1, r6, #15
  4036de:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  4036e2:	093a      	lsrs	r2, r7, #4
  4036e4:	461e      	mov	r6, r3
  4036e6:	4617      	mov	r7, r2
  4036e8:	5c43      	ldrb	r3, [r0, r1]
  4036ea:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  4036ee:	ea56 0307 	orrs.w	r3, r6, r7
  4036f2:	d1f1      	bne.n	4036d8 <_vfiprintf_r+0x4bc>
  4036f4:	eba9 030b 	sub.w	r3, r9, fp
  4036f8:	9305      	str	r3, [sp, #20]
  4036fa:	e6e1      	b.n	4034c0 <_vfiprintf_r+0x2a4>
  4036fc:	2800      	cmp	r0, #0
  4036fe:	f040 83c0 	bne.w	403e82 <_vfiprintf_r+0xc66>
  403702:	0699      	lsls	r1, r3, #26
  403704:	f100 8367 	bmi.w	403dd6 <_vfiprintf_r+0xbba>
  403708:	06da      	lsls	r2, r3, #27
  40370a:	f100 80f1 	bmi.w	4038f0 <_vfiprintf_r+0x6d4>
  40370e:	065b      	lsls	r3, r3, #25
  403710:	f140 80ee 	bpl.w	4038f0 <_vfiprintf_r+0x6d4>
  403714:	9a07      	ldr	r2, [sp, #28]
  403716:	6813      	ldr	r3, [r2, #0]
  403718:	3204      	adds	r2, #4
  40371a:	9207      	str	r2, [sp, #28]
  40371c:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  403720:	801a      	strh	r2, [r3, #0]
  403722:	e5b8      	b.n	403296 <_vfiprintf_r+0x7a>
  403724:	9807      	ldr	r0, [sp, #28]
  403726:	4a3d      	ldr	r2, [pc, #244]	; (40381c <_vfiprintf_r+0x600>)
  403728:	9608      	str	r6, [sp, #32]
  40372a:	920b      	str	r2, [sp, #44]	; 0x2c
  40372c:	6806      	ldr	r6, [r0, #0]
  40372e:	2278      	movs	r2, #120	; 0x78
  403730:	2130      	movs	r1, #48	; 0x30
  403732:	3004      	adds	r0, #4
  403734:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  403738:	f043 0302 	orr.w	r3, r3, #2
  40373c:	9007      	str	r0, [sp, #28]
  40373e:	2700      	movs	r7, #0
  403740:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  403744:	2202      	movs	r2, #2
  403746:	e69c      	b.n	403482 <_vfiprintf_r+0x266>
  403748:	9608      	str	r6, [sp, #32]
  40374a:	2800      	cmp	r0, #0
  40374c:	d099      	beq.n	403682 <_vfiprintf_r+0x466>
  40374e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403752:	e796      	b.n	403682 <_vfiprintf_r+0x466>
  403754:	f898 2000 	ldrb.w	r2, [r8]
  403758:	2d00      	cmp	r5, #0
  40375a:	f47f add1 	bne.w	403300 <_vfiprintf_r+0xe4>
  40375e:	2001      	movs	r0, #1
  403760:	2520      	movs	r5, #32
  403762:	e5cd      	b.n	403300 <_vfiprintf_r+0xe4>
  403764:	f043 0301 	orr.w	r3, r3, #1
  403768:	f898 2000 	ldrb.w	r2, [r8]
  40376c:	e5c8      	b.n	403300 <_vfiprintf_r+0xe4>
  40376e:	9608      	str	r6, [sp, #32]
  403770:	2800      	cmp	r0, #0
  403772:	f040 8393 	bne.w	403e9c <_vfiprintf_r+0xc80>
  403776:	4929      	ldr	r1, [pc, #164]	; (40381c <_vfiprintf_r+0x600>)
  403778:	910b      	str	r1, [sp, #44]	; 0x2c
  40377a:	069f      	lsls	r7, r3, #26
  40377c:	f100 82e8 	bmi.w	403d50 <_vfiprintf_r+0xb34>
  403780:	9807      	ldr	r0, [sp, #28]
  403782:	06de      	lsls	r6, r3, #27
  403784:	4601      	mov	r1, r0
  403786:	f100 8270 	bmi.w	403c6a <_vfiprintf_r+0xa4e>
  40378a:	065d      	lsls	r5, r3, #25
  40378c:	f140 826d 	bpl.w	403c6a <_vfiprintf_r+0xa4e>
  403790:	3104      	adds	r1, #4
  403792:	8806      	ldrh	r6, [r0, #0]
  403794:	9107      	str	r1, [sp, #28]
  403796:	2700      	movs	r7, #0
  403798:	07d8      	lsls	r0, r3, #31
  40379a:	f140 8222 	bpl.w	403be2 <_vfiprintf_r+0x9c6>
  40379e:	ea56 0107 	orrs.w	r1, r6, r7
  4037a2:	f000 821e 	beq.w	403be2 <_vfiprintf_r+0x9c6>
  4037a6:	2130      	movs	r1, #48	; 0x30
  4037a8:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  4037ac:	f043 0302 	orr.w	r3, r3, #2
  4037b0:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  4037b4:	2202      	movs	r2, #2
  4037b6:	e664      	b.n	403482 <_vfiprintf_r+0x266>
  4037b8:	9608      	str	r6, [sp, #32]
  4037ba:	2800      	cmp	r0, #0
  4037bc:	f040 836b 	bne.w	403e96 <_vfiprintf_r+0xc7a>
  4037c0:	4917      	ldr	r1, [pc, #92]	; (403820 <_vfiprintf_r+0x604>)
  4037c2:	910b      	str	r1, [sp, #44]	; 0x2c
  4037c4:	e7d9      	b.n	40377a <_vfiprintf_r+0x55e>
  4037c6:	9907      	ldr	r1, [sp, #28]
  4037c8:	9608      	str	r6, [sp, #32]
  4037ca:	680a      	ldr	r2, [r1, #0]
  4037cc:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  4037d0:	f04f 0000 	mov.w	r0, #0
  4037d4:	460a      	mov	r2, r1
  4037d6:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  4037da:	3204      	adds	r2, #4
  4037dc:	2001      	movs	r0, #1
  4037de:	9001      	str	r0, [sp, #4]
  4037e0:	9207      	str	r2, [sp, #28]
  4037e2:	9005      	str	r0, [sp, #20]
  4037e4:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  4037e8:	9302      	str	r3, [sp, #8]
  4037ea:	2400      	movs	r4, #0
  4037ec:	e670      	b.n	4034d0 <_vfiprintf_r+0x2b4>
  4037ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4037f2:	f898 2000 	ldrb.w	r2, [r8]
  4037f6:	e583      	b.n	403300 <_vfiprintf_r+0xe4>
  4037f8:	f898 2000 	ldrb.w	r2, [r8]
  4037fc:	2a6c      	cmp	r2, #108	; 0x6c
  4037fe:	bf03      	ittte	eq
  403800:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  403804:	f043 0320 	orreq.w	r3, r3, #32
  403808:	f108 0801 	addeq.w	r8, r8, #1
  40380c:	f043 0310 	orrne.w	r3, r3, #16
  403810:	e576      	b.n	403300 <_vfiprintf_r+0xe4>
  403812:	bf00      	nop
  403814:	00405d2c 	.word	0x00405d2c
  403818:	00405d3c 	.word	0x00405d3c
  40381c:	00405d10 	.word	0x00405d10
  403820:	00405cfc 	.word	0x00405cfc
  403824:	9907      	ldr	r1, [sp, #28]
  403826:	680e      	ldr	r6, [r1, #0]
  403828:	460a      	mov	r2, r1
  40382a:	2e00      	cmp	r6, #0
  40382c:	f102 0204 	add.w	r2, r2, #4
  403830:	f6ff ae0f 	blt.w	403452 <_vfiprintf_r+0x236>
  403834:	9207      	str	r2, [sp, #28]
  403836:	f898 2000 	ldrb.w	r2, [r8]
  40383a:	e561      	b.n	403300 <_vfiprintf_r+0xe4>
  40383c:	f898 2000 	ldrb.w	r2, [r8]
  403840:	2001      	movs	r0, #1
  403842:	252b      	movs	r5, #43	; 0x2b
  403844:	e55c      	b.n	403300 <_vfiprintf_r+0xe4>
  403846:	9907      	ldr	r1, [sp, #28]
  403848:	9608      	str	r6, [sp, #32]
  40384a:	f8d1 b000 	ldr.w	fp, [r1]
  40384e:	f04f 0200 	mov.w	r2, #0
  403852:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  403856:	1d0e      	adds	r6, r1, #4
  403858:	f1bb 0f00 	cmp.w	fp, #0
  40385c:	f000 82e5 	beq.w	403e2a <_vfiprintf_r+0xc0e>
  403860:	1c67      	adds	r7, r4, #1
  403862:	f000 82c4 	beq.w	403dee <_vfiprintf_r+0xbd2>
  403866:	4622      	mov	r2, r4
  403868:	2100      	movs	r1, #0
  40386a:	4658      	mov	r0, fp
  40386c:	9301      	str	r3, [sp, #4]
  40386e:	f001 fbd7 	bl	405020 <memchr>
  403872:	9b01      	ldr	r3, [sp, #4]
  403874:	2800      	cmp	r0, #0
  403876:	f000 82e5 	beq.w	403e44 <_vfiprintf_r+0xc28>
  40387a:	eba0 020b 	sub.w	r2, r0, fp
  40387e:	9205      	str	r2, [sp, #20]
  403880:	9607      	str	r6, [sp, #28]
  403882:	9302      	str	r3, [sp, #8]
  403884:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403888:	2400      	movs	r4, #0
  40388a:	e619      	b.n	4034c0 <_vfiprintf_r+0x2a4>
  40388c:	f898 2000 	ldrb.w	r2, [r8]
  403890:	2a2a      	cmp	r2, #42	; 0x2a
  403892:	f108 0701 	add.w	r7, r8, #1
  403896:	f000 82e9 	beq.w	403e6c <_vfiprintf_r+0xc50>
  40389a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40389e:	2909      	cmp	r1, #9
  4038a0:	46b8      	mov	r8, r7
  4038a2:	f04f 0400 	mov.w	r4, #0
  4038a6:	f63f ad2d 	bhi.w	403304 <_vfiprintf_r+0xe8>
  4038aa:	f818 2b01 	ldrb.w	r2, [r8], #1
  4038ae:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4038b2:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  4038b6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4038ba:	2909      	cmp	r1, #9
  4038bc:	d9f5      	bls.n	4038aa <_vfiprintf_r+0x68e>
  4038be:	e521      	b.n	403304 <_vfiprintf_r+0xe8>
  4038c0:	f043 0320 	orr.w	r3, r3, #32
  4038c4:	f898 2000 	ldrb.w	r2, [r8]
  4038c8:	e51a      	b.n	403300 <_vfiprintf_r+0xe4>
  4038ca:	9608      	str	r6, [sp, #32]
  4038cc:	2800      	cmp	r0, #0
  4038ce:	f040 82db 	bne.w	403e88 <_vfiprintf_r+0xc6c>
  4038d2:	2a00      	cmp	r2, #0
  4038d4:	f000 80e7 	beq.w	403aa6 <_vfiprintf_r+0x88a>
  4038d8:	2101      	movs	r1, #1
  4038da:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  4038de:	f04f 0200 	mov.w	r2, #0
  4038e2:	9101      	str	r1, [sp, #4]
  4038e4:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4038e8:	9105      	str	r1, [sp, #20]
  4038ea:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  4038ee:	e77b      	b.n	4037e8 <_vfiprintf_r+0x5cc>
  4038f0:	9a07      	ldr	r2, [sp, #28]
  4038f2:	6813      	ldr	r3, [r2, #0]
  4038f4:	3204      	adds	r2, #4
  4038f6:	9207      	str	r2, [sp, #28]
  4038f8:	9a03      	ldr	r2, [sp, #12]
  4038fa:	601a      	str	r2, [r3, #0]
  4038fc:	e4cb      	b.n	403296 <_vfiprintf_r+0x7a>
  4038fe:	aa0f      	add	r2, sp, #60	; 0x3c
  403900:	9904      	ldr	r1, [sp, #16]
  403902:	4620      	mov	r0, r4
  403904:	f7ff fc4a 	bl	40319c <__sprint_r.part.0>
  403908:	2800      	cmp	r0, #0
  40390a:	f040 8139 	bne.w	403b80 <_vfiprintf_r+0x964>
  40390e:	9910      	ldr	r1, [sp, #64]	; 0x40
  403910:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403912:	f101 0c01 	add.w	ip, r1, #1
  403916:	46ce      	mov	lr, r9
  403918:	e5ff      	b.n	40351a <_vfiprintf_r+0x2fe>
  40391a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40391c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40391e:	1c48      	adds	r0, r1, #1
  403920:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403924:	2d00      	cmp	r5, #0
  403926:	f43f ae22 	beq.w	40356e <_vfiprintf_r+0x352>
  40392a:	3201      	adds	r2, #1
  40392c:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  403930:	2101      	movs	r1, #1
  403932:	2807      	cmp	r0, #7
  403934:	9211      	str	r2, [sp, #68]	; 0x44
  403936:	9010      	str	r0, [sp, #64]	; 0x40
  403938:	f8ca 5000 	str.w	r5, [sl]
  40393c:	f8ca 1004 	str.w	r1, [sl, #4]
  403940:	f340 8108 	ble.w	403b54 <_vfiprintf_r+0x938>
  403944:	2a00      	cmp	r2, #0
  403946:	f040 81bc 	bne.w	403cc2 <_vfiprintf_r+0xaa6>
  40394a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40394c:	2b00      	cmp	r3, #0
  40394e:	f43f ae1f 	beq.w	403590 <_vfiprintf_r+0x374>
  403952:	ab0e      	add	r3, sp, #56	; 0x38
  403954:	2202      	movs	r2, #2
  403956:	4608      	mov	r0, r1
  403958:	931c      	str	r3, [sp, #112]	; 0x70
  40395a:	921d      	str	r2, [sp, #116]	; 0x74
  40395c:	46ca      	mov	sl, r9
  40395e:	4601      	mov	r1, r0
  403960:	f10a 0a08 	add.w	sl, sl, #8
  403964:	3001      	adds	r0, #1
  403966:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403968:	2b80      	cmp	r3, #128	; 0x80
  40396a:	f43f ae19 	beq.w	4035a0 <_vfiprintf_r+0x384>
  40396e:	9b05      	ldr	r3, [sp, #20]
  403970:	1ae4      	subs	r4, r4, r3
  403972:	2c00      	cmp	r4, #0
  403974:	dd2e      	ble.n	4039d4 <_vfiprintf_r+0x7b8>
  403976:	2c10      	cmp	r4, #16
  403978:	4db3      	ldr	r5, [pc, #716]	; (403c48 <_vfiprintf_r+0xa2c>)
  40397a:	dd1e      	ble.n	4039ba <_vfiprintf_r+0x79e>
  40397c:	46d6      	mov	lr, sl
  40397e:	2610      	movs	r6, #16
  403980:	9f06      	ldr	r7, [sp, #24]
  403982:	f8dd a010 	ldr.w	sl, [sp, #16]
  403986:	e006      	b.n	403996 <_vfiprintf_r+0x77a>
  403988:	1c88      	adds	r0, r1, #2
  40398a:	f10e 0e08 	add.w	lr, lr, #8
  40398e:	4619      	mov	r1, r3
  403990:	3c10      	subs	r4, #16
  403992:	2c10      	cmp	r4, #16
  403994:	dd10      	ble.n	4039b8 <_vfiprintf_r+0x79c>
  403996:	1c4b      	adds	r3, r1, #1
  403998:	3210      	adds	r2, #16
  40399a:	2b07      	cmp	r3, #7
  40399c:	9211      	str	r2, [sp, #68]	; 0x44
  40399e:	e88e 0060 	stmia.w	lr, {r5, r6}
  4039a2:	9310      	str	r3, [sp, #64]	; 0x40
  4039a4:	ddf0      	ble.n	403988 <_vfiprintf_r+0x76c>
  4039a6:	2a00      	cmp	r2, #0
  4039a8:	d165      	bne.n	403a76 <_vfiprintf_r+0x85a>
  4039aa:	3c10      	subs	r4, #16
  4039ac:	2c10      	cmp	r4, #16
  4039ae:	f04f 0001 	mov.w	r0, #1
  4039b2:	4611      	mov	r1, r2
  4039b4:	46ce      	mov	lr, r9
  4039b6:	dcee      	bgt.n	403996 <_vfiprintf_r+0x77a>
  4039b8:	46f2      	mov	sl, lr
  4039ba:	4422      	add	r2, r4
  4039bc:	2807      	cmp	r0, #7
  4039be:	9211      	str	r2, [sp, #68]	; 0x44
  4039c0:	f8ca 5000 	str.w	r5, [sl]
  4039c4:	f8ca 4004 	str.w	r4, [sl, #4]
  4039c8:	9010      	str	r0, [sp, #64]	; 0x40
  4039ca:	f300 8085 	bgt.w	403ad8 <_vfiprintf_r+0x8bc>
  4039ce:	f10a 0a08 	add.w	sl, sl, #8
  4039d2:	3001      	adds	r0, #1
  4039d4:	9905      	ldr	r1, [sp, #20]
  4039d6:	f8ca b000 	str.w	fp, [sl]
  4039da:	440a      	add	r2, r1
  4039dc:	2807      	cmp	r0, #7
  4039de:	9211      	str	r2, [sp, #68]	; 0x44
  4039e0:	f8ca 1004 	str.w	r1, [sl, #4]
  4039e4:	9010      	str	r0, [sp, #64]	; 0x40
  4039e6:	f340 8082 	ble.w	403aee <_vfiprintf_r+0x8d2>
  4039ea:	2a00      	cmp	r2, #0
  4039ec:	f040 8118 	bne.w	403c20 <_vfiprintf_r+0xa04>
  4039f0:	9b02      	ldr	r3, [sp, #8]
  4039f2:	9210      	str	r2, [sp, #64]	; 0x40
  4039f4:	0758      	lsls	r0, r3, #29
  4039f6:	d535      	bpl.n	403a64 <_vfiprintf_r+0x848>
  4039f8:	9b08      	ldr	r3, [sp, #32]
  4039fa:	9901      	ldr	r1, [sp, #4]
  4039fc:	1a5c      	subs	r4, r3, r1
  4039fe:	2c00      	cmp	r4, #0
  403a00:	f340 80e7 	ble.w	403bd2 <_vfiprintf_r+0x9b6>
  403a04:	46ca      	mov	sl, r9
  403a06:	2c10      	cmp	r4, #16
  403a08:	f340 8218 	ble.w	403e3c <_vfiprintf_r+0xc20>
  403a0c:	9910      	ldr	r1, [sp, #64]	; 0x40
  403a0e:	4e8f      	ldr	r6, [pc, #572]	; (403c4c <_vfiprintf_r+0xa30>)
  403a10:	9f06      	ldr	r7, [sp, #24]
  403a12:	f8dd b010 	ldr.w	fp, [sp, #16]
  403a16:	2510      	movs	r5, #16
  403a18:	e006      	b.n	403a28 <_vfiprintf_r+0x80c>
  403a1a:	1c88      	adds	r0, r1, #2
  403a1c:	f10a 0a08 	add.w	sl, sl, #8
  403a20:	4619      	mov	r1, r3
  403a22:	3c10      	subs	r4, #16
  403a24:	2c10      	cmp	r4, #16
  403a26:	dd11      	ble.n	403a4c <_vfiprintf_r+0x830>
  403a28:	1c4b      	adds	r3, r1, #1
  403a2a:	3210      	adds	r2, #16
  403a2c:	2b07      	cmp	r3, #7
  403a2e:	9211      	str	r2, [sp, #68]	; 0x44
  403a30:	f8ca 6000 	str.w	r6, [sl]
  403a34:	f8ca 5004 	str.w	r5, [sl, #4]
  403a38:	9310      	str	r3, [sp, #64]	; 0x40
  403a3a:	ddee      	ble.n	403a1a <_vfiprintf_r+0x7fe>
  403a3c:	bb42      	cbnz	r2, 403a90 <_vfiprintf_r+0x874>
  403a3e:	3c10      	subs	r4, #16
  403a40:	2c10      	cmp	r4, #16
  403a42:	f04f 0001 	mov.w	r0, #1
  403a46:	4611      	mov	r1, r2
  403a48:	46ca      	mov	sl, r9
  403a4a:	dced      	bgt.n	403a28 <_vfiprintf_r+0x80c>
  403a4c:	4422      	add	r2, r4
  403a4e:	2807      	cmp	r0, #7
  403a50:	9211      	str	r2, [sp, #68]	; 0x44
  403a52:	f8ca 6000 	str.w	r6, [sl]
  403a56:	f8ca 4004 	str.w	r4, [sl, #4]
  403a5a:	9010      	str	r0, [sp, #64]	; 0x40
  403a5c:	dd51      	ble.n	403b02 <_vfiprintf_r+0x8e6>
  403a5e:	2a00      	cmp	r2, #0
  403a60:	f040 819b 	bne.w	403d9a <_vfiprintf_r+0xb7e>
  403a64:	9b03      	ldr	r3, [sp, #12]
  403a66:	9a08      	ldr	r2, [sp, #32]
  403a68:	9901      	ldr	r1, [sp, #4]
  403a6a:	428a      	cmp	r2, r1
  403a6c:	bfac      	ite	ge
  403a6e:	189b      	addge	r3, r3, r2
  403a70:	185b      	addlt	r3, r3, r1
  403a72:	9303      	str	r3, [sp, #12]
  403a74:	e04e      	b.n	403b14 <_vfiprintf_r+0x8f8>
  403a76:	aa0f      	add	r2, sp, #60	; 0x3c
  403a78:	4651      	mov	r1, sl
  403a7a:	4638      	mov	r0, r7
  403a7c:	f7ff fb8e 	bl	40319c <__sprint_r.part.0>
  403a80:	2800      	cmp	r0, #0
  403a82:	f040 813f 	bne.w	403d04 <_vfiprintf_r+0xae8>
  403a86:	9910      	ldr	r1, [sp, #64]	; 0x40
  403a88:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403a8a:	1c48      	adds	r0, r1, #1
  403a8c:	46ce      	mov	lr, r9
  403a8e:	e77f      	b.n	403990 <_vfiprintf_r+0x774>
  403a90:	aa0f      	add	r2, sp, #60	; 0x3c
  403a92:	4659      	mov	r1, fp
  403a94:	4638      	mov	r0, r7
  403a96:	f7ff fb81 	bl	40319c <__sprint_r.part.0>
  403a9a:	b960      	cbnz	r0, 403ab6 <_vfiprintf_r+0x89a>
  403a9c:	9910      	ldr	r1, [sp, #64]	; 0x40
  403a9e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403aa0:	1c48      	adds	r0, r1, #1
  403aa2:	46ca      	mov	sl, r9
  403aa4:	e7bd      	b.n	403a22 <_vfiprintf_r+0x806>
  403aa6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403aa8:	f8dd b010 	ldr.w	fp, [sp, #16]
  403aac:	2b00      	cmp	r3, #0
  403aae:	f040 81d4 	bne.w	403e5a <_vfiprintf_r+0xc3e>
  403ab2:	2300      	movs	r3, #0
  403ab4:	9310      	str	r3, [sp, #64]	; 0x40
  403ab6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403aba:	f013 0f01 	tst.w	r3, #1
  403abe:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  403ac2:	d102      	bne.n	403aca <_vfiprintf_r+0x8ae>
  403ac4:	059a      	lsls	r2, r3, #22
  403ac6:	f140 80de 	bpl.w	403c86 <_vfiprintf_r+0xa6a>
  403aca:	065b      	lsls	r3, r3, #25
  403acc:	f53f acb2 	bmi.w	403434 <_vfiprintf_r+0x218>
  403ad0:	9803      	ldr	r0, [sp, #12]
  403ad2:	b02d      	add	sp, #180	; 0xb4
  403ad4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403ad8:	2a00      	cmp	r2, #0
  403ada:	f040 8106 	bne.w	403cea <_vfiprintf_r+0xace>
  403ade:	9a05      	ldr	r2, [sp, #20]
  403ae0:	921d      	str	r2, [sp, #116]	; 0x74
  403ae2:	2301      	movs	r3, #1
  403ae4:	9211      	str	r2, [sp, #68]	; 0x44
  403ae6:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  403aea:	9310      	str	r3, [sp, #64]	; 0x40
  403aec:	46ca      	mov	sl, r9
  403aee:	f10a 0a08 	add.w	sl, sl, #8
  403af2:	9b02      	ldr	r3, [sp, #8]
  403af4:	0759      	lsls	r1, r3, #29
  403af6:	d504      	bpl.n	403b02 <_vfiprintf_r+0x8e6>
  403af8:	9b08      	ldr	r3, [sp, #32]
  403afa:	9901      	ldr	r1, [sp, #4]
  403afc:	1a5c      	subs	r4, r3, r1
  403afe:	2c00      	cmp	r4, #0
  403b00:	dc81      	bgt.n	403a06 <_vfiprintf_r+0x7ea>
  403b02:	9b03      	ldr	r3, [sp, #12]
  403b04:	9908      	ldr	r1, [sp, #32]
  403b06:	9801      	ldr	r0, [sp, #4]
  403b08:	4281      	cmp	r1, r0
  403b0a:	bfac      	ite	ge
  403b0c:	185b      	addge	r3, r3, r1
  403b0e:	181b      	addlt	r3, r3, r0
  403b10:	9303      	str	r3, [sp, #12]
  403b12:	bb72      	cbnz	r2, 403b72 <_vfiprintf_r+0x956>
  403b14:	2300      	movs	r3, #0
  403b16:	9310      	str	r3, [sp, #64]	; 0x40
  403b18:	46ca      	mov	sl, r9
  403b1a:	f7ff bbbc 	b.w	403296 <_vfiprintf_r+0x7a>
  403b1e:	aa0f      	add	r2, sp, #60	; 0x3c
  403b20:	9904      	ldr	r1, [sp, #16]
  403b22:	4620      	mov	r0, r4
  403b24:	f7ff fb3a 	bl	40319c <__sprint_r.part.0>
  403b28:	bb50      	cbnz	r0, 403b80 <_vfiprintf_r+0x964>
  403b2a:	9910      	ldr	r1, [sp, #64]	; 0x40
  403b2c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403b2e:	f101 0e01 	add.w	lr, r1, #1
  403b32:	46cc      	mov	ip, r9
  403b34:	e548      	b.n	4035c8 <_vfiprintf_r+0x3ac>
  403b36:	2a00      	cmp	r2, #0
  403b38:	f040 8140 	bne.w	403dbc <_vfiprintf_r+0xba0>
  403b3c:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  403b40:	2900      	cmp	r1, #0
  403b42:	f000 811b 	beq.w	403d7c <_vfiprintf_r+0xb60>
  403b46:	2201      	movs	r2, #1
  403b48:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  403b4c:	4610      	mov	r0, r2
  403b4e:	921d      	str	r2, [sp, #116]	; 0x74
  403b50:	911c      	str	r1, [sp, #112]	; 0x70
  403b52:	46ca      	mov	sl, r9
  403b54:	4601      	mov	r1, r0
  403b56:	f10a 0a08 	add.w	sl, sl, #8
  403b5a:	3001      	adds	r0, #1
  403b5c:	e507      	b.n	40356e <_vfiprintf_r+0x352>
  403b5e:	9b02      	ldr	r3, [sp, #8]
  403b60:	2a01      	cmp	r2, #1
  403b62:	f000 8098 	beq.w	403c96 <_vfiprintf_r+0xa7a>
  403b66:	2a02      	cmp	r2, #2
  403b68:	d10d      	bne.n	403b86 <_vfiprintf_r+0x96a>
  403b6a:	9302      	str	r3, [sp, #8]
  403b6c:	2600      	movs	r6, #0
  403b6e:	2700      	movs	r7, #0
  403b70:	e5b0      	b.n	4036d4 <_vfiprintf_r+0x4b8>
  403b72:	aa0f      	add	r2, sp, #60	; 0x3c
  403b74:	9904      	ldr	r1, [sp, #16]
  403b76:	9806      	ldr	r0, [sp, #24]
  403b78:	f7ff fb10 	bl	40319c <__sprint_r.part.0>
  403b7c:	2800      	cmp	r0, #0
  403b7e:	d0c9      	beq.n	403b14 <_vfiprintf_r+0x8f8>
  403b80:	f8dd b010 	ldr.w	fp, [sp, #16]
  403b84:	e797      	b.n	403ab6 <_vfiprintf_r+0x89a>
  403b86:	9302      	str	r3, [sp, #8]
  403b88:	2600      	movs	r6, #0
  403b8a:	2700      	movs	r7, #0
  403b8c:	4649      	mov	r1, r9
  403b8e:	e000      	b.n	403b92 <_vfiprintf_r+0x976>
  403b90:	4659      	mov	r1, fp
  403b92:	08f2      	lsrs	r2, r6, #3
  403b94:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  403b98:	08f8      	lsrs	r0, r7, #3
  403b9a:	f006 0307 	and.w	r3, r6, #7
  403b9e:	4607      	mov	r7, r0
  403ba0:	4616      	mov	r6, r2
  403ba2:	3330      	adds	r3, #48	; 0x30
  403ba4:	ea56 0207 	orrs.w	r2, r6, r7
  403ba8:	f801 3c01 	strb.w	r3, [r1, #-1]
  403bac:	f101 3bff 	add.w	fp, r1, #4294967295
  403bb0:	d1ee      	bne.n	403b90 <_vfiprintf_r+0x974>
  403bb2:	9a02      	ldr	r2, [sp, #8]
  403bb4:	07d6      	lsls	r6, r2, #31
  403bb6:	f57f ad9d 	bpl.w	4036f4 <_vfiprintf_r+0x4d8>
  403bba:	2b30      	cmp	r3, #48	; 0x30
  403bbc:	f43f ad9a 	beq.w	4036f4 <_vfiprintf_r+0x4d8>
  403bc0:	3902      	subs	r1, #2
  403bc2:	2330      	movs	r3, #48	; 0x30
  403bc4:	f80b 3c01 	strb.w	r3, [fp, #-1]
  403bc8:	eba9 0301 	sub.w	r3, r9, r1
  403bcc:	9305      	str	r3, [sp, #20]
  403bce:	468b      	mov	fp, r1
  403bd0:	e476      	b.n	4034c0 <_vfiprintf_r+0x2a4>
  403bd2:	9b03      	ldr	r3, [sp, #12]
  403bd4:	9a08      	ldr	r2, [sp, #32]
  403bd6:	428a      	cmp	r2, r1
  403bd8:	bfac      	ite	ge
  403bda:	189b      	addge	r3, r3, r2
  403bdc:	185b      	addlt	r3, r3, r1
  403bde:	9303      	str	r3, [sp, #12]
  403be0:	e798      	b.n	403b14 <_vfiprintf_r+0x8f8>
  403be2:	2202      	movs	r2, #2
  403be4:	e44d      	b.n	403482 <_vfiprintf_r+0x266>
  403be6:	2f00      	cmp	r7, #0
  403be8:	bf08      	it	eq
  403bea:	2e0a      	cmpeq	r6, #10
  403bec:	d352      	bcc.n	403c94 <_vfiprintf_r+0xa78>
  403bee:	46cb      	mov	fp, r9
  403bf0:	4630      	mov	r0, r6
  403bf2:	4639      	mov	r1, r7
  403bf4:	220a      	movs	r2, #10
  403bf6:	2300      	movs	r3, #0
  403bf8:	f7fe fe7e 	bl	4028f8 <__aeabi_uldivmod>
  403bfc:	3230      	adds	r2, #48	; 0x30
  403bfe:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  403c02:	4630      	mov	r0, r6
  403c04:	4639      	mov	r1, r7
  403c06:	2300      	movs	r3, #0
  403c08:	220a      	movs	r2, #10
  403c0a:	f7fe fe75 	bl	4028f8 <__aeabi_uldivmod>
  403c0e:	4606      	mov	r6, r0
  403c10:	460f      	mov	r7, r1
  403c12:	ea56 0307 	orrs.w	r3, r6, r7
  403c16:	d1eb      	bne.n	403bf0 <_vfiprintf_r+0x9d4>
  403c18:	e56c      	b.n	4036f4 <_vfiprintf_r+0x4d8>
  403c1a:	9405      	str	r4, [sp, #20]
  403c1c:	46cb      	mov	fp, r9
  403c1e:	e44f      	b.n	4034c0 <_vfiprintf_r+0x2a4>
  403c20:	aa0f      	add	r2, sp, #60	; 0x3c
  403c22:	9904      	ldr	r1, [sp, #16]
  403c24:	9806      	ldr	r0, [sp, #24]
  403c26:	f7ff fab9 	bl	40319c <__sprint_r.part.0>
  403c2a:	2800      	cmp	r0, #0
  403c2c:	d1a8      	bne.n	403b80 <_vfiprintf_r+0x964>
  403c2e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403c30:	46ca      	mov	sl, r9
  403c32:	e75e      	b.n	403af2 <_vfiprintf_r+0x8d6>
  403c34:	aa0f      	add	r2, sp, #60	; 0x3c
  403c36:	9904      	ldr	r1, [sp, #16]
  403c38:	9806      	ldr	r0, [sp, #24]
  403c3a:	f7ff faaf 	bl	40319c <__sprint_r.part.0>
  403c3e:	2800      	cmp	r0, #0
  403c40:	d19e      	bne.n	403b80 <_vfiprintf_r+0x964>
  403c42:	46ca      	mov	sl, r9
  403c44:	f7ff bbc0 	b.w	4033c8 <_vfiprintf_r+0x1ac>
  403c48:	00405d3c 	.word	0x00405d3c
  403c4c:	00405d2c 	.word	0x00405d2c
  403c50:	3104      	adds	r1, #4
  403c52:	6816      	ldr	r6, [r2, #0]
  403c54:	9107      	str	r1, [sp, #28]
  403c56:	2201      	movs	r2, #1
  403c58:	2700      	movs	r7, #0
  403c5a:	e412      	b.n	403482 <_vfiprintf_r+0x266>
  403c5c:	9807      	ldr	r0, [sp, #28]
  403c5e:	4601      	mov	r1, r0
  403c60:	3104      	adds	r1, #4
  403c62:	6806      	ldr	r6, [r0, #0]
  403c64:	9107      	str	r1, [sp, #28]
  403c66:	2700      	movs	r7, #0
  403c68:	e40b      	b.n	403482 <_vfiprintf_r+0x266>
  403c6a:	680e      	ldr	r6, [r1, #0]
  403c6c:	3104      	adds	r1, #4
  403c6e:	9107      	str	r1, [sp, #28]
  403c70:	2700      	movs	r7, #0
  403c72:	e591      	b.n	403798 <_vfiprintf_r+0x57c>
  403c74:	9907      	ldr	r1, [sp, #28]
  403c76:	680e      	ldr	r6, [r1, #0]
  403c78:	460a      	mov	r2, r1
  403c7a:	17f7      	asrs	r7, r6, #31
  403c7c:	3204      	adds	r2, #4
  403c7e:	9207      	str	r2, [sp, #28]
  403c80:	4630      	mov	r0, r6
  403c82:	4639      	mov	r1, r7
  403c84:	e50f      	b.n	4036a6 <_vfiprintf_r+0x48a>
  403c86:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  403c8a:	f000 fe7f 	bl	40498c <__retarget_lock_release_recursive>
  403c8e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  403c92:	e71a      	b.n	403aca <_vfiprintf_r+0x8ae>
  403c94:	9b02      	ldr	r3, [sp, #8]
  403c96:	9302      	str	r3, [sp, #8]
  403c98:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  403c9c:	3630      	adds	r6, #48	; 0x30
  403c9e:	2301      	movs	r3, #1
  403ca0:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  403ca4:	9305      	str	r3, [sp, #20]
  403ca6:	e40b      	b.n	4034c0 <_vfiprintf_r+0x2a4>
  403ca8:	aa0f      	add	r2, sp, #60	; 0x3c
  403caa:	9904      	ldr	r1, [sp, #16]
  403cac:	9806      	ldr	r0, [sp, #24]
  403cae:	f7ff fa75 	bl	40319c <__sprint_r.part.0>
  403cb2:	2800      	cmp	r0, #0
  403cb4:	f47f af64 	bne.w	403b80 <_vfiprintf_r+0x964>
  403cb8:	9910      	ldr	r1, [sp, #64]	; 0x40
  403cba:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403cbc:	1c48      	adds	r0, r1, #1
  403cbe:	46ca      	mov	sl, r9
  403cc0:	e651      	b.n	403966 <_vfiprintf_r+0x74a>
  403cc2:	aa0f      	add	r2, sp, #60	; 0x3c
  403cc4:	9904      	ldr	r1, [sp, #16]
  403cc6:	9806      	ldr	r0, [sp, #24]
  403cc8:	f7ff fa68 	bl	40319c <__sprint_r.part.0>
  403ccc:	2800      	cmp	r0, #0
  403cce:	f47f af57 	bne.w	403b80 <_vfiprintf_r+0x964>
  403cd2:	9910      	ldr	r1, [sp, #64]	; 0x40
  403cd4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403cd6:	1c48      	adds	r0, r1, #1
  403cd8:	46ca      	mov	sl, r9
  403cda:	e448      	b.n	40356e <_vfiprintf_r+0x352>
  403cdc:	2a00      	cmp	r2, #0
  403cde:	f040 8091 	bne.w	403e04 <_vfiprintf_r+0xbe8>
  403ce2:	2001      	movs	r0, #1
  403ce4:	4611      	mov	r1, r2
  403ce6:	46ca      	mov	sl, r9
  403ce8:	e641      	b.n	40396e <_vfiprintf_r+0x752>
  403cea:	aa0f      	add	r2, sp, #60	; 0x3c
  403cec:	9904      	ldr	r1, [sp, #16]
  403cee:	9806      	ldr	r0, [sp, #24]
  403cf0:	f7ff fa54 	bl	40319c <__sprint_r.part.0>
  403cf4:	2800      	cmp	r0, #0
  403cf6:	f47f af43 	bne.w	403b80 <_vfiprintf_r+0x964>
  403cfa:	9810      	ldr	r0, [sp, #64]	; 0x40
  403cfc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403cfe:	3001      	adds	r0, #1
  403d00:	46ca      	mov	sl, r9
  403d02:	e667      	b.n	4039d4 <_vfiprintf_r+0x7b8>
  403d04:	46d3      	mov	fp, sl
  403d06:	e6d6      	b.n	403ab6 <_vfiprintf_r+0x89a>
  403d08:	9e07      	ldr	r6, [sp, #28]
  403d0a:	3607      	adds	r6, #7
  403d0c:	f026 0207 	bic.w	r2, r6, #7
  403d10:	f102 0108 	add.w	r1, r2, #8
  403d14:	e9d2 6700 	ldrd	r6, r7, [r2]
  403d18:	9107      	str	r1, [sp, #28]
  403d1a:	2201      	movs	r2, #1
  403d1c:	f7ff bbb1 	b.w	403482 <_vfiprintf_r+0x266>
  403d20:	9e07      	ldr	r6, [sp, #28]
  403d22:	3607      	adds	r6, #7
  403d24:	f026 0607 	bic.w	r6, r6, #7
  403d28:	e9d6 0100 	ldrd	r0, r1, [r6]
  403d2c:	f106 0208 	add.w	r2, r6, #8
  403d30:	9207      	str	r2, [sp, #28]
  403d32:	4606      	mov	r6, r0
  403d34:	460f      	mov	r7, r1
  403d36:	e4b6      	b.n	4036a6 <_vfiprintf_r+0x48a>
  403d38:	9e07      	ldr	r6, [sp, #28]
  403d3a:	3607      	adds	r6, #7
  403d3c:	f026 0207 	bic.w	r2, r6, #7
  403d40:	f102 0108 	add.w	r1, r2, #8
  403d44:	e9d2 6700 	ldrd	r6, r7, [r2]
  403d48:	9107      	str	r1, [sp, #28]
  403d4a:	2200      	movs	r2, #0
  403d4c:	f7ff bb99 	b.w	403482 <_vfiprintf_r+0x266>
  403d50:	9e07      	ldr	r6, [sp, #28]
  403d52:	3607      	adds	r6, #7
  403d54:	f026 0107 	bic.w	r1, r6, #7
  403d58:	f101 0008 	add.w	r0, r1, #8
  403d5c:	9007      	str	r0, [sp, #28]
  403d5e:	e9d1 6700 	ldrd	r6, r7, [r1]
  403d62:	e519      	b.n	403798 <_vfiprintf_r+0x57c>
  403d64:	46cb      	mov	fp, r9
  403d66:	f7ff bbab 	b.w	4034c0 <_vfiprintf_r+0x2a4>
  403d6a:	252d      	movs	r5, #45	; 0x2d
  403d6c:	4276      	negs	r6, r6
  403d6e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  403d72:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403d76:	2201      	movs	r2, #1
  403d78:	f7ff bb88 	b.w	40348c <_vfiprintf_r+0x270>
  403d7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403d7e:	b9b3      	cbnz	r3, 403dae <_vfiprintf_r+0xb92>
  403d80:	4611      	mov	r1, r2
  403d82:	2001      	movs	r0, #1
  403d84:	46ca      	mov	sl, r9
  403d86:	e5f2      	b.n	40396e <_vfiprintf_r+0x752>
  403d88:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  403d8c:	f000 fdfe 	bl	40498c <__retarget_lock_release_recursive>
  403d90:	f04f 33ff 	mov.w	r3, #4294967295
  403d94:	9303      	str	r3, [sp, #12]
  403d96:	f7ff bb50 	b.w	40343a <_vfiprintf_r+0x21e>
  403d9a:	aa0f      	add	r2, sp, #60	; 0x3c
  403d9c:	9904      	ldr	r1, [sp, #16]
  403d9e:	9806      	ldr	r0, [sp, #24]
  403da0:	f7ff f9fc 	bl	40319c <__sprint_r.part.0>
  403da4:	2800      	cmp	r0, #0
  403da6:	f47f aeeb 	bne.w	403b80 <_vfiprintf_r+0x964>
  403daa:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403dac:	e6a9      	b.n	403b02 <_vfiprintf_r+0x8e6>
  403dae:	ab0e      	add	r3, sp, #56	; 0x38
  403db0:	2202      	movs	r2, #2
  403db2:	931c      	str	r3, [sp, #112]	; 0x70
  403db4:	921d      	str	r2, [sp, #116]	; 0x74
  403db6:	2001      	movs	r0, #1
  403db8:	46ca      	mov	sl, r9
  403dba:	e5d0      	b.n	40395e <_vfiprintf_r+0x742>
  403dbc:	aa0f      	add	r2, sp, #60	; 0x3c
  403dbe:	9904      	ldr	r1, [sp, #16]
  403dc0:	9806      	ldr	r0, [sp, #24]
  403dc2:	f7ff f9eb 	bl	40319c <__sprint_r.part.0>
  403dc6:	2800      	cmp	r0, #0
  403dc8:	f47f aeda 	bne.w	403b80 <_vfiprintf_r+0x964>
  403dcc:	9910      	ldr	r1, [sp, #64]	; 0x40
  403dce:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403dd0:	1c48      	adds	r0, r1, #1
  403dd2:	46ca      	mov	sl, r9
  403dd4:	e5a4      	b.n	403920 <_vfiprintf_r+0x704>
  403dd6:	9a07      	ldr	r2, [sp, #28]
  403dd8:	9903      	ldr	r1, [sp, #12]
  403dda:	6813      	ldr	r3, [r2, #0]
  403ddc:	17cd      	asrs	r5, r1, #31
  403dde:	4608      	mov	r0, r1
  403de0:	3204      	adds	r2, #4
  403de2:	4629      	mov	r1, r5
  403de4:	9207      	str	r2, [sp, #28]
  403de6:	e9c3 0100 	strd	r0, r1, [r3]
  403dea:	f7ff ba54 	b.w	403296 <_vfiprintf_r+0x7a>
  403dee:	4658      	mov	r0, fp
  403df0:	9607      	str	r6, [sp, #28]
  403df2:	9302      	str	r3, [sp, #8]
  403df4:	f7ff f964 	bl	4030c0 <strlen>
  403df8:	2400      	movs	r4, #0
  403dfa:	9005      	str	r0, [sp, #20]
  403dfc:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403e00:	f7ff bb5e 	b.w	4034c0 <_vfiprintf_r+0x2a4>
  403e04:	aa0f      	add	r2, sp, #60	; 0x3c
  403e06:	9904      	ldr	r1, [sp, #16]
  403e08:	9806      	ldr	r0, [sp, #24]
  403e0a:	f7ff f9c7 	bl	40319c <__sprint_r.part.0>
  403e0e:	2800      	cmp	r0, #0
  403e10:	f47f aeb6 	bne.w	403b80 <_vfiprintf_r+0x964>
  403e14:	9910      	ldr	r1, [sp, #64]	; 0x40
  403e16:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403e18:	1c48      	adds	r0, r1, #1
  403e1a:	46ca      	mov	sl, r9
  403e1c:	e5a7      	b.n	40396e <_vfiprintf_r+0x752>
  403e1e:	9910      	ldr	r1, [sp, #64]	; 0x40
  403e20:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403e22:	4e20      	ldr	r6, [pc, #128]	; (403ea4 <_vfiprintf_r+0xc88>)
  403e24:	3101      	adds	r1, #1
  403e26:	f7ff bb90 	b.w	40354a <_vfiprintf_r+0x32e>
  403e2a:	2c06      	cmp	r4, #6
  403e2c:	bf28      	it	cs
  403e2e:	2406      	movcs	r4, #6
  403e30:	9405      	str	r4, [sp, #20]
  403e32:	9607      	str	r6, [sp, #28]
  403e34:	9401      	str	r4, [sp, #4]
  403e36:	f8df b070 	ldr.w	fp, [pc, #112]	; 403ea8 <_vfiprintf_r+0xc8c>
  403e3a:	e4d5      	b.n	4037e8 <_vfiprintf_r+0x5cc>
  403e3c:	9810      	ldr	r0, [sp, #64]	; 0x40
  403e3e:	4e19      	ldr	r6, [pc, #100]	; (403ea4 <_vfiprintf_r+0xc88>)
  403e40:	3001      	adds	r0, #1
  403e42:	e603      	b.n	403a4c <_vfiprintf_r+0x830>
  403e44:	9405      	str	r4, [sp, #20]
  403e46:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403e4a:	9607      	str	r6, [sp, #28]
  403e4c:	9302      	str	r3, [sp, #8]
  403e4e:	4604      	mov	r4, r0
  403e50:	f7ff bb36 	b.w	4034c0 <_vfiprintf_r+0x2a4>
  403e54:	4686      	mov	lr, r0
  403e56:	f7ff bbce 	b.w	4035f6 <_vfiprintf_r+0x3da>
  403e5a:	9806      	ldr	r0, [sp, #24]
  403e5c:	aa0f      	add	r2, sp, #60	; 0x3c
  403e5e:	4659      	mov	r1, fp
  403e60:	f7ff f99c 	bl	40319c <__sprint_r.part.0>
  403e64:	2800      	cmp	r0, #0
  403e66:	f43f ae24 	beq.w	403ab2 <_vfiprintf_r+0x896>
  403e6a:	e624      	b.n	403ab6 <_vfiprintf_r+0x89a>
  403e6c:	9907      	ldr	r1, [sp, #28]
  403e6e:	f898 2001 	ldrb.w	r2, [r8, #1]
  403e72:	680c      	ldr	r4, [r1, #0]
  403e74:	3104      	adds	r1, #4
  403e76:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  403e7a:	46b8      	mov	r8, r7
  403e7c:	9107      	str	r1, [sp, #28]
  403e7e:	f7ff ba3f 	b.w	403300 <_vfiprintf_r+0xe4>
  403e82:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403e86:	e43c      	b.n	403702 <_vfiprintf_r+0x4e6>
  403e88:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403e8c:	e521      	b.n	4038d2 <_vfiprintf_r+0x6b6>
  403e8e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403e92:	f7ff bbf4 	b.w	40367e <_vfiprintf_r+0x462>
  403e96:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403e9a:	e491      	b.n	4037c0 <_vfiprintf_r+0x5a4>
  403e9c:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403ea0:	e469      	b.n	403776 <_vfiprintf_r+0x55a>
  403ea2:	bf00      	nop
  403ea4:	00405d2c 	.word	0x00405d2c
  403ea8:	00405d24 	.word	0x00405d24

00403eac <__sbprintf>:
  403eac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403eb0:	460c      	mov	r4, r1
  403eb2:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  403eb6:	8989      	ldrh	r1, [r1, #12]
  403eb8:	6e66      	ldr	r6, [r4, #100]	; 0x64
  403eba:	89e5      	ldrh	r5, [r4, #14]
  403ebc:	9619      	str	r6, [sp, #100]	; 0x64
  403ebe:	f021 0102 	bic.w	r1, r1, #2
  403ec2:	4606      	mov	r6, r0
  403ec4:	69e0      	ldr	r0, [r4, #28]
  403ec6:	f8ad 100c 	strh.w	r1, [sp, #12]
  403eca:	4617      	mov	r7, r2
  403ecc:	f44f 6180 	mov.w	r1, #1024	; 0x400
  403ed0:	6a62      	ldr	r2, [r4, #36]	; 0x24
  403ed2:	f8ad 500e 	strh.w	r5, [sp, #14]
  403ed6:	4698      	mov	r8, r3
  403ed8:	ad1a      	add	r5, sp, #104	; 0x68
  403eda:	2300      	movs	r3, #0
  403edc:	9007      	str	r0, [sp, #28]
  403ede:	a816      	add	r0, sp, #88	; 0x58
  403ee0:	9209      	str	r2, [sp, #36]	; 0x24
  403ee2:	9306      	str	r3, [sp, #24]
  403ee4:	9500      	str	r5, [sp, #0]
  403ee6:	9504      	str	r5, [sp, #16]
  403ee8:	9102      	str	r1, [sp, #8]
  403eea:	9105      	str	r1, [sp, #20]
  403eec:	f000 fd48 	bl	404980 <__retarget_lock_init_recursive>
  403ef0:	4643      	mov	r3, r8
  403ef2:	463a      	mov	r2, r7
  403ef4:	4669      	mov	r1, sp
  403ef6:	4630      	mov	r0, r6
  403ef8:	f7ff f990 	bl	40321c <_vfiprintf_r>
  403efc:	1e05      	subs	r5, r0, #0
  403efe:	db07      	blt.n	403f10 <__sbprintf+0x64>
  403f00:	4630      	mov	r0, r6
  403f02:	4669      	mov	r1, sp
  403f04:	f000 f928 	bl	404158 <_fflush_r>
  403f08:	2800      	cmp	r0, #0
  403f0a:	bf18      	it	ne
  403f0c:	f04f 35ff 	movne.w	r5, #4294967295
  403f10:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  403f14:	065b      	lsls	r3, r3, #25
  403f16:	d503      	bpl.n	403f20 <__sbprintf+0x74>
  403f18:	89a3      	ldrh	r3, [r4, #12]
  403f1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403f1e:	81a3      	strh	r3, [r4, #12]
  403f20:	9816      	ldr	r0, [sp, #88]	; 0x58
  403f22:	f000 fd2f 	bl	404984 <__retarget_lock_close_recursive>
  403f26:	4628      	mov	r0, r5
  403f28:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  403f2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00403f30 <__swsetup_r>:
  403f30:	b538      	push	{r3, r4, r5, lr}
  403f32:	4b30      	ldr	r3, [pc, #192]	; (403ff4 <__swsetup_r+0xc4>)
  403f34:	681b      	ldr	r3, [r3, #0]
  403f36:	4605      	mov	r5, r0
  403f38:	460c      	mov	r4, r1
  403f3a:	b113      	cbz	r3, 403f42 <__swsetup_r+0x12>
  403f3c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  403f3e:	2a00      	cmp	r2, #0
  403f40:	d038      	beq.n	403fb4 <__swsetup_r+0x84>
  403f42:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403f46:	b293      	uxth	r3, r2
  403f48:	0718      	lsls	r0, r3, #28
  403f4a:	d50c      	bpl.n	403f66 <__swsetup_r+0x36>
  403f4c:	6920      	ldr	r0, [r4, #16]
  403f4e:	b1a8      	cbz	r0, 403f7c <__swsetup_r+0x4c>
  403f50:	f013 0201 	ands.w	r2, r3, #1
  403f54:	d01e      	beq.n	403f94 <__swsetup_r+0x64>
  403f56:	6963      	ldr	r3, [r4, #20]
  403f58:	2200      	movs	r2, #0
  403f5a:	425b      	negs	r3, r3
  403f5c:	61a3      	str	r3, [r4, #24]
  403f5e:	60a2      	str	r2, [r4, #8]
  403f60:	b1f0      	cbz	r0, 403fa0 <__swsetup_r+0x70>
  403f62:	2000      	movs	r0, #0
  403f64:	bd38      	pop	{r3, r4, r5, pc}
  403f66:	06d9      	lsls	r1, r3, #27
  403f68:	d53c      	bpl.n	403fe4 <__swsetup_r+0xb4>
  403f6a:	0758      	lsls	r0, r3, #29
  403f6c:	d426      	bmi.n	403fbc <__swsetup_r+0x8c>
  403f6e:	6920      	ldr	r0, [r4, #16]
  403f70:	f042 0308 	orr.w	r3, r2, #8
  403f74:	81a3      	strh	r3, [r4, #12]
  403f76:	b29b      	uxth	r3, r3
  403f78:	2800      	cmp	r0, #0
  403f7a:	d1e9      	bne.n	403f50 <__swsetup_r+0x20>
  403f7c:	f403 7220 	and.w	r2, r3, #640	; 0x280
  403f80:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  403f84:	d0e4      	beq.n	403f50 <__swsetup_r+0x20>
  403f86:	4628      	mov	r0, r5
  403f88:	4621      	mov	r1, r4
  403f8a:	f000 fd2f 	bl	4049ec <__smakebuf_r>
  403f8e:	89a3      	ldrh	r3, [r4, #12]
  403f90:	6920      	ldr	r0, [r4, #16]
  403f92:	e7dd      	b.n	403f50 <__swsetup_r+0x20>
  403f94:	0799      	lsls	r1, r3, #30
  403f96:	bf58      	it	pl
  403f98:	6962      	ldrpl	r2, [r4, #20]
  403f9a:	60a2      	str	r2, [r4, #8]
  403f9c:	2800      	cmp	r0, #0
  403f9e:	d1e0      	bne.n	403f62 <__swsetup_r+0x32>
  403fa0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403fa4:	061a      	lsls	r2, r3, #24
  403fa6:	d5dd      	bpl.n	403f64 <__swsetup_r+0x34>
  403fa8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403fac:	81a3      	strh	r3, [r4, #12]
  403fae:	f04f 30ff 	mov.w	r0, #4294967295
  403fb2:	bd38      	pop	{r3, r4, r5, pc}
  403fb4:	4618      	mov	r0, r3
  403fb6:	f000 f927 	bl	404208 <__sinit>
  403fba:	e7c2      	b.n	403f42 <__swsetup_r+0x12>
  403fbc:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403fbe:	b151      	cbz	r1, 403fd6 <__swsetup_r+0xa6>
  403fc0:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403fc4:	4299      	cmp	r1, r3
  403fc6:	d004      	beq.n	403fd2 <__swsetup_r+0xa2>
  403fc8:	4628      	mov	r0, r5
  403fca:	f000 fa43 	bl	404454 <_free_r>
  403fce:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403fd2:	2300      	movs	r3, #0
  403fd4:	6323      	str	r3, [r4, #48]	; 0x30
  403fd6:	2300      	movs	r3, #0
  403fd8:	6920      	ldr	r0, [r4, #16]
  403fda:	6063      	str	r3, [r4, #4]
  403fdc:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  403fe0:	6020      	str	r0, [r4, #0]
  403fe2:	e7c5      	b.n	403f70 <__swsetup_r+0x40>
  403fe4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  403fe8:	2309      	movs	r3, #9
  403fea:	602b      	str	r3, [r5, #0]
  403fec:	f04f 30ff 	mov.w	r0, #4294967295
  403ff0:	81a2      	strh	r2, [r4, #12]
  403ff2:	bd38      	pop	{r3, r4, r5, pc}
  403ff4:	2040002c 	.word	0x2040002c

00403ff8 <register_fini>:
  403ff8:	4b02      	ldr	r3, [pc, #8]	; (404004 <register_fini+0xc>)
  403ffa:	b113      	cbz	r3, 404002 <register_fini+0xa>
  403ffc:	4802      	ldr	r0, [pc, #8]	; (404008 <register_fini+0x10>)
  403ffe:	f000 b805 	b.w	40400c <atexit>
  404002:	4770      	bx	lr
  404004:	00000000 	.word	0x00000000
  404008:	00404279 	.word	0x00404279

0040400c <atexit>:
  40400c:	2300      	movs	r3, #0
  40400e:	4601      	mov	r1, r0
  404010:	461a      	mov	r2, r3
  404012:	4618      	mov	r0, r3
  404014:	f001 bb66 	b.w	4056e4 <__register_exitproc>

00404018 <__sflush_r>:
  404018:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  40401c:	b29a      	uxth	r2, r3
  40401e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404022:	460d      	mov	r5, r1
  404024:	0711      	lsls	r1, r2, #28
  404026:	4680      	mov	r8, r0
  404028:	d43a      	bmi.n	4040a0 <__sflush_r+0x88>
  40402a:	686a      	ldr	r2, [r5, #4]
  40402c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  404030:	2a00      	cmp	r2, #0
  404032:	81ab      	strh	r3, [r5, #12]
  404034:	dd6f      	ble.n	404116 <__sflush_r+0xfe>
  404036:	6aac      	ldr	r4, [r5, #40]	; 0x28
  404038:	2c00      	cmp	r4, #0
  40403a:	d049      	beq.n	4040d0 <__sflush_r+0xb8>
  40403c:	2200      	movs	r2, #0
  40403e:	b29b      	uxth	r3, r3
  404040:	f8d8 6000 	ldr.w	r6, [r8]
  404044:	f8c8 2000 	str.w	r2, [r8]
  404048:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  40404c:	d067      	beq.n	40411e <__sflush_r+0x106>
  40404e:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  404050:	075f      	lsls	r7, r3, #29
  404052:	d505      	bpl.n	404060 <__sflush_r+0x48>
  404054:	6869      	ldr	r1, [r5, #4]
  404056:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  404058:	1a52      	subs	r2, r2, r1
  40405a:	b10b      	cbz	r3, 404060 <__sflush_r+0x48>
  40405c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40405e:	1ad2      	subs	r2, r2, r3
  404060:	2300      	movs	r3, #0
  404062:	69e9      	ldr	r1, [r5, #28]
  404064:	4640      	mov	r0, r8
  404066:	47a0      	blx	r4
  404068:	1c44      	adds	r4, r0, #1
  40406a:	d03c      	beq.n	4040e6 <__sflush_r+0xce>
  40406c:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  404070:	692a      	ldr	r2, [r5, #16]
  404072:	602a      	str	r2, [r5, #0]
  404074:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  404078:	2200      	movs	r2, #0
  40407a:	81ab      	strh	r3, [r5, #12]
  40407c:	04db      	lsls	r3, r3, #19
  40407e:	606a      	str	r2, [r5, #4]
  404080:	d447      	bmi.n	404112 <__sflush_r+0xfa>
  404082:	6b29      	ldr	r1, [r5, #48]	; 0x30
  404084:	f8c8 6000 	str.w	r6, [r8]
  404088:	b311      	cbz	r1, 4040d0 <__sflush_r+0xb8>
  40408a:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40408e:	4299      	cmp	r1, r3
  404090:	d002      	beq.n	404098 <__sflush_r+0x80>
  404092:	4640      	mov	r0, r8
  404094:	f000 f9de 	bl	404454 <_free_r>
  404098:	2000      	movs	r0, #0
  40409a:	6328      	str	r0, [r5, #48]	; 0x30
  40409c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4040a0:	692e      	ldr	r6, [r5, #16]
  4040a2:	b1ae      	cbz	r6, 4040d0 <__sflush_r+0xb8>
  4040a4:	682c      	ldr	r4, [r5, #0]
  4040a6:	602e      	str	r6, [r5, #0]
  4040a8:	0791      	lsls	r1, r2, #30
  4040aa:	bf0c      	ite	eq
  4040ac:	696b      	ldreq	r3, [r5, #20]
  4040ae:	2300      	movne	r3, #0
  4040b0:	1ba4      	subs	r4, r4, r6
  4040b2:	60ab      	str	r3, [r5, #8]
  4040b4:	e00a      	b.n	4040cc <__sflush_r+0xb4>
  4040b6:	4623      	mov	r3, r4
  4040b8:	4632      	mov	r2, r6
  4040ba:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  4040bc:	69e9      	ldr	r1, [r5, #28]
  4040be:	4640      	mov	r0, r8
  4040c0:	47b8      	blx	r7
  4040c2:	2800      	cmp	r0, #0
  4040c4:	eba4 0400 	sub.w	r4, r4, r0
  4040c8:	4406      	add	r6, r0
  4040ca:	dd04      	ble.n	4040d6 <__sflush_r+0xbe>
  4040cc:	2c00      	cmp	r4, #0
  4040ce:	dcf2      	bgt.n	4040b6 <__sflush_r+0x9e>
  4040d0:	2000      	movs	r0, #0
  4040d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4040d6:	89ab      	ldrh	r3, [r5, #12]
  4040d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4040dc:	81ab      	strh	r3, [r5, #12]
  4040de:	f04f 30ff 	mov.w	r0, #4294967295
  4040e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4040e6:	f8d8 4000 	ldr.w	r4, [r8]
  4040ea:	2c1d      	cmp	r4, #29
  4040ec:	d8f3      	bhi.n	4040d6 <__sflush_r+0xbe>
  4040ee:	4b19      	ldr	r3, [pc, #100]	; (404154 <__sflush_r+0x13c>)
  4040f0:	40e3      	lsrs	r3, r4
  4040f2:	43db      	mvns	r3, r3
  4040f4:	f013 0301 	ands.w	r3, r3, #1
  4040f8:	d1ed      	bne.n	4040d6 <__sflush_r+0xbe>
  4040fa:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  4040fe:	606b      	str	r3, [r5, #4]
  404100:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  404104:	6929      	ldr	r1, [r5, #16]
  404106:	81ab      	strh	r3, [r5, #12]
  404108:	04da      	lsls	r2, r3, #19
  40410a:	6029      	str	r1, [r5, #0]
  40410c:	d5b9      	bpl.n	404082 <__sflush_r+0x6a>
  40410e:	2c00      	cmp	r4, #0
  404110:	d1b7      	bne.n	404082 <__sflush_r+0x6a>
  404112:	6528      	str	r0, [r5, #80]	; 0x50
  404114:	e7b5      	b.n	404082 <__sflush_r+0x6a>
  404116:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  404118:	2a00      	cmp	r2, #0
  40411a:	dc8c      	bgt.n	404036 <__sflush_r+0x1e>
  40411c:	e7d8      	b.n	4040d0 <__sflush_r+0xb8>
  40411e:	2301      	movs	r3, #1
  404120:	69e9      	ldr	r1, [r5, #28]
  404122:	4640      	mov	r0, r8
  404124:	47a0      	blx	r4
  404126:	1c43      	adds	r3, r0, #1
  404128:	4602      	mov	r2, r0
  40412a:	d002      	beq.n	404132 <__sflush_r+0x11a>
  40412c:	89ab      	ldrh	r3, [r5, #12]
  40412e:	6aac      	ldr	r4, [r5, #40]	; 0x28
  404130:	e78e      	b.n	404050 <__sflush_r+0x38>
  404132:	f8d8 3000 	ldr.w	r3, [r8]
  404136:	2b00      	cmp	r3, #0
  404138:	d0f8      	beq.n	40412c <__sflush_r+0x114>
  40413a:	2b1d      	cmp	r3, #29
  40413c:	d001      	beq.n	404142 <__sflush_r+0x12a>
  40413e:	2b16      	cmp	r3, #22
  404140:	d102      	bne.n	404148 <__sflush_r+0x130>
  404142:	f8c8 6000 	str.w	r6, [r8]
  404146:	e7c3      	b.n	4040d0 <__sflush_r+0xb8>
  404148:	89ab      	ldrh	r3, [r5, #12]
  40414a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40414e:	81ab      	strh	r3, [r5, #12]
  404150:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404154:	20400001 	.word	0x20400001

00404158 <_fflush_r>:
  404158:	b538      	push	{r3, r4, r5, lr}
  40415a:	460d      	mov	r5, r1
  40415c:	4604      	mov	r4, r0
  40415e:	b108      	cbz	r0, 404164 <_fflush_r+0xc>
  404160:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404162:	b1bb      	cbz	r3, 404194 <_fflush_r+0x3c>
  404164:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  404168:	b188      	cbz	r0, 40418e <_fflush_r+0x36>
  40416a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40416c:	07db      	lsls	r3, r3, #31
  40416e:	d401      	bmi.n	404174 <_fflush_r+0x1c>
  404170:	0581      	lsls	r1, r0, #22
  404172:	d517      	bpl.n	4041a4 <_fflush_r+0x4c>
  404174:	4620      	mov	r0, r4
  404176:	4629      	mov	r1, r5
  404178:	f7ff ff4e 	bl	404018 <__sflush_r>
  40417c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40417e:	07da      	lsls	r2, r3, #31
  404180:	4604      	mov	r4, r0
  404182:	d402      	bmi.n	40418a <_fflush_r+0x32>
  404184:	89ab      	ldrh	r3, [r5, #12]
  404186:	059b      	lsls	r3, r3, #22
  404188:	d507      	bpl.n	40419a <_fflush_r+0x42>
  40418a:	4620      	mov	r0, r4
  40418c:	bd38      	pop	{r3, r4, r5, pc}
  40418e:	4604      	mov	r4, r0
  404190:	4620      	mov	r0, r4
  404192:	bd38      	pop	{r3, r4, r5, pc}
  404194:	f000 f838 	bl	404208 <__sinit>
  404198:	e7e4      	b.n	404164 <_fflush_r+0xc>
  40419a:	6da8      	ldr	r0, [r5, #88]	; 0x58
  40419c:	f000 fbf6 	bl	40498c <__retarget_lock_release_recursive>
  4041a0:	4620      	mov	r0, r4
  4041a2:	bd38      	pop	{r3, r4, r5, pc}
  4041a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
  4041a6:	f000 fbef 	bl	404988 <__retarget_lock_acquire_recursive>
  4041aa:	e7e3      	b.n	404174 <_fflush_r+0x1c>

004041ac <_cleanup_r>:
  4041ac:	4901      	ldr	r1, [pc, #4]	; (4041b4 <_cleanup_r+0x8>)
  4041ae:	f000 bbaf 	b.w	404910 <_fwalk_reent>
  4041b2:	bf00      	nop
  4041b4:	004057cd 	.word	0x004057cd

004041b8 <std.isra.0>:
  4041b8:	b510      	push	{r4, lr}
  4041ba:	2300      	movs	r3, #0
  4041bc:	4604      	mov	r4, r0
  4041be:	8181      	strh	r1, [r0, #12]
  4041c0:	81c2      	strh	r2, [r0, #14]
  4041c2:	6003      	str	r3, [r0, #0]
  4041c4:	6043      	str	r3, [r0, #4]
  4041c6:	6083      	str	r3, [r0, #8]
  4041c8:	6643      	str	r3, [r0, #100]	; 0x64
  4041ca:	6103      	str	r3, [r0, #16]
  4041cc:	6143      	str	r3, [r0, #20]
  4041ce:	6183      	str	r3, [r0, #24]
  4041d0:	4619      	mov	r1, r3
  4041d2:	2208      	movs	r2, #8
  4041d4:	305c      	adds	r0, #92	; 0x5c
  4041d6:	f7fe fded 	bl	402db4 <memset>
  4041da:	4807      	ldr	r0, [pc, #28]	; (4041f8 <std.isra.0+0x40>)
  4041dc:	4907      	ldr	r1, [pc, #28]	; (4041fc <std.isra.0+0x44>)
  4041de:	4a08      	ldr	r2, [pc, #32]	; (404200 <std.isra.0+0x48>)
  4041e0:	4b08      	ldr	r3, [pc, #32]	; (404204 <std.isra.0+0x4c>)
  4041e2:	6220      	str	r0, [r4, #32]
  4041e4:	61e4      	str	r4, [r4, #28]
  4041e6:	6261      	str	r1, [r4, #36]	; 0x24
  4041e8:	62a2      	str	r2, [r4, #40]	; 0x28
  4041ea:	62e3      	str	r3, [r4, #44]	; 0x2c
  4041ec:	f104 0058 	add.w	r0, r4, #88	; 0x58
  4041f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4041f4:	f000 bbc4 	b.w	404980 <__retarget_lock_init_recursive>
  4041f8:	00405511 	.word	0x00405511
  4041fc:	00405535 	.word	0x00405535
  404200:	00405571 	.word	0x00405571
  404204:	00405591 	.word	0x00405591

00404208 <__sinit>:
  404208:	b510      	push	{r4, lr}
  40420a:	4604      	mov	r4, r0
  40420c:	4812      	ldr	r0, [pc, #72]	; (404258 <__sinit+0x50>)
  40420e:	f000 fbbb 	bl	404988 <__retarget_lock_acquire_recursive>
  404212:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  404214:	b9d2      	cbnz	r2, 40424c <__sinit+0x44>
  404216:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  40421a:	4810      	ldr	r0, [pc, #64]	; (40425c <__sinit+0x54>)
  40421c:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  404220:	2103      	movs	r1, #3
  404222:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  404226:	63e0      	str	r0, [r4, #60]	; 0x3c
  404228:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  40422c:	6860      	ldr	r0, [r4, #4]
  40422e:	2104      	movs	r1, #4
  404230:	f7ff ffc2 	bl	4041b8 <std.isra.0>
  404234:	2201      	movs	r2, #1
  404236:	2109      	movs	r1, #9
  404238:	68a0      	ldr	r0, [r4, #8]
  40423a:	f7ff ffbd 	bl	4041b8 <std.isra.0>
  40423e:	2202      	movs	r2, #2
  404240:	2112      	movs	r1, #18
  404242:	68e0      	ldr	r0, [r4, #12]
  404244:	f7ff ffb8 	bl	4041b8 <std.isra.0>
  404248:	2301      	movs	r3, #1
  40424a:	63a3      	str	r3, [r4, #56]	; 0x38
  40424c:	4802      	ldr	r0, [pc, #8]	; (404258 <__sinit+0x50>)
  40424e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  404252:	f000 bb9b 	b.w	40498c <__retarget_lock_release_recursive>
  404256:	bf00      	nop
  404258:	204084e8 	.word	0x204084e8
  40425c:	004041ad 	.word	0x004041ad

00404260 <__sfp_lock_acquire>:
  404260:	4801      	ldr	r0, [pc, #4]	; (404268 <__sfp_lock_acquire+0x8>)
  404262:	f000 bb91 	b.w	404988 <__retarget_lock_acquire_recursive>
  404266:	bf00      	nop
  404268:	204084fc 	.word	0x204084fc

0040426c <__sfp_lock_release>:
  40426c:	4801      	ldr	r0, [pc, #4]	; (404274 <__sfp_lock_release+0x8>)
  40426e:	f000 bb8d 	b.w	40498c <__retarget_lock_release_recursive>
  404272:	bf00      	nop
  404274:	204084fc 	.word	0x204084fc

00404278 <__libc_fini_array>:
  404278:	b538      	push	{r3, r4, r5, lr}
  40427a:	4c0a      	ldr	r4, [pc, #40]	; (4042a4 <__libc_fini_array+0x2c>)
  40427c:	4d0a      	ldr	r5, [pc, #40]	; (4042a8 <__libc_fini_array+0x30>)
  40427e:	1b64      	subs	r4, r4, r5
  404280:	10a4      	asrs	r4, r4, #2
  404282:	d00a      	beq.n	40429a <__libc_fini_array+0x22>
  404284:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  404288:	3b01      	subs	r3, #1
  40428a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40428e:	3c01      	subs	r4, #1
  404290:	f855 3904 	ldr.w	r3, [r5], #-4
  404294:	4798      	blx	r3
  404296:	2c00      	cmp	r4, #0
  404298:	d1f9      	bne.n	40428e <__libc_fini_array+0x16>
  40429a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40429e:	f001 bde9 	b.w	405e74 <_fini>
  4042a2:	bf00      	nop
  4042a4:	00405e84 	.word	0x00405e84
  4042a8:	00405e80 	.word	0x00405e80

004042ac <__fputwc>:
  4042ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4042b0:	b082      	sub	sp, #8
  4042b2:	4680      	mov	r8, r0
  4042b4:	4689      	mov	r9, r1
  4042b6:	4614      	mov	r4, r2
  4042b8:	f000 fb54 	bl	404964 <__locale_mb_cur_max>
  4042bc:	2801      	cmp	r0, #1
  4042be:	d036      	beq.n	40432e <__fputwc+0x82>
  4042c0:	464a      	mov	r2, r9
  4042c2:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  4042c6:	a901      	add	r1, sp, #4
  4042c8:	4640      	mov	r0, r8
  4042ca:	f001 f9bd 	bl	405648 <_wcrtomb_r>
  4042ce:	1c42      	adds	r2, r0, #1
  4042d0:	4606      	mov	r6, r0
  4042d2:	d025      	beq.n	404320 <__fputwc+0x74>
  4042d4:	b3a8      	cbz	r0, 404342 <__fputwc+0x96>
  4042d6:	f89d e004 	ldrb.w	lr, [sp, #4]
  4042da:	2500      	movs	r5, #0
  4042dc:	f10d 0a04 	add.w	sl, sp, #4
  4042e0:	e009      	b.n	4042f6 <__fputwc+0x4a>
  4042e2:	6823      	ldr	r3, [r4, #0]
  4042e4:	1c5a      	adds	r2, r3, #1
  4042e6:	6022      	str	r2, [r4, #0]
  4042e8:	f883 e000 	strb.w	lr, [r3]
  4042ec:	3501      	adds	r5, #1
  4042ee:	42b5      	cmp	r5, r6
  4042f0:	d227      	bcs.n	404342 <__fputwc+0x96>
  4042f2:	f815 e00a 	ldrb.w	lr, [r5, sl]
  4042f6:	68a3      	ldr	r3, [r4, #8]
  4042f8:	3b01      	subs	r3, #1
  4042fa:	2b00      	cmp	r3, #0
  4042fc:	60a3      	str	r3, [r4, #8]
  4042fe:	daf0      	bge.n	4042e2 <__fputwc+0x36>
  404300:	69a7      	ldr	r7, [r4, #24]
  404302:	42bb      	cmp	r3, r7
  404304:	4671      	mov	r1, lr
  404306:	4622      	mov	r2, r4
  404308:	4640      	mov	r0, r8
  40430a:	db02      	blt.n	404312 <__fputwc+0x66>
  40430c:	f1be 0f0a 	cmp.w	lr, #10
  404310:	d1e7      	bne.n	4042e2 <__fputwc+0x36>
  404312:	f001 f941 	bl	405598 <__swbuf_r>
  404316:	1c43      	adds	r3, r0, #1
  404318:	d1e8      	bne.n	4042ec <__fputwc+0x40>
  40431a:	b002      	add	sp, #8
  40431c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404320:	89a3      	ldrh	r3, [r4, #12]
  404322:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404326:	81a3      	strh	r3, [r4, #12]
  404328:	b002      	add	sp, #8
  40432a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40432e:	f109 33ff 	add.w	r3, r9, #4294967295
  404332:	2bfe      	cmp	r3, #254	; 0xfe
  404334:	d8c4      	bhi.n	4042c0 <__fputwc+0x14>
  404336:	fa5f fe89 	uxtb.w	lr, r9
  40433a:	4606      	mov	r6, r0
  40433c:	f88d e004 	strb.w	lr, [sp, #4]
  404340:	e7cb      	b.n	4042da <__fputwc+0x2e>
  404342:	4648      	mov	r0, r9
  404344:	b002      	add	sp, #8
  404346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40434a:	bf00      	nop

0040434c <_fputwc_r>:
  40434c:	b530      	push	{r4, r5, lr}
  40434e:	6e53      	ldr	r3, [r2, #100]	; 0x64
  404350:	f013 0f01 	tst.w	r3, #1
  404354:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  404358:	4614      	mov	r4, r2
  40435a:	b083      	sub	sp, #12
  40435c:	4605      	mov	r5, r0
  40435e:	b29a      	uxth	r2, r3
  404360:	d101      	bne.n	404366 <_fputwc_r+0x1a>
  404362:	0590      	lsls	r0, r2, #22
  404364:	d51c      	bpl.n	4043a0 <_fputwc_r+0x54>
  404366:	0490      	lsls	r0, r2, #18
  404368:	d406      	bmi.n	404378 <_fputwc_r+0x2c>
  40436a:	6e62      	ldr	r2, [r4, #100]	; 0x64
  40436c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  404370:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  404374:	81a3      	strh	r3, [r4, #12]
  404376:	6662      	str	r2, [r4, #100]	; 0x64
  404378:	4628      	mov	r0, r5
  40437a:	4622      	mov	r2, r4
  40437c:	f7ff ff96 	bl	4042ac <__fputwc>
  404380:	6e63      	ldr	r3, [r4, #100]	; 0x64
  404382:	07da      	lsls	r2, r3, #31
  404384:	4605      	mov	r5, r0
  404386:	d402      	bmi.n	40438e <_fputwc_r+0x42>
  404388:	89a3      	ldrh	r3, [r4, #12]
  40438a:	059b      	lsls	r3, r3, #22
  40438c:	d502      	bpl.n	404394 <_fputwc_r+0x48>
  40438e:	4628      	mov	r0, r5
  404390:	b003      	add	sp, #12
  404392:	bd30      	pop	{r4, r5, pc}
  404394:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404396:	f000 faf9 	bl	40498c <__retarget_lock_release_recursive>
  40439a:	4628      	mov	r0, r5
  40439c:	b003      	add	sp, #12
  40439e:	bd30      	pop	{r4, r5, pc}
  4043a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4043a2:	9101      	str	r1, [sp, #4]
  4043a4:	f000 faf0 	bl	404988 <__retarget_lock_acquire_recursive>
  4043a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4043ac:	9901      	ldr	r1, [sp, #4]
  4043ae:	b29a      	uxth	r2, r3
  4043b0:	e7d9      	b.n	404366 <_fputwc_r+0x1a>
  4043b2:	bf00      	nop

004043b4 <_malloc_trim_r>:
  4043b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4043b6:	4f24      	ldr	r7, [pc, #144]	; (404448 <_malloc_trim_r+0x94>)
  4043b8:	460c      	mov	r4, r1
  4043ba:	4606      	mov	r6, r0
  4043bc:	f000 fee4 	bl	405188 <__malloc_lock>
  4043c0:	68bb      	ldr	r3, [r7, #8]
  4043c2:	685d      	ldr	r5, [r3, #4]
  4043c4:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  4043c8:	310f      	adds	r1, #15
  4043ca:	f025 0503 	bic.w	r5, r5, #3
  4043ce:	4429      	add	r1, r5
  4043d0:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4043d4:	f021 010f 	bic.w	r1, r1, #15
  4043d8:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4043dc:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4043e0:	db07      	blt.n	4043f2 <_malloc_trim_r+0x3e>
  4043e2:	2100      	movs	r1, #0
  4043e4:	4630      	mov	r0, r6
  4043e6:	f001 f881 	bl	4054ec <_sbrk_r>
  4043ea:	68bb      	ldr	r3, [r7, #8]
  4043ec:	442b      	add	r3, r5
  4043ee:	4298      	cmp	r0, r3
  4043f0:	d004      	beq.n	4043fc <_malloc_trim_r+0x48>
  4043f2:	4630      	mov	r0, r6
  4043f4:	f000 fece 	bl	405194 <__malloc_unlock>
  4043f8:	2000      	movs	r0, #0
  4043fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4043fc:	4261      	negs	r1, r4
  4043fe:	4630      	mov	r0, r6
  404400:	f001 f874 	bl	4054ec <_sbrk_r>
  404404:	3001      	adds	r0, #1
  404406:	d00d      	beq.n	404424 <_malloc_trim_r+0x70>
  404408:	4b10      	ldr	r3, [pc, #64]	; (40444c <_malloc_trim_r+0x98>)
  40440a:	68ba      	ldr	r2, [r7, #8]
  40440c:	6819      	ldr	r1, [r3, #0]
  40440e:	1b2d      	subs	r5, r5, r4
  404410:	f045 0501 	orr.w	r5, r5, #1
  404414:	4630      	mov	r0, r6
  404416:	1b09      	subs	r1, r1, r4
  404418:	6055      	str	r5, [r2, #4]
  40441a:	6019      	str	r1, [r3, #0]
  40441c:	f000 feba 	bl	405194 <__malloc_unlock>
  404420:	2001      	movs	r0, #1
  404422:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404424:	2100      	movs	r1, #0
  404426:	4630      	mov	r0, r6
  404428:	f001 f860 	bl	4054ec <_sbrk_r>
  40442c:	68ba      	ldr	r2, [r7, #8]
  40442e:	1a83      	subs	r3, r0, r2
  404430:	2b0f      	cmp	r3, #15
  404432:	ddde      	ble.n	4043f2 <_malloc_trim_r+0x3e>
  404434:	4c06      	ldr	r4, [pc, #24]	; (404450 <_malloc_trim_r+0x9c>)
  404436:	4905      	ldr	r1, [pc, #20]	; (40444c <_malloc_trim_r+0x98>)
  404438:	6824      	ldr	r4, [r4, #0]
  40443a:	f043 0301 	orr.w	r3, r3, #1
  40443e:	1b00      	subs	r0, r0, r4
  404440:	6053      	str	r3, [r2, #4]
  404442:	6008      	str	r0, [r1, #0]
  404444:	e7d5      	b.n	4043f2 <_malloc_trim_r+0x3e>
  404446:	bf00      	nop
  404448:	204005c8 	.word	0x204005c8
  40444c:	204072a4 	.word	0x204072a4
  404450:	204009d0 	.word	0x204009d0

00404454 <_free_r>:
  404454:	2900      	cmp	r1, #0
  404456:	d044      	beq.n	4044e2 <_free_r+0x8e>
  404458:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40445c:	460d      	mov	r5, r1
  40445e:	4680      	mov	r8, r0
  404460:	f000 fe92 	bl	405188 <__malloc_lock>
  404464:	f855 7c04 	ldr.w	r7, [r5, #-4]
  404468:	4969      	ldr	r1, [pc, #420]	; (404610 <_free_r+0x1bc>)
  40446a:	f027 0301 	bic.w	r3, r7, #1
  40446e:	f1a5 0408 	sub.w	r4, r5, #8
  404472:	18e2      	adds	r2, r4, r3
  404474:	688e      	ldr	r6, [r1, #8]
  404476:	6850      	ldr	r0, [r2, #4]
  404478:	42b2      	cmp	r2, r6
  40447a:	f020 0003 	bic.w	r0, r0, #3
  40447e:	d05e      	beq.n	40453e <_free_r+0xea>
  404480:	07fe      	lsls	r6, r7, #31
  404482:	6050      	str	r0, [r2, #4]
  404484:	d40b      	bmi.n	40449e <_free_r+0x4a>
  404486:	f855 7c08 	ldr.w	r7, [r5, #-8]
  40448a:	1be4      	subs	r4, r4, r7
  40448c:	f101 0e08 	add.w	lr, r1, #8
  404490:	68a5      	ldr	r5, [r4, #8]
  404492:	4575      	cmp	r5, lr
  404494:	443b      	add	r3, r7
  404496:	d06d      	beq.n	404574 <_free_r+0x120>
  404498:	68e7      	ldr	r7, [r4, #12]
  40449a:	60ef      	str	r7, [r5, #12]
  40449c:	60bd      	str	r5, [r7, #8]
  40449e:	1815      	adds	r5, r2, r0
  4044a0:	686d      	ldr	r5, [r5, #4]
  4044a2:	07ed      	lsls	r5, r5, #31
  4044a4:	d53e      	bpl.n	404524 <_free_r+0xd0>
  4044a6:	f043 0201 	orr.w	r2, r3, #1
  4044aa:	6062      	str	r2, [r4, #4]
  4044ac:	50e3      	str	r3, [r4, r3]
  4044ae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4044b2:	d217      	bcs.n	4044e4 <_free_r+0x90>
  4044b4:	08db      	lsrs	r3, r3, #3
  4044b6:	1c58      	adds	r0, r3, #1
  4044b8:	109a      	asrs	r2, r3, #2
  4044ba:	684d      	ldr	r5, [r1, #4]
  4044bc:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  4044c0:	60a7      	str	r7, [r4, #8]
  4044c2:	2301      	movs	r3, #1
  4044c4:	4093      	lsls	r3, r2
  4044c6:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  4044ca:	432b      	orrs	r3, r5
  4044cc:	3a08      	subs	r2, #8
  4044ce:	60e2      	str	r2, [r4, #12]
  4044d0:	604b      	str	r3, [r1, #4]
  4044d2:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  4044d6:	60fc      	str	r4, [r7, #12]
  4044d8:	4640      	mov	r0, r8
  4044da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4044de:	f000 be59 	b.w	405194 <__malloc_unlock>
  4044e2:	4770      	bx	lr
  4044e4:	0a5a      	lsrs	r2, r3, #9
  4044e6:	2a04      	cmp	r2, #4
  4044e8:	d852      	bhi.n	404590 <_free_r+0x13c>
  4044ea:	099a      	lsrs	r2, r3, #6
  4044ec:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4044f0:	00ff      	lsls	r7, r7, #3
  4044f2:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4044f6:	19c8      	adds	r0, r1, r7
  4044f8:	59ca      	ldr	r2, [r1, r7]
  4044fa:	3808      	subs	r0, #8
  4044fc:	4290      	cmp	r0, r2
  4044fe:	d04f      	beq.n	4045a0 <_free_r+0x14c>
  404500:	6851      	ldr	r1, [r2, #4]
  404502:	f021 0103 	bic.w	r1, r1, #3
  404506:	428b      	cmp	r3, r1
  404508:	d232      	bcs.n	404570 <_free_r+0x11c>
  40450a:	6892      	ldr	r2, [r2, #8]
  40450c:	4290      	cmp	r0, r2
  40450e:	d1f7      	bne.n	404500 <_free_r+0xac>
  404510:	68c3      	ldr	r3, [r0, #12]
  404512:	60a0      	str	r0, [r4, #8]
  404514:	60e3      	str	r3, [r4, #12]
  404516:	609c      	str	r4, [r3, #8]
  404518:	60c4      	str	r4, [r0, #12]
  40451a:	4640      	mov	r0, r8
  40451c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404520:	f000 be38 	b.w	405194 <__malloc_unlock>
  404524:	6895      	ldr	r5, [r2, #8]
  404526:	4f3b      	ldr	r7, [pc, #236]	; (404614 <_free_r+0x1c0>)
  404528:	42bd      	cmp	r5, r7
  40452a:	4403      	add	r3, r0
  40452c:	d040      	beq.n	4045b0 <_free_r+0x15c>
  40452e:	68d0      	ldr	r0, [r2, #12]
  404530:	60e8      	str	r0, [r5, #12]
  404532:	f043 0201 	orr.w	r2, r3, #1
  404536:	6085      	str	r5, [r0, #8]
  404538:	6062      	str	r2, [r4, #4]
  40453a:	50e3      	str	r3, [r4, r3]
  40453c:	e7b7      	b.n	4044ae <_free_r+0x5a>
  40453e:	07ff      	lsls	r7, r7, #31
  404540:	4403      	add	r3, r0
  404542:	d407      	bmi.n	404554 <_free_r+0x100>
  404544:	f855 2c08 	ldr.w	r2, [r5, #-8]
  404548:	1aa4      	subs	r4, r4, r2
  40454a:	4413      	add	r3, r2
  40454c:	68a0      	ldr	r0, [r4, #8]
  40454e:	68e2      	ldr	r2, [r4, #12]
  404550:	60c2      	str	r2, [r0, #12]
  404552:	6090      	str	r0, [r2, #8]
  404554:	4a30      	ldr	r2, [pc, #192]	; (404618 <_free_r+0x1c4>)
  404556:	6812      	ldr	r2, [r2, #0]
  404558:	f043 0001 	orr.w	r0, r3, #1
  40455c:	4293      	cmp	r3, r2
  40455e:	6060      	str	r0, [r4, #4]
  404560:	608c      	str	r4, [r1, #8]
  404562:	d3b9      	bcc.n	4044d8 <_free_r+0x84>
  404564:	4b2d      	ldr	r3, [pc, #180]	; (40461c <_free_r+0x1c8>)
  404566:	4640      	mov	r0, r8
  404568:	6819      	ldr	r1, [r3, #0]
  40456a:	f7ff ff23 	bl	4043b4 <_malloc_trim_r>
  40456e:	e7b3      	b.n	4044d8 <_free_r+0x84>
  404570:	4610      	mov	r0, r2
  404572:	e7cd      	b.n	404510 <_free_r+0xbc>
  404574:	1811      	adds	r1, r2, r0
  404576:	6849      	ldr	r1, [r1, #4]
  404578:	07c9      	lsls	r1, r1, #31
  40457a:	d444      	bmi.n	404606 <_free_r+0x1b2>
  40457c:	6891      	ldr	r1, [r2, #8]
  40457e:	68d2      	ldr	r2, [r2, #12]
  404580:	60ca      	str	r2, [r1, #12]
  404582:	4403      	add	r3, r0
  404584:	f043 0001 	orr.w	r0, r3, #1
  404588:	6091      	str	r1, [r2, #8]
  40458a:	6060      	str	r0, [r4, #4]
  40458c:	50e3      	str	r3, [r4, r3]
  40458e:	e7a3      	b.n	4044d8 <_free_r+0x84>
  404590:	2a14      	cmp	r2, #20
  404592:	d816      	bhi.n	4045c2 <_free_r+0x16e>
  404594:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  404598:	00ff      	lsls	r7, r7, #3
  40459a:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40459e:	e7aa      	b.n	4044f6 <_free_r+0xa2>
  4045a0:	10aa      	asrs	r2, r5, #2
  4045a2:	2301      	movs	r3, #1
  4045a4:	684d      	ldr	r5, [r1, #4]
  4045a6:	4093      	lsls	r3, r2
  4045a8:	432b      	orrs	r3, r5
  4045aa:	604b      	str	r3, [r1, #4]
  4045ac:	4603      	mov	r3, r0
  4045ae:	e7b0      	b.n	404512 <_free_r+0xbe>
  4045b0:	f043 0201 	orr.w	r2, r3, #1
  4045b4:	614c      	str	r4, [r1, #20]
  4045b6:	610c      	str	r4, [r1, #16]
  4045b8:	60e5      	str	r5, [r4, #12]
  4045ba:	60a5      	str	r5, [r4, #8]
  4045bc:	6062      	str	r2, [r4, #4]
  4045be:	50e3      	str	r3, [r4, r3]
  4045c0:	e78a      	b.n	4044d8 <_free_r+0x84>
  4045c2:	2a54      	cmp	r2, #84	; 0x54
  4045c4:	d806      	bhi.n	4045d4 <_free_r+0x180>
  4045c6:	0b1a      	lsrs	r2, r3, #12
  4045c8:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  4045cc:	00ff      	lsls	r7, r7, #3
  4045ce:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  4045d2:	e790      	b.n	4044f6 <_free_r+0xa2>
  4045d4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4045d8:	d806      	bhi.n	4045e8 <_free_r+0x194>
  4045da:	0bda      	lsrs	r2, r3, #15
  4045dc:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4045e0:	00ff      	lsls	r7, r7, #3
  4045e2:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4045e6:	e786      	b.n	4044f6 <_free_r+0xa2>
  4045e8:	f240 5054 	movw	r0, #1364	; 0x554
  4045ec:	4282      	cmp	r2, r0
  4045ee:	d806      	bhi.n	4045fe <_free_r+0x1aa>
  4045f0:	0c9a      	lsrs	r2, r3, #18
  4045f2:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4045f6:	00ff      	lsls	r7, r7, #3
  4045f8:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4045fc:	e77b      	b.n	4044f6 <_free_r+0xa2>
  4045fe:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  404602:	257e      	movs	r5, #126	; 0x7e
  404604:	e777      	b.n	4044f6 <_free_r+0xa2>
  404606:	f043 0101 	orr.w	r1, r3, #1
  40460a:	6061      	str	r1, [r4, #4]
  40460c:	6013      	str	r3, [r2, #0]
  40460e:	e763      	b.n	4044d8 <_free_r+0x84>
  404610:	204005c8 	.word	0x204005c8
  404614:	204005d0 	.word	0x204005d0
  404618:	204009d4 	.word	0x204009d4
  40461c:	204072d4 	.word	0x204072d4

00404620 <__sfvwrite_r>:
  404620:	6893      	ldr	r3, [r2, #8]
  404622:	2b00      	cmp	r3, #0
  404624:	d073      	beq.n	40470e <__sfvwrite_r+0xee>
  404626:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40462a:	898b      	ldrh	r3, [r1, #12]
  40462c:	b083      	sub	sp, #12
  40462e:	460c      	mov	r4, r1
  404630:	0719      	lsls	r1, r3, #28
  404632:	9000      	str	r0, [sp, #0]
  404634:	4616      	mov	r6, r2
  404636:	d526      	bpl.n	404686 <__sfvwrite_r+0x66>
  404638:	6922      	ldr	r2, [r4, #16]
  40463a:	b322      	cbz	r2, 404686 <__sfvwrite_r+0x66>
  40463c:	f013 0002 	ands.w	r0, r3, #2
  404640:	6835      	ldr	r5, [r6, #0]
  404642:	d02c      	beq.n	40469e <__sfvwrite_r+0x7e>
  404644:	f04f 0900 	mov.w	r9, #0
  404648:	4fb0      	ldr	r7, [pc, #704]	; (40490c <__sfvwrite_r+0x2ec>)
  40464a:	46c8      	mov	r8, r9
  40464c:	46b2      	mov	sl, r6
  40464e:	45b8      	cmp	r8, r7
  404650:	4643      	mov	r3, r8
  404652:	464a      	mov	r2, r9
  404654:	bf28      	it	cs
  404656:	463b      	movcs	r3, r7
  404658:	9800      	ldr	r0, [sp, #0]
  40465a:	f1b8 0f00 	cmp.w	r8, #0
  40465e:	d050      	beq.n	404702 <__sfvwrite_r+0xe2>
  404660:	69e1      	ldr	r1, [r4, #28]
  404662:	6a66      	ldr	r6, [r4, #36]	; 0x24
  404664:	47b0      	blx	r6
  404666:	2800      	cmp	r0, #0
  404668:	dd58      	ble.n	40471c <__sfvwrite_r+0xfc>
  40466a:	f8da 3008 	ldr.w	r3, [sl, #8]
  40466e:	1a1b      	subs	r3, r3, r0
  404670:	4481      	add	r9, r0
  404672:	eba8 0800 	sub.w	r8, r8, r0
  404676:	f8ca 3008 	str.w	r3, [sl, #8]
  40467a:	2b00      	cmp	r3, #0
  40467c:	d1e7      	bne.n	40464e <__sfvwrite_r+0x2e>
  40467e:	2000      	movs	r0, #0
  404680:	b003      	add	sp, #12
  404682:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404686:	4621      	mov	r1, r4
  404688:	9800      	ldr	r0, [sp, #0]
  40468a:	f7ff fc51 	bl	403f30 <__swsetup_r>
  40468e:	2800      	cmp	r0, #0
  404690:	f040 8133 	bne.w	4048fa <__sfvwrite_r+0x2da>
  404694:	89a3      	ldrh	r3, [r4, #12]
  404696:	6835      	ldr	r5, [r6, #0]
  404698:	f013 0002 	ands.w	r0, r3, #2
  40469c:	d1d2      	bne.n	404644 <__sfvwrite_r+0x24>
  40469e:	f013 0901 	ands.w	r9, r3, #1
  4046a2:	d145      	bne.n	404730 <__sfvwrite_r+0x110>
  4046a4:	464f      	mov	r7, r9
  4046a6:	9601      	str	r6, [sp, #4]
  4046a8:	b337      	cbz	r7, 4046f8 <__sfvwrite_r+0xd8>
  4046aa:	059a      	lsls	r2, r3, #22
  4046ac:	f8d4 8008 	ldr.w	r8, [r4, #8]
  4046b0:	f140 8083 	bpl.w	4047ba <__sfvwrite_r+0x19a>
  4046b4:	4547      	cmp	r7, r8
  4046b6:	46c3      	mov	fp, r8
  4046b8:	f0c0 80ab 	bcc.w	404812 <__sfvwrite_r+0x1f2>
  4046bc:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4046c0:	f040 80ac 	bne.w	40481c <__sfvwrite_r+0x1fc>
  4046c4:	6820      	ldr	r0, [r4, #0]
  4046c6:	46ba      	mov	sl, r7
  4046c8:	465a      	mov	r2, fp
  4046ca:	4649      	mov	r1, r9
  4046cc:	f000 fcf8 	bl	4050c0 <memmove>
  4046d0:	68a2      	ldr	r2, [r4, #8]
  4046d2:	6823      	ldr	r3, [r4, #0]
  4046d4:	eba2 0208 	sub.w	r2, r2, r8
  4046d8:	445b      	add	r3, fp
  4046da:	60a2      	str	r2, [r4, #8]
  4046dc:	6023      	str	r3, [r4, #0]
  4046de:	9a01      	ldr	r2, [sp, #4]
  4046e0:	6893      	ldr	r3, [r2, #8]
  4046e2:	eba3 030a 	sub.w	r3, r3, sl
  4046e6:	44d1      	add	r9, sl
  4046e8:	eba7 070a 	sub.w	r7, r7, sl
  4046ec:	6093      	str	r3, [r2, #8]
  4046ee:	2b00      	cmp	r3, #0
  4046f0:	d0c5      	beq.n	40467e <__sfvwrite_r+0x5e>
  4046f2:	89a3      	ldrh	r3, [r4, #12]
  4046f4:	2f00      	cmp	r7, #0
  4046f6:	d1d8      	bne.n	4046aa <__sfvwrite_r+0x8a>
  4046f8:	f8d5 9000 	ldr.w	r9, [r5]
  4046fc:	686f      	ldr	r7, [r5, #4]
  4046fe:	3508      	adds	r5, #8
  404700:	e7d2      	b.n	4046a8 <__sfvwrite_r+0x88>
  404702:	f8d5 9000 	ldr.w	r9, [r5]
  404706:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40470a:	3508      	adds	r5, #8
  40470c:	e79f      	b.n	40464e <__sfvwrite_r+0x2e>
  40470e:	2000      	movs	r0, #0
  404710:	4770      	bx	lr
  404712:	4621      	mov	r1, r4
  404714:	9800      	ldr	r0, [sp, #0]
  404716:	f7ff fd1f 	bl	404158 <_fflush_r>
  40471a:	b370      	cbz	r0, 40477a <__sfvwrite_r+0x15a>
  40471c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404720:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404724:	f04f 30ff 	mov.w	r0, #4294967295
  404728:	81a3      	strh	r3, [r4, #12]
  40472a:	b003      	add	sp, #12
  40472c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404730:	4681      	mov	r9, r0
  404732:	4633      	mov	r3, r6
  404734:	464e      	mov	r6, r9
  404736:	46a8      	mov	r8, r5
  404738:	469a      	mov	sl, r3
  40473a:	464d      	mov	r5, r9
  40473c:	b34e      	cbz	r6, 404792 <__sfvwrite_r+0x172>
  40473e:	b380      	cbz	r0, 4047a2 <__sfvwrite_r+0x182>
  404740:	6820      	ldr	r0, [r4, #0]
  404742:	6923      	ldr	r3, [r4, #16]
  404744:	6962      	ldr	r2, [r4, #20]
  404746:	45b1      	cmp	r9, r6
  404748:	46cb      	mov	fp, r9
  40474a:	bf28      	it	cs
  40474c:	46b3      	movcs	fp, r6
  40474e:	4298      	cmp	r0, r3
  404750:	465f      	mov	r7, fp
  404752:	d904      	bls.n	40475e <__sfvwrite_r+0x13e>
  404754:	68a3      	ldr	r3, [r4, #8]
  404756:	4413      	add	r3, r2
  404758:	459b      	cmp	fp, r3
  40475a:	f300 80a6 	bgt.w	4048aa <__sfvwrite_r+0x28a>
  40475e:	4593      	cmp	fp, r2
  404760:	db4b      	blt.n	4047fa <__sfvwrite_r+0x1da>
  404762:	4613      	mov	r3, r2
  404764:	6a67      	ldr	r7, [r4, #36]	; 0x24
  404766:	69e1      	ldr	r1, [r4, #28]
  404768:	9800      	ldr	r0, [sp, #0]
  40476a:	462a      	mov	r2, r5
  40476c:	47b8      	blx	r7
  40476e:	1e07      	subs	r7, r0, #0
  404770:	ddd4      	ble.n	40471c <__sfvwrite_r+0xfc>
  404772:	ebb9 0907 	subs.w	r9, r9, r7
  404776:	d0cc      	beq.n	404712 <__sfvwrite_r+0xf2>
  404778:	2001      	movs	r0, #1
  40477a:	f8da 3008 	ldr.w	r3, [sl, #8]
  40477e:	1bdb      	subs	r3, r3, r7
  404780:	443d      	add	r5, r7
  404782:	1bf6      	subs	r6, r6, r7
  404784:	f8ca 3008 	str.w	r3, [sl, #8]
  404788:	2b00      	cmp	r3, #0
  40478a:	f43f af78 	beq.w	40467e <__sfvwrite_r+0x5e>
  40478e:	2e00      	cmp	r6, #0
  404790:	d1d5      	bne.n	40473e <__sfvwrite_r+0x11e>
  404792:	f108 0308 	add.w	r3, r8, #8
  404796:	e913 0060 	ldmdb	r3, {r5, r6}
  40479a:	4698      	mov	r8, r3
  40479c:	3308      	adds	r3, #8
  40479e:	2e00      	cmp	r6, #0
  4047a0:	d0f9      	beq.n	404796 <__sfvwrite_r+0x176>
  4047a2:	4632      	mov	r2, r6
  4047a4:	210a      	movs	r1, #10
  4047a6:	4628      	mov	r0, r5
  4047a8:	f000 fc3a 	bl	405020 <memchr>
  4047ac:	2800      	cmp	r0, #0
  4047ae:	f000 80a1 	beq.w	4048f4 <__sfvwrite_r+0x2d4>
  4047b2:	3001      	adds	r0, #1
  4047b4:	eba0 0905 	sub.w	r9, r0, r5
  4047b8:	e7c2      	b.n	404740 <__sfvwrite_r+0x120>
  4047ba:	6820      	ldr	r0, [r4, #0]
  4047bc:	6923      	ldr	r3, [r4, #16]
  4047be:	4298      	cmp	r0, r3
  4047c0:	d802      	bhi.n	4047c8 <__sfvwrite_r+0x1a8>
  4047c2:	6963      	ldr	r3, [r4, #20]
  4047c4:	429f      	cmp	r7, r3
  4047c6:	d25d      	bcs.n	404884 <__sfvwrite_r+0x264>
  4047c8:	45b8      	cmp	r8, r7
  4047ca:	bf28      	it	cs
  4047cc:	46b8      	movcs	r8, r7
  4047ce:	4642      	mov	r2, r8
  4047d0:	4649      	mov	r1, r9
  4047d2:	f000 fc75 	bl	4050c0 <memmove>
  4047d6:	68a3      	ldr	r3, [r4, #8]
  4047d8:	6822      	ldr	r2, [r4, #0]
  4047da:	eba3 0308 	sub.w	r3, r3, r8
  4047de:	4442      	add	r2, r8
  4047e0:	60a3      	str	r3, [r4, #8]
  4047e2:	6022      	str	r2, [r4, #0]
  4047e4:	b10b      	cbz	r3, 4047ea <__sfvwrite_r+0x1ca>
  4047e6:	46c2      	mov	sl, r8
  4047e8:	e779      	b.n	4046de <__sfvwrite_r+0xbe>
  4047ea:	4621      	mov	r1, r4
  4047ec:	9800      	ldr	r0, [sp, #0]
  4047ee:	f7ff fcb3 	bl	404158 <_fflush_r>
  4047f2:	2800      	cmp	r0, #0
  4047f4:	d192      	bne.n	40471c <__sfvwrite_r+0xfc>
  4047f6:	46c2      	mov	sl, r8
  4047f8:	e771      	b.n	4046de <__sfvwrite_r+0xbe>
  4047fa:	465a      	mov	r2, fp
  4047fc:	4629      	mov	r1, r5
  4047fe:	f000 fc5f 	bl	4050c0 <memmove>
  404802:	68a2      	ldr	r2, [r4, #8]
  404804:	6823      	ldr	r3, [r4, #0]
  404806:	eba2 020b 	sub.w	r2, r2, fp
  40480a:	445b      	add	r3, fp
  40480c:	60a2      	str	r2, [r4, #8]
  40480e:	6023      	str	r3, [r4, #0]
  404810:	e7af      	b.n	404772 <__sfvwrite_r+0x152>
  404812:	6820      	ldr	r0, [r4, #0]
  404814:	46b8      	mov	r8, r7
  404816:	46ba      	mov	sl, r7
  404818:	46bb      	mov	fp, r7
  40481a:	e755      	b.n	4046c8 <__sfvwrite_r+0xa8>
  40481c:	6962      	ldr	r2, [r4, #20]
  40481e:	6820      	ldr	r0, [r4, #0]
  404820:	6921      	ldr	r1, [r4, #16]
  404822:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  404826:	eba0 0a01 	sub.w	sl, r0, r1
  40482a:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  40482e:	f10a 0001 	add.w	r0, sl, #1
  404832:	ea4f 0868 	mov.w	r8, r8, asr #1
  404836:	4438      	add	r0, r7
  404838:	4540      	cmp	r0, r8
  40483a:	4642      	mov	r2, r8
  40483c:	bf84      	itt	hi
  40483e:	4680      	movhi	r8, r0
  404840:	4642      	movhi	r2, r8
  404842:	055b      	lsls	r3, r3, #21
  404844:	d544      	bpl.n	4048d0 <__sfvwrite_r+0x2b0>
  404846:	4611      	mov	r1, r2
  404848:	9800      	ldr	r0, [sp, #0]
  40484a:	f000 f921 	bl	404a90 <_malloc_r>
  40484e:	4683      	mov	fp, r0
  404850:	2800      	cmp	r0, #0
  404852:	d055      	beq.n	404900 <__sfvwrite_r+0x2e0>
  404854:	4652      	mov	r2, sl
  404856:	6921      	ldr	r1, [r4, #16]
  404858:	f7fe fa12 	bl	402c80 <memcpy>
  40485c:	89a3      	ldrh	r3, [r4, #12]
  40485e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  404862:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404866:	81a3      	strh	r3, [r4, #12]
  404868:	eb0b 000a 	add.w	r0, fp, sl
  40486c:	eba8 030a 	sub.w	r3, r8, sl
  404870:	f8c4 b010 	str.w	fp, [r4, #16]
  404874:	f8c4 8014 	str.w	r8, [r4, #20]
  404878:	6020      	str	r0, [r4, #0]
  40487a:	60a3      	str	r3, [r4, #8]
  40487c:	46b8      	mov	r8, r7
  40487e:	46ba      	mov	sl, r7
  404880:	46bb      	mov	fp, r7
  404882:	e721      	b.n	4046c8 <__sfvwrite_r+0xa8>
  404884:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  404888:	42b9      	cmp	r1, r7
  40488a:	bf28      	it	cs
  40488c:	4639      	movcs	r1, r7
  40488e:	464a      	mov	r2, r9
  404890:	fb91 f1f3 	sdiv	r1, r1, r3
  404894:	9800      	ldr	r0, [sp, #0]
  404896:	6a66      	ldr	r6, [r4, #36]	; 0x24
  404898:	fb03 f301 	mul.w	r3, r3, r1
  40489c:	69e1      	ldr	r1, [r4, #28]
  40489e:	47b0      	blx	r6
  4048a0:	f1b0 0a00 	subs.w	sl, r0, #0
  4048a4:	f73f af1b 	bgt.w	4046de <__sfvwrite_r+0xbe>
  4048a8:	e738      	b.n	40471c <__sfvwrite_r+0xfc>
  4048aa:	461a      	mov	r2, r3
  4048ac:	4629      	mov	r1, r5
  4048ae:	9301      	str	r3, [sp, #4]
  4048b0:	f000 fc06 	bl	4050c0 <memmove>
  4048b4:	6822      	ldr	r2, [r4, #0]
  4048b6:	9b01      	ldr	r3, [sp, #4]
  4048b8:	9800      	ldr	r0, [sp, #0]
  4048ba:	441a      	add	r2, r3
  4048bc:	6022      	str	r2, [r4, #0]
  4048be:	4621      	mov	r1, r4
  4048c0:	f7ff fc4a 	bl	404158 <_fflush_r>
  4048c4:	9b01      	ldr	r3, [sp, #4]
  4048c6:	2800      	cmp	r0, #0
  4048c8:	f47f af28 	bne.w	40471c <__sfvwrite_r+0xfc>
  4048cc:	461f      	mov	r7, r3
  4048ce:	e750      	b.n	404772 <__sfvwrite_r+0x152>
  4048d0:	9800      	ldr	r0, [sp, #0]
  4048d2:	f000 fc65 	bl	4051a0 <_realloc_r>
  4048d6:	4683      	mov	fp, r0
  4048d8:	2800      	cmp	r0, #0
  4048da:	d1c5      	bne.n	404868 <__sfvwrite_r+0x248>
  4048dc:	9d00      	ldr	r5, [sp, #0]
  4048de:	6921      	ldr	r1, [r4, #16]
  4048e0:	4628      	mov	r0, r5
  4048e2:	f7ff fdb7 	bl	404454 <_free_r>
  4048e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4048ea:	220c      	movs	r2, #12
  4048ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4048f0:	602a      	str	r2, [r5, #0]
  4048f2:	e715      	b.n	404720 <__sfvwrite_r+0x100>
  4048f4:	f106 0901 	add.w	r9, r6, #1
  4048f8:	e722      	b.n	404740 <__sfvwrite_r+0x120>
  4048fa:	f04f 30ff 	mov.w	r0, #4294967295
  4048fe:	e6bf      	b.n	404680 <__sfvwrite_r+0x60>
  404900:	9a00      	ldr	r2, [sp, #0]
  404902:	230c      	movs	r3, #12
  404904:	6013      	str	r3, [r2, #0]
  404906:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40490a:	e709      	b.n	404720 <__sfvwrite_r+0x100>
  40490c:	7ffffc00 	.word	0x7ffffc00

00404910 <_fwalk_reent>:
  404910:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404914:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  404918:	d01f      	beq.n	40495a <_fwalk_reent+0x4a>
  40491a:	4688      	mov	r8, r1
  40491c:	4606      	mov	r6, r0
  40491e:	f04f 0900 	mov.w	r9, #0
  404922:	687d      	ldr	r5, [r7, #4]
  404924:	68bc      	ldr	r4, [r7, #8]
  404926:	3d01      	subs	r5, #1
  404928:	d411      	bmi.n	40494e <_fwalk_reent+0x3e>
  40492a:	89a3      	ldrh	r3, [r4, #12]
  40492c:	2b01      	cmp	r3, #1
  40492e:	f105 35ff 	add.w	r5, r5, #4294967295
  404932:	d908      	bls.n	404946 <_fwalk_reent+0x36>
  404934:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  404938:	3301      	adds	r3, #1
  40493a:	4621      	mov	r1, r4
  40493c:	4630      	mov	r0, r6
  40493e:	d002      	beq.n	404946 <_fwalk_reent+0x36>
  404940:	47c0      	blx	r8
  404942:	ea49 0900 	orr.w	r9, r9, r0
  404946:	1c6b      	adds	r3, r5, #1
  404948:	f104 0468 	add.w	r4, r4, #104	; 0x68
  40494c:	d1ed      	bne.n	40492a <_fwalk_reent+0x1a>
  40494e:	683f      	ldr	r7, [r7, #0]
  404950:	2f00      	cmp	r7, #0
  404952:	d1e6      	bne.n	404922 <_fwalk_reent+0x12>
  404954:	4648      	mov	r0, r9
  404956:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40495a:	46b9      	mov	r9, r7
  40495c:	4648      	mov	r0, r9
  40495e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404962:	bf00      	nop

00404964 <__locale_mb_cur_max>:
  404964:	4b04      	ldr	r3, [pc, #16]	; (404978 <__locale_mb_cur_max+0x14>)
  404966:	4a05      	ldr	r2, [pc, #20]	; (40497c <__locale_mb_cur_max+0x18>)
  404968:	681b      	ldr	r3, [r3, #0]
  40496a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  40496c:	2b00      	cmp	r3, #0
  40496e:	bf08      	it	eq
  404970:	4613      	moveq	r3, r2
  404972:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  404976:	4770      	bx	lr
  404978:	2040002c 	.word	0x2040002c
  40497c:	2040045c 	.word	0x2040045c

00404980 <__retarget_lock_init_recursive>:
  404980:	4770      	bx	lr
  404982:	bf00      	nop

00404984 <__retarget_lock_close_recursive>:
  404984:	4770      	bx	lr
  404986:	bf00      	nop

00404988 <__retarget_lock_acquire_recursive>:
  404988:	4770      	bx	lr
  40498a:	bf00      	nop

0040498c <__retarget_lock_release_recursive>:
  40498c:	4770      	bx	lr
  40498e:	bf00      	nop

00404990 <__swhatbuf_r>:
  404990:	b570      	push	{r4, r5, r6, lr}
  404992:	460c      	mov	r4, r1
  404994:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404998:	2900      	cmp	r1, #0
  40499a:	b090      	sub	sp, #64	; 0x40
  40499c:	4615      	mov	r5, r2
  40499e:	461e      	mov	r6, r3
  4049a0:	db14      	blt.n	4049cc <__swhatbuf_r+0x3c>
  4049a2:	aa01      	add	r2, sp, #4
  4049a4:	f000 ff74 	bl	405890 <_fstat_r>
  4049a8:	2800      	cmp	r0, #0
  4049aa:	db0f      	blt.n	4049cc <__swhatbuf_r+0x3c>
  4049ac:	9a02      	ldr	r2, [sp, #8]
  4049ae:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  4049b2:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  4049b6:	fab2 f282 	clz	r2, r2
  4049ba:	0952      	lsrs	r2, r2, #5
  4049bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4049c0:	f44f 6000 	mov.w	r0, #2048	; 0x800
  4049c4:	6032      	str	r2, [r6, #0]
  4049c6:	602b      	str	r3, [r5, #0]
  4049c8:	b010      	add	sp, #64	; 0x40
  4049ca:	bd70      	pop	{r4, r5, r6, pc}
  4049cc:	89a2      	ldrh	r2, [r4, #12]
  4049ce:	2300      	movs	r3, #0
  4049d0:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  4049d4:	6033      	str	r3, [r6, #0]
  4049d6:	d004      	beq.n	4049e2 <__swhatbuf_r+0x52>
  4049d8:	2240      	movs	r2, #64	; 0x40
  4049da:	4618      	mov	r0, r3
  4049dc:	602a      	str	r2, [r5, #0]
  4049de:	b010      	add	sp, #64	; 0x40
  4049e0:	bd70      	pop	{r4, r5, r6, pc}
  4049e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4049e6:	602b      	str	r3, [r5, #0]
  4049e8:	b010      	add	sp, #64	; 0x40
  4049ea:	bd70      	pop	{r4, r5, r6, pc}

004049ec <__smakebuf_r>:
  4049ec:	898a      	ldrh	r2, [r1, #12]
  4049ee:	0792      	lsls	r2, r2, #30
  4049f0:	460b      	mov	r3, r1
  4049f2:	d506      	bpl.n	404a02 <__smakebuf_r+0x16>
  4049f4:	f101 0243 	add.w	r2, r1, #67	; 0x43
  4049f8:	2101      	movs	r1, #1
  4049fa:	601a      	str	r2, [r3, #0]
  4049fc:	611a      	str	r2, [r3, #16]
  4049fe:	6159      	str	r1, [r3, #20]
  404a00:	4770      	bx	lr
  404a02:	b5f0      	push	{r4, r5, r6, r7, lr}
  404a04:	b083      	sub	sp, #12
  404a06:	ab01      	add	r3, sp, #4
  404a08:	466a      	mov	r2, sp
  404a0a:	460c      	mov	r4, r1
  404a0c:	4606      	mov	r6, r0
  404a0e:	f7ff ffbf 	bl	404990 <__swhatbuf_r>
  404a12:	9900      	ldr	r1, [sp, #0]
  404a14:	4605      	mov	r5, r0
  404a16:	4630      	mov	r0, r6
  404a18:	f000 f83a 	bl	404a90 <_malloc_r>
  404a1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404a20:	b1d8      	cbz	r0, 404a5a <__smakebuf_r+0x6e>
  404a22:	9a01      	ldr	r2, [sp, #4]
  404a24:	4f15      	ldr	r7, [pc, #84]	; (404a7c <__smakebuf_r+0x90>)
  404a26:	9900      	ldr	r1, [sp, #0]
  404a28:	63f7      	str	r7, [r6, #60]	; 0x3c
  404a2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404a2e:	81a3      	strh	r3, [r4, #12]
  404a30:	6020      	str	r0, [r4, #0]
  404a32:	6120      	str	r0, [r4, #16]
  404a34:	6161      	str	r1, [r4, #20]
  404a36:	b91a      	cbnz	r2, 404a40 <__smakebuf_r+0x54>
  404a38:	432b      	orrs	r3, r5
  404a3a:	81a3      	strh	r3, [r4, #12]
  404a3c:	b003      	add	sp, #12
  404a3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404a40:	4630      	mov	r0, r6
  404a42:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  404a46:	f000 ff37 	bl	4058b8 <_isatty_r>
  404a4a:	b1a0      	cbz	r0, 404a76 <__smakebuf_r+0x8a>
  404a4c:	89a3      	ldrh	r3, [r4, #12]
  404a4e:	f023 0303 	bic.w	r3, r3, #3
  404a52:	f043 0301 	orr.w	r3, r3, #1
  404a56:	b21b      	sxth	r3, r3
  404a58:	e7ee      	b.n	404a38 <__smakebuf_r+0x4c>
  404a5a:	059a      	lsls	r2, r3, #22
  404a5c:	d4ee      	bmi.n	404a3c <__smakebuf_r+0x50>
  404a5e:	f023 0303 	bic.w	r3, r3, #3
  404a62:	f104 0243 	add.w	r2, r4, #67	; 0x43
  404a66:	f043 0302 	orr.w	r3, r3, #2
  404a6a:	2101      	movs	r1, #1
  404a6c:	81a3      	strh	r3, [r4, #12]
  404a6e:	6022      	str	r2, [r4, #0]
  404a70:	6122      	str	r2, [r4, #16]
  404a72:	6161      	str	r1, [r4, #20]
  404a74:	e7e2      	b.n	404a3c <__smakebuf_r+0x50>
  404a76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404a7a:	e7dd      	b.n	404a38 <__smakebuf_r+0x4c>
  404a7c:	004041ad 	.word	0x004041ad

00404a80 <malloc>:
  404a80:	4b02      	ldr	r3, [pc, #8]	; (404a8c <malloc+0xc>)
  404a82:	4601      	mov	r1, r0
  404a84:	6818      	ldr	r0, [r3, #0]
  404a86:	f000 b803 	b.w	404a90 <_malloc_r>
  404a8a:	bf00      	nop
  404a8c:	2040002c 	.word	0x2040002c

00404a90 <_malloc_r>:
  404a90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404a94:	f101 060b 	add.w	r6, r1, #11
  404a98:	2e16      	cmp	r6, #22
  404a9a:	b083      	sub	sp, #12
  404a9c:	4605      	mov	r5, r0
  404a9e:	f240 809e 	bls.w	404bde <_malloc_r+0x14e>
  404aa2:	f036 0607 	bics.w	r6, r6, #7
  404aa6:	f100 80bd 	bmi.w	404c24 <_malloc_r+0x194>
  404aaa:	42b1      	cmp	r1, r6
  404aac:	f200 80ba 	bhi.w	404c24 <_malloc_r+0x194>
  404ab0:	f000 fb6a 	bl	405188 <__malloc_lock>
  404ab4:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  404ab8:	f0c0 8293 	bcc.w	404fe2 <_malloc_r+0x552>
  404abc:	0a73      	lsrs	r3, r6, #9
  404abe:	f000 80b8 	beq.w	404c32 <_malloc_r+0x1a2>
  404ac2:	2b04      	cmp	r3, #4
  404ac4:	f200 8179 	bhi.w	404dba <_malloc_r+0x32a>
  404ac8:	09b3      	lsrs	r3, r6, #6
  404aca:	f103 0039 	add.w	r0, r3, #57	; 0x39
  404ace:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  404ad2:	00c3      	lsls	r3, r0, #3
  404ad4:	4fbf      	ldr	r7, [pc, #764]	; (404dd4 <_malloc_r+0x344>)
  404ad6:	443b      	add	r3, r7
  404ad8:	f1a3 0108 	sub.w	r1, r3, #8
  404adc:	685c      	ldr	r4, [r3, #4]
  404ade:	42a1      	cmp	r1, r4
  404ae0:	d106      	bne.n	404af0 <_malloc_r+0x60>
  404ae2:	e00c      	b.n	404afe <_malloc_r+0x6e>
  404ae4:	2a00      	cmp	r2, #0
  404ae6:	f280 80aa 	bge.w	404c3e <_malloc_r+0x1ae>
  404aea:	68e4      	ldr	r4, [r4, #12]
  404aec:	42a1      	cmp	r1, r4
  404aee:	d006      	beq.n	404afe <_malloc_r+0x6e>
  404af0:	6863      	ldr	r3, [r4, #4]
  404af2:	f023 0303 	bic.w	r3, r3, #3
  404af6:	1b9a      	subs	r2, r3, r6
  404af8:	2a0f      	cmp	r2, #15
  404afa:	ddf3      	ble.n	404ae4 <_malloc_r+0x54>
  404afc:	4670      	mov	r0, lr
  404afe:	693c      	ldr	r4, [r7, #16]
  404b00:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 404de8 <_malloc_r+0x358>
  404b04:	4574      	cmp	r4, lr
  404b06:	f000 81ab 	beq.w	404e60 <_malloc_r+0x3d0>
  404b0a:	6863      	ldr	r3, [r4, #4]
  404b0c:	f023 0303 	bic.w	r3, r3, #3
  404b10:	1b9a      	subs	r2, r3, r6
  404b12:	2a0f      	cmp	r2, #15
  404b14:	f300 8190 	bgt.w	404e38 <_malloc_r+0x3a8>
  404b18:	2a00      	cmp	r2, #0
  404b1a:	f8c7 e014 	str.w	lr, [r7, #20]
  404b1e:	f8c7 e010 	str.w	lr, [r7, #16]
  404b22:	f280 809d 	bge.w	404c60 <_malloc_r+0x1d0>
  404b26:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404b2a:	f080 8161 	bcs.w	404df0 <_malloc_r+0x360>
  404b2e:	08db      	lsrs	r3, r3, #3
  404b30:	f103 0c01 	add.w	ip, r3, #1
  404b34:	1099      	asrs	r1, r3, #2
  404b36:	687a      	ldr	r2, [r7, #4]
  404b38:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  404b3c:	f8c4 8008 	str.w	r8, [r4, #8]
  404b40:	2301      	movs	r3, #1
  404b42:	408b      	lsls	r3, r1
  404b44:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  404b48:	4313      	orrs	r3, r2
  404b4a:	3908      	subs	r1, #8
  404b4c:	60e1      	str	r1, [r4, #12]
  404b4e:	607b      	str	r3, [r7, #4]
  404b50:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  404b54:	f8c8 400c 	str.w	r4, [r8, #12]
  404b58:	1082      	asrs	r2, r0, #2
  404b5a:	2401      	movs	r4, #1
  404b5c:	4094      	lsls	r4, r2
  404b5e:	429c      	cmp	r4, r3
  404b60:	f200 808b 	bhi.w	404c7a <_malloc_r+0x1ea>
  404b64:	421c      	tst	r4, r3
  404b66:	d106      	bne.n	404b76 <_malloc_r+0xe6>
  404b68:	f020 0003 	bic.w	r0, r0, #3
  404b6c:	0064      	lsls	r4, r4, #1
  404b6e:	421c      	tst	r4, r3
  404b70:	f100 0004 	add.w	r0, r0, #4
  404b74:	d0fa      	beq.n	404b6c <_malloc_r+0xdc>
  404b76:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  404b7a:	46cc      	mov	ip, r9
  404b7c:	4680      	mov	r8, r0
  404b7e:	f8dc 300c 	ldr.w	r3, [ip, #12]
  404b82:	459c      	cmp	ip, r3
  404b84:	d107      	bne.n	404b96 <_malloc_r+0x106>
  404b86:	e16d      	b.n	404e64 <_malloc_r+0x3d4>
  404b88:	2a00      	cmp	r2, #0
  404b8a:	f280 817b 	bge.w	404e84 <_malloc_r+0x3f4>
  404b8e:	68db      	ldr	r3, [r3, #12]
  404b90:	459c      	cmp	ip, r3
  404b92:	f000 8167 	beq.w	404e64 <_malloc_r+0x3d4>
  404b96:	6859      	ldr	r1, [r3, #4]
  404b98:	f021 0103 	bic.w	r1, r1, #3
  404b9c:	1b8a      	subs	r2, r1, r6
  404b9e:	2a0f      	cmp	r2, #15
  404ba0:	ddf2      	ble.n	404b88 <_malloc_r+0xf8>
  404ba2:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  404ba6:	f8d3 8008 	ldr.w	r8, [r3, #8]
  404baa:	9300      	str	r3, [sp, #0]
  404bac:	199c      	adds	r4, r3, r6
  404bae:	4628      	mov	r0, r5
  404bb0:	f046 0601 	orr.w	r6, r6, #1
  404bb4:	f042 0501 	orr.w	r5, r2, #1
  404bb8:	605e      	str	r6, [r3, #4]
  404bba:	f8c8 c00c 	str.w	ip, [r8, #12]
  404bbe:	f8cc 8008 	str.w	r8, [ip, #8]
  404bc2:	617c      	str	r4, [r7, #20]
  404bc4:	613c      	str	r4, [r7, #16]
  404bc6:	f8c4 e00c 	str.w	lr, [r4, #12]
  404bca:	f8c4 e008 	str.w	lr, [r4, #8]
  404bce:	6065      	str	r5, [r4, #4]
  404bd0:	505a      	str	r2, [r3, r1]
  404bd2:	f000 fadf 	bl	405194 <__malloc_unlock>
  404bd6:	9b00      	ldr	r3, [sp, #0]
  404bd8:	f103 0408 	add.w	r4, r3, #8
  404bdc:	e01e      	b.n	404c1c <_malloc_r+0x18c>
  404bde:	2910      	cmp	r1, #16
  404be0:	d820      	bhi.n	404c24 <_malloc_r+0x194>
  404be2:	f000 fad1 	bl	405188 <__malloc_lock>
  404be6:	2610      	movs	r6, #16
  404be8:	2318      	movs	r3, #24
  404bea:	2002      	movs	r0, #2
  404bec:	4f79      	ldr	r7, [pc, #484]	; (404dd4 <_malloc_r+0x344>)
  404bee:	443b      	add	r3, r7
  404bf0:	f1a3 0208 	sub.w	r2, r3, #8
  404bf4:	685c      	ldr	r4, [r3, #4]
  404bf6:	4294      	cmp	r4, r2
  404bf8:	f000 813d 	beq.w	404e76 <_malloc_r+0x3e6>
  404bfc:	6863      	ldr	r3, [r4, #4]
  404bfe:	68e1      	ldr	r1, [r4, #12]
  404c00:	68a6      	ldr	r6, [r4, #8]
  404c02:	f023 0303 	bic.w	r3, r3, #3
  404c06:	4423      	add	r3, r4
  404c08:	4628      	mov	r0, r5
  404c0a:	685a      	ldr	r2, [r3, #4]
  404c0c:	60f1      	str	r1, [r6, #12]
  404c0e:	f042 0201 	orr.w	r2, r2, #1
  404c12:	608e      	str	r6, [r1, #8]
  404c14:	605a      	str	r2, [r3, #4]
  404c16:	f000 fabd 	bl	405194 <__malloc_unlock>
  404c1a:	3408      	adds	r4, #8
  404c1c:	4620      	mov	r0, r4
  404c1e:	b003      	add	sp, #12
  404c20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404c24:	2400      	movs	r4, #0
  404c26:	230c      	movs	r3, #12
  404c28:	4620      	mov	r0, r4
  404c2a:	602b      	str	r3, [r5, #0]
  404c2c:	b003      	add	sp, #12
  404c2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404c32:	2040      	movs	r0, #64	; 0x40
  404c34:	f44f 7300 	mov.w	r3, #512	; 0x200
  404c38:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  404c3c:	e74a      	b.n	404ad4 <_malloc_r+0x44>
  404c3e:	4423      	add	r3, r4
  404c40:	68e1      	ldr	r1, [r4, #12]
  404c42:	685a      	ldr	r2, [r3, #4]
  404c44:	68a6      	ldr	r6, [r4, #8]
  404c46:	f042 0201 	orr.w	r2, r2, #1
  404c4a:	60f1      	str	r1, [r6, #12]
  404c4c:	4628      	mov	r0, r5
  404c4e:	608e      	str	r6, [r1, #8]
  404c50:	605a      	str	r2, [r3, #4]
  404c52:	f000 fa9f 	bl	405194 <__malloc_unlock>
  404c56:	3408      	adds	r4, #8
  404c58:	4620      	mov	r0, r4
  404c5a:	b003      	add	sp, #12
  404c5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404c60:	4423      	add	r3, r4
  404c62:	4628      	mov	r0, r5
  404c64:	685a      	ldr	r2, [r3, #4]
  404c66:	f042 0201 	orr.w	r2, r2, #1
  404c6a:	605a      	str	r2, [r3, #4]
  404c6c:	f000 fa92 	bl	405194 <__malloc_unlock>
  404c70:	3408      	adds	r4, #8
  404c72:	4620      	mov	r0, r4
  404c74:	b003      	add	sp, #12
  404c76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404c7a:	68bc      	ldr	r4, [r7, #8]
  404c7c:	6863      	ldr	r3, [r4, #4]
  404c7e:	f023 0803 	bic.w	r8, r3, #3
  404c82:	45b0      	cmp	r8, r6
  404c84:	d304      	bcc.n	404c90 <_malloc_r+0x200>
  404c86:	eba8 0306 	sub.w	r3, r8, r6
  404c8a:	2b0f      	cmp	r3, #15
  404c8c:	f300 8085 	bgt.w	404d9a <_malloc_r+0x30a>
  404c90:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404dec <_malloc_r+0x35c>
  404c94:	4b50      	ldr	r3, [pc, #320]	; (404dd8 <_malloc_r+0x348>)
  404c96:	f8d9 2000 	ldr.w	r2, [r9]
  404c9a:	681b      	ldr	r3, [r3, #0]
  404c9c:	3201      	adds	r2, #1
  404c9e:	4433      	add	r3, r6
  404ca0:	eb04 0a08 	add.w	sl, r4, r8
  404ca4:	f000 8155 	beq.w	404f52 <_malloc_r+0x4c2>
  404ca8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  404cac:	330f      	adds	r3, #15
  404cae:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  404cb2:	f02b 0b0f 	bic.w	fp, fp, #15
  404cb6:	4659      	mov	r1, fp
  404cb8:	4628      	mov	r0, r5
  404cba:	f000 fc17 	bl	4054ec <_sbrk_r>
  404cbe:	1c41      	adds	r1, r0, #1
  404cc0:	4602      	mov	r2, r0
  404cc2:	f000 80fc 	beq.w	404ebe <_malloc_r+0x42e>
  404cc6:	4582      	cmp	sl, r0
  404cc8:	f200 80f7 	bhi.w	404eba <_malloc_r+0x42a>
  404ccc:	4b43      	ldr	r3, [pc, #268]	; (404ddc <_malloc_r+0x34c>)
  404cce:	6819      	ldr	r1, [r3, #0]
  404cd0:	4459      	add	r1, fp
  404cd2:	6019      	str	r1, [r3, #0]
  404cd4:	f000 814d 	beq.w	404f72 <_malloc_r+0x4e2>
  404cd8:	f8d9 0000 	ldr.w	r0, [r9]
  404cdc:	3001      	adds	r0, #1
  404cde:	bf1b      	ittet	ne
  404ce0:	eba2 0a0a 	subne.w	sl, r2, sl
  404ce4:	4451      	addne	r1, sl
  404ce6:	f8c9 2000 	streq.w	r2, [r9]
  404cea:	6019      	strne	r1, [r3, #0]
  404cec:	f012 0107 	ands.w	r1, r2, #7
  404cf0:	f000 8115 	beq.w	404f1e <_malloc_r+0x48e>
  404cf4:	f1c1 0008 	rsb	r0, r1, #8
  404cf8:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404cfc:	4402      	add	r2, r0
  404cfe:	3108      	adds	r1, #8
  404d00:	eb02 090b 	add.w	r9, r2, fp
  404d04:	f3c9 090b 	ubfx	r9, r9, #0, #12
  404d08:	eba1 0909 	sub.w	r9, r1, r9
  404d0c:	4649      	mov	r1, r9
  404d0e:	4628      	mov	r0, r5
  404d10:	9301      	str	r3, [sp, #4]
  404d12:	9200      	str	r2, [sp, #0]
  404d14:	f000 fbea 	bl	4054ec <_sbrk_r>
  404d18:	1c43      	adds	r3, r0, #1
  404d1a:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404d1e:	f000 8143 	beq.w	404fa8 <_malloc_r+0x518>
  404d22:	1a80      	subs	r0, r0, r2
  404d24:	4448      	add	r0, r9
  404d26:	f040 0001 	orr.w	r0, r0, #1
  404d2a:	6819      	ldr	r1, [r3, #0]
  404d2c:	60ba      	str	r2, [r7, #8]
  404d2e:	4449      	add	r1, r9
  404d30:	42bc      	cmp	r4, r7
  404d32:	6050      	str	r0, [r2, #4]
  404d34:	6019      	str	r1, [r3, #0]
  404d36:	d017      	beq.n	404d68 <_malloc_r+0x2d8>
  404d38:	f1b8 0f0f 	cmp.w	r8, #15
  404d3c:	f240 80fb 	bls.w	404f36 <_malloc_r+0x4a6>
  404d40:	6860      	ldr	r0, [r4, #4]
  404d42:	f1a8 020c 	sub.w	r2, r8, #12
  404d46:	f022 0207 	bic.w	r2, r2, #7
  404d4a:	eb04 0e02 	add.w	lr, r4, r2
  404d4e:	f000 0001 	and.w	r0, r0, #1
  404d52:	f04f 0c05 	mov.w	ip, #5
  404d56:	4310      	orrs	r0, r2
  404d58:	2a0f      	cmp	r2, #15
  404d5a:	6060      	str	r0, [r4, #4]
  404d5c:	f8ce c004 	str.w	ip, [lr, #4]
  404d60:	f8ce c008 	str.w	ip, [lr, #8]
  404d64:	f200 8117 	bhi.w	404f96 <_malloc_r+0x506>
  404d68:	4b1d      	ldr	r3, [pc, #116]	; (404de0 <_malloc_r+0x350>)
  404d6a:	68bc      	ldr	r4, [r7, #8]
  404d6c:	681a      	ldr	r2, [r3, #0]
  404d6e:	4291      	cmp	r1, r2
  404d70:	bf88      	it	hi
  404d72:	6019      	strhi	r1, [r3, #0]
  404d74:	4b1b      	ldr	r3, [pc, #108]	; (404de4 <_malloc_r+0x354>)
  404d76:	681a      	ldr	r2, [r3, #0]
  404d78:	4291      	cmp	r1, r2
  404d7a:	6862      	ldr	r2, [r4, #4]
  404d7c:	bf88      	it	hi
  404d7e:	6019      	strhi	r1, [r3, #0]
  404d80:	f022 0203 	bic.w	r2, r2, #3
  404d84:	4296      	cmp	r6, r2
  404d86:	eba2 0306 	sub.w	r3, r2, r6
  404d8a:	d801      	bhi.n	404d90 <_malloc_r+0x300>
  404d8c:	2b0f      	cmp	r3, #15
  404d8e:	dc04      	bgt.n	404d9a <_malloc_r+0x30a>
  404d90:	4628      	mov	r0, r5
  404d92:	f000 f9ff 	bl	405194 <__malloc_unlock>
  404d96:	2400      	movs	r4, #0
  404d98:	e740      	b.n	404c1c <_malloc_r+0x18c>
  404d9a:	19a2      	adds	r2, r4, r6
  404d9c:	f043 0301 	orr.w	r3, r3, #1
  404da0:	f046 0601 	orr.w	r6, r6, #1
  404da4:	6066      	str	r6, [r4, #4]
  404da6:	4628      	mov	r0, r5
  404da8:	60ba      	str	r2, [r7, #8]
  404daa:	6053      	str	r3, [r2, #4]
  404dac:	f000 f9f2 	bl	405194 <__malloc_unlock>
  404db0:	3408      	adds	r4, #8
  404db2:	4620      	mov	r0, r4
  404db4:	b003      	add	sp, #12
  404db6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404dba:	2b14      	cmp	r3, #20
  404dbc:	d971      	bls.n	404ea2 <_malloc_r+0x412>
  404dbe:	2b54      	cmp	r3, #84	; 0x54
  404dc0:	f200 80a3 	bhi.w	404f0a <_malloc_r+0x47a>
  404dc4:	0b33      	lsrs	r3, r6, #12
  404dc6:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  404dca:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  404dce:	00c3      	lsls	r3, r0, #3
  404dd0:	e680      	b.n	404ad4 <_malloc_r+0x44>
  404dd2:	bf00      	nop
  404dd4:	204005c8 	.word	0x204005c8
  404dd8:	204072d4 	.word	0x204072d4
  404ddc:	204072a4 	.word	0x204072a4
  404de0:	204072cc 	.word	0x204072cc
  404de4:	204072d0 	.word	0x204072d0
  404de8:	204005d0 	.word	0x204005d0
  404dec:	204009d0 	.word	0x204009d0
  404df0:	0a5a      	lsrs	r2, r3, #9
  404df2:	2a04      	cmp	r2, #4
  404df4:	d95b      	bls.n	404eae <_malloc_r+0x41e>
  404df6:	2a14      	cmp	r2, #20
  404df8:	f200 80ae 	bhi.w	404f58 <_malloc_r+0x4c8>
  404dfc:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404e00:	00c9      	lsls	r1, r1, #3
  404e02:	325b      	adds	r2, #91	; 0x5b
  404e04:	eb07 0c01 	add.w	ip, r7, r1
  404e08:	5879      	ldr	r1, [r7, r1]
  404e0a:	f1ac 0c08 	sub.w	ip, ip, #8
  404e0e:	458c      	cmp	ip, r1
  404e10:	f000 8088 	beq.w	404f24 <_malloc_r+0x494>
  404e14:	684a      	ldr	r2, [r1, #4]
  404e16:	f022 0203 	bic.w	r2, r2, #3
  404e1a:	4293      	cmp	r3, r2
  404e1c:	d273      	bcs.n	404f06 <_malloc_r+0x476>
  404e1e:	6889      	ldr	r1, [r1, #8]
  404e20:	458c      	cmp	ip, r1
  404e22:	d1f7      	bne.n	404e14 <_malloc_r+0x384>
  404e24:	f8dc 200c 	ldr.w	r2, [ip, #12]
  404e28:	687b      	ldr	r3, [r7, #4]
  404e2a:	60e2      	str	r2, [r4, #12]
  404e2c:	f8c4 c008 	str.w	ip, [r4, #8]
  404e30:	6094      	str	r4, [r2, #8]
  404e32:	f8cc 400c 	str.w	r4, [ip, #12]
  404e36:	e68f      	b.n	404b58 <_malloc_r+0xc8>
  404e38:	19a1      	adds	r1, r4, r6
  404e3a:	f046 0c01 	orr.w	ip, r6, #1
  404e3e:	f042 0601 	orr.w	r6, r2, #1
  404e42:	f8c4 c004 	str.w	ip, [r4, #4]
  404e46:	4628      	mov	r0, r5
  404e48:	6179      	str	r1, [r7, #20]
  404e4a:	6139      	str	r1, [r7, #16]
  404e4c:	f8c1 e00c 	str.w	lr, [r1, #12]
  404e50:	f8c1 e008 	str.w	lr, [r1, #8]
  404e54:	604e      	str	r6, [r1, #4]
  404e56:	50e2      	str	r2, [r4, r3]
  404e58:	f000 f99c 	bl	405194 <__malloc_unlock>
  404e5c:	3408      	adds	r4, #8
  404e5e:	e6dd      	b.n	404c1c <_malloc_r+0x18c>
  404e60:	687b      	ldr	r3, [r7, #4]
  404e62:	e679      	b.n	404b58 <_malloc_r+0xc8>
  404e64:	f108 0801 	add.w	r8, r8, #1
  404e68:	f018 0f03 	tst.w	r8, #3
  404e6c:	f10c 0c08 	add.w	ip, ip, #8
  404e70:	f47f ae85 	bne.w	404b7e <_malloc_r+0xee>
  404e74:	e02d      	b.n	404ed2 <_malloc_r+0x442>
  404e76:	68dc      	ldr	r4, [r3, #12]
  404e78:	42a3      	cmp	r3, r4
  404e7a:	bf08      	it	eq
  404e7c:	3002      	addeq	r0, #2
  404e7e:	f43f ae3e 	beq.w	404afe <_malloc_r+0x6e>
  404e82:	e6bb      	b.n	404bfc <_malloc_r+0x16c>
  404e84:	4419      	add	r1, r3
  404e86:	461c      	mov	r4, r3
  404e88:	684a      	ldr	r2, [r1, #4]
  404e8a:	68db      	ldr	r3, [r3, #12]
  404e8c:	f854 6f08 	ldr.w	r6, [r4, #8]!
  404e90:	f042 0201 	orr.w	r2, r2, #1
  404e94:	604a      	str	r2, [r1, #4]
  404e96:	4628      	mov	r0, r5
  404e98:	60f3      	str	r3, [r6, #12]
  404e9a:	609e      	str	r6, [r3, #8]
  404e9c:	f000 f97a 	bl	405194 <__malloc_unlock>
  404ea0:	e6bc      	b.n	404c1c <_malloc_r+0x18c>
  404ea2:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  404ea6:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  404eaa:	00c3      	lsls	r3, r0, #3
  404eac:	e612      	b.n	404ad4 <_malloc_r+0x44>
  404eae:	099a      	lsrs	r2, r3, #6
  404eb0:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404eb4:	00c9      	lsls	r1, r1, #3
  404eb6:	3238      	adds	r2, #56	; 0x38
  404eb8:	e7a4      	b.n	404e04 <_malloc_r+0x374>
  404eba:	42bc      	cmp	r4, r7
  404ebc:	d054      	beq.n	404f68 <_malloc_r+0x4d8>
  404ebe:	68bc      	ldr	r4, [r7, #8]
  404ec0:	6862      	ldr	r2, [r4, #4]
  404ec2:	f022 0203 	bic.w	r2, r2, #3
  404ec6:	e75d      	b.n	404d84 <_malloc_r+0x2f4>
  404ec8:	f859 3908 	ldr.w	r3, [r9], #-8
  404ecc:	4599      	cmp	r9, r3
  404ece:	f040 8086 	bne.w	404fde <_malloc_r+0x54e>
  404ed2:	f010 0f03 	tst.w	r0, #3
  404ed6:	f100 30ff 	add.w	r0, r0, #4294967295
  404eda:	d1f5      	bne.n	404ec8 <_malloc_r+0x438>
  404edc:	687b      	ldr	r3, [r7, #4]
  404ede:	ea23 0304 	bic.w	r3, r3, r4
  404ee2:	607b      	str	r3, [r7, #4]
  404ee4:	0064      	lsls	r4, r4, #1
  404ee6:	429c      	cmp	r4, r3
  404ee8:	f63f aec7 	bhi.w	404c7a <_malloc_r+0x1ea>
  404eec:	2c00      	cmp	r4, #0
  404eee:	f43f aec4 	beq.w	404c7a <_malloc_r+0x1ea>
  404ef2:	421c      	tst	r4, r3
  404ef4:	4640      	mov	r0, r8
  404ef6:	f47f ae3e 	bne.w	404b76 <_malloc_r+0xe6>
  404efa:	0064      	lsls	r4, r4, #1
  404efc:	421c      	tst	r4, r3
  404efe:	f100 0004 	add.w	r0, r0, #4
  404f02:	d0fa      	beq.n	404efa <_malloc_r+0x46a>
  404f04:	e637      	b.n	404b76 <_malloc_r+0xe6>
  404f06:	468c      	mov	ip, r1
  404f08:	e78c      	b.n	404e24 <_malloc_r+0x394>
  404f0a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  404f0e:	d815      	bhi.n	404f3c <_malloc_r+0x4ac>
  404f10:	0bf3      	lsrs	r3, r6, #15
  404f12:	f103 0078 	add.w	r0, r3, #120	; 0x78
  404f16:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  404f1a:	00c3      	lsls	r3, r0, #3
  404f1c:	e5da      	b.n	404ad4 <_malloc_r+0x44>
  404f1e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404f22:	e6ed      	b.n	404d00 <_malloc_r+0x270>
  404f24:	687b      	ldr	r3, [r7, #4]
  404f26:	1092      	asrs	r2, r2, #2
  404f28:	2101      	movs	r1, #1
  404f2a:	fa01 f202 	lsl.w	r2, r1, r2
  404f2e:	4313      	orrs	r3, r2
  404f30:	607b      	str	r3, [r7, #4]
  404f32:	4662      	mov	r2, ip
  404f34:	e779      	b.n	404e2a <_malloc_r+0x39a>
  404f36:	2301      	movs	r3, #1
  404f38:	6053      	str	r3, [r2, #4]
  404f3a:	e729      	b.n	404d90 <_malloc_r+0x300>
  404f3c:	f240 5254 	movw	r2, #1364	; 0x554
  404f40:	4293      	cmp	r3, r2
  404f42:	d822      	bhi.n	404f8a <_malloc_r+0x4fa>
  404f44:	0cb3      	lsrs	r3, r6, #18
  404f46:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  404f4a:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  404f4e:	00c3      	lsls	r3, r0, #3
  404f50:	e5c0      	b.n	404ad4 <_malloc_r+0x44>
  404f52:	f103 0b10 	add.w	fp, r3, #16
  404f56:	e6ae      	b.n	404cb6 <_malloc_r+0x226>
  404f58:	2a54      	cmp	r2, #84	; 0x54
  404f5a:	d829      	bhi.n	404fb0 <_malloc_r+0x520>
  404f5c:	0b1a      	lsrs	r2, r3, #12
  404f5e:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  404f62:	00c9      	lsls	r1, r1, #3
  404f64:	326e      	adds	r2, #110	; 0x6e
  404f66:	e74d      	b.n	404e04 <_malloc_r+0x374>
  404f68:	4b20      	ldr	r3, [pc, #128]	; (404fec <_malloc_r+0x55c>)
  404f6a:	6819      	ldr	r1, [r3, #0]
  404f6c:	4459      	add	r1, fp
  404f6e:	6019      	str	r1, [r3, #0]
  404f70:	e6b2      	b.n	404cd8 <_malloc_r+0x248>
  404f72:	f3ca 000b 	ubfx	r0, sl, #0, #12
  404f76:	2800      	cmp	r0, #0
  404f78:	f47f aeae 	bne.w	404cd8 <_malloc_r+0x248>
  404f7c:	eb08 030b 	add.w	r3, r8, fp
  404f80:	68ba      	ldr	r2, [r7, #8]
  404f82:	f043 0301 	orr.w	r3, r3, #1
  404f86:	6053      	str	r3, [r2, #4]
  404f88:	e6ee      	b.n	404d68 <_malloc_r+0x2d8>
  404f8a:	207f      	movs	r0, #127	; 0x7f
  404f8c:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  404f90:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  404f94:	e59e      	b.n	404ad4 <_malloc_r+0x44>
  404f96:	f104 0108 	add.w	r1, r4, #8
  404f9a:	4628      	mov	r0, r5
  404f9c:	9300      	str	r3, [sp, #0]
  404f9e:	f7ff fa59 	bl	404454 <_free_r>
  404fa2:	9b00      	ldr	r3, [sp, #0]
  404fa4:	6819      	ldr	r1, [r3, #0]
  404fa6:	e6df      	b.n	404d68 <_malloc_r+0x2d8>
  404fa8:	2001      	movs	r0, #1
  404faa:	f04f 0900 	mov.w	r9, #0
  404fae:	e6bc      	b.n	404d2a <_malloc_r+0x29a>
  404fb0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404fb4:	d805      	bhi.n	404fc2 <_malloc_r+0x532>
  404fb6:	0bda      	lsrs	r2, r3, #15
  404fb8:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404fbc:	00c9      	lsls	r1, r1, #3
  404fbe:	3277      	adds	r2, #119	; 0x77
  404fc0:	e720      	b.n	404e04 <_malloc_r+0x374>
  404fc2:	f240 5154 	movw	r1, #1364	; 0x554
  404fc6:	428a      	cmp	r2, r1
  404fc8:	d805      	bhi.n	404fd6 <_malloc_r+0x546>
  404fca:	0c9a      	lsrs	r2, r3, #18
  404fcc:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  404fd0:	00c9      	lsls	r1, r1, #3
  404fd2:	327c      	adds	r2, #124	; 0x7c
  404fd4:	e716      	b.n	404e04 <_malloc_r+0x374>
  404fd6:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  404fda:	227e      	movs	r2, #126	; 0x7e
  404fdc:	e712      	b.n	404e04 <_malloc_r+0x374>
  404fde:	687b      	ldr	r3, [r7, #4]
  404fe0:	e780      	b.n	404ee4 <_malloc_r+0x454>
  404fe2:	08f0      	lsrs	r0, r6, #3
  404fe4:	f106 0308 	add.w	r3, r6, #8
  404fe8:	e600      	b.n	404bec <_malloc_r+0x15c>
  404fea:	bf00      	nop
  404fec:	204072a4 	.word	0x204072a4

00404ff0 <__ascii_mbtowc>:
  404ff0:	b082      	sub	sp, #8
  404ff2:	b149      	cbz	r1, 405008 <__ascii_mbtowc+0x18>
  404ff4:	b15a      	cbz	r2, 40500e <__ascii_mbtowc+0x1e>
  404ff6:	b16b      	cbz	r3, 405014 <__ascii_mbtowc+0x24>
  404ff8:	7813      	ldrb	r3, [r2, #0]
  404ffa:	600b      	str	r3, [r1, #0]
  404ffc:	7812      	ldrb	r2, [r2, #0]
  404ffe:	1c10      	adds	r0, r2, #0
  405000:	bf18      	it	ne
  405002:	2001      	movne	r0, #1
  405004:	b002      	add	sp, #8
  405006:	4770      	bx	lr
  405008:	a901      	add	r1, sp, #4
  40500a:	2a00      	cmp	r2, #0
  40500c:	d1f3      	bne.n	404ff6 <__ascii_mbtowc+0x6>
  40500e:	4610      	mov	r0, r2
  405010:	b002      	add	sp, #8
  405012:	4770      	bx	lr
  405014:	f06f 0001 	mvn.w	r0, #1
  405018:	e7f4      	b.n	405004 <__ascii_mbtowc+0x14>
  40501a:	bf00      	nop
  40501c:	0000      	movs	r0, r0
	...

00405020 <memchr>:
  405020:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  405024:	2a10      	cmp	r2, #16
  405026:	db2b      	blt.n	405080 <memchr+0x60>
  405028:	f010 0f07 	tst.w	r0, #7
  40502c:	d008      	beq.n	405040 <memchr+0x20>
  40502e:	f810 3b01 	ldrb.w	r3, [r0], #1
  405032:	3a01      	subs	r2, #1
  405034:	428b      	cmp	r3, r1
  405036:	d02d      	beq.n	405094 <memchr+0x74>
  405038:	f010 0f07 	tst.w	r0, #7
  40503c:	b342      	cbz	r2, 405090 <memchr+0x70>
  40503e:	d1f6      	bne.n	40502e <memchr+0xe>
  405040:	b4f0      	push	{r4, r5, r6, r7}
  405042:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  405046:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40504a:	f022 0407 	bic.w	r4, r2, #7
  40504e:	f07f 0700 	mvns.w	r7, #0
  405052:	2300      	movs	r3, #0
  405054:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  405058:	3c08      	subs	r4, #8
  40505a:	ea85 0501 	eor.w	r5, r5, r1
  40505e:	ea86 0601 	eor.w	r6, r6, r1
  405062:	fa85 f547 	uadd8	r5, r5, r7
  405066:	faa3 f587 	sel	r5, r3, r7
  40506a:	fa86 f647 	uadd8	r6, r6, r7
  40506e:	faa5 f687 	sel	r6, r5, r7
  405072:	b98e      	cbnz	r6, 405098 <memchr+0x78>
  405074:	d1ee      	bne.n	405054 <memchr+0x34>
  405076:	bcf0      	pop	{r4, r5, r6, r7}
  405078:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40507c:	f002 0207 	and.w	r2, r2, #7
  405080:	b132      	cbz	r2, 405090 <memchr+0x70>
  405082:	f810 3b01 	ldrb.w	r3, [r0], #1
  405086:	3a01      	subs	r2, #1
  405088:	ea83 0301 	eor.w	r3, r3, r1
  40508c:	b113      	cbz	r3, 405094 <memchr+0x74>
  40508e:	d1f8      	bne.n	405082 <memchr+0x62>
  405090:	2000      	movs	r0, #0
  405092:	4770      	bx	lr
  405094:	3801      	subs	r0, #1
  405096:	4770      	bx	lr
  405098:	2d00      	cmp	r5, #0
  40509a:	bf06      	itte	eq
  40509c:	4635      	moveq	r5, r6
  40509e:	3803      	subeq	r0, #3
  4050a0:	3807      	subne	r0, #7
  4050a2:	f015 0f01 	tst.w	r5, #1
  4050a6:	d107      	bne.n	4050b8 <memchr+0x98>
  4050a8:	3001      	adds	r0, #1
  4050aa:	f415 7f80 	tst.w	r5, #256	; 0x100
  4050ae:	bf02      	ittt	eq
  4050b0:	3001      	addeq	r0, #1
  4050b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4050b6:	3001      	addeq	r0, #1
  4050b8:	bcf0      	pop	{r4, r5, r6, r7}
  4050ba:	3801      	subs	r0, #1
  4050bc:	4770      	bx	lr
  4050be:	bf00      	nop

004050c0 <memmove>:
  4050c0:	4288      	cmp	r0, r1
  4050c2:	b5f0      	push	{r4, r5, r6, r7, lr}
  4050c4:	d90d      	bls.n	4050e2 <memmove+0x22>
  4050c6:	188b      	adds	r3, r1, r2
  4050c8:	4298      	cmp	r0, r3
  4050ca:	d20a      	bcs.n	4050e2 <memmove+0x22>
  4050cc:	1884      	adds	r4, r0, r2
  4050ce:	2a00      	cmp	r2, #0
  4050d0:	d051      	beq.n	405176 <memmove+0xb6>
  4050d2:	4622      	mov	r2, r4
  4050d4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4050d8:	f802 4d01 	strb.w	r4, [r2, #-1]!
  4050dc:	4299      	cmp	r1, r3
  4050de:	d1f9      	bne.n	4050d4 <memmove+0x14>
  4050e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4050e2:	2a0f      	cmp	r2, #15
  4050e4:	d948      	bls.n	405178 <memmove+0xb8>
  4050e6:	ea41 0300 	orr.w	r3, r1, r0
  4050ea:	079b      	lsls	r3, r3, #30
  4050ec:	d146      	bne.n	40517c <memmove+0xbc>
  4050ee:	f100 0410 	add.w	r4, r0, #16
  4050f2:	f101 0310 	add.w	r3, r1, #16
  4050f6:	4615      	mov	r5, r2
  4050f8:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4050fc:	f844 6c10 	str.w	r6, [r4, #-16]
  405100:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  405104:	f844 6c0c 	str.w	r6, [r4, #-12]
  405108:	f853 6c08 	ldr.w	r6, [r3, #-8]
  40510c:	f844 6c08 	str.w	r6, [r4, #-8]
  405110:	3d10      	subs	r5, #16
  405112:	f853 6c04 	ldr.w	r6, [r3, #-4]
  405116:	f844 6c04 	str.w	r6, [r4, #-4]
  40511a:	2d0f      	cmp	r5, #15
  40511c:	f103 0310 	add.w	r3, r3, #16
  405120:	f104 0410 	add.w	r4, r4, #16
  405124:	d8e8      	bhi.n	4050f8 <memmove+0x38>
  405126:	f1a2 0310 	sub.w	r3, r2, #16
  40512a:	f023 030f 	bic.w	r3, r3, #15
  40512e:	f002 0e0f 	and.w	lr, r2, #15
  405132:	3310      	adds	r3, #16
  405134:	f1be 0f03 	cmp.w	lr, #3
  405138:	4419      	add	r1, r3
  40513a:	4403      	add	r3, r0
  40513c:	d921      	bls.n	405182 <memmove+0xc2>
  40513e:	1f1e      	subs	r6, r3, #4
  405140:	460d      	mov	r5, r1
  405142:	4674      	mov	r4, lr
  405144:	3c04      	subs	r4, #4
  405146:	f855 7b04 	ldr.w	r7, [r5], #4
  40514a:	f846 7f04 	str.w	r7, [r6, #4]!
  40514e:	2c03      	cmp	r4, #3
  405150:	d8f8      	bhi.n	405144 <memmove+0x84>
  405152:	f1ae 0404 	sub.w	r4, lr, #4
  405156:	f024 0403 	bic.w	r4, r4, #3
  40515a:	3404      	adds	r4, #4
  40515c:	4421      	add	r1, r4
  40515e:	4423      	add	r3, r4
  405160:	f002 0203 	and.w	r2, r2, #3
  405164:	b162      	cbz	r2, 405180 <memmove+0xc0>
  405166:	3b01      	subs	r3, #1
  405168:	440a      	add	r2, r1
  40516a:	f811 4b01 	ldrb.w	r4, [r1], #1
  40516e:	f803 4f01 	strb.w	r4, [r3, #1]!
  405172:	428a      	cmp	r2, r1
  405174:	d1f9      	bne.n	40516a <memmove+0xaa>
  405176:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405178:	4603      	mov	r3, r0
  40517a:	e7f3      	b.n	405164 <memmove+0xa4>
  40517c:	4603      	mov	r3, r0
  40517e:	e7f2      	b.n	405166 <memmove+0xa6>
  405180:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405182:	4672      	mov	r2, lr
  405184:	e7ee      	b.n	405164 <memmove+0xa4>
  405186:	bf00      	nop

00405188 <__malloc_lock>:
  405188:	4801      	ldr	r0, [pc, #4]	; (405190 <__malloc_lock+0x8>)
  40518a:	f7ff bbfd 	b.w	404988 <__retarget_lock_acquire_recursive>
  40518e:	bf00      	nop
  405190:	204084ec 	.word	0x204084ec

00405194 <__malloc_unlock>:
  405194:	4801      	ldr	r0, [pc, #4]	; (40519c <__malloc_unlock+0x8>)
  405196:	f7ff bbf9 	b.w	40498c <__retarget_lock_release_recursive>
  40519a:	bf00      	nop
  40519c:	204084ec 	.word	0x204084ec

004051a0 <_realloc_r>:
  4051a0:	2900      	cmp	r1, #0
  4051a2:	f000 8095 	beq.w	4052d0 <_realloc_r+0x130>
  4051a6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4051aa:	460d      	mov	r5, r1
  4051ac:	4616      	mov	r6, r2
  4051ae:	b083      	sub	sp, #12
  4051b0:	4680      	mov	r8, r0
  4051b2:	f106 070b 	add.w	r7, r6, #11
  4051b6:	f7ff ffe7 	bl	405188 <__malloc_lock>
  4051ba:	f855 ec04 	ldr.w	lr, [r5, #-4]
  4051be:	2f16      	cmp	r7, #22
  4051c0:	f02e 0403 	bic.w	r4, lr, #3
  4051c4:	f1a5 0908 	sub.w	r9, r5, #8
  4051c8:	d83c      	bhi.n	405244 <_realloc_r+0xa4>
  4051ca:	2210      	movs	r2, #16
  4051cc:	4617      	mov	r7, r2
  4051ce:	42be      	cmp	r6, r7
  4051d0:	d83d      	bhi.n	40524e <_realloc_r+0xae>
  4051d2:	4294      	cmp	r4, r2
  4051d4:	da43      	bge.n	40525e <_realloc_r+0xbe>
  4051d6:	4bc4      	ldr	r3, [pc, #784]	; (4054e8 <_realloc_r+0x348>)
  4051d8:	6899      	ldr	r1, [r3, #8]
  4051da:	eb09 0004 	add.w	r0, r9, r4
  4051de:	4288      	cmp	r0, r1
  4051e0:	f000 80b4 	beq.w	40534c <_realloc_r+0x1ac>
  4051e4:	6843      	ldr	r3, [r0, #4]
  4051e6:	f023 0101 	bic.w	r1, r3, #1
  4051ea:	4401      	add	r1, r0
  4051ec:	6849      	ldr	r1, [r1, #4]
  4051ee:	07c9      	lsls	r1, r1, #31
  4051f0:	d54c      	bpl.n	40528c <_realloc_r+0xec>
  4051f2:	f01e 0f01 	tst.w	lr, #1
  4051f6:	f000 809b 	beq.w	405330 <_realloc_r+0x190>
  4051fa:	4631      	mov	r1, r6
  4051fc:	4640      	mov	r0, r8
  4051fe:	f7ff fc47 	bl	404a90 <_malloc_r>
  405202:	4606      	mov	r6, r0
  405204:	2800      	cmp	r0, #0
  405206:	d03a      	beq.n	40527e <_realloc_r+0xde>
  405208:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40520c:	f023 0301 	bic.w	r3, r3, #1
  405210:	444b      	add	r3, r9
  405212:	f1a0 0208 	sub.w	r2, r0, #8
  405216:	429a      	cmp	r2, r3
  405218:	f000 8121 	beq.w	40545e <_realloc_r+0x2be>
  40521c:	1f22      	subs	r2, r4, #4
  40521e:	2a24      	cmp	r2, #36	; 0x24
  405220:	f200 8107 	bhi.w	405432 <_realloc_r+0x292>
  405224:	2a13      	cmp	r2, #19
  405226:	f200 80db 	bhi.w	4053e0 <_realloc_r+0x240>
  40522a:	4603      	mov	r3, r0
  40522c:	462a      	mov	r2, r5
  40522e:	6811      	ldr	r1, [r2, #0]
  405230:	6019      	str	r1, [r3, #0]
  405232:	6851      	ldr	r1, [r2, #4]
  405234:	6059      	str	r1, [r3, #4]
  405236:	6892      	ldr	r2, [r2, #8]
  405238:	609a      	str	r2, [r3, #8]
  40523a:	4629      	mov	r1, r5
  40523c:	4640      	mov	r0, r8
  40523e:	f7ff f909 	bl	404454 <_free_r>
  405242:	e01c      	b.n	40527e <_realloc_r+0xde>
  405244:	f027 0707 	bic.w	r7, r7, #7
  405248:	2f00      	cmp	r7, #0
  40524a:	463a      	mov	r2, r7
  40524c:	dabf      	bge.n	4051ce <_realloc_r+0x2e>
  40524e:	2600      	movs	r6, #0
  405250:	230c      	movs	r3, #12
  405252:	4630      	mov	r0, r6
  405254:	f8c8 3000 	str.w	r3, [r8]
  405258:	b003      	add	sp, #12
  40525a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40525e:	462e      	mov	r6, r5
  405260:	1be3      	subs	r3, r4, r7
  405262:	2b0f      	cmp	r3, #15
  405264:	d81e      	bhi.n	4052a4 <_realloc_r+0x104>
  405266:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40526a:	f003 0301 	and.w	r3, r3, #1
  40526e:	4323      	orrs	r3, r4
  405270:	444c      	add	r4, r9
  405272:	f8c9 3004 	str.w	r3, [r9, #4]
  405276:	6863      	ldr	r3, [r4, #4]
  405278:	f043 0301 	orr.w	r3, r3, #1
  40527c:	6063      	str	r3, [r4, #4]
  40527e:	4640      	mov	r0, r8
  405280:	f7ff ff88 	bl	405194 <__malloc_unlock>
  405284:	4630      	mov	r0, r6
  405286:	b003      	add	sp, #12
  405288:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40528c:	f023 0303 	bic.w	r3, r3, #3
  405290:	18e1      	adds	r1, r4, r3
  405292:	4291      	cmp	r1, r2
  405294:	db1f      	blt.n	4052d6 <_realloc_r+0x136>
  405296:	68c3      	ldr	r3, [r0, #12]
  405298:	6882      	ldr	r2, [r0, #8]
  40529a:	462e      	mov	r6, r5
  40529c:	60d3      	str	r3, [r2, #12]
  40529e:	460c      	mov	r4, r1
  4052a0:	609a      	str	r2, [r3, #8]
  4052a2:	e7dd      	b.n	405260 <_realloc_r+0xc0>
  4052a4:	f8d9 2004 	ldr.w	r2, [r9, #4]
  4052a8:	eb09 0107 	add.w	r1, r9, r7
  4052ac:	f002 0201 	and.w	r2, r2, #1
  4052b0:	444c      	add	r4, r9
  4052b2:	f043 0301 	orr.w	r3, r3, #1
  4052b6:	4317      	orrs	r7, r2
  4052b8:	f8c9 7004 	str.w	r7, [r9, #4]
  4052bc:	604b      	str	r3, [r1, #4]
  4052be:	6863      	ldr	r3, [r4, #4]
  4052c0:	f043 0301 	orr.w	r3, r3, #1
  4052c4:	3108      	adds	r1, #8
  4052c6:	6063      	str	r3, [r4, #4]
  4052c8:	4640      	mov	r0, r8
  4052ca:	f7ff f8c3 	bl	404454 <_free_r>
  4052ce:	e7d6      	b.n	40527e <_realloc_r+0xde>
  4052d0:	4611      	mov	r1, r2
  4052d2:	f7ff bbdd 	b.w	404a90 <_malloc_r>
  4052d6:	f01e 0f01 	tst.w	lr, #1
  4052da:	d18e      	bne.n	4051fa <_realloc_r+0x5a>
  4052dc:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4052e0:	eba9 0a01 	sub.w	sl, r9, r1
  4052e4:	f8da 1004 	ldr.w	r1, [sl, #4]
  4052e8:	f021 0103 	bic.w	r1, r1, #3
  4052ec:	440b      	add	r3, r1
  4052ee:	4423      	add	r3, r4
  4052f0:	4293      	cmp	r3, r2
  4052f2:	db25      	blt.n	405340 <_realloc_r+0x1a0>
  4052f4:	68c2      	ldr	r2, [r0, #12]
  4052f6:	6881      	ldr	r1, [r0, #8]
  4052f8:	4656      	mov	r6, sl
  4052fa:	60ca      	str	r2, [r1, #12]
  4052fc:	6091      	str	r1, [r2, #8]
  4052fe:	f8da 100c 	ldr.w	r1, [sl, #12]
  405302:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405306:	1f22      	subs	r2, r4, #4
  405308:	2a24      	cmp	r2, #36	; 0x24
  40530a:	60c1      	str	r1, [r0, #12]
  40530c:	6088      	str	r0, [r1, #8]
  40530e:	f200 8094 	bhi.w	40543a <_realloc_r+0x29a>
  405312:	2a13      	cmp	r2, #19
  405314:	d96f      	bls.n	4053f6 <_realloc_r+0x256>
  405316:	6829      	ldr	r1, [r5, #0]
  405318:	f8ca 1008 	str.w	r1, [sl, #8]
  40531c:	6869      	ldr	r1, [r5, #4]
  40531e:	f8ca 100c 	str.w	r1, [sl, #12]
  405322:	2a1b      	cmp	r2, #27
  405324:	f200 80a2 	bhi.w	40546c <_realloc_r+0x2cc>
  405328:	3508      	adds	r5, #8
  40532a:	f10a 0210 	add.w	r2, sl, #16
  40532e:	e063      	b.n	4053f8 <_realloc_r+0x258>
  405330:	f855 3c08 	ldr.w	r3, [r5, #-8]
  405334:	eba9 0a03 	sub.w	sl, r9, r3
  405338:	f8da 1004 	ldr.w	r1, [sl, #4]
  40533c:	f021 0103 	bic.w	r1, r1, #3
  405340:	1863      	adds	r3, r4, r1
  405342:	4293      	cmp	r3, r2
  405344:	f6ff af59 	blt.w	4051fa <_realloc_r+0x5a>
  405348:	4656      	mov	r6, sl
  40534a:	e7d8      	b.n	4052fe <_realloc_r+0x15e>
  40534c:	6841      	ldr	r1, [r0, #4]
  40534e:	f021 0b03 	bic.w	fp, r1, #3
  405352:	44a3      	add	fp, r4
  405354:	f107 0010 	add.w	r0, r7, #16
  405358:	4583      	cmp	fp, r0
  40535a:	da56      	bge.n	40540a <_realloc_r+0x26a>
  40535c:	f01e 0f01 	tst.w	lr, #1
  405360:	f47f af4b 	bne.w	4051fa <_realloc_r+0x5a>
  405364:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405368:	eba9 0a01 	sub.w	sl, r9, r1
  40536c:	f8da 1004 	ldr.w	r1, [sl, #4]
  405370:	f021 0103 	bic.w	r1, r1, #3
  405374:	448b      	add	fp, r1
  405376:	4558      	cmp	r0, fp
  405378:	dce2      	bgt.n	405340 <_realloc_r+0x1a0>
  40537a:	4656      	mov	r6, sl
  40537c:	f8da 100c 	ldr.w	r1, [sl, #12]
  405380:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405384:	1f22      	subs	r2, r4, #4
  405386:	2a24      	cmp	r2, #36	; 0x24
  405388:	60c1      	str	r1, [r0, #12]
  40538a:	6088      	str	r0, [r1, #8]
  40538c:	f200 808f 	bhi.w	4054ae <_realloc_r+0x30e>
  405390:	2a13      	cmp	r2, #19
  405392:	f240 808a 	bls.w	4054aa <_realloc_r+0x30a>
  405396:	6829      	ldr	r1, [r5, #0]
  405398:	f8ca 1008 	str.w	r1, [sl, #8]
  40539c:	6869      	ldr	r1, [r5, #4]
  40539e:	f8ca 100c 	str.w	r1, [sl, #12]
  4053a2:	2a1b      	cmp	r2, #27
  4053a4:	f200 808a 	bhi.w	4054bc <_realloc_r+0x31c>
  4053a8:	3508      	adds	r5, #8
  4053aa:	f10a 0210 	add.w	r2, sl, #16
  4053ae:	6829      	ldr	r1, [r5, #0]
  4053b0:	6011      	str	r1, [r2, #0]
  4053b2:	6869      	ldr	r1, [r5, #4]
  4053b4:	6051      	str	r1, [r2, #4]
  4053b6:	68a9      	ldr	r1, [r5, #8]
  4053b8:	6091      	str	r1, [r2, #8]
  4053ba:	eb0a 0107 	add.w	r1, sl, r7
  4053be:	ebab 0207 	sub.w	r2, fp, r7
  4053c2:	f042 0201 	orr.w	r2, r2, #1
  4053c6:	6099      	str	r1, [r3, #8]
  4053c8:	604a      	str	r2, [r1, #4]
  4053ca:	f8da 3004 	ldr.w	r3, [sl, #4]
  4053ce:	f003 0301 	and.w	r3, r3, #1
  4053d2:	431f      	orrs	r7, r3
  4053d4:	4640      	mov	r0, r8
  4053d6:	f8ca 7004 	str.w	r7, [sl, #4]
  4053da:	f7ff fedb 	bl	405194 <__malloc_unlock>
  4053de:	e751      	b.n	405284 <_realloc_r+0xe4>
  4053e0:	682b      	ldr	r3, [r5, #0]
  4053e2:	6003      	str	r3, [r0, #0]
  4053e4:	686b      	ldr	r3, [r5, #4]
  4053e6:	6043      	str	r3, [r0, #4]
  4053e8:	2a1b      	cmp	r2, #27
  4053ea:	d82d      	bhi.n	405448 <_realloc_r+0x2a8>
  4053ec:	f100 0308 	add.w	r3, r0, #8
  4053f0:	f105 0208 	add.w	r2, r5, #8
  4053f4:	e71b      	b.n	40522e <_realloc_r+0x8e>
  4053f6:	4632      	mov	r2, r6
  4053f8:	6829      	ldr	r1, [r5, #0]
  4053fa:	6011      	str	r1, [r2, #0]
  4053fc:	6869      	ldr	r1, [r5, #4]
  4053fe:	6051      	str	r1, [r2, #4]
  405400:	68a9      	ldr	r1, [r5, #8]
  405402:	6091      	str	r1, [r2, #8]
  405404:	461c      	mov	r4, r3
  405406:	46d1      	mov	r9, sl
  405408:	e72a      	b.n	405260 <_realloc_r+0xc0>
  40540a:	eb09 0107 	add.w	r1, r9, r7
  40540e:	ebab 0b07 	sub.w	fp, fp, r7
  405412:	f04b 0201 	orr.w	r2, fp, #1
  405416:	6099      	str	r1, [r3, #8]
  405418:	604a      	str	r2, [r1, #4]
  40541a:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40541e:	f003 0301 	and.w	r3, r3, #1
  405422:	431f      	orrs	r7, r3
  405424:	4640      	mov	r0, r8
  405426:	f845 7c04 	str.w	r7, [r5, #-4]
  40542a:	f7ff feb3 	bl	405194 <__malloc_unlock>
  40542e:	462e      	mov	r6, r5
  405430:	e728      	b.n	405284 <_realloc_r+0xe4>
  405432:	4629      	mov	r1, r5
  405434:	f7ff fe44 	bl	4050c0 <memmove>
  405438:	e6ff      	b.n	40523a <_realloc_r+0x9a>
  40543a:	4629      	mov	r1, r5
  40543c:	4630      	mov	r0, r6
  40543e:	461c      	mov	r4, r3
  405440:	46d1      	mov	r9, sl
  405442:	f7ff fe3d 	bl	4050c0 <memmove>
  405446:	e70b      	b.n	405260 <_realloc_r+0xc0>
  405448:	68ab      	ldr	r3, [r5, #8]
  40544a:	6083      	str	r3, [r0, #8]
  40544c:	68eb      	ldr	r3, [r5, #12]
  40544e:	60c3      	str	r3, [r0, #12]
  405450:	2a24      	cmp	r2, #36	; 0x24
  405452:	d017      	beq.n	405484 <_realloc_r+0x2e4>
  405454:	f100 0310 	add.w	r3, r0, #16
  405458:	f105 0210 	add.w	r2, r5, #16
  40545c:	e6e7      	b.n	40522e <_realloc_r+0x8e>
  40545e:	f850 3c04 	ldr.w	r3, [r0, #-4]
  405462:	f023 0303 	bic.w	r3, r3, #3
  405466:	441c      	add	r4, r3
  405468:	462e      	mov	r6, r5
  40546a:	e6f9      	b.n	405260 <_realloc_r+0xc0>
  40546c:	68a9      	ldr	r1, [r5, #8]
  40546e:	f8ca 1010 	str.w	r1, [sl, #16]
  405472:	68e9      	ldr	r1, [r5, #12]
  405474:	f8ca 1014 	str.w	r1, [sl, #20]
  405478:	2a24      	cmp	r2, #36	; 0x24
  40547a:	d00c      	beq.n	405496 <_realloc_r+0x2f6>
  40547c:	3510      	adds	r5, #16
  40547e:	f10a 0218 	add.w	r2, sl, #24
  405482:	e7b9      	b.n	4053f8 <_realloc_r+0x258>
  405484:	692b      	ldr	r3, [r5, #16]
  405486:	6103      	str	r3, [r0, #16]
  405488:	696b      	ldr	r3, [r5, #20]
  40548a:	6143      	str	r3, [r0, #20]
  40548c:	f105 0218 	add.w	r2, r5, #24
  405490:	f100 0318 	add.w	r3, r0, #24
  405494:	e6cb      	b.n	40522e <_realloc_r+0x8e>
  405496:	692a      	ldr	r2, [r5, #16]
  405498:	f8ca 2018 	str.w	r2, [sl, #24]
  40549c:	696a      	ldr	r2, [r5, #20]
  40549e:	f8ca 201c 	str.w	r2, [sl, #28]
  4054a2:	3518      	adds	r5, #24
  4054a4:	f10a 0220 	add.w	r2, sl, #32
  4054a8:	e7a6      	b.n	4053f8 <_realloc_r+0x258>
  4054aa:	4632      	mov	r2, r6
  4054ac:	e77f      	b.n	4053ae <_realloc_r+0x20e>
  4054ae:	4629      	mov	r1, r5
  4054b0:	4630      	mov	r0, r6
  4054b2:	9301      	str	r3, [sp, #4]
  4054b4:	f7ff fe04 	bl	4050c0 <memmove>
  4054b8:	9b01      	ldr	r3, [sp, #4]
  4054ba:	e77e      	b.n	4053ba <_realloc_r+0x21a>
  4054bc:	68a9      	ldr	r1, [r5, #8]
  4054be:	f8ca 1010 	str.w	r1, [sl, #16]
  4054c2:	68e9      	ldr	r1, [r5, #12]
  4054c4:	f8ca 1014 	str.w	r1, [sl, #20]
  4054c8:	2a24      	cmp	r2, #36	; 0x24
  4054ca:	d003      	beq.n	4054d4 <_realloc_r+0x334>
  4054cc:	3510      	adds	r5, #16
  4054ce:	f10a 0218 	add.w	r2, sl, #24
  4054d2:	e76c      	b.n	4053ae <_realloc_r+0x20e>
  4054d4:	692a      	ldr	r2, [r5, #16]
  4054d6:	f8ca 2018 	str.w	r2, [sl, #24]
  4054da:	696a      	ldr	r2, [r5, #20]
  4054dc:	f8ca 201c 	str.w	r2, [sl, #28]
  4054e0:	3518      	adds	r5, #24
  4054e2:	f10a 0220 	add.w	r2, sl, #32
  4054e6:	e762      	b.n	4053ae <_realloc_r+0x20e>
  4054e8:	204005c8 	.word	0x204005c8

004054ec <_sbrk_r>:
  4054ec:	b538      	push	{r3, r4, r5, lr}
  4054ee:	4c07      	ldr	r4, [pc, #28]	; (40550c <_sbrk_r+0x20>)
  4054f0:	2300      	movs	r3, #0
  4054f2:	4605      	mov	r5, r0
  4054f4:	4608      	mov	r0, r1
  4054f6:	6023      	str	r3, [r4, #0]
  4054f8:	f7fc fffa 	bl	4024f0 <_sbrk>
  4054fc:	1c43      	adds	r3, r0, #1
  4054fe:	d000      	beq.n	405502 <_sbrk_r+0x16>
  405500:	bd38      	pop	{r3, r4, r5, pc}
  405502:	6823      	ldr	r3, [r4, #0]
  405504:	2b00      	cmp	r3, #0
  405506:	d0fb      	beq.n	405500 <_sbrk_r+0x14>
  405508:	602b      	str	r3, [r5, #0]
  40550a:	bd38      	pop	{r3, r4, r5, pc}
  40550c:	20408500 	.word	0x20408500

00405510 <__sread>:
  405510:	b510      	push	{r4, lr}
  405512:	460c      	mov	r4, r1
  405514:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405518:	f000 f9f6 	bl	405908 <_read_r>
  40551c:	2800      	cmp	r0, #0
  40551e:	db03      	blt.n	405528 <__sread+0x18>
  405520:	6d23      	ldr	r3, [r4, #80]	; 0x50
  405522:	4403      	add	r3, r0
  405524:	6523      	str	r3, [r4, #80]	; 0x50
  405526:	bd10      	pop	{r4, pc}
  405528:	89a3      	ldrh	r3, [r4, #12]
  40552a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40552e:	81a3      	strh	r3, [r4, #12]
  405530:	bd10      	pop	{r4, pc}
  405532:	bf00      	nop

00405534 <__swrite>:
  405534:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405538:	4616      	mov	r6, r2
  40553a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  40553e:	461f      	mov	r7, r3
  405540:	05d3      	lsls	r3, r2, #23
  405542:	460c      	mov	r4, r1
  405544:	4605      	mov	r5, r0
  405546:	d507      	bpl.n	405558 <__swrite+0x24>
  405548:	2200      	movs	r2, #0
  40554a:	2302      	movs	r3, #2
  40554c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405550:	f000 f9c4 	bl	4058dc <_lseek_r>
  405554:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405558:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40555c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  405560:	81a2      	strh	r2, [r4, #12]
  405562:	463b      	mov	r3, r7
  405564:	4632      	mov	r2, r6
  405566:	4628      	mov	r0, r5
  405568:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40556c:	f000 b8a4 	b.w	4056b8 <_write_r>

00405570 <__sseek>:
  405570:	b510      	push	{r4, lr}
  405572:	460c      	mov	r4, r1
  405574:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405578:	f000 f9b0 	bl	4058dc <_lseek_r>
  40557c:	89a3      	ldrh	r3, [r4, #12]
  40557e:	1c42      	adds	r2, r0, #1
  405580:	bf0e      	itee	eq
  405582:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  405586:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40558a:	6520      	strne	r0, [r4, #80]	; 0x50
  40558c:	81a3      	strh	r3, [r4, #12]
  40558e:	bd10      	pop	{r4, pc}

00405590 <__sclose>:
  405590:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405594:	f000 b908 	b.w	4057a8 <_close_r>

00405598 <__swbuf_r>:
  405598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40559a:	460d      	mov	r5, r1
  40559c:	4614      	mov	r4, r2
  40559e:	4606      	mov	r6, r0
  4055a0:	b110      	cbz	r0, 4055a8 <__swbuf_r+0x10>
  4055a2:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4055a4:	2b00      	cmp	r3, #0
  4055a6:	d04b      	beq.n	405640 <__swbuf_r+0xa8>
  4055a8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4055ac:	69a3      	ldr	r3, [r4, #24]
  4055ae:	60a3      	str	r3, [r4, #8]
  4055b0:	b291      	uxth	r1, r2
  4055b2:	0708      	lsls	r0, r1, #28
  4055b4:	d539      	bpl.n	40562a <__swbuf_r+0x92>
  4055b6:	6923      	ldr	r3, [r4, #16]
  4055b8:	2b00      	cmp	r3, #0
  4055ba:	d036      	beq.n	40562a <__swbuf_r+0x92>
  4055bc:	b2ed      	uxtb	r5, r5
  4055be:	0489      	lsls	r1, r1, #18
  4055c0:	462f      	mov	r7, r5
  4055c2:	d515      	bpl.n	4055f0 <__swbuf_r+0x58>
  4055c4:	6822      	ldr	r2, [r4, #0]
  4055c6:	6961      	ldr	r1, [r4, #20]
  4055c8:	1ad3      	subs	r3, r2, r3
  4055ca:	428b      	cmp	r3, r1
  4055cc:	da1c      	bge.n	405608 <__swbuf_r+0x70>
  4055ce:	3301      	adds	r3, #1
  4055d0:	68a1      	ldr	r1, [r4, #8]
  4055d2:	1c50      	adds	r0, r2, #1
  4055d4:	3901      	subs	r1, #1
  4055d6:	60a1      	str	r1, [r4, #8]
  4055d8:	6020      	str	r0, [r4, #0]
  4055da:	7015      	strb	r5, [r2, #0]
  4055dc:	6962      	ldr	r2, [r4, #20]
  4055de:	429a      	cmp	r2, r3
  4055e0:	d01a      	beq.n	405618 <__swbuf_r+0x80>
  4055e2:	89a3      	ldrh	r3, [r4, #12]
  4055e4:	07db      	lsls	r3, r3, #31
  4055e6:	d501      	bpl.n	4055ec <__swbuf_r+0x54>
  4055e8:	2d0a      	cmp	r5, #10
  4055ea:	d015      	beq.n	405618 <__swbuf_r+0x80>
  4055ec:	4638      	mov	r0, r7
  4055ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4055f0:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4055f2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4055f6:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  4055fa:	81a2      	strh	r2, [r4, #12]
  4055fc:	6822      	ldr	r2, [r4, #0]
  4055fe:	6661      	str	r1, [r4, #100]	; 0x64
  405600:	6961      	ldr	r1, [r4, #20]
  405602:	1ad3      	subs	r3, r2, r3
  405604:	428b      	cmp	r3, r1
  405606:	dbe2      	blt.n	4055ce <__swbuf_r+0x36>
  405608:	4621      	mov	r1, r4
  40560a:	4630      	mov	r0, r6
  40560c:	f7fe fda4 	bl	404158 <_fflush_r>
  405610:	b940      	cbnz	r0, 405624 <__swbuf_r+0x8c>
  405612:	6822      	ldr	r2, [r4, #0]
  405614:	2301      	movs	r3, #1
  405616:	e7db      	b.n	4055d0 <__swbuf_r+0x38>
  405618:	4621      	mov	r1, r4
  40561a:	4630      	mov	r0, r6
  40561c:	f7fe fd9c 	bl	404158 <_fflush_r>
  405620:	2800      	cmp	r0, #0
  405622:	d0e3      	beq.n	4055ec <__swbuf_r+0x54>
  405624:	f04f 37ff 	mov.w	r7, #4294967295
  405628:	e7e0      	b.n	4055ec <__swbuf_r+0x54>
  40562a:	4621      	mov	r1, r4
  40562c:	4630      	mov	r0, r6
  40562e:	f7fe fc7f 	bl	403f30 <__swsetup_r>
  405632:	2800      	cmp	r0, #0
  405634:	d1f6      	bne.n	405624 <__swbuf_r+0x8c>
  405636:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40563a:	6923      	ldr	r3, [r4, #16]
  40563c:	b291      	uxth	r1, r2
  40563e:	e7bd      	b.n	4055bc <__swbuf_r+0x24>
  405640:	f7fe fde2 	bl	404208 <__sinit>
  405644:	e7b0      	b.n	4055a8 <__swbuf_r+0x10>
  405646:	bf00      	nop

00405648 <_wcrtomb_r>:
  405648:	b5f0      	push	{r4, r5, r6, r7, lr}
  40564a:	4606      	mov	r6, r0
  40564c:	b085      	sub	sp, #20
  40564e:	461f      	mov	r7, r3
  405650:	b189      	cbz	r1, 405676 <_wcrtomb_r+0x2e>
  405652:	4c10      	ldr	r4, [pc, #64]	; (405694 <_wcrtomb_r+0x4c>)
  405654:	4d10      	ldr	r5, [pc, #64]	; (405698 <_wcrtomb_r+0x50>)
  405656:	6824      	ldr	r4, [r4, #0]
  405658:	6b64      	ldr	r4, [r4, #52]	; 0x34
  40565a:	2c00      	cmp	r4, #0
  40565c:	bf08      	it	eq
  40565e:	462c      	moveq	r4, r5
  405660:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  405664:	47a0      	blx	r4
  405666:	1c43      	adds	r3, r0, #1
  405668:	d103      	bne.n	405672 <_wcrtomb_r+0x2a>
  40566a:	2200      	movs	r2, #0
  40566c:	238a      	movs	r3, #138	; 0x8a
  40566e:	603a      	str	r2, [r7, #0]
  405670:	6033      	str	r3, [r6, #0]
  405672:	b005      	add	sp, #20
  405674:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405676:	460c      	mov	r4, r1
  405678:	4906      	ldr	r1, [pc, #24]	; (405694 <_wcrtomb_r+0x4c>)
  40567a:	4a07      	ldr	r2, [pc, #28]	; (405698 <_wcrtomb_r+0x50>)
  40567c:	6809      	ldr	r1, [r1, #0]
  40567e:	6b49      	ldr	r1, [r1, #52]	; 0x34
  405680:	2900      	cmp	r1, #0
  405682:	bf08      	it	eq
  405684:	4611      	moveq	r1, r2
  405686:	4622      	mov	r2, r4
  405688:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  40568c:	a901      	add	r1, sp, #4
  40568e:	47a0      	blx	r4
  405690:	e7e9      	b.n	405666 <_wcrtomb_r+0x1e>
  405692:	bf00      	nop
  405694:	2040002c 	.word	0x2040002c
  405698:	2040045c 	.word	0x2040045c

0040569c <__ascii_wctomb>:
  40569c:	b121      	cbz	r1, 4056a8 <__ascii_wctomb+0xc>
  40569e:	2aff      	cmp	r2, #255	; 0xff
  4056a0:	d804      	bhi.n	4056ac <__ascii_wctomb+0x10>
  4056a2:	700a      	strb	r2, [r1, #0]
  4056a4:	2001      	movs	r0, #1
  4056a6:	4770      	bx	lr
  4056a8:	4608      	mov	r0, r1
  4056aa:	4770      	bx	lr
  4056ac:	238a      	movs	r3, #138	; 0x8a
  4056ae:	6003      	str	r3, [r0, #0]
  4056b0:	f04f 30ff 	mov.w	r0, #4294967295
  4056b4:	4770      	bx	lr
  4056b6:	bf00      	nop

004056b8 <_write_r>:
  4056b8:	b570      	push	{r4, r5, r6, lr}
  4056ba:	460d      	mov	r5, r1
  4056bc:	4c08      	ldr	r4, [pc, #32]	; (4056e0 <_write_r+0x28>)
  4056be:	4611      	mov	r1, r2
  4056c0:	4606      	mov	r6, r0
  4056c2:	461a      	mov	r2, r3
  4056c4:	4628      	mov	r0, r5
  4056c6:	2300      	movs	r3, #0
  4056c8:	6023      	str	r3, [r4, #0]
  4056ca:	f7fb ffbd 	bl	401648 <_write>
  4056ce:	1c43      	adds	r3, r0, #1
  4056d0:	d000      	beq.n	4056d4 <_write_r+0x1c>
  4056d2:	bd70      	pop	{r4, r5, r6, pc}
  4056d4:	6823      	ldr	r3, [r4, #0]
  4056d6:	2b00      	cmp	r3, #0
  4056d8:	d0fb      	beq.n	4056d2 <_write_r+0x1a>
  4056da:	6033      	str	r3, [r6, #0]
  4056dc:	bd70      	pop	{r4, r5, r6, pc}
  4056de:	bf00      	nop
  4056e0:	20408500 	.word	0x20408500

004056e4 <__register_exitproc>:
  4056e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4056e8:	4d2c      	ldr	r5, [pc, #176]	; (40579c <__register_exitproc+0xb8>)
  4056ea:	4606      	mov	r6, r0
  4056ec:	6828      	ldr	r0, [r5, #0]
  4056ee:	4698      	mov	r8, r3
  4056f0:	460f      	mov	r7, r1
  4056f2:	4691      	mov	r9, r2
  4056f4:	f7ff f948 	bl	404988 <__retarget_lock_acquire_recursive>
  4056f8:	4b29      	ldr	r3, [pc, #164]	; (4057a0 <__register_exitproc+0xbc>)
  4056fa:	681c      	ldr	r4, [r3, #0]
  4056fc:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  405700:	2b00      	cmp	r3, #0
  405702:	d03e      	beq.n	405782 <__register_exitproc+0x9e>
  405704:	685a      	ldr	r2, [r3, #4]
  405706:	2a1f      	cmp	r2, #31
  405708:	dc1c      	bgt.n	405744 <__register_exitproc+0x60>
  40570a:	f102 0e01 	add.w	lr, r2, #1
  40570e:	b176      	cbz	r6, 40572e <__register_exitproc+0x4a>
  405710:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  405714:	2401      	movs	r4, #1
  405716:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40571a:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  40571e:	4094      	lsls	r4, r2
  405720:	4320      	orrs	r0, r4
  405722:	2e02      	cmp	r6, #2
  405724:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  405728:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  40572c:	d023      	beq.n	405776 <__register_exitproc+0x92>
  40572e:	3202      	adds	r2, #2
  405730:	f8c3 e004 	str.w	lr, [r3, #4]
  405734:	6828      	ldr	r0, [r5, #0]
  405736:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40573a:	f7ff f927 	bl	40498c <__retarget_lock_release_recursive>
  40573e:	2000      	movs	r0, #0
  405740:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405744:	4b17      	ldr	r3, [pc, #92]	; (4057a4 <__register_exitproc+0xc0>)
  405746:	b30b      	cbz	r3, 40578c <__register_exitproc+0xa8>
  405748:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40574c:	f7ff f998 	bl	404a80 <malloc>
  405750:	4603      	mov	r3, r0
  405752:	b1d8      	cbz	r0, 40578c <__register_exitproc+0xa8>
  405754:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  405758:	6002      	str	r2, [r0, #0]
  40575a:	2100      	movs	r1, #0
  40575c:	6041      	str	r1, [r0, #4]
  40575e:	460a      	mov	r2, r1
  405760:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  405764:	f04f 0e01 	mov.w	lr, #1
  405768:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  40576c:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  405770:	2e00      	cmp	r6, #0
  405772:	d0dc      	beq.n	40572e <__register_exitproc+0x4a>
  405774:	e7cc      	b.n	405710 <__register_exitproc+0x2c>
  405776:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40577a:	430c      	orrs	r4, r1
  40577c:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  405780:	e7d5      	b.n	40572e <__register_exitproc+0x4a>
  405782:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  405786:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40578a:	e7bb      	b.n	405704 <__register_exitproc+0x20>
  40578c:	6828      	ldr	r0, [r5, #0]
  40578e:	f7ff f8fd 	bl	40498c <__retarget_lock_release_recursive>
  405792:	f04f 30ff 	mov.w	r0, #4294967295
  405796:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40579a:	bf00      	nop
  40579c:	20400458 	.word	0x20400458
  4057a0:	00405cf8 	.word	0x00405cf8
  4057a4:	00404a81 	.word	0x00404a81

004057a8 <_close_r>:
  4057a8:	b538      	push	{r3, r4, r5, lr}
  4057aa:	4c07      	ldr	r4, [pc, #28]	; (4057c8 <_close_r+0x20>)
  4057ac:	2300      	movs	r3, #0
  4057ae:	4605      	mov	r5, r0
  4057b0:	4608      	mov	r0, r1
  4057b2:	6023      	str	r3, [r4, #0]
  4057b4:	f7fc feb8 	bl	402528 <_close>
  4057b8:	1c43      	adds	r3, r0, #1
  4057ba:	d000      	beq.n	4057be <_close_r+0x16>
  4057bc:	bd38      	pop	{r3, r4, r5, pc}
  4057be:	6823      	ldr	r3, [r4, #0]
  4057c0:	2b00      	cmp	r3, #0
  4057c2:	d0fb      	beq.n	4057bc <_close_r+0x14>
  4057c4:	602b      	str	r3, [r5, #0]
  4057c6:	bd38      	pop	{r3, r4, r5, pc}
  4057c8:	20408500 	.word	0x20408500

004057cc <_fclose_r>:
  4057cc:	b570      	push	{r4, r5, r6, lr}
  4057ce:	b159      	cbz	r1, 4057e8 <_fclose_r+0x1c>
  4057d0:	4605      	mov	r5, r0
  4057d2:	460c      	mov	r4, r1
  4057d4:	b110      	cbz	r0, 4057dc <_fclose_r+0x10>
  4057d6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4057d8:	2b00      	cmp	r3, #0
  4057da:	d03c      	beq.n	405856 <_fclose_r+0x8a>
  4057dc:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4057de:	07d8      	lsls	r0, r3, #31
  4057e0:	d505      	bpl.n	4057ee <_fclose_r+0x22>
  4057e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4057e6:	b92b      	cbnz	r3, 4057f4 <_fclose_r+0x28>
  4057e8:	2600      	movs	r6, #0
  4057ea:	4630      	mov	r0, r6
  4057ec:	bd70      	pop	{r4, r5, r6, pc}
  4057ee:	89a3      	ldrh	r3, [r4, #12]
  4057f0:	0599      	lsls	r1, r3, #22
  4057f2:	d53c      	bpl.n	40586e <_fclose_r+0xa2>
  4057f4:	4621      	mov	r1, r4
  4057f6:	4628      	mov	r0, r5
  4057f8:	f7fe fc0e 	bl	404018 <__sflush_r>
  4057fc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4057fe:	4606      	mov	r6, r0
  405800:	b133      	cbz	r3, 405810 <_fclose_r+0x44>
  405802:	69e1      	ldr	r1, [r4, #28]
  405804:	4628      	mov	r0, r5
  405806:	4798      	blx	r3
  405808:	2800      	cmp	r0, #0
  40580a:	bfb8      	it	lt
  40580c:	f04f 36ff 	movlt.w	r6, #4294967295
  405810:	89a3      	ldrh	r3, [r4, #12]
  405812:	061a      	lsls	r2, r3, #24
  405814:	d422      	bmi.n	40585c <_fclose_r+0x90>
  405816:	6b21      	ldr	r1, [r4, #48]	; 0x30
  405818:	b141      	cbz	r1, 40582c <_fclose_r+0x60>
  40581a:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40581e:	4299      	cmp	r1, r3
  405820:	d002      	beq.n	405828 <_fclose_r+0x5c>
  405822:	4628      	mov	r0, r5
  405824:	f7fe fe16 	bl	404454 <_free_r>
  405828:	2300      	movs	r3, #0
  40582a:	6323      	str	r3, [r4, #48]	; 0x30
  40582c:	6c61      	ldr	r1, [r4, #68]	; 0x44
  40582e:	b121      	cbz	r1, 40583a <_fclose_r+0x6e>
  405830:	4628      	mov	r0, r5
  405832:	f7fe fe0f 	bl	404454 <_free_r>
  405836:	2300      	movs	r3, #0
  405838:	6463      	str	r3, [r4, #68]	; 0x44
  40583a:	f7fe fd11 	bl	404260 <__sfp_lock_acquire>
  40583e:	6e63      	ldr	r3, [r4, #100]	; 0x64
  405840:	2200      	movs	r2, #0
  405842:	07db      	lsls	r3, r3, #31
  405844:	81a2      	strh	r2, [r4, #12]
  405846:	d50e      	bpl.n	405866 <_fclose_r+0x9a>
  405848:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40584a:	f7ff f89b 	bl	404984 <__retarget_lock_close_recursive>
  40584e:	f7fe fd0d 	bl	40426c <__sfp_lock_release>
  405852:	4630      	mov	r0, r6
  405854:	bd70      	pop	{r4, r5, r6, pc}
  405856:	f7fe fcd7 	bl	404208 <__sinit>
  40585a:	e7bf      	b.n	4057dc <_fclose_r+0x10>
  40585c:	6921      	ldr	r1, [r4, #16]
  40585e:	4628      	mov	r0, r5
  405860:	f7fe fdf8 	bl	404454 <_free_r>
  405864:	e7d7      	b.n	405816 <_fclose_r+0x4a>
  405866:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405868:	f7ff f890 	bl	40498c <__retarget_lock_release_recursive>
  40586c:	e7ec      	b.n	405848 <_fclose_r+0x7c>
  40586e:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405870:	f7ff f88a 	bl	404988 <__retarget_lock_acquire_recursive>
  405874:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405878:	2b00      	cmp	r3, #0
  40587a:	d1bb      	bne.n	4057f4 <_fclose_r+0x28>
  40587c:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40587e:	f016 0601 	ands.w	r6, r6, #1
  405882:	d1b1      	bne.n	4057e8 <_fclose_r+0x1c>
  405884:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405886:	f7ff f881 	bl	40498c <__retarget_lock_release_recursive>
  40588a:	4630      	mov	r0, r6
  40588c:	bd70      	pop	{r4, r5, r6, pc}
  40588e:	bf00      	nop

00405890 <_fstat_r>:
  405890:	b538      	push	{r3, r4, r5, lr}
  405892:	460b      	mov	r3, r1
  405894:	4c07      	ldr	r4, [pc, #28]	; (4058b4 <_fstat_r+0x24>)
  405896:	4605      	mov	r5, r0
  405898:	4611      	mov	r1, r2
  40589a:	4618      	mov	r0, r3
  40589c:	2300      	movs	r3, #0
  40589e:	6023      	str	r3, [r4, #0]
  4058a0:	f7fc fe45 	bl	40252e <_fstat>
  4058a4:	1c43      	adds	r3, r0, #1
  4058a6:	d000      	beq.n	4058aa <_fstat_r+0x1a>
  4058a8:	bd38      	pop	{r3, r4, r5, pc}
  4058aa:	6823      	ldr	r3, [r4, #0]
  4058ac:	2b00      	cmp	r3, #0
  4058ae:	d0fb      	beq.n	4058a8 <_fstat_r+0x18>
  4058b0:	602b      	str	r3, [r5, #0]
  4058b2:	bd38      	pop	{r3, r4, r5, pc}
  4058b4:	20408500 	.word	0x20408500

004058b8 <_isatty_r>:
  4058b8:	b538      	push	{r3, r4, r5, lr}
  4058ba:	4c07      	ldr	r4, [pc, #28]	; (4058d8 <_isatty_r+0x20>)
  4058bc:	2300      	movs	r3, #0
  4058be:	4605      	mov	r5, r0
  4058c0:	4608      	mov	r0, r1
  4058c2:	6023      	str	r3, [r4, #0]
  4058c4:	f7fc fe38 	bl	402538 <_isatty>
  4058c8:	1c43      	adds	r3, r0, #1
  4058ca:	d000      	beq.n	4058ce <_isatty_r+0x16>
  4058cc:	bd38      	pop	{r3, r4, r5, pc}
  4058ce:	6823      	ldr	r3, [r4, #0]
  4058d0:	2b00      	cmp	r3, #0
  4058d2:	d0fb      	beq.n	4058cc <_isatty_r+0x14>
  4058d4:	602b      	str	r3, [r5, #0]
  4058d6:	bd38      	pop	{r3, r4, r5, pc}
  4058d8:	20408500 	.word	0x20408500

004058dc <_lseek_r>:
  4058dc:	b570      	push	{r4, r5, r6, lr}
  4058de:	460d      	mov	r5, r1
  4058e0:	4c08      	ldr	r4, [pc, #32]	; (405904 <_lseek_r+0x28>)
  4058e2:	4611      	mov	r1, r2
  4058e4:	4606      	mov	r6, r0
  4058e6:	461a      	mov	r2, r3
  4058e8:	4628      	mov	r0, r5
  4058ea:	2300      	movs	r3, #0
  4058ec:	6023      	str	r3, [r4, #0]
  4058ee:	f7fc fe25 	bl	40253c <_lseek>
  4058f2:	1c43      	adds	r3, r0, #1
  4058f4:	d000      	beq.n	4058f8 <_lseek_r+0x1c>
  4058f6:	bd70      	pop	{r4, r5, r6, pc}
  4058f8:	6823      	ldr	r3, [r4, #0]
  4058fa:	2b00      	cmp	r3, #0
  4058fc:	d0fb      	beq.n	4058f6 <_lseek_r+0x1a>
  4058fe:	6033      	str	r3, [r6, #0]
  405900:	bd70      	pop	{r4, r5, r6, pc}
  405902:	bf00      	nop
  405904:	20408500 	.word	0x20408500

00405908 <_read_r>:
  405908:	b570      	push	{r4, r5, r6, lr}
  40590a:	460d      	mov	r5, r1
  40590c:	4c08      	ldr	r4, [pc, #32]	; (405930 <_read_r+0x28>)
  40590e:	4611      	mov	r1, r2
  405910:	4606      	mov	r6, r0
  405912:	461a      	mov	r2, r3
  405914:	4628      	mov	r0, r5
  405916:	2300      	movs	r3, #0
  405918:	6023      	str	r3, [r4, #0]
  40591a:	f7fa fc5b 	bl	4001d4 <_read>
  40591e:	1c43      	adds	r3, r0, #1
  405920:	d000      	beq.n	405924 <_read_r+0x1c>
  405922:	bd70      	pop	{r4, r5, r6, pc}
  405924:	6823      	ldr	r3, [r4, #0]
  405926:	2b00      	cmp	r3, #0
  405928:	d0fb      	beq.n	405922 <_read_r+0x1a>
  40592a:	6033      	str	r3, [r6, #0]
  40592c:	bd70      	pop	{r4, r5, r6, pc}
  40592e:	bf00      	nop
  405930:	20408500 	.word	0x20408500
  405934:	00000053 	.word	0x00000053
  405938:	7274734d 	.word	0x7274734d
  40593c:	00005854 	.word	0x00005854
  405940:	7473614d 	.word	0x7473614d
  405944:	6f6e7265 	.word	0x6f6e7265
  405948:	66206564 	.word	0x66206564
  40594c:	6920726f 	.word	0x6920726f
  405950:	7265746e 	.word	0x7265746e
  405954:	69746361 	.word	0x69746361
  405958:	74206576 	.word	0x74206576
  40595c:	74616568 	.word	0x74616568
  405960:	73207265 	.word	0x73207265
  405964:	65747379 	.word	0x65747379
  405968:	0000006d 	.word	0x0000006d
  40596c:	50747241 	.word	0x50747241
  405970:	206c6c6f 	.word	0x206c6c6f
  405974:	6c706572 	.word	0x6c706572
  405978:	0d646569 	.word	0x0d646569
  40597c:	00000000 	.word	0x00000000
  405980:	20584d44 	.word	0x20584d44
  405984:	65766173 	.word	0x65766173
  405988:	00000d64 	.word	0x00000d64
  40598c:	6d696e55 	.word	0x6d696e55
  405990:	6d656c70 	.word	0x6d656c70
  405994:	65746e65 	.word	0x65746e65
  405998:	704f2064 	.word	0x704f2064
  40599c:	65646f43 	.word	0x65646f43
  4059a0:	00000000 	.word	0x00000000
  4059a4:	203d3d3d 	.word	0x203d3d3d
  4059a8:	61666544 	.word	0x61666544
  4059ac:	20746c75 	.word	0x20746c75
  4059b0:	6b705f77 	.word	0x6b705f77
  4059b4:	6f665f74 	.word	0x6f665f74
  4059b8:	74616d72 	.word	0x74616d72
  4059bc:	7830203d 	.word	0x7830203d
  4059c0:	3d3d5825 	.word	0x3d3d5825
  4059c4:	000d0a3d 	.word	0x000d0a3d
  4059c8:	20594850 	.word	0x20594850
  4059cc:	74696e49 	.word	0x74696e49
  4059d0:	696c6169 	.word	0x696c6169
  4059d4:	4520657a 	.word	0x4520657a
  4059d8:	524f5252 	.word	0x524f5252
  4059dc:	00000d21 	.word	0x00000d21
  4059e0:	6f747541 	.word	0x6f747541
  4059e4:	67654e20 	.word	0x67654e20
  4059e8:	6169746f 	.word	0x6169746f
  4059ec:	45206574 	.word	0x45206574
  4059f0:	524f5252 	.word	0x524f5252
  4059f4:	00000d21 	.word	0x00000d21
  4059f8:	20746553 	.word	0x20746553
  4059fc:	6b6e696c 	.word	0x6b6e696c
  405a00:	52524520 	.word	0x52524520
  405a04:	0d21524f 	.word	0x0d21524f
  405a08:	00000000 	.word	0x00000000
  405a0c:	00007350 	.word	0x00007350
  405a10:	20495053 	.word	0x20495053
  405a14:	65657053 	.word	0x65657053
  405a18:	3d200964 	.word	0x3d200964
  405a1c:	646c2520 	.word	0x646c2520
  405a20:	7a484d20 	.word	0x7a484d20
  405a24:	00000a0d 	.word	0x00000a0d
  405a28:	54415453 	.word	0x54415453
  405a2c:	09095355 	.word	0x09095355
  405a30:	30203d20 	.word	0x30203d20
  405a34:	32302578 	.word	0x32302578
  405a38:	58522078 	.word	0x58522078
  405a3c:	3d52445f 	.word	0x3d52445f
  405a40:	54207825 	.word	0x54207825
  405a44:	53445f58 	.word	0x53445f58
  405a48:	2078253d 	.word	0x2078253d
  405a4c:	5f58414d 	.word	0x5f58414d
  405a50:	253d5452 	.word	0x253d5452
  405a54:	58522078 	.word	0x58522078
  405a58:	4e5f505f 	.word	0x4e5f505f
  405a5c:	78253d4f 	.word	0x78253d4f
  405a60:	5f585420 	.word	0x5f585420
  405a64:	4c4c5546 	.word	0x4c4c5546
  405a68:	0d78253d 	.word	0x0d78253d
  405a6c:	0000000a 	.word	0x0000000a
  405a70:	415f5852 	.word	0x415f5852
  405a74:	5f524444 	.word	0x5f524444
  405a78:	312d3050 	.word	0x312d3050
  405a7c:	00000000 	.word	0x00000000
  405a80:	415f5852 	.word	0x415f5852
  405a84:	5f524444 	.word	0x5f524444
  405a88:	352d3250 	.word	0x352d3250
  405a8c:	00000000 	.word	0x00000000
  405a90:	415f5854 	.word	0x415f5854
  405a94:	09524444 	.word	0x09524444
  405a98:	00000000 	.word	0x00000000
  405a9c:	505f5852 	.word	0x505f5852
  405aa0:	30505f57 	.word	0x30505f57
  405aa4:	0000352d 	.word	0x0000352d
  405aa8:	55544553 	.word	0x55544553
  405aac:	57415f50 	.word	0x57415f50
  405ab0:	00000000 	.word	0x00000000
  405ab4:	415f4e45 	.word	0x415f4e45
  405ab8:	00000941 	.word	0x00000941
  405abc:	525f4e45 	.word	0x525f4e45
  405ac0:	44444158 	.word	0x44444158
  405ac4:	00000052 	.word	0x00000052
  405ac8:	435f4652 	.word	0x435f4652
  405acc:	00000948 	.word	0x00000948
  405ad0:	535f4652 	.word	0x535f4652
  405ad4:	50555445 	.word	0x50555445
  405ad8:	00000000 	.word	0x00000000
  405adc:	464e4f43 	.word	0x464e4f43
  405ae0:	00094749 	.word	0x00094749
  405ae4:	504e5944 	.word	0x504e5944
  405ae8:	45462f44 	.word	0x45462f44
  405aec:	52555441 	.word	0x52555441
  405af0:	00000045 	.word	0x00000045
  405af4:	61746144 	.word	0x61746144
  405af8:	74615220 	.word	0x74615220
  405afc:	3d200965 	.word	0x3d200965
  405b00:	0d732520 	.word	0x0d732520
  405b04:	0000000a 	.word	0x0000000a
  405b08:	65646f4d 	.word	0x65646f4d
  405b0c:	2009096c 	.word	0x2009096c
  405b10:	7325203d 	.word	0x7325203d
  405b14:	00000a0d 	.word	0x00000a0d
  405b18:	20435243 	.word	0x20435243
  405b1c:	676e654c 	.word	0x676e654c
  405b20:	20096874 	.word	0x20096874
  405b24:	7325203d 	.word	0x7325203d
  405b28:	00000a0d 	.word	0x00000a0d
  405b2c:	50204150 	.word	0x50204150
  405b30:	7265776f 	.word	0x7265776f
  405b34:	203d2009 	.word	0x203d2009
  405b38:	0a0d7325 	.word	0x0a0d7325
  405b3c:	00000000 	.word	0x00000000
  405b40:	00097325 	.word	0x00097325
  405b44:	00783020 	.word	0x00783020
  405b48:	78323025 	.word	0x78323025
  405b4c:	00000000 	.word	0x00000000
  405b50:	25783020 	.word	0x25783020
  405b54:	00783230 	.word	0x00783230

00405b58 <rf24_crclength_e_str_0>:
  405b58:	61736944 64656c62 00000000              Disabled....

00405b64 <rf24_crclength_e_str_1>:
  405b64:	69622038 00007374                       8 bits..

00405b6c <rf24_crclength_e_str_2>:
  405b6c:	62203631 00737469                       16 bits.

00405b74 <rf24_crclength_e_str_P>:
  405b74:	00405b58 00405b64 00405b6c              X[@.d[@.l[@.

00405b80 <rf24_datarate_e_str_0>:
  405b80:	50424d31 00000053                       1MBPS...

00405b88 <rf24_datarate_e_str_1>:
  405b88:	50424d32 00000053                       2MBPS...

00405b90 <rf24_datarate_e_str_2>:
  405b90:	4b303532 00535042                       250KBPS.

00405b98 <rf24_datarate_e_str_P>:
  405b98:	00405b80 00405b88 00405b90              .[@..[@..[@.

00405ba4 <rf24_model_e_str_1>:
  405ba4:	3246526e 31304c34 0000002b              nRF24L01+...

00405bb0 <rf24_pa_dbm_e_str_0>:
  405bb0:	4d5f4150 00004e49                       PA_MIN..

00405bb8 <rf24_pa_dbm_e_str_1>:
  405bb8:	4c5f4150 0000574f                       PA_LOW..

00405bc0 <rf24_pa_dbm_e_str_2>:
  405bc0:	485f4150 00484749                       PA_HIGH.

00405bc8 <rf24_pa_dbm_e_str_3>:
  405bc8:	4d5f4150 00005841                       PA_MAX..

00405bd0 <rf24_pa_dbm_e_str_P>:
  405bd0:	00405bb0 00405bb8 00405bc0 00405bc8     .[@..[@..[@..[@.
  405be0:	74746553 20676e69 20495053 636f6c63     Setting SPI cloc
  405bf0:	2523206b 2e20756c 0a202e2e 0000000d     k #%lu ... .....
  405c00:	202d492d 74696e49 696c6169 5320657a     -I- Initialize S
  405c10:	61204950 616d2073 72657473 0000000d     PI as master....
  405c20:	4d202d2d 65747361 646f4e72 65525f65     -- MasterNode_Re
  405c30:	312d3076 0d2d2d20 202d2d0a 454d4153     v0-1 --..-- SAME
  405c40:	582d3037 20444c50 0a0d2d2d 43202d2d     70-XPLD --..-- C
  405c50:	69706d6f 3a64656c 72704120 20352020     ompiled: Apr  5 
  405c60:	31323032 3a323220 343a3230 2d2d2030     2021 22:02:40 --
  405c70:	0000000d 4d202d2d 25204341 78253a78     ....-- MAC %x:%x
  405c80:	3a78253a 253a7825 78253a78 00000d0a     :%x:%x:%x:%x....
  405c90:	49202d2d 25202050 64252e64 2e64252e     -- IP  %d.%d.%d.
  405ca0:	0d0a6425 00000000 6b6e696c 74656420     %d......link det
  405cb0:	65746365 00000d64 65646f4e 20642520     ected...Node %d 
  405cc0:	64616572 6e776f20 6e657320 0d726f73     read own sensor.
  405cd0:	0000000a 6e6e6f63 20746365 6b736564     ....connect desk
  405ce0:	206f7420 65646f6e 20642520 20726f66      to node %d for 
  405cf0:	0a0d6425 00000000                       %d......

00405cf8 <_global_impure_ptr>:
  405cf8:	20400030 33323130 37363534 42413938     0.@ 0123456789AB
  405d08:	46454443 00000000 33323130 37363534     CDEF....01234567
  405d18:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  405d28:	0000296c                                l)..

00405d2c <blanks.7217>:
  405d2c:	20202020 20202020 20202020 20202020                     

00405d3c <zeroes.7218>:
  405d3c:	30303030 30303030 30303030 30303030     0000000000000000
  405d4c:	00000043 49534f50 00000058 0000002e     C...POSIX.......

00405d5c <_ctype_>:
  405d5c:	20202000 20202020 28282020 20282828     .         ((((( 
  405d6c:	20202020 20202020 20202020 20202020                     
  405d7c:	10108820 10101010 10101010 10101010      ...............
  405d8c:	04040410 04040404 10040404 10101010     ................
  405d9c:	41411010 41414141 01010101 01010101     ..AAAAAA........
  405dac:	01010101 01010101 01010101 10101010     ................
  405dbc:	42421010 42424242 02020202 02020202     ..BBBBBB........
  405dcc:	02020202 02020202 02020202 10101010     ................
  405ddc:	00000020 00000000 00000000 00000000      ...............
	...

00405e60 <_init>:
  405e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405e62:	bf00      	nop
  405e64:	bcf8      	pop	{r3, r4, r5, r6, r7}
  405e66:	bc08      	pop	{r3}
  405e68:	469e      	mov	lr, r3
  405e6a:	4770      	bx	lr

00405e6c <__init_array_start>:
  405e6c:	00403ff9 	.word	0x00403ff9

00405e70 <__frame_dummy_init_array_entry>:
  405e70:	0040018d                                ..@.

00405e74 <_fini>:
  405e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405e76:	bf00      	nop
  405e78:	bcf8      	pop	{r3, r4, r5, r6, r7}
  405e7a:	bc08      	pop	{r3}
  405e7c:	469e      	mov	lr, r3
  405e7e:	4770      	bx	lr

00405e80 <__fini_array_start>:
  405e80:	00400169 	.word	0x00400169

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <artnet_id>:
2040000c:	7241 2d74 654e 0074                         Art-Net.

20400014 <gs_uc_ip_address>:
20400014:	0202 0b02                                   ....

20400018 <gs_uc_mac_address>:
20400018:	0400 1c25 02a0                              ..%...

2040001e <payload_size>:
2040001e:	0020                                         .

20400020 <gs_ul_spi_clock>:
20400020:	4b40 004c                                   @KL.

20400024 <g_interrupt_enabled>:
20400024:	0001 0000                                   ....

20400028 <SystemCoreClock>:
20400028:	0900 003d                                   ..=.

2040002c <_impure_ptr>:
2040002c:	0030 2040                                   0.@ 

20400030 <impure_data>:
20400030:	0000 0000 031c 2040 0384 2040 03ec 2040     ......@ ..@ ..@ 
	...
204000d8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000e8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400458 <__atexit_recursive_mutex>:
20400458:	84dc 2040                                   ..@ 

2040045c <__global_locale>:
2040045c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040047c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040049c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004bc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004dc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004fc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040051c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040053c:	569d 0040 4ff1 0040 0000 0000 5d5c 0040     .V@..O@.....\]@.
2040054c:	5d58 0040 5a98 0040 5a98 0040 5a98 0040     X]@..Z@..Z@..Z@.
2040055c:	5a98 0040 5a98 0040 5a98 0040 5a98 0040     .Z@..Z@..Z@..Z@.
2040056c:	5a98 0040 5a98 0040 ffff ffff ffff ffff     .Z@..Z@.........
2040057c:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204005a4:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...

204005c8 <__malloc_av_>:
	...
204005d0:	05c8 2040 05c8 2040 05d0 2040 05d0 2040     ..@ ..@ ..@ ..@ 
204005e0:	05d8 2040 05d8 2040 05e0 2040 05e0 2040     ..@ ..@ ..@ ..@ 
204005f0:	05e8 2040 05e8 2040 05f0 2040 05f0 2040     ..@ ..@ ..@ ..@ 
20400600:	05f8 2040 05f8 2040 0600 2040 0600 2040     ..@ ..@ ..@ ..@ 
20400610:	0608 2040 0608 2040 0610 2040 0610 2040     ..@ ..@ ..@ ..@ 
20400620:	0618 2040 0618 2040 0620 2040 0620 2040     ..@ ..@  .@  .@ 
20400630:	0628 2040 0628 2040 0630 2040 0630 2040     (.@ (.@ 0.@ 0.@ 
20400640:	0638 2040 0638 2040 0640 2040 0640 2040     8.@ 8.@ @.@ @.@ 
20400650:	0648 2040 0648 2040 0650 2040 0650 2040     H.@ H.@ P.@ P.@ 
20400660:	0658 2040 0658 2040 0660 2040 0660 2040     X.@ X.@ `.@ `.@ 
20400670:	0668 2040 0668 2040 0670 2040 0670 2040     h.@ h.@ p.@ p.@ 
20400680:	0678 2040 0678 2040 0680 2040 0680 2040     x.@ x.@ ..@ ..@ 
20400690:	0688 2040 0688 2040 0690 2040 0690 2040     ..@ ..@ ..@ ..@ 
204006a0:	0698 2040 0698 2040 06a0 2040 06a0 2040     ..@ ..@ ..@ ..@ 
204006b0:	06a8 2040 06a8 2040 06b0 2040 06b0 2040     ..@ ..@ ..@ ..@ 
204006c0:	06b8 2040 06b8 2040 06c0 2040 06c0 2040     ..@ ..@ ..@ ..@ 
204006d0:	06c8 2040 06c8 2040 06d0 2040 06d0 2040     ..@ ..@ ..@ ..@ 
204006e0:	06d8 2040 06d8 2040 06e0 2040 06e0 2040     ..@ ..@ ..@ ..@ 
204006f0:	06e8 2040 06e8 2040 06f0 2040 06f0 2040     ..@ ..@ ..@ ..@ 
20400700:	06f8 2040 06f8 2040 0700 2040 0700 2040     ..@ ..@ ..@ ..@ 
20400710:	0708 2040 0708 2040 0710 2040 0710 2040     ..@ ..@ ..@ ..@ 
20400720:	0718 2040 0718 2040 0720 2040 0720 2040     ..@ ..@  .@  .@ 
20400730:	0728 2040 0728 2040 0730 2040 0730 2040     (.@ (.@ 0.@ 0.@ 
20400740:	0738 2040 0738 2040 0740 2040 0740 2040     8.@ 8.@ @.@ @.@ 
20400750:	0748 2040 0748 2040 0750 2040 0750 2040     H.@ H.@ P.@ P.@ 
20400760:	0758 2040 0758 2040 0760 2040 0760 2040     X.@ X.@ `.@ `.@ 
20400770:	0768 2040 0768 2040 0770 2040 0770 2040     h.@ h.@ p.@ p.@ 
20400780:	0778 2040 0778 2040 0780 2040 0780 2040     x.@ x.@ ..@ ..@ 
20400790:	0788 2040 0788 2040 0790 2040 0790 2040     ..@ ..@ ..@ ..@ 
204007a0:	0798 2040 0798 2040 07a0 2040 07a0 2040     ..@ ..@ ..@ ..@ 
204007b0:	07a8 2040 07a8 2040 07b0 2040 07b0 2040     ..@ ..@ ..@ ..@ 
204007c0:	07b8 2040 07b8 2040 07c0 2040 07c0 2040     ..@ ..@ ..@ ..@ 
204007d0:	07c8 2040 07c8 2040 07d0 2040 07d0 2040     ..@ ..@ ..@ ..@ 
204007e0:	07d8 2040 07d8 2040 07e0 2040 07e0 2040     ..@ ..@ ..@ ..@ 
204007f0:	07e8 2040 07e8 2040 07f0 2040 07f0 2040     ..@ ..@ ..@ ..@ 
20400800:	07f8 2040 07f8 2040 0800 2040 0800 2040     ..@ ..@ ..@ ..@ 
20400810:	0808 2040 0808 2040 0810 2040 0810 2040     ..@ ..@ ..@ ..@ 
20400820:	0818 2040 0818 2040 0820 2040 0820 2040     ..@ ..@  .@  .@ 
20400830:	0828 2040 0828 2040 0830 2040 0830 2040     (.@ (.@ 0.@ 0.@ 
20400840:	0838 2040 0838 2040 0840 2040 0840 2040     8.@ 8.@ @.@ @.@ 
20400850:	0848 2040 0848 2040 0850 2040 0850 2040     H.@ H.@ P.@ P.@ 
20400860:	0858 2040 0858 2040 0860 2040 0860 2040     X.@ X.@ `.@ `.@ 
20400870:	0868 2040 0868 2040 0870 2040 0870 2040     h.@ h.@ p.@ p.@ 
20400880:	0878 2040 0878 2040 0880 2040 0880 2040     x.@ x.@ ..@ ..@ 
20400890:	0888 2040 0888 2040 0890 2040 0890 2040     ..@ ..@ ..@ ..@ 
204008a0:	0898 2040 0898 2040 08a0 2040 08a0 2040     ..@ ..@ ..@ ..@ 
204008b0:	08a8 2040 08a8 2040 08b0 2040 08b0 2040     ..@ ..@ ..@ ..@ 
204008c0:	08b8 2040 08b8 2040 08c0 2040 08c0 2040     ..@ ..@ ..@ ..@ 
204008d0:	08c8 2040 08c8 2040 08d0 2040 08d0 2040     ..@ ..@ ..@ ..@ 
204008e0:	08d8 2040 08d8 2040 08e0 2040 08e0 2040     ..@ ..@ ..@ ..@ 
204008f0:	08e8 2040 08e8 2040 08f0 2040 08f0 2040     ..@ ..@ ..@ ..@ 
20400900:	08f8 2040 08f8 2040 0900 2040 0900 2040     ..@ ..@ ..@ ..@ 
20400910:	0908 2040 0908 2040 0910 2040 0910 2040     ..@ ..@ ..@ ..@ 
20400920:	0918 2040 0918 2040 0920 2040 0920 2040     ..@ ..@  .@  .@ 
20400930:	0928 2040 0928 2040 0930 2040 0930 2040     (.@ (.@ 0.@ 0.@ 
20400940:	0938 2040 0938 2040 0940 2040 0940 2040     8.@ 8.@ @.@ @.@ 
20400950:	0948 2040 0948 2040 0950 2040 0950 2040     H.@ H.@ P.@ P.@ 
20400960:	0958 2040 0958 2040 0960 2040 0960 2040     X.@ X.@ `.@ `.@ 
20400970:	0968 2040 0968 2040 0970 2040 0970 2040     h.@ h.@ p.@ p.@ 
20400980:	0978 2040 0978 2040 0980 2040 0980 2040     x.@ x.@ ..@ ..@ 
20400990:	0988 2040 0988 2040 0990 2040 0990 2040     ..@ ..@ ..@ ..@ 
204009a0:	0998 2040 0998 2040 09a0 2040 09a0 2040     ..@ ..@ ..@ ..@ 
204009b0:	09a8 2040 09a8 2040 09b0 2040 09b0 2040     ..@ ..@ ..@ ..@ 
204009c0:	09b8 2040 09b8 2040 09c0 2040 09c0 2040     ..@ ..@ ..@ ..@ 

204009d0 <__malloc_sbrk_base>:
204009d0:	ffff ffff                                   ....

204009d4 <__malloc_trim_threshold>:
204009d4:	0000 0002                                   ....
