$date
	Thu Oct 26 16:03:15 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Mealy_t $end
$var wire 3 ! state [2:0] $end
$var wire 1 " out $end
$var reg 1 # clk $end
$var reg 1 $ in $end
$var reg 1 % rst_n $end
$scope module m $end
$var wire 1 # clk $end
$var wire 1 $ in $end
$var wire 1 % rst_n $end
$var reg 3 & next_state [2:0] $end
$var reg 1 " out $end
$var reg 3 ' state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
1%
0$
1#
x"
bx !
$end
#5000
0%
0#
#10000
0"
b0 &
b0 !
b0 '
1#
#15000
1%
0#
#20000
1#
#25000
1"
b10 &
1$
0#
#30000
0"
b1 &
b10 !
b10 '
1#
#35000
1"
b101 &
0$
0#
#40000
b11 &
0"
b101 !
b101 '
1#
#45000
b100 &
1$
0#
#50000
1"
b100 !
b100 '
1#
#55000
0#
#60000
1#
#65000
b10 &
0$
0#
#70000
b101 &
b10 !
b10 '
1#
#75000
0#
#80000
b11 &
0"
b101 !
b101 '
1#
#85000
0#
#90000
1"
b11 !
b11 '
1#
#95000
0#
#100000
1#
#105000
0"
b10 &
1$
0#
#110000
b1 &
b10 !
b10 '
1#
#115000
0#
#120000
b100 &
1"
b1 !
b1 '
1#
#125000
0#
