==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'multibyte2.cpp' ...
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:25 ; elapsed = 00:00:32 . Memory (MB): peak = 359.945 ; gain = 13.379 ; free physical = 21080 ; free virtual = 409744
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:26 ; elapsed = 00:00:34 . Memory (MB): peak = 359.945 ; gain = 13.379 ; free physical = 21079 ; free virtual = 409743
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'delay_until_ms<50ull, 100000000ull>' into 'multibyte2' (multibyte2.cpp:190).
INFO: [XFORM 203-603] Inlining function 'delay_until_ms<50ull, 100000000ull>' into 'multibyte2' (multibyte2.cpp:152).
INFO: [XFORM 203-603] Inlining function 'delay_until_ms<50ull, 100000000ull>' into 'multibyte2' (multibyte2.cpp:146).
INFO: [XFORM 203-603] Inlining function 'delay_until_ms<50ull, 100000000ull>' into 'multibyte2' (multibyte2.cpp:139).
INFO: [XFORM 203-603] Inlining function 'delay_until_ms<10ull, 100000000ull>' into 'multibyte2' (multibyte2.cpp:237).
INFO: [XFORM 203-603] Inlining function 'delay_until_ms<10ull, 100000000ull>' into 'multibyte2' (multibyte2.cpp:217).
INFO: [XFORM 203-603] Inlining function 'delay_until_ms<10ull, 100000000ull>' into 'multibyte2' (multibyte2.cpp:182).
INFO: [XFORM 203-603] Inlining function 'delay_until_ms<10ull, 100000000ull>' into 'multibyte2' (multibyte2.cpp:158).
INFO: [XFORM 203-603] Inlining function 'delay_until_ms<1750ull, 100000000ull>' into 'multibyte2' (multibyte2.cpp:168).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:28 ; elapsed = 00:00:36 . Memory (MB): peak = 360.223 ; gain = 13.656 ; free physical = 21167 ; free virtual = 409831
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:28 ; elapsed = 00:00:36 . Memory (MB): peak = 360.234 ; gain = 13.668 ; free physical = 21164 ; free virtual = 409828
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:29 ; elapsed = 00:00:37 . Memory (MB): peak = 487.938 ; gain = 141.371 ; free physical = 21402 ; free virtual = 410067
WARNING: [XFORM 203-803] Cannot bundle argument 'iic' to m_axi port 'CTRL' since its offset mode is off.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:30 ; elapsed = 00:00:38 . Memory (MB): peak = 487.938 ; gain = 141.371 ; free physical = 21341 ; free virtual = 410006
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multibyte2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multibyte2'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.3 seconds; current allocated memory: 85.889 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 87.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multibyte2'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte2/CTRL' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte2/pressure_msb' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte2/pressure_lsb' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte2/pressure_xlsb' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte2/temperature_msb' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte2/temperature_lsb' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte2/temperature_xlsb' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte2/stateSetUp' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte2/state' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte2/stateDataReads' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte2/trimmingSuccess' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte2/dig_T1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte2/dig_T2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte2/dig_T3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte2/dig_P1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte2/dig_P2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte2/dig_P3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte2/dig_P4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte2/dig_P5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte2/dig_P6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte2/dig_P7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte2/dig_P8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte2/dig_P9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte2/pressureRaw' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte2/temperatureRaw' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multibyte2' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'firstSample' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'pressure_lsb', 'pressure_xlsb', 'temperature_msb', 'temperature_lsb', 'temperature_xlsb', 'stateSetUp', 'state', 'stateDataReads', 'trimmingSuccess', 'dig_T1', 'dig_T2', 'dig_T3', 'dig_P1', 'dig_P2', 'dig_P3', 'dig_P4', 'dig_P5', 'dig_P6', 'dig_P7', 'dig_P8', 'dig_P9', 'pressureRaw' and 'temperatureRaw' to AXI-Lite port CTRL.
INFO: [SYN 201-210] Renamed object name 'multibyte2_trimmingData' to 'multibyte2_trimmibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multibyte2_sensorData' to 'multibyte2_sensorcud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'multibyte2'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 91.446 MB.
INFO: [RTMG 210-278] Implementing memory 'multibyte2_trimmibkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'multibyte2_sensorcud_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:33 ; elapsed = 00:00:41 . Memory (MB): peak = 487.938 ; gain = 141.371 ; free physical = 21181 ; free virtual = 409846
INFO: [SYSC 207-301] Generating SystemC RTL for multibyte2.
INFO: [VHDL 208-304] Generating VHDL RTL for multibyte2.
INFO: [VLOG 209-307] Generating Verilog RTL for multibyte2.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-112] Total elapsed time: 101.21 seconds; peak allocated memory: 91.446 MB.
