\section{C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/system\+\_\+stm32f4xx.c File Reference}
\label{system__stm32f4xx_8c}\index{C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/system\+\_\+stm32f4xx.\+c@{C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/system\+\_\+stm32f4xx.\+c}}


C\+M\+S\+IS Cortex-\/\+M4 Device Peripheral Access Layer System Source File. This file contains the system clock configuration for S\+T\+M32\+F4xx devices, and is generated by the clock configuration tool stm32f4xx\+\_\+\+Clock\+\_\+\+Configuration\+\_\+\+V1.\+0.\+0.\+xls.  


{\ttfamily \#include \char`\"{}stm32f4xx.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+hal\+\_\+conf.\+h\char`\"{}}\newline
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ V\+E\+C\+T\+\_\+\+T\+A\+B\+\_\+\+O\+F\+F\+S\+ET}~0x00
\item 
\#define \textbf{ P\+L\+L\+\_\+M}~8
\item 
\#define \textbf{ P\+L\+L\+\_\+N}~336
\item 
\#define \textbf{ P\+L\+L\+\_\+P}~2
\item 
\#define \textbf{ P\+L\+L\+\_\+Q}~7
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
static void \textbf{ Set\+Sys\+Clock} (void)
\begin{DoxyCompactList}\small\item\em Configures the System clock source, P\+LL Multiplier and Divider factors, A\+H\+B/\+A\+P\+Bx prescalers and Flash settings  This function should be called only once the R\+CC clock configuration is reset to the default reset state (done in \doxyref{System\+Init()}{p.}{group__STM32F4xx__System__Private__Functions_ga93f514700ccf00d08dbdcff7f1224eb2} function). \end{DoxyCompactList}\item 
void \textbf{ System\+Init} (void)
\begin{DoxyCompactList}\small\item\em Setup the microcontroller system Initialize the Embedded Flash Interface, the P\+LL and update the System\+Frequency variable. \end{DoxyCompactList}\item 
void \textbf{ System\+Core\+Clock\+Update} (void)
\begin{DoxyCompactList}\small\item\em Update System\+Core\+Clock variable according to Clock Register Values. The System\+Core\+Clock variable contains the core clock (H\+C\+LK), it can be used by the user application to setup the Sys\+Tick timer or configure other parameters. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \textbf{ System\+Core\+Clock} = 168000000
\item 
\+\_\+\+\_\+I uint8\+\_\+t \textbf{ A\+H\+B\+Presc\+Table} [16] = \{0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9\}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
C\+M\+S\+IS Cortex-\/\+M4 Device Peripheral Access Layer System Source File. This file contains the system clock configuration for S\+T\+M32\+F4xx devices, and is generated by the clock configuration tool stm32f4xx\+\_\+\+Clock\+\_\+\+Configuration\+\_\+\+V1.\+0.\+0.\+xls. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+0.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
30-\/\+September-\/2011
\begin{DoxyEnumerate}
\item This file provides two functions and one global variable to be called from user application\+:
\begin{DoxyItemize}
\item \doxyref{System\+Init()}{p.}{group__STM32F4xx__System__Private__Functions_ga93f514700ccf00d08dbdcff7f1224eb2}\+: Setups the system clock (System clock source, P\+LL Multiplier and Divider factors, A\+H\+B/\+A\+P\+Bx prescalers and Flash settings), depending on the configuration made in the clock xls tool. This function is called at startup just after reset and before branch to main program. This call is made inside the \char`\"{}startup\+\_\+stm32f4xx.\+s\char`\"{} file.
\item System\+Core\+Clock variable\+: Contains the core clock (H\+C\+LK), it can be used by the user application to setup the Sys\+Tick timer or configure other parameters.
\item \doxyref{System\+Core\+Clock\+Update()}{p.}{group__STM32F4xx__System__Private__Functions_gae0c36a9591fe6e9c45ecb21a794f0f0f}\+: Updates the variable System\+Core\+Clock and must be called whenever the core clock is changed during program execution.
\end{DoxyItemize}
\item After each device reset the H\+SI (16 M\+Hz) is used as system clock source. Then \doxyref{System\+Init()}{p.}{group__STM32F4xx__System__Private__Functions_ga93f514700ccf00d08dbdcff7f1224eb2} function is called, in \char`\"{}startup\+\_\+stm32f4xx.\+s\char`\"{} file, to configure the system clock before to branch to main program.
\item If the system clock source selected by user fails to startup, the \doxyref{System\+Init()}{p.}{group__STM32F4xx__System__Private__Functions_ga93f514700ccf00d08dbdcff7f1224eb2} function will do nothing and H\+SI still used as system clock source. User can add some code to deal with this issue inside the \doxyref{Set\+Sys\+Clock()}{p.}{group__STM32F4xx__System__Private__Functions_ga1ee14ac28e60198cc998586807b51e4c} function.
\item The default value of H\+SE crystal is set to 25\+M\+Hz, refer to \char`\"{}\+H\+S\+E\+\_\+\+V\+A\+L\+U\+E\char`\"{} define in \char`\"{}stm32f4xx.\+h\char`\"{} file. When H\+SE is used as system clock source, directly or through P\+LL, and you are using different crystal you have to adapt the H\+SE value to your own configuration.
\end{DoxyEnumerate}
\end{DoxyDate}
\subsection*{5. This file configures the system clock as follows\+: }

============================================================================= \subsubsection*{Supported S\+T\+M32\+F4xx device revision $\vert$ Rev A }

\subsubsection*{System Clock source $\vert$ P\+LL (H\+SE) }

\subsubsection*{S\+Y\+S\+C\+L\+K(\+Hz) $\vert$ 168000000 }

\subsubsection*{H\+C\+L\+K(\+Hz) $\vert$ 168000000 }

\subsubsection*{A\+HB Prescaler $\vert$ 1 }

\subsubsection*{A\+P\+B1 Prescaler $\vert$ 4 }

\subsubsection*{A\+P\+B2 Prescaler $\vert$ 2 }

\subsubsection*{H\+SE Frequency(\+Hz) $\vert$ 25000000 }

\subsubsection*{P\+L\+L\+\_\+M $\vert$ 25 }

\subsubsection*{P\+L\+L\+\_\+N $\vert$ 336 }

\subsubsection*{P\+L\+L\+\_\+P $\vert$ 2 }

\subsubsection*{P\+L\+L\+\_\+Q $\vert$ 7 }

\subsubsection*{P\+L\+L\+I2\+S\+\_\+N $\vert$ NA }

\subsubsection*{P\+L\+L\+I2\+S\+\_\+R $\vert$ NA }

\subsubsection*{I2S input clock $\vert$ NA }

\subsubsection*{V\+D\+D(\+V) $\vert$ 3.\+3 }

\subsubsection*{Main regulator output voltage $\vert$ Scale1 mode }

\subsubsection*{Flash Latency(\+W\+S) $\vert$ 5 }

\subsubsection*{Prefetch Buffer $\vert$ O\+FF }

\subsubsection*{Instruction cache $\vert$ ON }

\subsubsection*{Data cache $\vert$ ON }

Require 48\+M\+Hz for U\+SB O\+TG FS, $\vert$ Enabled \subsubsection*{S\+D\+IO and R\+NG clock $\vert$ }

=============================================================================

\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
T\+HE P\+R\+E\+S\+E\+NT F\+I\+R\+M\+W\+A\+RE W\+H\+I\+CH IS F\+OR G\+U\+I\+D\+A\+N\+CE O\+N\+LY A\+I\+MS AT P\+R\+O\+V\+I\+D\+I\+NG C\+U\+S\+T\+O\+M\+E\+RS W\+I\+TH C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON R\+E\+G\+A\+R\+D\+I\+NG T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS IN O\+R\+D\+ER F\+OR T\+H\+EM TO S\+A\+VE T\+I\+ME. AS A R\+E\+S\+U\+LT, S\+T\+M\+I\+C\+R\+O\+E\+L\+E\+C\+T\+R\+O\+N\+I\+CS S\+H\+A\+LL N\+OT BE H\+E\+LD L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES W\+I\+TH R\+E\+S\+P\+E\+CT TO A\+NY C\+L\+A\+I\+MS A\+R\+I\+S\+I\+NG F\+R\+OM T\+HE C\+O\+N\+T\+E\+NT OF S\+U\+CH F\+I\+R\+M\+W\+A\+RE A\+N\+D/\+OR T\+HE U\+SE M\+A\+DE BY C\+U\+S\+T\+O\+M\+E\+RS OF T\+HE C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON C\+O\+N\+T\+A\+I\+N\+ED H\+E\+R\+E\+IN IN C\+O\+N\+N\+E\+C\+T\+I\+ON W\+I\+TH T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS.

\subsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+HT 2011 S\+T\+Microelectronics\end{center} }

Definition in file \textbf{ system\+\_\+stm32f4xx.\+c}.

