Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Mon Aug  4 12:33:47 2025
| Host              : havarti.cs.cornell.edu running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing -file ./out/main_timing_report.rpt
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.893ns  (required time - arrival time)
  Source:                 alu_inst/multiplier/output_valid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            alu_inst/multiplier/input_fifo_reg[4][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.509ns (10.751%)  route 4.225ns (89.249%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.077ns = ( 8.077 - 7.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.022ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1185, unset)         1.393     1.393    alu_inst/multiplier/clk
    SLICE_X24Y66         FDRE                                         r  alu_inst/multiplier/output_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y66         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     1.489 f  alu_inst/multiplier/output_valid_reg_reg/Q
                         net (fo=8, routed)           0.153     1.642    alu_inst/multiplier/mult_valid_out
    SLICE_X24Y66         LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.200     1.842 f  alu_inst/multiplier/ready_out_INST_0_i_3/O
                         net (fo=1, routed)           0.656     2.498    alu_inst/multiplier/ready_out_INST_0_i_3_n_0
    SLICE_X24Y66         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.064     2.562 f  alu_inst/multiplier/ready_out_INST_0_i_2/O
                         net (fo=9, routed)           1.286     3.848    alu_inst/multiplier/reset_0
    SLICE_X23Y63         LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     3.997 r  alu_inst/multiplier/input_fifo[4][63]_i_1/O
                         net (fo=64, routed)          2.131     6.127    alu_inst/multiplier/input_fifo[4][63]_i_1_n_0
    SLICE_X29Y57         FDRE                                         r  alu_inst/multiplier/input_fifo_reg[4][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1185, unset)         1.077     8.077    alu_inst/multiplier/clk
    SLICE_X29Y57         FDRE                                         r  alu_inst/multiplier/input_fifo_reg[4][10]/C
                         clock pessimism              0.022     8.099    
                         clock uncertainty           -0.035     8.064    
    SLICE_X29Y57         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.043     8.021    alu_inst/multiplier/input_fifo_reg[4][10]
  -------------------------------------------------------------------
                         required time                          8.021    
                         arrival time                          -6.127    
  -------------------------------------------------------------------
                         slack                                  1.893    




