 
****************************************
check_design summary:
Version:     J-2014.09-SP2
Date:        Thu Apr 11 19:28:28 2019
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     12
    Unconnected ports (LINT-28)                                    12
--------------------------------------------------------------------------------

Warning: In design 'incomingPortHandler', port 'destinationAddressIn[7]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler', port 'destinationAddressIn[6]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler', port 'destinationAddressIn[5]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler', port 'destinationAddressIn[4]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler', port 'destinationAddressIn[3]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler', port 'destinationAddressIn[2]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler', port 'destinationAddressIn[1]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler', port 'destinationAddressIn[0]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler', port 'requesterAddressIn[3]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler', port 'requesterAddressIn[2]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler', port 'requesterAddressIn[1]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler', port 'requesterAddressIn[0]' is not connected to any nets. (LINT-28)
1
 
****************************************
Report : area
Design : incomingPortHandler
Version: J-2014.09-SP2
Date   : Thu Apr 11 19:28:28 2019
****************************************

Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)

Number of ports:                           30
Number of nets:                            59
Number of cells:                           47
Number of combinational cells:             41
Number of sequential cells:                 6
Number of macros/black boxes:               0
Number of buf/inv:                         17
Number of references:                      17

Combinational area:                282.240003
Buf/Inv area:                       89.280004
Noncombinational area:             146.879997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                   429.120000
Total area:                 undefined
1
Information: Propagating switching activity (medium effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort medium
Design : incomingPortHandler
Version: J-2014.09-SP2
Date   : Thu Apr 11 19:28:29 2019
****************************************


Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)


Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
incomingPortHandler                    8.33e-04 9.60e-03  461.106 1.04e-02 100.0
1
 
****************************************
Report : design
Design : incomingPortHandler
Version: J-2014.09-SP2
Date   : Thu Apr 11 19:28:29 2019
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)

Local Link Library:

    {/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : tt_1p2v_25c
    Library : scx3_cmos8rf_lpvt_tt_1p2v_25c
    Process :   1.00
    Temperature :  25.00
    Voltage :   1.20
    Interconnect Model : balanced_tree

Wire Loading Model:

    No wire loading specified.


Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    DesignWare

Design Parameters:

    None specified.
1
 
****************************************
Report : cell
Design : incomingPortHandler
Version: J-2014.09-SP2
Date   : Thu Apr 11 19:28:29 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U49                       INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U50                       INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U51                       INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U52                       OAI31X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U53                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U54                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U55                       NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U56                       NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U57                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U58                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U59                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U60                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U61                       NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U62                       OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U63                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U64                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U65                       CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U66                       NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U67                       AOI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U68                       OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U69                       NOR4BXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U70                       NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U71                       AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U72                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U73                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U74                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U75                       OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U76                       NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U77                       NOR3BXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U78                       INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U79                       OR3X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U80                       INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U81                       NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U82                       CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U83                       AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U84                       AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U85                       AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U86                       INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U87                       OAI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U88                       AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U89                       AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
memRead_reg               DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
memWrite_reg              DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
outputPortSelect_reg[0]   DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
outputPortSelect_reg[1]   DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
outputPortSelect_reg[2]   DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
outputPortSelect_reg[3]   DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
--------------------------------------------------------------------------------
Total 47 cells                                            429.120000
1
 
****************************************
Report : port
        -verbose
Design : incomingPortHandler
Version: J-2014.09-SP2
Date   : Thu Apr 11 19:28:29 2019
****************************************



Attributes:
    d - dont_touch_network

                       Pin      Wire     Max     Max     Connection
Port           Dir     Load     Load     Trans   Cap     Class      Attrs
--------------------------------------------------------------------------------
clk            in      0.0000   0.0000   --       0.00   --         d
destinationAddressIn[0]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn[1]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn[2]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn[3]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn[4]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn[5]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn[6]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn[7]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn[8]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn[9]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn[10]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn[11]
               in      0.0000   0.0000   --       0.00   --         
localRouterAddress[0]
               in      0.0000   0.0000   --       0.00   --         
localRouterAddress[1]
               in      0.0000   0.0000   --       0.00   --         
localRouterAddress[2]
               in      0.0000   0.0000   --       0.00   --         
localRouterAddress[3]
               in      0.0000   0.0000   --       0.00   --         
readIn         in      0.0000   0.0000   --       0.00   --         
requesterAddressIn[0]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn[1]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn[2]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn[3]
               in      0.0000   0.0000   --       0.00   --         
reset          in      0.0000   0.0000   --       0.00   --         
writeIn        in      0.0000   0.0000   --       0.00   --         
memRead        out     0.0010   0.0000   --      --      --         
memWrite       out     0.0010   0.0000   --      --      --         
outputPortSelect[0]
               out     0.0010   0.0000   --      --      --         
outputPortSelect[1]
               out     0.0010   0.0000   --      --      --         
outputPortSelect[2]
               out     0.0010   0.0000   --      --      --         
outputPortSelect[3]
               out     0.0010   0.0000   --      --      --         


              External  Max             Min                Min       Min
              Number    Wireload        Wireload           Pin       Wire
Port          Points    Model           Model              Load      Load
--------------------------------------------------------------------------------
clk                1      --              --              --        -- 
destinationAddressIn[0]
                   1      --              --              --        -- 
destinationAddressIn[1]
                   1      --              --              --        -- 
destinationAddressIn[2]
                   1      --              --              --        -- 
destinationAddressIn[3]
                   1      --              --              --        -- 
destinationAddressIn[4]
                   1      --              --              --        -- 
destinationAddressIn[5]
                   1      --              --              --        -- 
destinationAddressIn[6]
                   1      --              --              --        -- 
destinationAddressIn[7]
                   1      --              --              --        -- 
destinationAddressIn[8]
                   1      --              --              --        -- 
destinationAddressIn[9]
                   1      --              --              --        -- 
destinationAddressIn[10]
                   1      --              --              --        -- 
destinationAddressIn[11]
                   1      --              --              --        -- 
localRouterAddress[0]
                   1      --              --              --        -- 
localRouterAddress[1]
                   1      --              --              --        -- 
localRouterAddress[2]
                   1      --              --              --        -- 
localRouterAddress[3]
                   1      --              --              --        -- 
readIn             1      --              --              --        -- 
requesterAddressIn[0]
                   1      --              --              --        -- 
requesterAddressIn[1]
                   1      --              --              --        -- 
requesterAddressIn[2]
                   1      --              --              --        -- 
requesterAddressIn[3]
                   1      --              --              --        -- 
reset              1      --              --              --        -- 
writeIn            1      --              --              --        -- 
memRead            1      --              --              --        -- 
memWrite           1      --              --              --        -- 
outputPortSelect[0]
                   1      --              --              --        -- 
outputPortSelect[1]
                   1      --              --              --        -- 
outputPortSelect[2]
                   1      --              --              --        -- 
outputPortSelect[3]
                   1      --              --              --        -- 

                    Input Delay
                  Min             Max       Related   Max
Input Port    Rise    Fall    Rise    Fall   Clock  Fanout
--------------------------------------------------------------------------------
clk           --      --      --      --      --      2.00
destinationAddressIn[0]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn[1]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn[2]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn[3]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn[4]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn[5]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn[6]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn[7]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn[8]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn[9]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn[10]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn[11]
              0.00    0.00    0.00    0.00  clk       2.00  
localRouterAddress[0]
              0.00    0.00    0.00    0.00  clk       2.00  
localRouterAddress[1]
              0.00    0.00    0.00    0.00  clk       2.00  
localRouterAddress[2]
              0.00    0.00    0.00    0.00  clk       2.00  
localRouterAddress[3]
              0.00    0.00    0.00    0.00  clk       2.00  
readIn        0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn[0]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn[1]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn[2]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn[3]
              0.00    0.00    0.00    0.00  clk       2.00  
reset         0.00    0.00    0.00    0.00  clk       2.00  
writeIn       0.00    0.00    0.00    0.00  clk       2.00  


               Max Drive      Min Drive      Resistance    Min    Min       Cell
Input Port    Rise    Fall   Rise    Fall   Max     Min    Cap    Fanout    Deg
--------------------------------------------------------------------------------
clk           --      --     --      --     --      --     --     --        -- 
destinationAddressIn[0]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn[1]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn[2]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn[3]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn[4]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn[5]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn[6]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn[7]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn[8]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn[9]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn[10]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn[11]
              --      --     --      --     --      --     --     --        -- 
localRouterAddress[0]
              --      --     --      --     --      --     --     --        -- 
localRouterAddress[1]
              --      --     --      --     --      --     --     --        -- 
localRouterAddress[2]
              --      --     --      --     --      --     --     --        -- 
localRouterAddress[3]
              --      --     --      --     --      --     --     --        -- 
readIn        --      --     --      --     --      --     --     --        -- 
requesterAddressIn[0]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn[1]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn[2]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn[3]
              --      --     --      --     --      --     --     --        -- 
reset         --      --     --      --     --      --     --     --        -- 
writeIn       --      --     --      --     --      --     --     --        -- 


               Max Tran        Min Tran
Input Port    Rise    Fall    Rise    Fall
--------------------------------------------------------------------------------
clk           --      --      --      -- 
destinationAddressIn[0]
              --      --      --      -- 
destinationAddressIn[1]
              --      --      --      -- 
destinationAddressIn[2]
              --      --      --      -- 
destinationAddressIn[3]
              --      --      --      -- 
destinationAddressIn[4]
              --      --      --      -- 
destinationAddressIn[5]
              --      --      --      -- 
destinationAddressIn[6]
              --      --      --      -- 
destinationAddressIn[7]
              --      --      --      -- 
destinationAddressIn[8]
              --      --      --      -- 
destinationAddressIn[9]
              --      --      --      -- 
destinationAddressIn[10]
              --      --      --      -- 
destinationAddressIn[11]
              --      --      --      -- 
localRouterAddress[0]
              --      --      --      -- 
localRouterAddress[1]
              --      --      --      -- 
localRouterAddress[2]
              --      --      --      -- 
localRouterAddress[3]
              --      --      --      -- 
readIn        --      --      --      -- 
requesterAddressIn[0]
              --      --      --      -- 
requesterAddressIn[1]
              --      --      --      -- 
requesterAddressIn[2]
              --      --      --      -- 
requesterAddressIn[3]
              --      --      --      -- 
reset         --      --      --      -- 
writeIn       --      --      --      -- 


                    Output Delay
                  Min             Max      Related  Fanout
Output Port   Rise    Fall    Rise    Fall  Clock     Load
--------------------------------------------------------------------------------
memRead       3.00    3.00    3.00    3.00  clk       0.00  
memWrite      3.00    3.00    3.00    3.00  clk       0.00  
outputPortSelect[0]
              3.00    3.00    3.00    3.00  clk       0.00  
outputPortSelect[1]
              3.00    3.00    3.00    3.00  clk       0.00  
outputPortSelect[2]
              3.00    3.00    3.00    3.00  clk       0.00  
outputPortSelect[3]
              3.00    3.00    3.00    3.00  clk       0.00  

1
 
****************************************
Report : compile_options
Design : incomingPortHandler
Version: J-2014.09-SP2
Date   : Thu Apr 11 19:28:29 2019
****************************************

Design                                   Compile Option         Value
--------------------------------------------------------------------------------
incomingPortHandler                      flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
                                         isolate_port           disabled
--------------------------------------------------------------------------------
1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : incomingPortHandler
Version: J-2014.09-SP2
Date   : Thu Apr 11 19:28:29 2019
****************************************


  Startpoint: localRouterAddress[3]
              (input port clocked by clk)
  Endpoint: outputPortSelect_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  localRouterAddress[3] (in)                              0.00       0.00 r
  U60/Y (CLKBUFX2TS)                                      0.14       0.14 r
  U66/Y (NOR2BX1TS)                                       0.09       0.23 f
  U85/Y (AOI21X1TS)                                       0.10       0.33 r
  U87/Y (OAI2BB2XLTS)                                     0.11       0.45 f
  outputPortSelect_reg[1]/D (DFFQX1TS)                    0.00       0.45 f
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  outputPortSelect_reg[1]/CK (DFFQX1TS)                   0.00       0.00 r
  library hold time                                       0.52       0.52
  data required time                                                 0.52
  --------------------------------------------------------------------------
  data required time                                                 0.52
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: localRouterAddress[1]
              (input port clocked by clk)
  Endpoint: outputPortSelect_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  localRouterAddress[1] (in)                              0.00       0.00 r
  U54/Y (CLKBUFX2TS)                                      0.14       0.14 r
  U56/Y (NOR2BX1TS)                                       0.08       0.22 f
  U71/Y (AOI21X1TS)                                       0.13       0.34 r
  U52/Y (OAI31X1TS)                                       0.14       0.48 f
  outputPortSelect_reg[2]/D (DFFQX1TS)                    0.00       0.48 f
  data arrival time                                                  0.48

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  outputPortSelect_reg[2]/CK (DFFQX1TS)                   0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.06


  Startpoint: writeIn (input port clocked by clk)
  Endpoint: memWrite_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  writeIn (in)                             0.00       0.00 f
  U72/Y (CLKBUFX2TS)                       0.17       0.17 f
  U89/Y (AO22XLTS)                         0.30       0.47 f
  memWrite_reg/D (DFFQX1TS)                0.00       0.47 f
  data arrival time                                   0.47

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memWrite_reg/CK (DFFQX1TS)               0.00       0.00 r
  library hold time                        0.51       0.51
  data required time                                  0.51
  -----------------------------------------------------------
  data required time                                  0.51
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.04


  Startpoint: readIn (input port clocked by clk)
  Endpoint: memRead_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  readIn (in)                              0.00       0.00 f
  U73/Y (CLKBUFX2TS)                       0.17       0.17 f
  U83/Y (AO22XLTS)                         0.30       0.47 f
  memRead_reg/D (DFFQX1TS)                 0.00       0.47 f
  data arrival time                                   0.47

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRead_reg/CK (DFFQX1TS)                0.00       0.00 r
  library hold time                        0.51       0.51
  data required time                                  0.51
  -----------------------------------------------------------
  data required time                                  0.51
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.04


    Net: destinationAddressIn[8]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn[9]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn[10]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn[11]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: localRouterAddress[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: localRouterAddress[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: localRouterAddress[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: localRouterAddress[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: readIn

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: reset

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: writeIn

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Design: incomingPortHandler

    max_area               0.00
  - Current Area         429.12
  ------------------------------
    Slack               -429.12  (VIOLATED)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 20
Design : incomingPortHandler
Version: J-2014.09-SP2
Date   : Thu Apr 11 19:28:29 2019
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: outputPortSelect_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: outputPortSelect[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  outputPortSelect_reg[2]/CK (DFFQX1TS)                   0.00       0.00 r
  outputPortSelect_reg[2]/Q (DFFQX1TS)                    1.26       1.26 f
  outputPortSelect[2] (out)                               0.00       1.26 f
  data arrival time                                                  1.26

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  output external delay                                  -3.00       9.00
  data required time                                                 9.00
  --------------------------------------------------------------------------
  data required time                                                 9.00
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: outputPortSelect_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: outputPortSelect[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  outputPortSelect_reg[1]/CK (DFFQX1TS)                   0.00       0.00 r
  outputPortSelect_reg[1]/Q (DFFQX1TS)                    1.25       1.25 f
  outputPortSelect[1] (out)                               0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  output external delay                                  -3.00       9.00
  data required time                                                 9.00
  --------------------------------------------------------------------------
  data required time                                                 9.00
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        7.75


  Startpoint: outputPortSelect_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: outputPortSelect[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  outputPortSelect_reg[0]/CK (DFFQX1TS)                   0.00       0.00 r
  outputPortSelect_reg[0]/Q (DFFQX1TS)                    1.25       1.25 f
  outputPortSelect[0] (out)                               0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  output external delay                                  -3.00       9.00
  data required time                                                 9.00
  --------------------------------------------------------------------------
  data required time                                                 9.00
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        7.75


  Startpoint: outputPortSelect_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: outputPortSelect[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  outputPortSelect_reg[3]/CK (DFFQX1TS)                   0.00       0.00 r
  outputPortSelect_reg[3]/Q (DFFQX1TS)                    1.25       1.25 f
  outputPortSelect[3] (out)                               0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  output external delay                                  -3.00       9.00
  data required time                                                 9.00
  --------------------------------------------------------------------------
  data required time                                                 9.00
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        7.75


  Startpoint: memRead_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRead (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRead_reg/CK (DFFQX1TS)                0.00       0.00 r
  memRead_reg/Q (DFFQX1TS)                 1.25       1.25 f
  memRead (out)                            0.00       1.25 f
  data arrival time                                   1.25

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  output external delay                   -3.00       9.00
  data required time                                  9.00
  -----------------------------------------------------------
  data required time                                  9.00
  data arrival time                                  -1.25
  -----------------------------------------------------------
  slack (MET)                                         7.75


  Startpoint: memWrite_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrite (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memWrite_reg/CK (DFFQX1TS)               0.00       0.00 r
  memWrite_reg/Q (DFFQX1TS)                1.25       1.25 f
  memWrite (out)                           0.00       1.25 f
  data arrival time                                   1.25

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  output external delay                   -3.00       9.00
  data required time                                  9.00
  -----------------------------------------------------------
  data required time                                  9.00
  data arrival time                                  -1.25
  -----------------------------------------------------------
  slack (MET)                                         7.75


  Startpoint: outputPortSelect_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: outputPortSelect[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  outputPortSelect_reg[2]/CK (DFFQX1TS)                   0.00       0.00 r
  outputPortSelect_reg[2]/Q (DFFQX1TS)                    1.13       1.13 r
  outputPortSelect[2] (out)                               0.00       1.13 r
  data arrival time                                                  1.13

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  output external delay                                  -3.00       9.00
  data required time                                                 9.00
  --------------------------------------------------------------------------
  data required time                                                 9.00
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.87


  Startpoint: outputPortSelect_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: outputPortSelect[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  outputPortSelect_reg[1]/CK (DFFQX1TS)                   0.00       0.00 r
  outputPortSelect_reg[1]/Q (DFFQX1TS)                    1.12       1.12 r
  outputPortSelect[1] (out)                               0.00       1.12 r
  data arrival time                                                  1.12

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  output external delay                                  -3.00       9.00
  data required time                                                 9.00
  --------------------------------------------------------------------------
  data required time                                                 9.00
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        7.88


  Startpoint: outputPortSelect_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: outputPortSelect[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  outputPortSelect_reg[0]/CK (DFFQX1TS)                   0.00       0.00 r
  outputPortSelect_reg[0]/Q (DFFQX1TS)                    1.12       1.12 r
  outputPortSelect[0] (out)                               0.00       1.12 r
  data arrival time                                                  1.12

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  output external delay                                  -3.00       9.00
  data required time                                                 9.00
  --------------------------------------------------------------------------
  data required time                                                 9.00
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        7.88


  Startpoint: outputPortSelect_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: outputPortSelect[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  outputPortSelect_reg[3]/CK (DFFQX1TS)                   0.00       0.00 r
  outputPortSelect_reg[3]/Q (DFFQX1TS)                    1.12       1.12 r
  outputPortSelect[3] (out)                               0.00       1.12 r
  data arrival time                                                  1.12

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  output external delay                                  -3.00       9.00
  data required time                                                 9.00
  --------------------------------------------------------------------------
  data required time                                                 9.00
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        7.88


  Startpoint: memRead_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRead (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRead_reg/CK (DFFQX1TS)                0.00       0.00 r
  memRead_reg/Q (DFFQX1TS)                 1.12       1.12 r
  memRead (out)                            0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  output external delay                   -3.00       9.00
  data required time                                  9.00
  -----------------------------------------------------------
  data required time                                  9.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (MET)                                         7.88


  Startpoint: memWrite_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrite (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memWrite_reg/CK (DFFQX1TS)               0.00       0.00 r
  memWrite_reg/Q (DFFQX1TS)                1.12       1.12 r
  memWrite (out)                           0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  output external delay                   -3.00       9.00
  data required time                                  9.00
  -----------------------------------------------------------
  data required time                                  9.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (MET)                                         7.88


  Startpoint: destinationAddressIn[11]
              (input port clocked by clk)
  Endpoint: memWrite_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  destinationAddressIn[11] (in)            0.00       0.00 f
  U59/Y (CLKBUFX2TS)                       0.16       0.16 f
  U66/Y (NOR2BX1TS)                        0.29       0.45 f
  U67/Y (AOI211XLTS)                       0.31       0.76 r
  U68/Y (OAI21XLTS)                        0.18       0.95 f
  U69/Y (NOR4BXLTS)                        0.53       1.48 r
  U82/Y (CLKAND2X2TS)                      0.42       1.90 r
  U89/Y (AO22XLTS)                         0.22       2.11 r
  memWrite_reg/D (DFFQX1TS)                0.00       2.11 r
  data arrival time                                   2.11

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  memWrite_reg/CK (DFFQX1TS)               0.00      12.00 r
  library setup time                       0.29      12.29
  data required time                                 12.29
  -----------------------------------------------------------
  data required time                                 12.29
  data arrival time                                  -2.11
  -----------------------------------------------------------
  slack (MET)                                        10.18


  Startpoint: destinationAddressIn[11]
              (input port clocked by clk)
  Endpoint: memRead_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  destinationAddressIn[11] (in)            0.00       0.00 f
  U59/Y (CLKBUFX2TS)                       0.16       0.16 f
  U66/Y (NOR2BX1TS)                        0.29       0.45 f
  U67/Y (AOI211XLTS)                       0.31       0.76 r
  U68/Y (OAI21XLTS)                        0.18       0.95 f
  U69/Y (NOR4BXLTS)                        0.53       1.48 r
  U82/Y (CLKAND2X2TS)                      0.42       1.90 r
  U83/Y (AO22XLTS)                         0.22       2.11 r
  memRead_reg/D (DFFQX1TS)                 0.00       2.11 r
  data arrival time                                   2.11

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  memRead_reg/CK (DFFQX1TS)                0.00      12.00 r
  library setup time                       0.29      12.29
  data required time                                 12.29
  -----------------------------------------------------------
  data required time                                 12.29
  data arrival time                                  -2.11
  -----------------------------------------------------------
  slack (MET)                                        10.18


  Startpoint: destinationAddressIn[11]
              (input port clocked by clk)
  Endpoint: memRead_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  destinationAddressIn[11] (in)            0.00       0.00 f
  U59/Y (CLKBUFX2TS)                       0.16       0.16 f
  U66/Y (NOR2BX1TS)                        0.29       0.45 f
  U67/Y (AOI211XLTS)                       0.31       0.76 r
  U68/Y (OAI21XLTS)                        0.18       0.95 f
  U69/Y (NOR4BXLTS)                        0.53       1.48 r
  U82/Y (CLKAND2X2TS)                      0.42       1.90 r
  U83/Y (AO22XLTS)                         0.21       2.10 r
  memRead_reg/D (DFFQX1TS)                 0.00       2.10 r
  data arrival time                                   2.10

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  memRead_reg/CK (DFFQX1TS)                0.00      12.00 r
  library setup time                       0.29      12.29
  data required time                                 12.29
  -----------------------------------------------------------
  data required time                                 12.29
  data arrival time                                  -2.10
  -----------------------------------------------------------
  slack (MET)                                        10.19


  Startpoint: destinationAddressIn[11]
              (input port clocked by clk)
  Endpoint: memWrite_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  destinationAddressIn[11] (in)            0.00       0.00 f
  U59/Y (CLKBUFX2TS)                       0.16       0.16 f
  U66/Y (NOR2BX1TS)                        0.29       0.45 f
  U67/Y (AOI211XLTS)                       0.31       0.76 r
  U68/Y (OAI21XLTS)                        0.18       0.95 f
  U69/Y (NOR4BXLTS)                        0.53       1.48 r
  U82/Y (CLKAND2X2TS)                      0.42       1.90 r
  U89/Y (AO22XLTS)                         0.21       2.10 r
  memWrite_reg/D (DFFQX1TS)                0.00       2.10 r
  data arrival time                                   2.10

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  memWrite_reg/CK (DFFQX1TS)               0.00      12.00 r
  library setup time                       0.29      12.29
  data required time                                 12.29
  -----------------------------------------------------------
  data required time                                 12.29
  data arrival time                                  -2.10
  -----------------------------------------------------------
  slack (MET)                                        10.19


  Startpoint: destinationAddressIn[11]
              (input port clocked by clk)
  Endpoint: memWrite_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  destinationAddressIn[11] (in)            0.00       0.00 f
  U59/Y (CLKBUFX2TS)                       0.16       0.16 f
  U66/Y (NOR2BX1TS)                        0.29       0.45 f
  U67/Y (AOI211XLTS)                       0.31       0.76 r
  U68/Y (OAI21XLTS)                        0.18       0.95 f
  U69/Y (NOR4BXLTS)                        0.53       1.48 r
  U82/Y (CLKAND2X2TS)                      0.42       1.90 r
  U89/Y (AO22XLTS)                         0.21       2.10 r
  memWrite_reg/D (DFFQX1TS)                0.00       2.10 r
  data arrival time                                   2.10

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  memWrite_reg/CK (DFFQX1TS)               0.00      12.00 r
  library setup time                       0.29      12.29
  data required time                                 12.29
  -----------------------------------------------------------
  data required time                                 12.29
  data arrival time                                  -2.10
  -----------------------------------------------------------
  slack (MET)                                        10.19


  Startpoint: destinationAddressIn[11]
              (input port clocked by clk)
  Endpoint: memRead_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  destinationAddressIn[11] (in)            0.00       0.00 f
  U59/Y (CLKBUFX2TS)                       0.16       0.16 f
  U66/Y (NOR2BX1TS)                        0.29       0.45 f
  U67/Y (AOI211XLTS)                       0.31       0.76 r
  U68/Y (OAI21XLTS)                        0.18       0.95 f
  U69/Y (NOR4BXLTS)                        0.53       1.48 r
  U82/Y (CLKAND2X2TS)                      0.42       1.90 r
  U83/Y (AO22XLTS)                         0.21       2.10 r
  memRead_reg/D (DFFQX1TS)                 0.00       2.10 r
  data arrival time                                   2.10

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  memRead_reg/CK (DFFQX1TS)                0.00      12.00 r
  library setup time                       0.29      12.29
  data required time                                 12.29
  -----------------------------------------------------------
  data required time                                 12.29
  data arrival time                                  -2.10
  -----------------------------------------------------------
  slack (MET)                                        10.19


  Startpoint: destinationAddressIn[11]
              (input port clocked by clk)
  Endpoint: memWrite_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  destinationAddressIn[11] (in)            0.00       0.00 f
  U59/Y (CLKBUFX2TS)                       0.16       0.16 f
  U66/Y (NOR2BX1TS)                        0.29       0.45 f
  U67/Y (AOI211XLTS)                       0.31       0.76 r
  U68/Y (OAI21XLTS)                        0.17       0.93 f
  U69/Y (NOR4BXLTS)                        0.53       1.46 r
  U82/Y (CLKAND2X2TS)                      0.42       1.88 r
  U89/Y (AO22XLTS)                         0.22       2.10 r
  memWrite_reg/D (DFFQX1TS)                0.00       2.10 r
  data arrival time                                   2.10

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  memWrite_reg/CK (DFFQX1TS)               0.00      12.00 r
  library setup time                       0.29      12.29
  data required time                                 12.29
  -----------------------------------------------------------
  data required time                                 12.29
  data arrival time                                  -2.10
  -----------------------------------------------------------
  slack (MET)                                        10.19


  Startpoint: destinationAddressIn[11]
              (input port clocked by clk)
  Endpoint: memRead_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  destinationAddressIn[11] (in)            0.00       0.00 f
  U59/Y (CLKBUFX2TS)                       0.16       0.16 f
  U66/Y (NOR2BX1TS)                        0.29       0.45 f
  U67/Y (AOI211XLTS)                       0.31       0.76 r
  U68/Y (OAI21XLTS)                        0.17       0.93 f
  U69/Y (NOR4BXLTS)                        0.53       1.46 r
  U82/Y (CLKAND2X2TS)                      0.42       1.88 r
  U83/Y (AO22XLTS)                         0.22       2.10 r
  memRead_reg/D (DFFQX1TS)                 0.00       2.10 r
  data arrival time                                   2.10

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  memRead_reg/CK (DFFQX1TS)                0.00      12.00 r
  library setup time                       0.29      12.29
  data required time                                 12.29
  -----------------------------------------------------------
  data required time                                 12.29
  data arrival time                                  -2.10
  -----------------------------------------------------------
  slack (MET)                                        10.19


1
