initSidebarItems({"constant":[["DEFAULT_HANDLERS","Default interrupt handlers"]],"enum":[["Interrupt","Enumeration of all the interrupts"]],"struct":[["AdcIrq","18 - ADC1 global interrupt"],["CecIrq","42 - CEC global interrupt"],["Dma1Channel1Irq","11 - DMA1 Channel1 global interrupt"],["Dma1Channel2Irq","12 - DMA1 Channel2 global interrupt"],["Dma1Channel3Irq","13 - DMA1 Channel3 global interrupt"],["Dma1Channel4Irq","14 - DMA1 Channel4 global interrupt"],["Dma1Channel5Irq","15 - DMA1 Channel5 global interrupt"],["Dma1Channel6Irq","16 - DMA1 Channel6 global interrupt"],["Dma1Channel7Irq","17 - DMA1 Channel7 global interrupt"],["Dma2Channel1Irq","56 - DMA2 Channel1 global interrupt"],["Dma2Channel2Irq","57 - DMA2 Channel2 global interrupt"],["Dma2Channel3Irq","58 - DMA2 Channel3 global interrupt"],["Dma2Channel45Irq","59 - DMA2 Channel4 and DMA2 Channel5 global interrupt"],["Exti0Irq","6 - EXTI Line0 interrupt"],["Exti1510Irq","40 - EXTI Line[15:10] interrupts"],["Exti1Irq","7 - EXTI Line1 interrupt"],["Exti2Irq","8 - EXTI Line2 interrupt"],["Exti3Irq","9 - EXTI Line3 interrupt"],["Exti4Irq","10 - EXTI Line4 interrupt"],["Exti95Irq","23 - EXTI Line[9:5] interrupts"],["FlashIrq","4 - Flash global interrupt"],["FsmcIrq","48 - FSMC global interrupt"],["Handlers","Interrupt handlers"],["I2c1ErIrq","32 - I2C1 error interrupt"],["I2c1EvIrq","31 - I2C1 event interrupt"],["I2c2ErIrq","34 - I2C2 error interrupt"],["I2c2EvIrq","33 - I2C2 event interrupt"],["PvdIrq","1 - PVD through EXTI line detection interrupt"],["RccIrq","5 - RCC global interrupt"],["RtcWkupIrq","3 - RTC Wakeup through EXTI line interrupt"],["RtcalarmIrq","41 - RTC Alarms through EXTI line interrupt"],["Spi1Irq","35 - SPI1 global interrupt"],["Spi2Irq","36 - SPI2 global interrupt"],["Spi3Irq","51 - SPI3 global interrupt"],["TamperStampIrq","2 - Tamper and TimeStamp through EXTI line interrupts"],["Tim12Irq","43 - TIM12 global interrupt"],["Tim13Irq","44 - TIM13 global interrupt"],["Tim1BrkTim15Irq","24 - TIM1 Break interrupt and TIM15 global interrupt"],["Tim1CcIrq","27 - TIM1 Capture Compare interrupt"],["Tim1TrgComTim17Irq","26 - TIM1 Trigger and Commutation interrupts and TIM17 global interrupt"],["Tim1UpTim16Irq","25 - TIM1 Update interrupt and TIM16 global interrupt"],["Tim2Irq","28 - TIM2 global interrupt"],["Tim3Irq","29 - TIM3 global interrupt"],["Tim4Irq","30 - TIM4 global interrupt"],["Tim5Irq","50 - TIM5 global interrupt"],["Tim6DacIrq","54 - TIM6 global and DAC underrun interrupts"],["Tim7Irq","55 - TIM7 global interrupt"],["Uart4Irq","52 - UART4 global interrupt"],["Uart5Irq","53 - UART5 global interrupt"],["Usart1Irq","37 - USART1 global interrupt"],["Usart2Irq","38 - USART2 global interrupt"],["Usart3Irq","39 - USART3 global interrupt"],["WwdgIrq","0 - Window Watchdog interrupt"]]});