Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat Nov  3 03:33:49 2018
| Host         : DESKTOP-7G37KAP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file zynq_soc_wrapper_timing_summary_routed.rpt -rpx zynq_soc_wrapper_timing_summary_routed.rpx
| Design       : zynq_soc_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 193 register/latch pins with no clock driven by root clock pin: pixclk (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod10_inst/clk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod7_inst/configRegW2r_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 552 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -23.781    -5037.936                   1701                31732        0.052        0.000                      0                31516        2.250        0.000                       0                 14428  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                   ------------         ----------      --------------
clk_fpga_0                              {0.000 3.500}        7.000           142.857         
clk_fpga_1                              {0.000 5.000}        10.000          100.000         
clk_fpga_2                              {0.000 6.499}        12.999          76.929          
clk_fpga_3                              {0.000 20.000}       40.000          25.000          
zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_zynq_soc_CLK_GEN_148MHZ_0    {0.000 3.367}        6.735           148.485         
    io_hdmio_clk                        {3.367 6.735}        6.735           148.485         
  clk_out2_zynq_soc_CLK_GEN_148MHZ_0    {0.000 20.816}       41.633          24.020          
  clkfbout_zynq_soc_CLK_GEN_148MHZ_0    {0.000 15.000}       30.000          33.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                  -23.781     -544.947                    631                18328        0.052        0.000                      0                18328        2.250        0.000                       0                  9019  
clk_fpga_1                                                                                                                                                                                7.845        0.000                       0                     1  
clk_fpga_2                                    4.658        0.000                      0                 7297        0.057        0.000                      0                 7297        5.519        0.000                       0                  3369  
zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_zynq_soc_CLK_GEN_148MHZ_0          1.334        0.000                      0                 4327        0.066        0.000                      0                 4327        2.387        0.000                       0                  2033  
  clk_out2_zynq_soc_CLK_GEN_148MHZ_0                                                                                                                                                     39.477        0.000                       0                     2  
  clkfbout_zynq_soc_CLK_GEN_148MHZ_0                                                                                                                                                     27.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    clk_fpga_2         24.158        0.000                      0                  216                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          ----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                   clk_fpga_0                          clk_fpga_0                               -9.383    -4492.989                   1070                 1560        0.333        0.000                      0                 1560  
**async_default**                   clk_out1_zynq_soc_CLK_GEN_148MHZ_0  clk_out1_zynq_soc_CLK_GEN_148MHZ_0        3.953        0.000                      0                    4        0.443        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          631  Failing Endpoints,  Worst Slack      -23.781ns,  Total Violation     -544.947ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -23.781ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][30]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.654ns  (logic 18.350ns (59.861%)  route 12.304ns (40.139%))
  Logic Levels:           71  (CARRY4=55 LUT1=2 LUT2=3 LUT3=10 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 9.666 - 7.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        1.649     2.943    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/m_axis_mm2s_aclk
    SLICE_X37Y24         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.456     3.399 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][30]/Q
                         net (fo=20, routed)          0.455     3.854    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/Q[10]
    SLICE_X39Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.978 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[14]_i_7/O
                         net (fo=1, routed)           0.000     3.978    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/A[2]
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.528 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.009     4.537    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[14]_i_2_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.808 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.689     5.498    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/CO[0]
    SLICE_X41Y24         LUT2 (Prop_lut2_I1_O)        0.373     5.871 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[13]_i_7/O
                         net (fo=1, routed)           0.000     5.871    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[13]_i_7_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.272 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.009     6.281    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[13]_i_2_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.395 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          1.071     7.466    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[13]_0[0]
    SLICE_X42Y25         LUT2 (Prop_lut2_I1_O)        0.124     7.590 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[12]_i_10/O
                         net (fo=1, routed)           0.000     7.590    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[12]_i_10_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.103 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.103    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[12]_i_2_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     8.355 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.674     9.029    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[12]_0[0]
    SLICE_X40Y24         LUT2 (Prop_lut2_I1_O)        0.310     9.339 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[11]_i_13/O
                         net (fo=1, routed)           0.000     9.339    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[11]_i_13_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.889 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.009     9.898    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_4_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.012 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.012    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_2_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    10.190 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_1/CO[1]
                         net (fo=17, routed)          0.811    11.001    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_0[0]
    SLICE_X37Y26         LUT4 (Prop_lut4_I2_O)        0.329    11.330 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[10]_i_16/O
                         net (fo=1, routed)           0.000    11.330    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[10]_i_16_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.880 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.880    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_7_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.994 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.994    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_2_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.108 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          1.261    13.369    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot_n_17
    SLICE_X38Y25         LUT3 (Prop_lut3_I1_O)        0.124    13.493 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[9]_i_22/O
                         net (fo=1, routed)           0.000    13.493    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[9]_i_22_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.873 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.873    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_15_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.990 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.990    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_10_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.107 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.107    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_5_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.224 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.224    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_3_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.443 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.691    15.135    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_0[0]
    SLICE_X39Y27         LUT3 (Prop_lut3_I1_O)        0.295    15.430 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[8]_i_18/O
                         net (fo=1, routed)           0.000    15.430    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[8]_i_18_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.980 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.980    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_10_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.094 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.094    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_5_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.208 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.208    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_3_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.430 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.850    17.280    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_35
    SLICE_X40Y28         LUT3 (Prop_lut3_I1_O)        0.299    17.579 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[7]_i_18/O
                         net (fo=1, routed)           0.000    17.579    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][28]_1[1]
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.129 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.129    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_10_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.243 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.243    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_5_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.357 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.357    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_3_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.579 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.815    19.393    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_0[1]
    SLICE_X41Y27         LUT3 (Prop_lut3_I1_O)        0.299    19.692 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[6]_i_19/O
                         net (fo=1, routed)           0.000    19.692    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[6]_i_19_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.224 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.224    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_10_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.338 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.338    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_5_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.452 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.452    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_3_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.674 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_2/O[0]
                         net (fo=17, routed)          0.844    21.518    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_4[0]
    SLICE_X43Y27         LUT3 (Prop_lut3_I1_O)        0.299    21.817 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[5]_i_18/O
                         net (fo=1, routed)           0.000    21.817    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[5]_i_18_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.367 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.367    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[5]_i_10_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.481 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.481    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[5]_i_5_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.595 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.595    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[5]_i_3_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.817 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[5]_i_2/O[0]
                         net (fo=17, routed)          0.664    23.481    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_78
    SLICE_X42Y27         LUT3 (Prop_lut3_I1_O)        0.299    23.780 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[4]_i_20/O
                         net (fo=1, routed)           0.000    23.780    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][10]_0[1]
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.156 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.156    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[4]_i_15_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.273 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.273    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[4]_i_10_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.390 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.390    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[4]_i_5_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.507 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.507    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[4]_i_3_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.726 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[4]_i_2/O[0]
                         net (fo=17, routed)          0.799    25.525    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_91
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.295    25.820 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[3]_i_19/O
                         net (fo=1, routed)           0.000    25.820    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][8]_1[0]
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.352 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.352    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[3]_i_10_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.466 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.466    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[3]_i_5_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.580 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.580    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[3]_i_3_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.802 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[3]_i_2/O[0]
                         net (fo=17, routed)          0.650    27.451    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_103
    SLICE_X45Y28         LUT3 (Prop_lut3_I1_O)        0.299    27.750 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[2]_i_20/O
                         net (fo=1, routed)           0.000    27.750    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][6]_0[1]
    SLICE_X45Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.151 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.151    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[2]_i_15_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.265 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.265    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[2]_i_10_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.379 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.379    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[2]_i_5_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.493 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.493    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[2]_i_3_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.715 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[2]_i_2/O[0]
                         net (fo=17, routed)          0.913    29.629    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_120
    SLICE_X47Y29         LUT3 (Prop_lut3_I1_O)        0.299    29.928 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[1]_i_18/O
                         net (fo=1, routed)           0.000    29.928    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][4]_1[1]
    SLICE_X47Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.478 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.478    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[1]_i_10_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.592 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.592    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[1]_i_5_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.706 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.706    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[1]_i_3_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.928 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[1]_i_2/O[0]
                         net (fo=16, routed)          0.797    31.725    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_133
    SLICE_X46Y29         LUT3 (Prop_lut3_I1_O)        0.299    32.024 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[0]_i_18/O
                         net (fo=1, routed)           0.000    32.024    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][2]_1[1]
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.557 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.557    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[0]_i_10_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.674 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.674    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[0]_i_5_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.791 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.791    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[0]_i_3_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.010 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.293    33.302    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/sobel_reg[sqr][30][0]
    SLICE_X47Y33         LUT1 (Prop_lut1_I0_O)        0.295    33.597 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000    33.597    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[0]_i_1_n_0
    SLICE_X47Y33         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        1.487     9.666    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/m_axis_mm2s_aclk
    SLICE_X47Y33         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[0]/C
                         clock pessimism              0.230     9.896    
                         clock uncertainty           -0.111     9.785    
    SLICE_X47Y33         FDCE (Setup_fdce_C_D)        0.031     9.816    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                          9.816    
                         arrival time                         -33.597    
  -------------------------------------------------------------------
                         slack                                -23.781    

Slack (VIOLATED) :        -21.754ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][30]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.627ns  (logic 17.069ns (59.626%)  route 11.558ns (40.374%))
  Logic Levels:           66  (CARRY4=51 LUT1=2 LUT2=3 LUT3=9 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 9.666 - 7.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        1.649     2.943    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/m_axis_mm2s_aclk
    SLICE_X37Y24         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.456     3.399 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][30]/Q
                         net (fo=20, routed)          0.455     3.854    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/Q[10]
    SLICE_X39Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.978 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[14]_i_7/O
                         net (fo=1, routed)           0.000     3.978    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/A[2]
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.528 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.009     4.537    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[14]_i_2_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.808 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.689     5.498    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/CO[0]
    SLICE_X41Y24         LUT2 (Prop_lut2_I1_O)        0.373     5.871 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[13]_i_7/O
                         net (fo=1, routed)           0.000     5.871    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[13]_i_7_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.272 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.009     6.281    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[13]_i_2_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.395 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          1.071     7.466    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[13]_0[0]
    SLICE_X42Y25         LUT2 (Prop_lut2_I1_O)        0.124     7.590 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[12]_i_10/O
                         net (fo=1, routed)           0.000     7.590    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[12]_i_10_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.103 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.103    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[12]_i_2_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     8.355 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.674     9.029    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[12]_0[0]
    SLICE_X40Y24         LUT2 (Prop_lut2_I1_O)        0.310     9.339 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[11]_i_13/O
                         net (fo=1, routed)           0.000     9.339    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[11]_i_13_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.889 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.009     9.898    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_4_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.012 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.012    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_2_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    10.190 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_1/CO[1]
                         net (fo=17, routed)          0.811    11.001    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_0[0]
    SLICE_X37Y26         LUT4 (Prop_lut4_I2_O)        0.329    11.330 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[10]_i_16/O
                         net (fo=1, routed)           0.000    11.330    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[10]_i_16_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.880 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.880    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_7_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.994 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.994    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_2_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.108 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          1.261    13.369    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot_n_17
    SLICE_X38Y25         LUT3 (Prop_lut3_I1_O)        0.124    13.493 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[9]_i_22/O
                         net (fo=1, routed)           0.000    13.493    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[9]_i_22_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.873 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.873    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_15_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.990 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.990    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_10_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.107 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.107    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_5_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.224 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.224    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_3_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.443 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.691    15.135    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_0[0]
    SLICE_X39Y27         LUT3 (Prop_lut3_I1_O)        0.295    15.430 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[8]_i_18/O
                         net (fo=1, routed)           0.000    15.430    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[8]_i_18_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.980 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.980    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_10_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.094 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.094    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_5_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.208 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.208    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_3_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.430 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.850    17.280    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_35
    SLICE_X40Y28         LUT3 (Prop_lut3_I1_O)        0.299    17.579 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[7]_i_18/O
                         net (fo=1, routed)           0.000    17.579    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][28]_1[1]
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.129 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.129    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_10_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.243 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.243    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_5_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.357 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.357    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_3_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.579 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.815    19.393    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_0[1]
    SLICE_X41Y27         LUT3 (Prop_lut3_I1_O)        0.299    19.692 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[6]_i_19/O
                         net (fo=1, routed)           0.000    19.692    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[6]_i_19_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.224 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.224    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_10_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.338 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.338    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_5_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.452 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.452    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_3_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.674 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_2/O[0]
                         net (fo=17, routed)          0.844    21.518    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_4[0]
    SLICE_X43Y27         LUT3 (Prop_lut3_I1_O)        0.299    21.817 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[5]_i_18/O
                         net (fo=1, routed)           0.000    21.817    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[5]_i_18_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.367 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.367    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[5]_i_10_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.481 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.481    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[5]_i_5_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.595 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.595    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[5]_i_3_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.817 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[5]_i_2/O[0]
                         net (fo=17, routed)          0.664    23.481    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_78
    SLICE_X42Y27         LUT3 (Prop_lut3_I1_O)        0.299    23.780 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[4]_i_20/O
                         net (fo=1, routed)           0.000    23.780    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][10]_0[1]
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.156 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.156    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[4]_i_15_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.273 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.273    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[4]_i_10_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.390 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.390    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[4]_i_5_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.507 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.507    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[4]_i_3_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.726 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[4]_i_2/O[0]
                         net (fo=17, routed)          0.799    25.525    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_91
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.295    25.820 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[3]_i_19/O
                         net (fo=1, routed)           0.000    25.820    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][8]_1[0]
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.352 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.352    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[3]_i_10_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.466 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.466    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[3]_i_5_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.580 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.580    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[3]_i_3_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.802 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[3]_i_2/O[0]
                         net (fo=17, routed)          0.650    27.451    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_103
    SLICE_X45Y28         LUT3 (Prop_lut3_I1_O)        0.299    27.750 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[2]_i_20/O
                         net (fo=1, routed)           0.000    27.750    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][6]_0[1]
    SLICE_X45Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.151 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.151    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[2]_i_15_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.265 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.265    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[2]_i_10_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.379 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.379    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[2]_i_5_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.493 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.493    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[2]_i_3_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.715 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[2]_i_2/O[0]
                         net (fo=17, routed)          0.913    29.629    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_120
    SLICE_X47Y29         LUT3 (Prop_lut3_I1_O)        0.299    29.928 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[1]_i_18/O
                         net (fo=1, routed)           0.000    29.928    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][4]_1[1]
    SLICE_X47Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.478 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.478    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[1]_i_10_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.592 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.592    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[1]_i_5_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.706 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.706    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[1]_i_3_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.928 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[1]_i_2/O[0]
                         net (fo=16, routed)          0.343    31.271    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/sobel_reg[sqr][30]_6[0]
    SLICE_X47Y33         LUT1 (Prop_lut1_I0_O)        0.299    31.570 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[1]_i_1/O
                         net (fo=1, routed)           0.000    31.570    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/sqrt0
    SLICE_X47Y33         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        1.487     9.666    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/m_axis_mm2s_aclk
    SLICE_X47Y33         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[1]/C
                         clock pessimism              0.230     9.896    
                         clock uncertainty           -0.111     9.785    
    SLICE_X47Y33         FDCE (Setup_fdce_C_D)        0.031     9.816    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                          9.816    
                         arrival time                         -31.570    
  -------------------------------------------------------------------
                         slack                                -21.754    

Slack (VIOLATED) :        -19.531ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][30]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        26.404ns  (logic 15.770ns (59.726%)  route 10.634ns (40.274%))
  Logic Levels:           61  (CARRY4=47 LUT1=2 LUT2=3 LUT3=8 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 9.666 - 7.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        1.649     2.943    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/m_axis_mm2s_aclk
    SLICE_X37Y24         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.456     3.399 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][30]/Q
                         net (fo=20, routed)          0.455     3.854    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/Q[10]
    SLICE_X39Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.978 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[14]_i_7/O
                         net (fo=1, routed)           0.000     3.978    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/A[2]
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.528 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.009     4.537    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[14]_i_2_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.808 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.689     5.498    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/CO[0]
    SLICE_X41Y24         LUT2 (Prop_lut2_I1_O)        0.373     5.871 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[13]_i_7/O
                         net (fo=1, routed)           0.000     5.871    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[13]_i_7_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.272 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.009     6.281    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[13]_i_2_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.395 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          1.071     7.466    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[13]_0[0]
    SLICE_X42Y25         LUT2 (Prop_lut2_I1_O)        0.124     7.590 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[12]_i_10/O
                         net (fo=1, routed)           0.000     7.590    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[12]_i_10_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.103 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.103    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[12]_i_2_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     8.355 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.674     9.029    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[12]_0[0]
    SLICE_X40Y24         LUT2 (Prop_lut2_I1_O)        0.310     9.339 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[11]_i_13/O
                         net (fo=1, routed)           0.000     9.339    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[11]_i_13_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.889 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.009     9.898    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_4_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.012 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.012    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_2_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    10.190 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_1/CO[1]
                         net (fo=17, routed)          0.811    11.001    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_0[0]
    SLICE_X37Y26         LUT4 (Prop_lut4_I2_O)        0.329    11.330 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[10]_i_16/O
                         net (fo=1, routed)           0.000    11.330    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[10]_i_16_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.880 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.880    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_7_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.994 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.994    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_2_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.108 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          1.261    13.369    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot_n_17
    SLICE_X38Y25         LUT3 (Prop_lut3_I1_O)        0.124    13.493 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[9]_i_22/O
                         net (fo=1, routed)           0.000    13.493    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[9]_i_22_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.873 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.873    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_15_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.990 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.990    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_10_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.107 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.107    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_5_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.224 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.224    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_3_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.443 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.691    15.135    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_0[0]
    SLICE_X39Y27         LUT3 (Prop_lut3_I1_O)        0.295    15.430 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[8]_i_18/O
                         net (fo=1, routed)           0.000    15.430    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[8]_i_18_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.980 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.980    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_10_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.094 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.094    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_5_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.208 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.208    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_3_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.430 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.850    17.280    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_35
    SLICE_X40Y28         LUT3 (Prop_lut3_I1_O)        0.299    17.579 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[7]_i_18/O
                         net (fo=1, routed)           0.000    17.579    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][28]_1[1]
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.129 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.129    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_10_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.243 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.243    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_5_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.357 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.357    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_3_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.579 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.815    19.393    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_0[1]
    SLICE_X41Y27         LUT3 (Prop_lut3_I1_O)        0.299    19.692 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[6]_i_19/O
                         net (fo=1, routed)           0.000    19.692    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[6]_i_19_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.224 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.224    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_10_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.338 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.338    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_5_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.452 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.452    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_3_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.674 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_2/O[0]
                         net (fo=17, routed)          0.844    21.518    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_4[0]
    SLICE_X43Y27         LUT3 (Prop_lut3_I1_O)        0.299    21.817 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[5]_i_18/O
                         net (fo=1, routed)           0.000    21.817    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[5]_i_18_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.367 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.367    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[5]_i_10_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.481 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.481    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[5]_i_5_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.595 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.595    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[5]_i_3_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.817 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[5]_i_2/O[0]
                         net (fo=17, routed)          0.664    23.481    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_78
    SLICE_X42Y27         LUT3 (Prop_lut3_I1_O)        0.299    23.780 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[4]_i_20/O
                         net (fo=1, routed)           0.000    23.780    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][10]_0[1]
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.156 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.156    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[4]_i_15_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.273 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.273    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[4]_i_10_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.390 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.390    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[4]_i_5_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.507 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.507    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[4]_i_3_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.726 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[4]_i_2/O[0]
                         net (fo=17, routed)          0.799    25.525    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_91
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.295    25.820 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[3]_i_19/O
                         net (fo=1, routed)           0.000    25.820    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][8]_1[0]
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.352 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.352    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[3]_i_10_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.466 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.466    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[3]_i_5_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.580 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.580    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[3]_i_3_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.802 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[3]_i_2/O[0]
                         net (fo=17, routed)          0.650    27.451    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_103
    SLICE_X45Y28         LUT3 (Prop_lut3_I1_O)        0.299    27.750 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[2]_i_20/O
                         net (fo=1, routed)           0.000    27.750    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][6]_0[1]
    SLICE_X45Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.151 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.151    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[2]_i_15_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.265 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.265    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[2]_i_10_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.379 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.379    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[2]_i_5_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.493 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.493    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[2]_i_3_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.715 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[2]_i_2/O[0]
                         net (fo=17, routed)          0.333    29.048    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/sobel_reg[sqr][30]_5[0]
    SLICE_X43Y32         LUT1 (Prop_lut1_I0_O)        0.299    29.347 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[2]_i_1/O
                         net (fo=1, routed)           0.000    29.347    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[2]_i_1_n_0
    SLICE_X43Y32         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        1.487     9.666    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/m_axis_mm2s_aclk
    SLICE_X43Y32         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[2]/C
                         clock pessimism              0.230     9.896    
                         clock uncertainty           -0.111     9.785    
    SLICE_X43Y32         FDCE (Setup_fdce_C_D)        0.031     9.816    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                          9.816    
                         arrival time                         -29.347    
  -------------------------------------------------------------------
                         slack                                -19.531    

Slack (VIOLATED) :        -17.649ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][30]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        24.520ns  (logic 14.506ns (59.159%)  route 10.014ns (40.841%))
  Logic Levels:           55  (CARRY4=42 LUT1=2 LUT2=3 LUT3=7 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 9.664 - 7.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        1.649     2.943    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/m_axis_mm2s_aclk
    SLICE_X37Y24         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.456     3.399 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][30]/Q
                         net (fo=20, routed)          0.455     3.854    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/Q[10]
    SLICE_X39Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.978 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[14]_i_7/O
                         net (fo=1, routed)           0.000     3.978    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/A[2]
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.528 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.009     4.537    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[14]_i_2_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.808 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.689     5.498    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/CO[0]
    SLICE_X41Y24         LUT2 (Prop_lut2_I1_O)        0.373     5.871 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[13]_i_7/O
                         net (fo=1, routed)           0.000     5.871    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[13]_i_7_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.272 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.009     6.281    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[13]_i_2_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.395 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          1.071     7.466    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[13]_0[0]
    SLICE_X42Y25         LUT2 (Prop_lut2_I1_O)        0.124     7.590 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[12]_i_10/O
                         net (fo=1, routed)           0.000     7.590    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[12]_i_10_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.103 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.103    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[12]_i_2_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     8.355 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.674     9.029    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[12]_0[0]
    SLICE_X40Y24         LUT2 (Prop_lut2_I1_O)        0.310     9.339 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[11]_i_13/O
                         net (fo=1, routed)           0.000     9.339    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[11]_i_13_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.889 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.009     9.898    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_4_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.012 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.012    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_2_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    10.190 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_1/CO[1]
                         net (fo=17, routed)          0.811    11.001    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_0[0]
    SLICE_X37Y26         LUT4 (Prop_lut4_I2_O)        0.329    11.330 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[10]_i_16/O
                         net (fo=1, routed)           0.000    11.330    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[10]_i_16_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.880 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.880    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_7_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.994 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.994    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_2_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.108 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          1.261    13.369    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot_n_17
    SLICE_X38Y25         LUT3 (Prop_lut3_I1_O)        0.124    13.493 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[9]_i_22/O
                         net (fo=1, routed)           0.000    13.493    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[9]_i_22_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.873 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.873    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_15_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.990 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.990    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_10_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.107 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.107    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_5_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.224 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.224    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_3_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.443 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.691    15.135    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_0[0]
    SLICE_X39Y27         LUT3 (Prop_lut3_I1_O)        0.295    15.430 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[8]_i_18/O
                         net (fo=1, routed)           0.000    15.430    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[8]_i_18_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.980 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.980    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_10_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.094 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.094    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_5_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.208 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.208    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_3_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.430 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.850    17.280    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_35
    SLICE_X40Y28         LUT3 (Prop_lut3_I1_O)        0.299    17.579 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[7]_i_18/O
                         net (fo=1, routed)           0.000    17.579    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][28]_1[1]
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.129 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.129    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_10_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.243 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.243    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_5_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.357 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.357    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_3_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.579 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.815    19.393    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_0[1]
    SLICE_X41Y27         LUT3 (Prop_lut3_I1_O)        0.299    19.692 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[6]_i_19/O
                         net (fo=1, routed)           0.000    19.692    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[6]_i_19_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.224 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.224    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_10_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.338 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.338    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_5_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.452 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.452    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_3_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.674 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_2/O[0]
                         net (fo=17, routed)          0.844    21.518    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_4[0]
    SLICE_X43Y27         LUT3 (Prop_lut3_I1_O)        0.299    21.817 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[5]_i_18/O
                         net (fo=1, routed)           0.000    21.817    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[5]_i_18_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.367 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.367    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[5]_i_10_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.481 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.481    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[5]_i_5_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.595 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.595    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[5]_i_3_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.817 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[5]_i_2/O[0]
                         net (fo=17, routed)          0.664    23.481    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_78
    SLICE_X42Y27         LUT3 (Prop_lut3_I1_O)        0.299    23.780 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[4]_i_20/O
                         net (fo=1, routed)           0.000    23.780    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][10]_0[1]
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.156 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.156    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[4]_i_15_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.273 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.273    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[4]_i_10_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.390 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.390    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[4]_i_5_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.507 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.507    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[4]_i_3_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.726 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[4]_i_2/O[0]
                         net (fo=17, routed)          0.799    25.525    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_91
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.295    25.820 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[3]_i_19/O
                         net (fo=1, routed)           0.000    25.820    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][8]_1[0]
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.352 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.352    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[3]_i_10_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.466 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.466    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[3]_i_5_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.580 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.580    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[3]_i_3_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.802 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[3]_i_2/O[0]
                         net (fo=17, routed)          0.363    27.164    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/sobel_reg[sqr][30]_4[0]
    SLICE_X43Y31         LUT1 (Prop_lut1_I0_O)        0.299    27.463 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[3]_i_1/O
                         net (fo=1, routed)           0.000    27.463    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[3]_i_1_n_0
    SLICE_X43Y31         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        1.485     9.664    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/m_axis_mm2s_aclk
    SLICE_X43Y31         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[3]/C
                         clock pessimism              0.230     9.894    
                         clock uncertainty           -0.111     9.783    
    SLICE_X43Y31         FDCE (Setup_fdce_C_D)        0.031     9.814    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                          9.814    
                         arrival time                         -27.463    
  -------------------------------------------------------------------
                         slack                                -17.649    

Slack (VIOLATED) :        -15.573ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][30]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.445ns  (logic 13.225ns (58.923%)  route 9.220ns (41.077%))
  Logic Levels:           50  (CARRY4=38 LUT1=2 LUT2=3 LUT3=6 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 9.664 - 7.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        1.649     2.943    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/m_axis_mm2s_aclk
    SLICE_X37Y24         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.456     3.399 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][30]/Q
                         net (fo=20, routed)          0.455     3.854    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/Q[10]
    SLICE_X39Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.978 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[14]_i_7/O
                         net (fo=1, routed)           0.000     3.978    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/A[2]
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.528 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.009     4.537    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[14]_i_2_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.808 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.689     5.498    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/CO[0]
    SLICE_X41Y24         LUT2 (Prop_lut2_I1_O)        0.373     5.871 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[13]_i_7/O
                         net (fo=1, routed)           0.000     5.871    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[13]_i_7_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.272 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.009     6.281    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[13]_i_2_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.395 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          1.071     7.466    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[13]_0[0]
    SLICE_X42Y25         LUT2 (Prop_lut2_I1_O)        0.124     7.590 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[12]_i_10/O
                         net (fo=1, routed)           0.000     7.590    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[12]_i_10_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.103 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.103    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[12]_i_2_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     8.355 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.674     9.029    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[12]_0[0]
    SLICE_X40Y24         LUT2 (Prop_lut2_I1_O)        0.310     9.339 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[11]_i_13/O
                         net (fo=1, routed)           0.000     9.339    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[11]_i_13_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.889 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.009     9.898    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_4_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.012 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.012    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_2_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    10.190 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_1/CO[1]
                         net (fo=17, routed)          0.811    11.001    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_0[0]
    SLICE_X37Y26         LUT4 (Prop_lut4_I2_O)        0.329    11.330 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[10]_i_16/O
                         net (fo=1, routed)           0.000    11.330    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[10]_i_16_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.880 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.880    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_7_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.994 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.994    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_2_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.108 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          1.261    13.369    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot_n_17
    SLICE_X38Y25         LUT3 (Prop_lut3_I1_O)        0.124    13.493 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[9]_i_22/O
                         net (fo=1, routed)           0.000    13.493    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[9]_i_22_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.873 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.873    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_15_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.990 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.990    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_10_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.107 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.107    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_5_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.224 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.224    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_3_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.443 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.691    15.135    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_0[0]
    SLICE_X39Y27         LUT3 (Prop_lut3_I1_O)        0.295    15.430 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[8]_i_18/O
                         net (fo=1, routed)           0.000    15.430    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[8]_i_18_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.980 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.980    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_10_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.094 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.094    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_5_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.208 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.208    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_3_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.430 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.850    17.280    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_35
    SLICE_X40Y28         LUT3 (Prop_lut3_I1_O)        0.299    17.579 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[7]_i_18/O
                         net (fo=1, routed)           0.000    17.579    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][28]_1[1]
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.129 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.129    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_10_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.243 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.243    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_5_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.357 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.357    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_3_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.579 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.815    19.393    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_0[1]
    SLICE_X41Y27         LUT3 (Prop_lut3_I1_O)        0.299    19.692 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[6]_i_19/O
                         net (fo=1, routed)           0.000    19.692    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[6]_i_19_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.224 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.224    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_10_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.338 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.338    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_5_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.452 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.452    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_3_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.674 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_2/O[0]
                         net (fo=17, routed)          0.844    21.518    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_4[0]
    SLICE_X43Y27         LUT3 (Prop_lut3_I1_O)        0.299    21.817 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[5]_i_18/O
                         net (fo=1, routed)           0.000    21.817    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[5]_i_18_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.367 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.367    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[5]_i_10_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.481 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.481    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[5]_i_5_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.595 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.595    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[5]_i_3_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.817 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[5]_i_2/O[0]
                         net (fo=17, routed)          0.664    23.481    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_78
    SLICE_X42Y27         LUT3 (Prop_lut3_I1_O)        0.299    23.780 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[4]_i_20/O
                         net (fo=1, routed)           0.000    23.780    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][10]_0[1]
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.156 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.156    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[4]_i_15_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.273 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.273    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[4]_i_10_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.390 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.390    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[4]_i_5_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.507 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.507    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[4]_i_3_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.726 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[4]_i_2/O[0]
                         net (fo=17, routed)          0.367    25.093    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/sobel_reg[sqr][30]_3[0]
    SLICE_X41Y31         LUT1 (Prop_lut1_I0_O)        0.295    25.388 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[4]_i_1/O
                         net (fo=1, routed)           0.000    25.388    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[4]_i_1_n_0
    SLICE_X41Y31         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        1.485     9.664    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/m_axis_mm2s_aclk
    SLICE_X41Y31         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[4]/C
                         clock pessimism              0.230     9.894    
                         clock uncertainty           -0.111     9.783    
    SLICE_X41Y31         FDCE (Setup_fdce_C_D)        0.031     9.814    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                          9.814    
                         arrival time                         -25.388    
  -------------------------------------------------------------------
                         slack                                -15.573    

Slack (VIOLATED) :        -13.644ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][30]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.515ns  (logic 11.984ns (58.416%)  route 8.531ns (41.584%))
  Logic Levels:           44  (CARRY4=33 LUT1=2 LUT2=3 LUT3=5 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 9.664 - 7.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        1.649     2.943    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/m_axis_mm2s_aclk
    SLICE_X37Y24         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.456     3.399 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][30]/Q
                         net (fo=20, routed)          0.455     3.854    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/Q[10]
    SLICE_X39Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.978 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[14]_i_7/O
                         net (fo=1, routed)           0.000     3.978    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/A[2]
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.528 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.009     4.537    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[14]_i_2_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.808 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.689     5.498    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/CO[0]
    SLICE_X41Y24         LUT2 (Prop_lut2_I1_O)        0.373     5.871 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[13]_i_7/O
                         net (fo=1, routed)           0.000     5.871    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[13]_i_7_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.272 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.009     6.281    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[13]_i_2_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.395 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          1.071     7.466    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[13]_0[0]
    SLICE_X42Y25         LUT2 (Prop_lut2_I1_O)        0.124     7.590 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[12]_i_10/O
                         net (fo=1, routed)           0.000     7.590    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[12]_i_10_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.103 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.103    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[12]_i_2_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     8.355 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.674     9.029    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[12]_0[0]
    SLICE_X40Y24         LUT2 (Prop_lut2_I1_O)        0.310     9.339 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[11]_i_13/O
                         net (fo=1, routed)           0.000     9.339    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[11]_i_13_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.889 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.009     9.898    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_4_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.012 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.012    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_2_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    10.190 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_1/CO[1]
                         net (fo=17, routed)          0.811    11.001    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_0[0]
    SLICE_X37Y26         LUT4 (Prop_lut4_I2_O)        0.329    11.330 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[10]_i_16/O
                         net (fo=1, routed)           0.000    11.330    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[10]_i_16_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.880 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.880    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_7_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.994 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.994    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_2_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.108 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          1.261    13.369    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot_n_17
    SLICE_X38Y25         LUT3 (Prop_lut3_I1_O)        0.124    13.493 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[9]_i_22/O
                         net (fo=1, routed)           0.000    13.493    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[9]_i_22_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.873 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.873    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_15_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.990 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.990    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_10_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.107 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.107    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_5_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.224 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.224    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_3_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.443 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.691    15.135    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_0[0]
    SLICE_X39Y27         LUT3 (Prop_lut3_I1_O)        0.295    15.430 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[8]_i_18/O
                         net (fo=1, routed)           0.000    15.430    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[8]_i_18_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.980 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.980    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_10_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.094 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.094    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_5_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.208 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.208    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_3_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.430 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.850    17.280    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_35
    SLICE_X40Y28         LUT3 (Prop_lut3_I1_O)        0.299    17.579 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[7]_i_18/O
                         net (fo=1, routed)           0.000    17.579    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][28]_1[1]
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.129 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.129    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_10_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.243 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.243    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_5_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.357 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.357    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_3_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.579 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.815    19.393    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_0[1]
    SLICE_X41Y27         LUT3 (Prop_lut3_I1_O)        0.299    19.692 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[6]_i_19/O
                         net (fo=1, routed)           0.000    19.692    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[6]_i_19_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.224 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.224    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_10_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.338 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.338    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_5_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.452 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.452    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_3_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.674 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_2/O[0]
                         net (fo=17, routed)          0.844    21.518    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_4[0]
    SLICE_X43Y27         LUT3 (Prop_lut3_I1_O)        0.299    21.817 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[5]_i_18/O
                         net (fo=1, routed)           0.000    21.817    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[5]_i_18_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.367 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.367    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[5]_i_10_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.481 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.481    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[5]_i_5_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.595 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.595    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[5]_i_3_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.817 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[5]_i_2/O[0]
                         net (fo=17, routed)          0.341    23.159    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/sobel_reg[sqr][30]_2[0]
    SLICE_X43Y31         LUT1 (Prop_lut1_I0_O)        0.299    23.458 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[5]_i_1/O
                         net (fo=1, routed)           0.000    23.458    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[5]_i_1_n_0
    SLICE_X43Y31         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        1.485     9.664    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/m_axis_mm2s_aclk
    SLICE_X43Y31         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[5]/C
                         clock pessimism              0.230     9.894    
                         clock uncertainty           -0.111     9.783    
    SLICE_X43Y31         FDCE (Setup_fdce_C_D)        0.031     9.814    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                          9.814    
                         arrival time                         -23.458    
  -------------------------------------------------------------------
                         slack                                -13.644    

Slack (VIOLATED) :        -11.521ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][30]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.392ns  (logic 10.685ns (58.095%)  route 7.707ns (41.905%))
  Logic Levels:           39  (CARRY4=29 LUT1=2 LUT2=3 LUT3=4 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 9.664 - 7.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        1.649     2.943    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/m_axis_mm2s_aclk
    SLICE_X37Y24         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.456     3.399 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][30]/Q
                         net (fo=20, routed)          0.455     3.854    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/Q[10]
    SLICE_X39Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.978 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[14]_i_7/O
                         net (fo=1, routed)           0.000     3.978    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/A[2]
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.528 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.009     4.537    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[14]_i_2_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.808 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.689     5.498    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/CO[0]
    SLICE_X41Y24         LUT2 (Prop_lut2_I1_O)        0.373     5.871 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[13]_i_7/O
                         net (fo=1, routed)           0.000     5.871    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[13]_i_7_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.272 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.009     6.281    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[13]_i_2_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.395 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          1.071     7.466    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[13]_0[0]
    SLICE_X42Y25         LUT2 (Prop_lut2_I1_O)        0.124     7.590 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[12]_i_10/O
                         net (fo=1, routed)           0.000     7.590    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[12]_i_10_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.103 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.103    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[12]_i_2_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     8.355 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.674     9.029    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[12]_0[0]
    SLICE_X40Y24         LUT2 (Prop_lut2_I1_O)        0.310     9.339 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[11]_i_13/O
                         net (fo=1, routed)           0.000     9.339    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[11]_i_13_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.889 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.009     9.898    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_4_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.012 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.012    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_2_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    10.190 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_1/CO[1]
                         net (fo=17, routed)          0.811    11.001    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_0[0]
    SLICE_X37Y26         LUT4 (Prop_lut4_I2_O)        0.329    11.330 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[10]_i_16/O
                         net (fo=1, routed)           0.000    11.330    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[10]_i_16_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.880 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.880    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_7_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.994 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.994    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_2_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.108 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          1.261    13.369    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot_n_17
    SLICE_X38Y25         LUT3 (Prop_lut3_I1_O)        0.124    13.493 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[9]_i_22/O
                         net (fo=1, routed)           0.000    13.493    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[9]_i_22_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.873 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.873    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_15_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.990 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.990    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_10_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.107 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.107    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_5_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.224 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.224    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_3_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.443 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.691    15.135    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_0[0]
    SLICE_X39Y27         LUT3 (Prop_lut3_I1_O)        0.295    15.430 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[8]_i_18/O
                         net (fo=1, routed)           0.000    15.430    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[8]_i_18_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.980 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.980    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_10_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.094 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.094    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_5_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.208 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.208    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_3_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.430 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.850    17.280    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_35
    SLICE_X40Y28         LUT3 (Prop_lut3_I1_O)        0.299    17.579 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[7]_i_18/O
                         net (fo=1, routed)           0.000    17.579    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][28]_1[1]
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.129 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.129    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_10_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.243 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.243    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_5_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.357 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.357    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_3_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.579 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.815    19.393    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_0[1]
    SLICE_X41Y27         LUT3 (Prop_lut3_I1_O)        0.299    19.692 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[6]_i_19/O
                         net (fo=1, routed)           0.000    19.692    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[6]_i_19_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.224 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.224    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_10_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.338 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.338    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_5_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.452 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.452    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_3_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.674 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[6]_i_2/O[0]
                         net (fo=17, routed)          0.362    21.036    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/sobel_reg[sqr][30]_1[0]
    SLICE_X41Y31         LUT1 (Prop_lut1_I0_O)        0.299    21.335 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[6]_i_1/O
                         net (fo=1, routed)           0.000    21.335    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[6]_i_1_n_0
    SLICE_X41Y31         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        1.485     9.664    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/m_axis_mm2s_aclk
    SLICE_X41Y31         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[6]/C
                         clock pessimism              0.230     9.894    
                         clock uncertainty           -0.111     9.783    
    SLICE_X41Y31         FDCE (Setup_fdce_C_D)        0.031     9.814    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                          9.814    
                         arrival time                         -21.335    
  -------------------------------------------------------------------
                         slack                                -11.521    

Slack (VIOLATED) :        -9.414ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][30]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.286ns  (logic 9.404ns (57.741%)  route 6.882ns (42.259%))
  Logic Levels:           34  (CARRY4=25 LUT1=2 LUT2=3 LUT3=3 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 9.664 - 7.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        1.649     2.943    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/m_axis_mm2s_aclk
    SLICE_X37Y24         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.456     3.399 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][30]/Q
                         net (fo=20, routed)          0.455     3.854    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/Q[10]
    SLICE_X39Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.978 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[14]_i_7/O
                         net (fo=1, routed)           0.000     3.978    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/A[2]
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.528 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.009     4.537    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[14]_i_2_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.808 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.689     5.498    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/CO[0]
    SLICE_X41Y24         LUT2 (Prop_lut2_I1_O)        0.373     5.871 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[13]_i_7/O
                         net (fo=1, routed)           0.000     5.871    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[13]_i_7_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.272 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.009     6.281    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[13]_i_2_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.395 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          1.071     7.466    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[13]_0[0]
    SLICE_X42Y25         LUT2 (Prop_lut2_I1_O)        0.124     7.590 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[12]_i_10/O
                         net (fo=1, routed)           0.000     7.590    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[12]_i_10_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.103 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.103    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[12]_i_2_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     8.355 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.674     9.029    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[12]_0[0]
    SLICE_X40Y24         LUT2 (Prop_lut2_I1_O)        0.310     9.339 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[11]_i_13/O
                         net (fo=1, routed)           0.000     9.339    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[11]_i_13_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.889 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.009     9.898    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_4_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.012 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.012    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_2_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    10.190 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_1/CO[1]
                         net (fo=17, routed)          0.811    11.001    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_0[0]
    SLICE_X37Y26         LUT4 (Prop_lut4_I2_O)        0.329    11.330 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[10]_i_16/O
                         net (fo=1, routed)           0.000    11.330    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[10]_i_16_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.880 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.880    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_7_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.994 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.994    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_2_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.108 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          1.261    13.369    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot_n_17
    SLICE_X38Y25         LUT3 (Prop_lut3_I1_O)        0.124    13.493 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[9]_i_22/O
                         net (fo=1, routed)           0.000    13.493    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[9]_i_22_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.873 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.873    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_15_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.990 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.990    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_10_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.107 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.107    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_5_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.224 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.224    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_3_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.443 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.691    15.135    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_0[0]
    SLICE_X39Y27         LUT3 (Prop_lut3_I1_O)        0.295    15.430 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[8]_i_18/O
                         net (fo=1, routed)           0.000    15.430    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[8]_i_18_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.980 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.980    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_10_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.094 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.094    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_5_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.208 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.208    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_3_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.430 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.850    17.280    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_35
    SLICE_X40Y28         LUT3 (Prop_lut3_I1_O)        0.299    17.579 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[7]_i_18/O
                         net (fo=1, routed)           0.000    17.579    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][28]_1[1]
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.129 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.129    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_10_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.243 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.243    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_5_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.357 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.357    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_3_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.579 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.352    18.930    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/sobel_reg[sqr][30]_0[0]
    SLICE_X43Y31         LUT1 (Prop_lut1_I0_O)        0.299    19.229 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[7]_i_1/O
                         net (fo=1, routed)           0.000    19.229    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[7]_i_1_n_0
    SLICE_X43Y31         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        1.485     9.664    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/m_axis_mm2s_aclk
    SLICE_X43Y31         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[7]/C
                         clock pessimism              0.230     9.894    
                         clock uncertainty           -0.111     9.783    
    SLICE_X43Y31         FDCE (Setup_fdce_C_D)        0.032     9.815    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                          9.815    
                         arrival time                         -19.229    
  -------------------------------------------------------------------
                         slack                                 -9.414    

Slack (VIOLATED) :        -7.287ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][30]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.205ns  (logic 8.105ns (57.056%)  route 6.100ns (42.945%))
  Logic Levels:           29  (CARRY4=21 LUT1=2 LUT2=3 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 9.663 - 7.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        1.649     2.943    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/m_axis_mm2s_aclk
    SLICE_X37Y24         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.456     3.399 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][30]/Q
                         net (fo=20, routed)          0.455     3.854    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/Q[10]
    SLICE_X39Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.978 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[14]_i_7/O
                         net (fo=1, routed)           0.000     3.978    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/A[2]
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.528 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.009     4.537    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[14]_i_2_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.808 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.689     5.498    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/CO[0]
    SLICE_X41Y24         LUT2 (Prop_lut2_I1_O)        0.373     5.871 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[13]_i_7/O
                         net (fo=1, routed)           0.000     5.871    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[13]_i_7_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.272 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.009     6.281    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[13]_i_2_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.395 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          1.071     7.466    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[13]_0[0]
    SLICE_X42Y25         LUT2 (Prop_lut2_I1_O)        0.124     7.590 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[12]_i_10/O
                         net (fo=1, routed)           0.000     7.590    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[12]_i_10_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.103 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.103    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[12]_i_2_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     8.355 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.674     9.029    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[12]_0[0]
    SLICE_X40Y24         LUT2 (Prop_lut2_I1_O)        0.310     9.339 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[11]_i_13/O
                         net (fo=1, routed)           0.000     9.339    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[11]_i_13_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.889 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.009     9.898    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_4_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.012 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.012    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_2_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    10.190 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_1/CO[1]
                         net (fo=17, routed)          0.811    11.001    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_0[0]
    SLICE_X37Y26         LUT4 (Prop_lut4_I2_O)        0.329    11.330 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[10]_i_16/O
                         net (fo=1, routed)           0.000    11.330    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[10]_i_16_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.880 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.880    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_7_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.994 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.994    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_2_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.108 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          1.261    13.369    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot_n_17
    SLICE_X38Y25         LUT3 (Prop_lut3_I1_O)        0.124    13.493 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[9]_i_22/O
                         net (fo=1, routed)           0.000    13.493    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[9]_i_22_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.873 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.873    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_15_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.990 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.990    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_10_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.107 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.107    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_5_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.224 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.224    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_3_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.443 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.691    15.135    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_0[0]
    SLICE_X39Y27         LUT3 (Prop_lut3_I1_O)        0.295    15.430 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[8]_i_18/O
                         net (fo=1, routed)           0.000    15.430    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[8]_i_18_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.980 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.980    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_10_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.094 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.094    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_5_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.208 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.208    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_3_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.430 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.420    16.849    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/sobel_reg[sqr][16][0]
    SLICE_X38Y30         LUT1 (Prop_lut1_I0_O)        0.299    17.148 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[8]_i_1/O
                         net (fo=1, routed)           0.000    17.148    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[8]_i_1_n_0
    SLICE_X38Y30         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        1.484     9.663    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/m_axis_mm2s_aclk
    SLICE_X38Y30         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[8]/C
                         clock pessimism              0.230     9.893    
                         clock uncertainty           -0.111     9.782    
    SLICE_X38Y30         FDCE (Setup_fdce_C_D)        0.079     9.861    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[8]
  -------------------------------------------------------------------
                         required time                          9.861    
                         arrival time                         -17.148    
  -------------------------------------------------------------------
                         slack                                 -7.287    

Slack (VIOLATED) :        -5.273ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][30]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.143ns  (logic 6.806ns (56.047%)  route 5.337ns (43.953%))
  Logic Levels:           24  (CARRY4=17 LUT1=2 LUT2=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 9.663 - 7.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        1.649     2.943    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/m_axis_mm2s_aclk
    SLICE_X37Y24         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.456     3.399 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[sqr][30]/Q
                         net (fo=20, routed)          0.455     3.854    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/Q[10]
    SLICE_X39Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.978 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[14]_i_7/O
                         net (fo=1, routed)           0.000     3.978    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/A[2]
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.528 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.009     4.537    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[14]_i_2_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.808 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.689     5.498    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/CO[0]
    SLICE_X41Y24         LUT2 (Prop_lut2_I1_O)        0.373     5.871 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[13]_i_7/O
                         net (fo=1, routed)           0.000     5.871    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[13]_i_7_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.272 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.009     6.281    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[13]_i_2_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.395 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          1.071     7.466    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[13]_0[0]
    SLICE_X42Y25         LUT2 (Prop_lut2_I1_O)        0.124     7.590 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[12]_i_10/O
                         net (fo=1, routed)           0.000     7.590    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[12]_i_10_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.103 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.103    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[12]_i_2_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     8.355 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.674     9.029    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[12]_0[0]
    SLICE_X40Y24         LUT2 (Prop_lut2_I1_O)        0.310     9.339 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[11]_i_13/O
                         net (fo=1, routed)           0.000     9.339    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[11]_i_13_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.889 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.009     9.898    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_4_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.012 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.012    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_2_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    10.190 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_i_1/CO[1]
                         net (fo=17, routed)          0.811    11.001    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[11]_0[0]
    SLICE_X37Y26         LUT4 (Prop_lut4_I2_O)        0.329    11.330 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[10]_i_16/O
                         net (fo=1, routed)           0.000    11.330    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[10]_i_16_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.880 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.880    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_7_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.994 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.994    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_2_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.108 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          1.261    13.369    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot_n_17
    SLICE_X38Y25         LUT3 (Prop_lut3_I1_O)        0.124    13.493 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[9]_i_22/O
                         net (fo=1, routed)           0.000    13.493    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out[9]_i_22_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.873 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.873    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_15_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.990 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.990    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_10_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.107 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.107    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_5_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.224 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.224    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_3_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.443 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/data_out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.348    14.791    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/sobel_reg[sqr][18][0]
    SLICE_X37Y29         LUT1 (Prop_lut1_I0_O)        0.295    15.086 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[9]_i_1/O
                         net (fo=1, routed)           0.000    15.086    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out[9]_i_1_n_0
    SLICE_X37Y29         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        1.484     9.663    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/m_axis_mm2s_aclk
    SLICE_X37Y29         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[9]/C
                         clock pessimism              0.230     9.893    
                         clock uncertainty           -0.111     9.782    
    SLICE_X37Y29         FDCE (Setup_fdce_C_D)        0.031     9.813    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/inst_squareRoot/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                          9.813    
                         arrival time                         -15.086    
  -------------------------------------------------------------------
                         slack                                 -5.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/configReg3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/bh_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.804%)  route 0.242ns (63.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        0.548     0.884    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/m_axis_mm2s_aclk
    SLICE_X51Y28         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/configReg3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/configReg3_reg[10]/Q
                         net (fo=1, routed)           0.242     1.267    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/configReg3[10]
    SLICE_X48Y26         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/bh_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        0.814     1.180    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/m_axis_mm2s_aclk
    SLICE_X48Y26         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/bh_reg[2]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X48Y26         FDRE (Hold_fdre_C_D)         0.070     1.215    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/bh_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.517%)  route 0.245ns (63.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        0.590     0.926    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_s2mm_aclk
    SLICE_X85Y49         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y49         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[13]/Q
                         net (fo=2, routed)           0.245     1.312    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31][13]
    SLICE_X85Y50         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        0.853     1.219    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_s2mm_aclk
    SLICE_X85Y50         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][13]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X85Y50         FDRE (Hold_fdre_C_D)         0.070     1.259    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][13]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/configReg5_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/threshold_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.368%)  route 0.247ns (63.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        0.554     0.890    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/m_axis_mm2s_aclk
    SLICE_X51Y35         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/configReg5_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/configReg5_reg[12]/Q
                         net (fo=1, routed)           0.247     1.277    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/configReg5[12]
    SLICE_X48Y33         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/threshold_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        0.822     1.188    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/m_axis_mm2s_aclk
    SLICE_X48Y33         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/threshold_reg[12]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X48Y33         FDRE (Hold_fdre_C_D)         0.070     1.223    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/threshold_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/configReg3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/bh_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.927%)  route 0.201ns (61.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        0.548     0.884    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/m_axis_mm2s_aclk
    SLICE_X53Y27         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/configReg3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.128     1.012 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/configReg3_reg[9]/Q
                         net (fo=1, routed)           0.201     1.212    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/configReg3[9]
    SLICE_X49Y26         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/bh_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        0.814     1.180    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/m_axis_mm2s_aclk
    SLICE_X49Y26         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/bh_reg[1]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X49Y26         FDRE (Hold_fdre_C_D)         0.013     1.158    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/bh_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        0.655     0.991    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y105        FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y105        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.110     1.242    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y105        SRL16E                                       r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        0.929     1.295    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y105        SRL16E                                       r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.291     1.004    
    SLICE_X26Y105        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.187    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        0.555     0.891    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X47Y59         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[60]/Q
                         net (fo=1, routed)           0.113     1.145    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axis_cmd_tdata_reg[63][45]
    SLICE_X46Y58         SRL16E                                       r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        0.823     1.189    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_mm2s_aclk
    SLICE_X46Y58         SRL16E                                       r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4/CLK
                         clock pessimism             -0.282     0.907    
    SLICE_X46Y58         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.090    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/DI[9]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.300%)  route 0.225ns (63.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        0.594     0.929    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/m_axi_mm2s_aclk
    SLICE_X9Y38          FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.128     1.058 r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][1]/Q
                         net (fo=1, routed)           0.225     1.282    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/DIN[9]
    RAMB36_X0Y7          FIFO36E1                                     r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/DI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        0.902     1.268    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/m_axi_mm2s_aclk
    RAMB36_X0Y7          FIFO36E1                                     r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism             -0.283     0.985    
    RAMB36_X0Y7          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[9])
                                                      0.242     1.227    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/Kernal8_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/Kernel_8_X_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.894%)  route 0.218ns (57.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        0.554     0.890    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/m_axis_mm2s_aclk
    SLICE_X46Y30         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/Kernal8_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/Kernal8_reg[7]/Q
                         net (fo=1, routed)           0.218     1.272    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/Kernal8_reg[15][7]
    SLICE_X52Y30         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/Kernel_8_X_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        0.815     1.181    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/m_axis_mm2s_aclk
    SLICE_X52Y30         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/Kernel_8_X_reg[7]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X52Y30         FDRE (Hold_fdre_C_D)         0.070     1.216    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/Kernel_8_X_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.956%)  route 0.230ns (62.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        0.552     0.888    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X51Y54         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[15]/Q
                         net (fo=2, routed)           0.230     1.259    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/hsize_vid_reg[15][15]
    SLICE_X49Y56         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        0.824     1.190    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/m_axi_mm2s_aclk
    SLICE_X49Y56         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y56         FDRE (Hold_fdre_C_D)         0.047     1.202    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.748%)  route 0.205ns (59.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        0.555     0.891    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y62         FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=10, routed)          0.205     1.237    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD2
    SLICE_X34Y61         RAMD32                                       r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        0.823     1.189    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X34Y61         RAMD32                                       r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X34Y61         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.179    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB18_X0Y16  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         7.000       4.056      RAMB18_X0Y16  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X0Y9   zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         7.000       4.056      RAMB36_X0Y9   zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB18_X1Y14  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         7.000       4.056      RAMB18_X1Y14  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X1Y8   zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         7.000       4.056      RAMB36_X1Y8   zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         7.000       4.424      RAMB36_X0Y3   zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod1_inst/cam_ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         7.000       4.424      RAMB36_X0Y2   zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod1_inst/cam_ram_reg_1/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X34Y61  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X34Y61  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X34Y61  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X34Y61  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X34Y61  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X34Y61  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.500       2.250      SLICE_X34Y61  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.500       2.250      SLICE_X34Y61  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X18Y47  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X18Y47  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X18Y47  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X18Y47  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X30Y59  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X30Y59  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X30Y59  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X30Y59  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X30Y59  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X30Y59  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X30Y59  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X30Y59  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        4.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.519ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.658ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_awaddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.779ns  (logic 0.642ns (8.253%)  route 7.137ns (91.747%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 15.662 - 12.999 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3368, routed)        1.643     2.937    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/config_axis_aclk
    SLICE_X38Y67         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_awaddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.518     3.455 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_awaddr_reg[3]/Q
                         net (fo=116, routed)         6.650    10.105    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/p_0_in[1]
    SLICE_X39Y33         LUT6 (Prop_lut6_I2_O)        0.124    10.229 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24[7]_i_1/O
                         net (fo=8, routed)           0.487    10.716    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24[7]_i_1_n_0
    SLICE_X39Y30         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3368, routed)        1.484    15.662    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/config_axis_aclk
    SLICE_X39Y30         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24_reg[6]/C
                         clock pessimism              0.115    15.777    
                         clock uncertainty           -0.198    15.579    
    SLICE_X39Y30         FDRE (Setup_fdre_C_CE)      -0.205    15.374    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24_reg[6]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                         -10.716    
  -------------------------------------------------------------------
                         slack                                  4.658    

Slack (MET) :             4.704ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_awaddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.775ns  (logic 0.642ns (8.258%)  route 7.133ns (91.742%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 15.667 - 12.999 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3368, routed)        1.643     2.937    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/config_axis_aclk
    SLICE_X38Y67         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_awaddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.518     3.455 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_awaddr_reg[3]/Q
                         net (fo=116, routed)         6.650    10.105    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/p_0_in[1]
    SLICE_X39Y33         LUT6 (Prop_lut6_I2_O)        0.124    10.229 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24[7]_i_1/O
                         net (fo=8, routed)           0.482    10.712    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24[7]_i_1_n_0
    SLICE_X38Y34         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3368, routed)        1.489    15.667    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/config_axis_aclk
    SLICE_X38Y34         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24_reg[0]/C
                         clock pessimism              0.115    15.782    
                         clock uncertainty           -0.198    15.584    
    SLICE_X38Y34         FDRE (Setup_fdre_C_CE)      -0.169    15.415    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24_reg[0]
  -------------------------------------------------------------------
                         required time                         15.415    
                         arrival time                         -10.712    
  -------------------------------------------------------------------
                         slack                                  4.704    

Slack (MET) :             4.704ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_awaddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.775ns  (logic 0.642ns (8.258%)  route 7.133ns (91.742%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 15.667 - 12.999 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3368, routed)        1.643     2.937    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/config_axis_aclk
    SLICE_X38Y67         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_awaddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.518     3.455 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_awaddr_reg[3]/Q
                         net (fo=116, routed)         6.650    10.105    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/p_0_in[1]
    SLICE_X39Y33         LUT6 (Prop_lut6_I2_O)        0.124    10.229 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24[7]_i_1/O
                         net (fo=8, routed)           0.482    10.712    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24[7]_i_1_n_0
    SLICE_X38Y34         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3368, routed)        1.489    15.667    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/config_axis_aclk
    SLICE_X38Y34         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24_reg[1]/C
                         clock pessimism              0.115    15.782    
                         clock uncertainty           -0.198    15.584    
    SLICE_X38Y34         FDRE (Setup_fdre_C_CE)      -0.169    15.415    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24_reg[1]
  -------------------------------------------------------------------
                         required time                         15.415    
                         arrival time                         -10.712    
  -------------------------------------------------------------------
                         slack                                  4.704    

Slack (MET) :             4.704ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_awaddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.775ns  (logic 0.642ns (8.258%)  route 7.133ns (91.742%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 15.667 - 12.999 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3368, routed)        1.643     2.937    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/config_axis_aclk
    SLICE_X38Y67         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_awaddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.518     3.455 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_awaddr_reg[3]/Q
                         net (fo=116, routed)         6.650    10.105    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/p_0_in[1]
    SLICE_X39Y33         LUT6 (Prop_lut6_I2_O)        0.124    10.229 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24[7]_i_1/O
                         net (fo=8, routed)           0.482    10.712    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24[7]_i_1_n_0
    SLICE_X38Y34         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3368, routed)        1.489    15.667    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/config_axis_aclk
    SLICE_X38Y34         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24_reg[2]/C
                         clock pessimism              0.115    15.782    
                         clock uncertainty           -0.198    15.584    
    SLICE_X38Y34         FDRE (Setup_fdre_C_CE)      -0.169    15.415    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24_reg[2]
  -------------------------------------------------------------------
                         required time                         15.415    
                         arrival time                         -10.712    
  -------------------------------------------------------------------
                         slack                                  4.704    

Slack (MET) :             4.704ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_awaddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.775ns  (logic 0.642ns (8.258%)  route 7.133ns (91.742%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 15.667 - 12.999 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3368, routed)        1.643     2.937    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/config_axis_aclk
    SLICE_X38Y67         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_awaddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.518     3.455 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_awaddr_reg[3]/Q
                         net (fo=116, routed)         6.650    10.105    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/p_0_in[1]
    SLICE_X39Y33         LUT6 (Prop_lut6_I2_O)        0.124    10.229 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24[7]_i_1/O
                         net (fo=8, routed)           0.482    10.712    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24[7]_i_1_n_0
    SLICE_X38Y34         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3368, routed)        1.489    15.667    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/config_axis_aclk
    SLICE_X38Y34         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24_reg[3]/C
                         clock pessimism              0.115    15.782    
                         clock uncertainty           -0.198    15.584    
    SLICE_X38Y34         FDRE (Setup_fdre_C_CE)      -0.169    15.415    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24_reg[3]
  -------------------------------------------------------------------
                         required time                         15.415    
                         arrival time                         -10.712    
  -------------------------------------------------------------------
                         slack                                  4.704    

Slack (MET) :             4.704ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_awaddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.775ns  (logic 0.642ns (8.258%)  route 7.133ns (91.742%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 15.667 - 12.999 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3368, routed)        1.643     2.937    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/config_axis_aclk
    SLICE_X38Y67         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_awaddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.518     3.455 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_awaddr_reg[3]/Q
                         net (fo=116, routed)         6.650    10.105    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/p_0_in[1]
    SLICE_X39Y33         LUT6 (Prop_lut6_I2_O)        0.124    10.229 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24[7]_i_1/O
                         net (fo=8, routed)           0.482    10.712    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24[7]_i_1_n_0
    SLICE_X38Y34         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3368, routed)        1.489    15.667    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/config_axis_aclk
    SLICE_X38Y34         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24_reg[4]/C
                         clock pessimism              0.115    15.782    
                         clock uncertainty           -0.198    15.584    
    SLICE_X38Y34         FDRE (Setup_fdre_C_CE)      -0.169    15.415    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24_reg[4]
  -------------------------------------------------------------------
                         required time                         15.415    
                         arrival time                         -10.712    
  -------------------------------------------------------------------
                         slack                                  4.704    

Slack (MET) :             4.704ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_awaddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.775ns  (logic 0.642ns (8.258%)  route 7.133ns (91.742%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 15.667 - 12.999 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3368, routed)        1.643     2.937    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/config_axis_aclk
    SLICE_X38Y67         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_awaddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.518     3.455 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_awaddr_reg[3]/Q
                         net (fo=116, routed)         6.650    10.105    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/p_0_in[1]
    SLICE_X39Y33         LUT6 (Prop_lut6_I2_O)        0.124    10.229 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24[7]_i_1/O
                         net (fo=8, routed)           0.482    10.712    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24[7]_i_1_n_0
    SLICE_X38Y34         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3368, routed)        1.489    15.667    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/config_axis_aclk
    SLICE_X38Y34         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24_reg[5]/C
                         clock pessimism              0.115    15.782    
                         clock uncertainty           -0.198    15.584    
    SLICE_X38Y34         FDRE (Setup_fdre_C_CE)      -0.169    15.415    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24_reg[5]
  -------------------------------------------------------------------
                         required time                         15.415    
                         arrival time                         -10.712    
  -------------------------------------------------------------------
                         slack                                  4.704    

Slack (MET) :             4.704ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_awaddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.775ns  (logic 0.642ns (8.258%)  route 7.133ns (91.742%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 15.667 - 12.999 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3368, routed)        1.643     2.937    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/config_axis_aclk
    SLICE_X38Y67         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_awaddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.518     3.455 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_awaddr_reg[3]/Q
                         net (fo=116, routed)         6.650    10.105    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/p_0_in[1]
    SLICE_X39Y33         LUT6 (Prop_lut6_I2_O)        0.124    10.229 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24[7]_i_1/O
                         net (fo=8, routed)           0.482    10.712    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24[7]_i_1_n_0
    SLICE_X38Y34         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3368, routed)        1.489    15.667    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/config_axis_aclk
    SLICE_X38Y34         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24_reg[7]/C
                         clock pessimism              0.115    15.782    
                         clock uncertainty           -0.198    15.584    
    SLICE_X38Y34         FDRE (Setup_fdre_C_CE)      -0.169    15.415    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg24_reg[7]
  -------------------------------------------------------------------
                         required time                         15.415    
                         arrival time                         -10.712    
  -------------------------------------------------------------------
                         slack                                  4.704    

Slack (MET) :             4.740ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_awaddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg22_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.703ns  (logic 0.642ns (8.335%)  route 7.061ns (91.665%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 15.668 - 12.999 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3368, routed)        1.643     2.937    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/config_axis_aclk
    SLICE_X38Y67         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_awaddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.518     3.455 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_awaddr_reg[2]/Q
                         net (fo=116, routed)         6.188     9.643    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/p_0_in[0]
    SLICE_X40Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.767 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg22[7]_i_1/O
                         net (fo=8, routed)           0.873    10.640    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg22[7]_i_1_n_0
    SLICE_X47Y37         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg22_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3368, routed)        1.490    15.668    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/config_axis_aclk
    SLICE_X47Y37         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg22_reg[6]/C
                         clock pessimism              0.115    15.783    
                         clock uncertainty           -0.198    15.585    
    SLICE_X47Y37         FDRE (Setup_fdre_C_CE)      -0.205    15.380    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg22_reg[6]
  -------------------------------------------------------------------
                         required time                         15.380    
                         arrival time                         -10.640    
  -------------------------------------------------------------------
                         slack                                  4.740    

Slack (MET) :             4.801ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_awaddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg15_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.617ns  (logic 0.642ns (8.428%)  route 6.975ns (91.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 15.643 - 12.999 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3368, routed)        1.643     2.937    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/config_axis_aclk
    SLICE_X38Y67         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_awaddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.518     3.455 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_awaddr_reg[3]/Q
                         net (fo=116, routed)         6.265     9.720    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/p_0_in[1]
    SLICE_X53Y33         LUT6 (Prop_lut6_I4_O)        0.124     9.844 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg15[7]_i_1/O
                         net (fo=8, routed)           0.711    10.554    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg15[7]_i_1_n_0
    SLICE_X51Y25         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg15_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3368, routed)        1.465    15.643    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/config_axis_aclk
    SLICE_X51Y25         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg15_reg[0]/C
                         clock pessimism              0.115    15.758    
                         clock uncertainty           -0.198    15.560    
    SLICE_X51Y25         FDRE (Setup_fdre_C_CE)      -0.205    15.355    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg15_reg[0]
  -------------------------------------------------------------------
                         required time                         15.355    
                         arrival time                         -10.554    
  -------------------------------------------------------------------
                         slack                                  4.801    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3368, routed)        0.636     0.972    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X47Y110        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y110        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/Q
                         net (fo=1, routed)           0.116     1.229    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/data_i2c_i_reg[7][0]
    SLICE_X46Y109        SRL16E                                       r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3368, routed)        0.909     1.275    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X46Y109        SRL16E                                       r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
                         clock pessimism             -0.286     0.989    
    SLICE_X46Y109        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.172    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 zynq_soc_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[0].GPIO_DBus_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.979%)  route 0.209ns (56.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3368, routed)        0.546     0.882    zynq_soc_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y67         FDRE                                         r  zynq_soc_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  zynq_soc_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=1, routed)           0.209     1.255    zynq_soc_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[7]
    SLICE_X47Y68         FDRE                                         r  zynq_soc_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[0].GPIO_DBus_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3368, routed)        0.815     1.181    zynq_soc_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y68         FDRE                                         r  zynq_soc_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[0].GPIO_DBus_i_reg[24]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X47Y68         FDRE (Hold_fdre_C_D)         0.046     1.192    zynq_soc_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[0].GPIO_DBus_i_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.591%)  route 0.255ns (64.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3368, routed)        0.552     0.888    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X52Y56         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[13]/Q
                         net (fo=1, routed)           0.255     1.284    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_in[13]
    SLICE_X48Y63         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3368, routed)        0.819     1.185    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_clk
    SLICE_X48Y63         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[13]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X48Y63         FDRE (Hold_fdre_C_D)         0.070     1.220    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.522%)  route 0.213ns (56.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3368, routed)        0.554     0.890    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X46Y61         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[3]/Q
                         net (fo=1, routed)           0.213     1.266    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_in__0[1]
    SLICE_X50Y60         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3368, routed)        0.818     1.184    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X50Y60         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[3]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y60         FDRE (Hold_fdre_C_D)         0.052     1.201    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg16_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/dataBuffer_reg[16][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.986%)  route 0.240ns (63.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3368, routed)        0.557     0.893    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/config_axis_aclk
    SLICE_X49Y36         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg16_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg16_reg[5]/Q
                         net (fo=2, routed)           0.240     1.274    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg16[5]
    SLICE_X50Y35         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/dataBuffer_reg[16][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3368, routed)        0.820     1.186    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/config_axis_aclk
    SLICE_X50Y35         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/dataBuffer_reg[16][5]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y35         FDRE (Hold_fdre_C_D)         0.053     1.204    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/dataBuffer_reg[16][5]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg13_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/dataBuffer_reg[13][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.792%)  route 0.264ns (65.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3368, routed)        0.556     0.891    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/config_axis_aclk
    SLICE_X49Y33         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg13_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg13_reg[5]/Q
                         net (fo=2, routed)           0.264     1.297    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg13[5]
    SLICE_X52Y31         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/dataBuffer_reg[13][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3368, routed)        0.816     1.182    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/config_axis_aclk
    SLICE_X52Y31         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/dataBuffer_reg[13][5]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X52Y31         FDRE (Hold_fdre_C_D)         0.070     1.217    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/dataBuffer_reg[13][5]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg16_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/dataBuffer_reg[16][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.537%)  route 0.222ns (63.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3368, routed)        0.557     0.893    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/config_axis_aclk
    SLICE_X49Y36         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg16_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg16_reg[7]/Q
                         net (fo=2, routed)           0.222     1.243    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg16[7]
    SLICE_X50Y35         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/dataBuffer_reg[16][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3368, routed)        0.820     1.186    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/config_axis_aclk
    SLICE_X50Y35         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/dataBuffer_reg[16][7]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y35         FDRE (Hold_fdre_C_D)         0.011     1.162    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/dataBuffer_reg[16][7]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 zynq_soc_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[2].GPIO_DBus_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.751%)  route 0.229ns (58.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3368, routed)        0.546     0.882    zynq_soc_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y67         FDRE                                         r  zynq_soc_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  zynq_soc_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=1, routed)           0.229     1.274    zynq_soc_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[5]
    SLICE_X47Y68         FDRE                                         r  zynq_soc_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[2].GPIO_DBus_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3368, routed)        0.815     1.181    zynq_soc_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y68         FDRE                                         r  zynq_soc_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[2].GPIO_DBus_i_reg[26]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X47Y68         FDRE (Hold_fdre_C_D)         0.047     1.193    zynq_soc_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[2].GPIO_DBus_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.231ns (44.131%)  route 0.292ns (55.869%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3368, routed)        0.557     0.893    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X39Y99         FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/Q
                         net (fo=6, routed)           0.181     1.214    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid
    SLICE_X39Y99         LUT5 (Prop_lut5_I2_O)        0.045     1.259 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state[1]_i_3/O
                         net (fo=1, routed)           0.112     1.371    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state[1]_i_3_n_0
    SLICE_X39Y101        LUT5 (Prop_lut5_I4_O)        0.045     1.416 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.416    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state[1]_i_1_n_0
    SLICE_X39Y101        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3368, routed)        0.911     1.277    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X39Y101        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X39Y101        FDRE (Hold_fdre_C_D)         0.092     1.334    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg11_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/dataBuffer_reg[11][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.362%)  route 0.269ns (65.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3368, routed)        0.552     0.888    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/config_axis_aclk
    SLICE_X49Y20         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg11_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg11_reg[0]/Q
                         net (fo=2, routed)           0.269     1.298    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg11[0]
    SLICE_X52Y19         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/dataBuffer_reg[11][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3368, routed)        0.815     1.181    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/config_axis_aclk
    SLICE_X52Y19         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/dataBuffer_reg[11][0]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X52Y19         FDRE (Hold_fdre_C_D)         0.066     1.212    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/dataBuffer_reg[11][0]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 6.499 }
Period(ns):         12.999
Sources:            { zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         12.999      10.423     RAMB18_X2Y26    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u4_sine/sine_s_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         12.999      10.844     BUFGCTRL_X0Y17  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         12.999      11.999     SLICE_X48Y109   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_clr_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         12.999      11.999     SLICE_X48Y109   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_set_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         12.999      11.999     SLICE_X48Y112   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/ackDataState_d1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         12.999      11.999     SLICE_X46Y111   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/callingReadAccess_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         12.999      11.999     SLICE_X48Y112   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/earlyAckDataState_d1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         12.999      11.999     SLICE_X48Y109   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/firstDynStartSeen_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         12.999      11.999     SLICE_X48Y111   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.999      11.999     SLICE_X49Y111   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X46Y108   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X46Y108   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X46Y108   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X46Y108   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X46Y108   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X46Y108   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[5].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X46Y108   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[6].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X46Y108   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X46Y109   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X46Y109   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X46Y109   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X46Y109   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X46Y109   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X46Y109   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X46Y109   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X46Y109   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X46Y109   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X46Y109   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X46Y108   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X46Y108   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
  To Clock:  zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  To Clock:  clk_out1_zynq_soc_CLK_GEN_148MHZ_0

Setup :            0  Failing Endpoints,  Worst Slack        1.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 1.609ns (30.603%)  route 3.649ns (69.397%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 8.295 - 6.735 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.622     1.625    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X50Y75         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDRE (Prop_fdre_C_Q)         0.518     2.143 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=11, routed)          1.994     4.137    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/vtg_active_video
    SLICE_X27Y28         LUT4 (Prop_lut4_I1_O)        0.119     4.256 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/FSM_sequential_state[3]_i_6/O
                         net (fo=4, routed)           0.823     5.079    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/FSM_sequential_state[3]_i_6_n_0
    SLICE_X25Y27         LUT6 (Prop_lut6_I0_O)        0.332     5.411 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/FSM_sequential_state[0]_i_8/O
                         net (fo=1, routed)           0.000     5.411    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/FSM_sequential_state[0]_i_8_n_0
    SLICE_X25Y27         MUXF7 (Prop_muxf7_I1_O)      0.217     5.628 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/FSM_sequential_state_reg[0]_i_6/O
                         net (fo=1, routed)           0.405     6.032    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/FSM_sequential_state_reg[0]_i_6_n_0
    SLICE_X25Y28         LUT3 (Prop_lut3_I2_O)        0.299     6.331 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/FSM_sequential_state[0]_i_4/O
                         net (fo=1, routed)           0.427     6.759    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/FSM_sequential_state[0]_i_4_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I5_O)        0.124     6.883 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.883    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/FSM_sequential_state[0]_i_1_n_0
    SLICE_X27Y28         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.557     8.295    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/vid_io_out_clk
    SLICE_X27Y28         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.000     8.295    
                         clock uncertainty           -0.107     8.188    
    SLICE_X27Y28         FDRE (Setup_fdre_C_D)        0.029     8.217    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.217    
                         arrival time                          -6.883    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             2.122ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 0.766ns (18.068%)  route 3.474ns (81.932%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 8.299 - 6.735 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.622     1.625    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X50Y75         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDRE (Prop_fdre_C_Q)         0.518     2.143 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=11, routed)          1.955     4.098    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/vtg_active_video
    SLICE_X29Y27         LUT5 (Prop_lut5_I0_O)        0.124     4.222 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/in_data_mux[15]_i_1/O
                         net (fo=26, routed)          0.671     4.892    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X20Y27         LUT4 (Prop_lut4_I1_O)        0.124     5.016 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.848     5.865    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X21Y23         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.561     8.299    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X21Y23         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.000     8.299    
                         clock uncertainty           -0.107     8.192    
    SLICE_X21Y23         FDPE (Setup_fdpe_C_CE)      -0.205     7.987    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.987    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                  2.122    

Slack (MET) :             2.122ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 0.766ns (18.068%)  route 3.474ns (81.932%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 8.299 - 6.735 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.622     1.625    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X50Y75         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDRE (Prop_fdre_C_Q)         0.518     2.143 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=11, routed)          1.955     4.098    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/vtg_active_video
    SLICE_X29Y27         LUT5 (Prop_lut5_I0_O)        0.124     4.222 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/in_data_mux[15]_i_1/O
                         net (fo=26, routed)          0.671     4.892    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X20Y27         LUT4 (Prop_lut4_I1_O)        0.124     5.016 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.848     5.865    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X21Y23         FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.561     8.299    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X21Y23         FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.000     8.299    
                         clock uncertainty           -0.107     8.192    
    SLICE_X21Y23         FDCE (Setup_fdce_C_CE)      -0.205     7.987    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.987    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                  2.122    

Slack (MET) :             2.122ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 0.766ns (18.068%)  route 3.474ns (81.932%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 8.299 - 6.735 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.622     1.625    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X50Y75         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDRE (Prop_fdre_C_Q)         0.518     2.143 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=11, routed)          1.955     4.098    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/vtg_active_video
    SLICE_X29Y27         LUT5 (Prop_lut5_I0_O)        0.124     4.222 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/in_data_mux[15]_i_1/O
                         net (fo=26, routed)          0.671     4.892    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X20Y27         LUT4 (Prop_lut4_I1_O)        0.124     5.016 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.848     5.865    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X21Y23         FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.561     8.299    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X21Y23         FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.000     8.299    
                         clock uncertainty           -0.107     8.192    
    SLICE_X21Y23         FDCE (Setup_fdce_C_CE)      -0.205     7.987    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.987    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                  2.122    

Slack (MET) :             2.122ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 0.766ns (18.068%)  route 3.474ns (81.932%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 8.299 - 6.735 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.622     1.625    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X50Y75         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDRE (Prop_fdre_C_Q)         0.518     2.143 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=11, routed)          1.955     4.098    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/vtg_active_video
    SLICE_X29Y27         LUT5 (Prop_lut5_I0_O)        0.124     4.222 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/in_data_mux[15]_i_1/O
                         net (fo=26, routed)          0.671     4.892    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X20Y27         LUT4 (Prop_lut4_I1_O)        0.124     5.016 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.848     5.865    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X21Y23         FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.561     8.299    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X21Y23         FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.000     8.299    
                         clock uncertainty           -0.107     8.192    
    SLICE_X21Y23         FDCE (Setup_fdce_C_CE)      -0.205     7.987    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.987    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                  2.122    

Slack (MET) :             2.122ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 0.766ns (18.068%)  route 3.474ns (81.932%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 8.299 - 6.735 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.622     1.625    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X50Y75         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDRE (Prop_fdre_C_Q)         0.518     2.143 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=11, routed)          1.955     4.098    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/vtg_active_video
    SLICE_X29Y27         LUT5 (Prop_lut5_I0_O)        0.124     4.222 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/in_data_mux[15]_i_1/O
                         net (fo=26, routed)          0.671     4.892    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X20Y27         LUT4 (Prop_lut4_I1_O)        0.124     5.016 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.848     5.865    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X21Y23         FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.561     8.299    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X21Y23         FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.000     8.299    
                         clock uncertainty           -0.107     8.192    
    SLICE_X21Y23         FDCE (Setup_fdce_C_CE)      -0.205     7.987    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.987    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                  2.122    

Slack (MET) :             2.122ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 0.766ns (18.068%)  route 3.474ns (81.932%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 8.299 - 6.735 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.622     1.625    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X50Y75         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDRE (Prop_fdre_C_Q)         0.518     2.143 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=11, routed)          1.955     4.098    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/vtg_active_video
    SLICE_X29Y27         LUT5 (Prop_lut5_I0_O)        0.124     4.222 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/in_data_mux[15]_i_1/O
                         net (fo=26, routed)          0.671     4.892    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X20Y27         LUT4 (Prop_lut4_I1_O)        0.124     5.016 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.848     5.865    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X21Y23         FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.561     8.299    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X21Y23         FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.000     8.299    
                         clock uncertainty           -0.107     8.192    
    SLICE_X21Y23         FDCE (Setup_fdce_C_CE)      -0.205     7.987    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          7.987    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                  2.122    

Slack (MET) :             2.152ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 0.419ns (10.112%)  route 3.725ns (89.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 8.280 - 6.735 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.649     1.652    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X40Y85         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.419     2.071 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][0]/Q
                         net (fo=30, routed)          3.725     5.796    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/ipif_data_out[0]
    SLICE_X80Y85         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.543     8.280    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X80Y85         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][0]/C
                         clock pessimism              0.014     8.294    
                         clock uncertainty           -0.107     8.187    
    SLICE_X80Y85         FDRE (Setup_fdre_C_D)       -0.239     7.948    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][0]
  -------------------------------------------------------------------
                         required time                          7.948    
                         arrival time                          -5.796    
  -------------------------------------------------------------------
                         slack                                  2.152    

Slack (MET) :             2.182ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        4.561ns  (logic 1.199ns (26.286%)  route 3.362ns (73.713%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 8.456 - 6.735 ) 
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.645     1.648    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X41Y82         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.419     2.067 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][41]/Q
                         net (fo=38, routed)          1.085     3.152    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[41]
    SLICE_X43Y88         LUT5 (Prop_lut5_I1_O)        0.296     3.448 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_3/O
                         net (fo=2, routed)           0.657     4.105    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_3_n_0
    SLICE_X43Y88         LUT4 (Prop_lut4_I0_O)        0.152     4.257 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2/O
                         net (fo=21, routed)          1.620     5.877    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0
    SLICE_X64Y103        LUT5 (Prop_lut5_I0_O)        0.332     6.209 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[1][18]_i_1/O
                         net (fo=1, routed)           0.000     6.209    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_46
    SLICE_X64Y103        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.718     8.456    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X64Y103        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][18]/C
                         clock pessimism              0.014     8.470    
                         clock uncertainty           -0.107     8.362    
    SLICE_X64Y103        FDRE (Setup_fdre_C_D)        0.029     8.391    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][18]
  -------------------------------------------------------------------
                         required time                          8.391    
                         arrival time                          -6.209    
  -------------------------------------------------------------------
                         slack                                  2.182    

Slack (MET) :             2.187ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        4.558ns  (logic 1.199ns (26.304%)  route 3.359ns (73.696%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 8.456 - 6.735 ) 
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.645     1.648    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X41Y82         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.419     2.067 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][41]/Q
                         net (fo=38, routed)          1.085     3.152    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[41]
    SLICE_X43Y88         LUT5 (Prop_lut5_I1_O)        0.296     3.448 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_3/O
                         net (fo=2, routed)           0.657     4.105    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_3_n_0
    SLICE_X43Y88         LUT4 (Prop_lut4_I0_O)        0.152     4.257 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2/O
                         net (fo=21, routed)          1.617     5.874    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0
    SLICE_X64Y103        LUT5 (Prop_lut5_I0_O)        0.332     6.206 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[1][19]_i_1/O
                         net (fo=1, routed)           0.000     6.206    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_45
    SLICE_X64Y103        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.718     8.456    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X64Y103        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][19]/C
                         clock pessimism              0.014     8.470    
                         clock uncertainty           -0.107     8.362    
    SLICE_X64Y103        FDRE (Setup_fdre_C_D)        0.031     8.393    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][19]
  -------------------------------------------------------------------
                         required time                          8.393    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                  2.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.184ns (41.915%)  route 0.255ns (58.085%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.548     0.550    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X51Y82         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][29]/Q
                         net (fo=1, routed)           0.255     0.946    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/genr_control_regs[3][19]
    SLICE_X48Y83         LUT3 (Prop_lut3_I0_O)        0.043     0.989 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][29]_i_1/O
                         net (fo=1, routed)           0.000     0.989    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][29]
    SLICE_X48Y83         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.819     0.821    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X48Y83         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][29]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X48Y83         FDRE (Hold_fdre_C_D)         0.107     0.923    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][29]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.259ns (55.641%)  route 0.206ns (44.359%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.556     0.558    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X47Y89         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][1]/Q
                         net (fo=1, routed)           0.206     0.905    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/core_regs[184]
    SLICE_X50Y88         LUT6 (Prop_lut6_I5_O)        0.045     0.950 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_2__0/O
                         net (fo=1, routed)           0.000     0.950    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_2__0_n_0
    SLICE_X50Y88         MUXF7 (Prop_muxf7_I0_O)      0.073     1.023 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.023    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_30
    SLICE_X50Y88         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.820     0.822    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X50Y88         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][1]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X50Y88         FDRE (Hold_fdre_C_D)         0.134     0.951    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][27]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.209ns (45.324%)  route 0.252ns (54.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.554     0.556    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X50Y94         FDSE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDSE (Prop_fdse_C_Q)         0.164     0.720 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][27]/Q
                         net (fo=2, routed)           0.252     0.972    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/genr_regs[73]
    SLICE_X46Y94         LUT3 (Prop_lut3_I2_O)        0.045     1.017 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][27]_i_1/O
                         net (fo=1, routed)           0.000     1.017    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][27]
    SLICE_X46Y94         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.826     0.828    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X46Y94         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][27]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X46Y94         FDRE (Hold_fdre_C_D)         0.121     0.944    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][27]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.251ns (55.725%)  route 0.199ns (44.275%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.550     0.552    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X51Y85         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]/Q
                         net (fo=1, routed)           0.199     0.892    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0[0]
    SLICE_X49Y85         LUT5 (Prop_lut5_I0_O)        0.045     0.937 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/AXI4_LITE_INTERFACE.ipif_RdData[0]_i_3/O
                         net (fo=1, routed)           0.000     0.937    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0
    SLICE_X49Y85         MUXF7 (Prop_muxf7_I1_O)      0.065     1.002 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.002    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_577
    SLICE_X49Y85         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.821     0.823    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X49Y85         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X49Y85         FDRE (Hold_fdre_C_D)         0.105     0.923    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.834%)  route 0.269ns (59.166%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.556     0.558    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X44Y88         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep__0/Q
                         net (fo=12, routed)          0.269     0.968    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep__0_n_0
    SLICE_X50Y82         LUT5 (Prop_lut5_I2_O)        0.045     1.013 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_1/O
                         net (fo=1, routed)           0.000     1.013    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_1_n_0
    SLICE_X50Y82         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.814     0.816    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X50Y82         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][31]/C
                         clock pessimism             -0.005     0.811    
    SLICE_X50Y82         FDRE (Hold_fdre_C_D)         0.121     0.932    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][31]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.251ns (55.504%)  route 0.201ns (44.496%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.555     0.557    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X49Y89         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][2]/Q
                         net (fo=1, routed)           0.201     0.899    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/core_regs[93]
    SLICE_X52Y89         LUT6 (Prop_lut6_I5_O)        0.045     0.944 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_3/O
                         net (fo=1, routed)           0.000     0.944    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_3_n_0
    SLICE_X52Y89         MUXF7 (Prop_muxf7_I1_O)      0.065     1.009 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][2]_i_1/O
                         net (fo=1, routed)           0.000     1.009    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_61
    SLICE_X52Y89         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.820     0.822    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X52Y89         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][2]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X52Y89         FDRE (Hold_fdre_C_D)         0.105     0.922    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.248ns (45.799%)  route 0.293ns (54.201%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.582     0.584    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X61Y98         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]/Q
                         net (fo=1, routed)           0.293     1.018    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14[19]
    SLICE_X56Y101        LUT5 (Prop_lut5_I2_O)        0.045     1.063 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.ipif_RdData[19]_i_2/O
                         net (fo=1, routed)           0.000     1.063    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][19]
    SLICE_X56Y101        MUXF7 (Prop_muxf7_I0_O)      0.062     1.125 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     1.125    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_558
    SLICE_X56Y101        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.936     0.938    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X56Y101        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/C
                         clock pessimism             -0.005     0.933    
    SLICE_X56Y101        FDRE (Hold_fdre_C_D)         0.105     1.038    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.246ns (51.756%)  route 0.229ns (48.244%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.555     0.557    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X50Y97         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.148     0.705 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][26]/Q
                         net (fo=1, routed)           0.229     0.934    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4[26]
    SLICE_X46Y96         LUT6 (Prop_lut6_I3_O)        0.098     1.032 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][26]_i_1/O
                         net (fo=1, routed)           0.000     1.032    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][26]_i_1_n_0
    SLICE_X46Y96         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.826     0.828    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X46Y96         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][26]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X46Y96         FDRE (Hold_fdre_C_D)         0.121     0.944    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][26]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.209ns (45.939%)  route 0.246ns (54.061%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.554     0.556    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X50Y93         FDSE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDSE (Prop_fdse_C_Q)         0.164     0.720 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][10]/Q
                         net (fo=2, routed)           0.246     0.966    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/genr_regs[134]
    SLICE_X49Y92         LUT3 (Prop_lut3_I0_O)        0.045     1.011 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][10]_i_1/O
                         net (fo=1, routed)           0.000     1.011    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][10]
    SLICE_X49Y92         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.825     0.827    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X49Y92         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][10]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X49Y92         FDRE (Hold_fdre_C_D)         0.092     0.914    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][10]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.011    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.271ns (57.608%)  route 0.199ns (42.392%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.637     0.639    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X50Y100        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.164     0.803 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][8]/Q
                         net (fo=1, routed)           0.199     1.003    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/core_regs[237]
    SLICE_X49Y100        LUT6 (Prop_lut6_I1_O)        0.045     1.048 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_2__0/O
                         net (fo=1, routed)           0.000     1.048    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_2__0_n_0
    SLICE_X49Y100        MUXF7 (Prop_muxf7_I0_O)      0.062     1.110 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.110    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_23
    SLICE_X49Y100        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.913     0.915    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X49Y100        FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][8]/C
                         clock pessimism             -0.009     0.906    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.011    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][8]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_zynq_soc_CLK_GEN_148MHZ_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.735
Sources:            { zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.735       4.159      RAMB36_X1Y5      zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         6.735       4.579      BUFGCTRL_X0Y0    zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         6.735       5.261      OLOGIC_X1Y23     zynq_soc_i/HDMI_OUTPUT/HDMI/U0/V6_GEN.ODDR_hdmi_clk_o/C
Min Period        n/a     ODDR/C              n/a            1.474         6.735       5.261      OLOGIC_X1Y23     zynq_soc_i/HDMI_OUTPUT/HDMI/U0/V6_GEN.ODDR_hdmi_clk_t/C
Min Period        n/a     FDRE/C              n/a            1.474         6.735       5.261      OLOGIC_X1Y19     zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_de_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         6.735       5.261      OLOGIC_X1Y17     zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_hsync_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         6.735       5.261      OLOGIC_X1Y4      zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         6.735       5.261      OLOGIC_X1Y9      zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.474         6.735       5.261      OLOGIC_X1Y8      zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.474         6.735       5.261      OLOGIC_X1Y11     zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.735       206.625    MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X54Y83     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X54Y83     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X38Y84     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X38Y84     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X38Y84     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X38Y84     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X54Y83     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X54Y83     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X38Y84     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X38Y84     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X54Y83     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X54Y83     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X54Y83     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X54Y83     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X38Y84     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X38Y84     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X38Y84     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X38Y84     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X38Y84     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X38Y84     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_zynq_soc_CLK_GEN_148MHZ_0
  To Clock:  clk_out2_zynq_soc_CLK_GEN_148MHZ_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.477ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_zynq_soc_CLK_GEN_148MHZ_0
Waveform(ns):       { 0.000 20.816 }
Period(ns):         41.633
Sources:            { zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.633      39.477     BUFGCTRL_X0Y1    zynq_soc_i/CLK_GEN_148MHZ/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.633      40.384     MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.633      171.727    MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_zynq_soc_CLK_GEN_148MHZ_0
  To Clock:  clkfbout_zynq_soc_CLK_GEN_148MHZ_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       27.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_zynq_soc_CLK_GEN_148MHZ_0
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         30.000      27.845     BUFGCTRL_X0Y3    zynq_soc_i/CLK_GEN_148MHZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         30.000      28.751     MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         30.000      28.751     MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       30.000      70.000     MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       30.000      183.360    MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack       24.158ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.158ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.768ns  (logic 0.518ns (29.299%)  route 1.250ns (70.701%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67                                      0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[33]/C
    SLICE_X46Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[33]/Q
                         net (fo=1, routed)           1.250     1.768    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[33]
    SLICE_X49Y43         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X49Y43         FDRE (Setup_fdre_C_D)       -0.072    25.926    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[33]
  -------------------------------------------------------------------
                         required time                         25.926    
                         arrival time                          -1.768    
  -------------------------------------------------------------------
                         slack                                 24.158    

Slack (MET) :             24.288ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.639ns  (logic 0.518ns (31.600%)  route 1.121ns (68.400%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67                                      0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[32]/C
    SLICE_X46Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[32]/Q
                         net (fo=1, routed)           1.121     1.639    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[32]
    SLICE_X49Y43         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X49Y43         FDRE (Setup_fdre_C_D)       -0.071    25.927    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[32]
  -------------------------------------------------------------------
                         required time                         25.927    
                         arrival time                          -1.639    
  -------------------------------------------------------------------
                         slack                                 24.288    

Slack (MET) :             24.501ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.426ns  (logic 0.456ns (31.971%)  route 0.970ns (68.029%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69                                      0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[30]/C
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[30]/Q
                         net (fo=1, routed)           0.970     1.426    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[30]
    SLICE_X30Y69         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X30Y69         FDRE (Setup_fdre_C_D)       -0.071    25.927    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[30]
  -------------------------------------------------------------------
                         required time                         25.927    
                         arrival time                          -1.426    
  -------------------------------------------------------------------
                         slack                                 24.501    

Slack (MET) :             24.519ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.371ns  (logic 0.518ns (37.778%)  route 0.853ns (62.222%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68                                      0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[2]/C
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.853     1.371    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[2]
    SLICE_X51Y68         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X51Y68         FDRE (Setup_fdre_C_D)       -0.108    25.890    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         25.890    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                 24.519    

Slack (MET) :             24.557ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.227ns  (logic 0.478ns (38.947%)  route 0.749ns (61.053%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65                                      0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[4]/C
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           0.749     1.227    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[4]
    SLICE_X33Y65         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X33Y65         FDRE (Setup_fdre_C_D)       -0.214    25.784    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         25.784    
                         arrival time                          -1.227    
  -------------------------------------------------------------------
                         slack                                 24.557    

Slack (MET) :             24.581ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.312ns  (logic 0.456ns (34.746%)  route 0.856ns (65.254%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69                                      0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[29]/C
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[29]/Q
                         net (fo=1, routed)           0.856     1.312    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[29]
    SLICE_X51Y68         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X51Y68         FDRE (Setup_fdre_C_D)       -0.105    25.893    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[29]
  -------------------------------------------------------------------
                         required time                         25.893    
                         arrival time                          -1.312    
  -------------------------------------------------------------------
                         slack                                 24.581    

Slack (MET) :             24.592ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.220ns  (logic 0.419ns (34.353%)  route 0.801ns (65.647%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67                                      0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[32]/C
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[32]/Q
                         net (fo=1, routed)           0.801     1.220    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[32]
    SLICE_X32Y67         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X32Y67         FDRE (Setup_fdre_C_D)       -0.186    25.812    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[32]
  -------------------------------------------------------------------
                         required time                         25.812    
                         arrival time                          -1.220    
  -------------------------------------------------------------------
                         slack                                 24.592    

Slack (MET) :             24.599ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.197ns  (logic 0.419ns (35.002%)  route 0.778ns (64.998%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67                                      0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[21]/C
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[21]/Q
                         net (fo=1, routed)           0.778     1.197    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[21]
    SLICE_X32Y67         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X32Y67         FDRE (Setup_fdre_C_D)       -0.202    25.796    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[21]
  -------------------------------------------------------------------
                         required time                         25.796    
                         arrival time                          -1.197    
  -------------------------------------------------------------------
                         slack                                 24.599    

Slack (MET) :             24.609ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.327ns  (logic 0.456ns (34.359%)  route 0.871ns (65.641%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77                                      0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[7]/C
    SLICE_X39Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[7]/Q
                         net (fo=1, routed)           0.871     1.327    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff[7]
    SLICE_X40Y67         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X40Y67         FDRE (Setup_fdre_C_D)       -0.062    25.936    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         25.936    
                         arrival time                          -1.327    
  -------------------------------------------------------------------
                         slack                                 24.609    

Slack (MET) :             24.627ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.266ns  (logic 0.456ns (36.026%)  route 0.810ns (63.974%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72                                      0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[23]/C
    SLICE_X28Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[23]/Q
                         net (fo=1, routed)           0.810     1.266    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[23]
    SLICE_X29Y72         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X29Y72         FDRE (Setup_fdre_C_D)       -0.105    25.893    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[23]
  -------------------------------------------------------------------
                         required time                         25.893    
                         arrival time                          -1.266    
  -------------------------------------------------------------------
                         slack                                 24.627    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         1070  Failing Endpoints,  Worst Slack       -9.383ns,  Total Violation    -4492.989ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.383ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_2_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.925ns  (logic 0.580ns (3.642%)  route 15.345ns (96.358%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 9.803 - 7.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        1.667     2.961    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X45Y8          FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y8          FDRE (Prop_fdre_C_Q)         0.456     3.417 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=145, routed)         0.699     4.116    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/SHARP_inst/MAC_B_inst/m_axis_mm2s_aresetn
    SLICE_X36Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.240 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/SHARP_inst/MAC_B_inst/autoResolutionFrame_i_1/O
                         net (fo=1506, routed)       14.646    18.886    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/AR[0]
    SLICE_X94Y44         FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        1.624     9.803    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/m_axis_mm2s_aclk
    SLICE_X94Y44         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_2_reg[5]/C
                         clock pessimism              0.129     9.932    
                         clock uncertainty           -0.111     9.822    
    SLICE_X94Y44         FDCE (Recov_fdce_C_CLR)     -0.319     9.503    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_2_reg[5]
  -------------------------------------------------------------------
                         required time                          9.503    
                         arrival time                         -18.886    
  -------------------------------------------------------------------
                         slack                                 -9.383    

Slack (VIOLATED) :        -9.383ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_2_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.925ns  (logic 0.580ns (3.642%)  route 15.345ns (96.358%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 9.803 - 7.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        1.667     2.961    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X45Y8          FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y8          FDRE (Prop_fdre_C_Q)         0.456     3.417 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=145, routed)         0.699     4.116    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/SHARP_inst/MAC_B_inst/m_axis_mm2s_aresetn
    SLICE_X36Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.240 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/SHARP_inst/MAC_B_inst/autoResolutionFrame_i_1/O
                         net (fo=1506, routed)       14.646    18.886    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/AR[0]
    SLICE_X94Y44         FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        1.624     9.803    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/m_axis_mm2s_aclk
    SLICE_X94Y44         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_2_reg[6]/C
                         clock pessimism              0.129     9.932    
                         clock uncertainty           -0.111     9.822    
    SLICE_X94Y44         FDCE (Recov_fdce_C_CLR)     -0.319     9.503    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_2_reg[6]
  -------------------------------------------------------------------
                         required time                          9.503    
                         arrival time                         -18.886    
  -------------------------------------------------------------------
                         slack                                 -9.383    

Slack (VIOLATED) :        -9.383ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_2_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.925ns  (logic 0.580ns (3.642%)  route 15.345ns (96.358%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 9.803 - 7.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        1.667     2.961    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X45Y8          FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y8          FDRE (Prop_fdre_C_Q)         0.456     3.417 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=145, routed)         0.699     4.116    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/SHARP_inst/MAC_B_inst/m_axis_mm2s_aresetn
    SLICE_X36Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.240 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/SHARP_inst/MAC_B_inst/autoResolutionFrame_i_1/O
                         net (fo=1506, routed)       14.646    18.886    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/AR[0]
    SLICE_X94Y44         FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        1.624     9.803    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/m_axis_mm2s_aclk
    SLICE_X94Y44         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_2_reg[7]/C
                         clock pessimism              0.129     9.932    
                         clock uncertainty           -0.111     9.822    
    SLICE_X94Y44         FDCE (Recov_fdce_C_CLR)     -0.319     9.503    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_2_reg[7]
  -------------------------------------------------------------------
                         required time                          9.503    
                         arrival time                         -18.886    
  -------------------------------------------------------------------
                         slack                                 -9.383    

Slack (VIOLATED) :        -9.383ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_2_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.925ns  (logic 0.580ns (3.642%)  route 15.345ns (96.358%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 9.803 - 7.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        1.667     2.961    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X45Y8          FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y8          FDRE (Prop_fdre_C_Q)         0.456     3.417 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=145, routed)         0.699     4.116    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/SHARP_inst/MAC_B_inst/m_axis_mm2s_aresetn
    SLICE_X36Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.240 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/SHARP_inst/MAC_B_inst/autoResolutionFrame_i_1/O
                         net (fo=1506, routed)       14.646    18.886    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/AR[0]
    SLICE_X94Y44         FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        1.624     9.803    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/m_axis_mm2s_aclk
    SLICE_X94Y44         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_2_reg[8]/C
                         clock pessimism              0.129     9.932    
                         clock uncertainty           -0.111     9.822    
    SLICE_X94Y44         FDCE (Recov_fdce_C_CLR)     -0.319     9.503    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_2_reg[8]
  -------------------------------------------------------------------
                         required time                          9.503    
                         arrival time                         -18.886    
  -------------------------------------------------------------------
                         slack                                 -9.383    

Slack (VIOLATED) :        -9.368ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_2_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.822ns  (logic 0.580ns (3.666%)  route 15.242ns (96.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 9.802 - 7.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        1.667     2.961    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X45Y8          FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y8          FDRE (Prop_fdre_C_Q)         0.456     3.417 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=145, routed)         0.699     4.116    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/SHARP_inst/MAC_B_inst/m_axis_mm2s_aresetn
    SLICE_X36Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.240 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/SHARP_inst/MAC_B_inst/autoResolutionFrame_i_1/O
                         net (fo=1506, routed)       14.543    18.783    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/AR[0]
    SLICE_X93Y49         FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        1.623     9.802    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/m_axis_mm2s_aclk
    SLICE_X93Y49         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_2_reg[5]/C
                         clock pessimism              0.129     9.931    
                         clock uncertainty           -0.111     9.821    
    SLICE_X93Y49         FDCE (Recov_fdce_C_CLR)     -0.405     9.416    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_2_reg[5]
  -------------------------------------------------------------------
                         required time                          9.416    
                         arrival time                         -18.783    
  -------------------------------------------------------------------
                         slack                                 -9.368    

Slack (VIOLATED) :        -9.368ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_2_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.822ns  (logic 0.580ns (3.666%)  route 15.242ns (96.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 9.802 - 7.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        1.667     2.961    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X45Y8          FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y8          FDRE (Prop_fdre_C_Q)         0.456     3.417 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=145, routed)         0.699     4.116    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/SHARP_inst/MAC_B_inst/m_axis_mm2s_aresetn
    SLICE_X36Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.240 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/SHARP_inst/MAC_B_inst/autoResolutionFrame_i_1/O
                         net (fo=1506, routed)       14.543    18.783    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/AR[0]
    SLICE_X93Y49         FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        1.623     9.802    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/m_axis_mm2s_aclk
    SLICE_X93Y49         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_2_reg[6]/C
                         clock pessimism              0.129     9.931    
                         clock uncertainty           -0.111     9.821    
    SLICE_X93Y49         FDCE (Recov_fdce_C_CLR)     -0.405     9.416    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_2_reg[6]
  -------------------------------------------------------------------
                         required time                          9.416    
                         arrival time                         -18.783    
  -------------------------------------------------------------------
                         slack                                 -9.368    

Slack (VIOLATED) :        -9.368ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_2_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.822ns  (logic 0.580ns (3.666%)  route 15.242ns (96.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 9.802 - 7.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        1.667     2.961    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X45Y8          FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y8          FDRE (Prop_fdre_C_Q)         0.456     3.417 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=145, routed)         0.699     4.116    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/SHARP_inst/MAC_B_inst/m_axis_mm2s_aresetn
    SLICE_X36Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.240 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/SHARP_inst/MAC_B_inst/autoResolutionFrame_i_1/O
                         net (fo=1506, routed)       14.543    18.783    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/AR[0]
    SLICE_X93Y49         FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        1.623     9.802    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/m_axis_mm2s_aclk
    SLICE_X93Y49         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_2_reg[7]/C
                         clock pessimism              0.129     9.931    
                         clock uncertainty           -0.111     9.821    
    SLICE_X93Y49         FDCE (Recov_fdce_C_CLR)     -0.405     9.416    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_2_reg[7]
  -------------------------------------------------------------------
                         required time                          9.416    
                         arrival time                         -18.783    
  -------------------------------------------------------------------
                         slack                                 -9.368    

Slack (VIOLATED) :        -9.368ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_2_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.822ns  (logic 0.580ns (3.666%)  route 15.242ns (96.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 9.802 - 7.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        1.667     2.961    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X45Y8          FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y8          FDRE (Prop_fdre_C_Q)         0.456     3.417 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=145, routed)         0.699     4.116    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/SHARP_inst/MAC_B_inst/m_axis_mm2s_aresetn
    SLICE_X36Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.240 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/SHARP_inst/MAC_B_inst/autoResolutionFrame_i_1/O
                         net (fo=1506, routed)       14.543    18.783    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/AR[0]
    SLICE_X93Y49         FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        1.623     9.802    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/m_axis_mm2s_aclk
    SLICE_X93Y49         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_2_reg[8]/C
                         clock pessimism              0.129     9.931    
                         clock uncertainty           -0.111     9.821    
    SLICE_X93Y49         FDCE (Recov_fdce_C_CLR)     -0.405     9.416    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_2_reg[8]
  -------------------------------------------------------------------
                         required time                          9.416    
                         arrival time                         -18.783    
  -------------------------------------------------------------------
                         slack                                 -9.368    

Slack (VIOLATED) :        -9.331ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/y_2_reg[8]_i_9/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.786ns  (logic 0.580ns (3.674%)  route 15.206ns (96.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 9.803 - 7.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        1.667     2.961    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X45Y8          FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y8          FDRE (Prop_fdre_C_Q)         0.456     3.417 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=145, routed)         0.699     4.116    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/SHARP_inst/MAC_B_inst/m_axis_mm2s_aresetn
    SLICE_X36Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.240 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/SHARP_inst/MAC_B_inst/autoResolutionFrame_i_1/O
                         net (fo=1506, routed)       14.507    18.747    zynq_soc_i/PS_VIDEO/D5M/videoProcess/modx_inst/oValid2
    SLICE_X95Y43         FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/y_2_reg[8]_i_9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        1.624     9.803    zynq_soc_i/PS_VIDEO/D5M/videoProcess/m_axis_mm2s_aclk
    SLICE_X95Y43         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/y_2_reg[8]_i_9/C
                         clock pessimism              0.129     9.932    
                         clock uncertainty           -0.111     9.822    
    SLICE_X95Y43         FDCE (Recov_fdce_C_CLR)     -0.405     9.417    zynq_soc_i/PS_VIDEO/D5M/videoProcess/y_2_reg[8]_i_9
  -------------------------------------------------------------------
                         required time                          9.417    
                         arrival time                         -18.747    
  -------------------------------------------------------------------
                         slack                                 -9.331    

Slack (VIOLATED) :        -9.245ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.786ns  (logic 0.580ns (3.674%)  route 15.206ns (96.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 9.803 - 7.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        1.667     2.961    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X45Y8          FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y8          FDRE (Prop_fdre_C_Q)         0.456     3.417 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=145, routed)         0.699     4.116    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/SHARP_inst/MAC_B_inst/m_axis_mm2s_aresetn
    SLICE_X36Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.240 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/SHARP_inst/MAC_B_inst/autoResolutionFrame_i_1/O
                         net (fo=1506, routed)       14.507    18.747    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/AR[0]
    SLICE_X94Y43         FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        1.624     9.803    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/m_axis_mm2s_aclk
    SLICE_X94Y43         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_2_reg[1]/C
                         clock pessimism              0.129     9.932    
                         clock uncertainty           -0.111     9.822    
    SLICE_X94Y43         FDCE (Recov_fdce_C_CLR)     -0.319     9.503    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_2_reg[1]
  -------------------------------------------------------------------
                         required time                          9.503    
                         arrival time                         -18.747    
  -------------------------------------------------------------------
                         slack                                 -9.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.632%)  route 0.132ns (48.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        0.555     0.891    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y62         FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDPE (Prop_fdpe_C_Q)         0.141     1.032 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.132     1.164    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X33Y62         FDCE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        0.821     1.187    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y62         FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.264     0.923    
    SLICE_X33Y62         FDCE (Remov_fdce_C_CLR)     -0.092     0.831    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.632%)  route 0.132ns (48.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        0.555     0.891    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y62         FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDPE (Prop_fdpe_C_Q)         0.141     1.032 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.132     1.164    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X33Y62         FDCE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        0.821     1.187    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y62         FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.264     0.923    
    SLICE_X33Y62         FDCE (Remov_fdce_C_CLR)     -0.092     0.831    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.632%)  route 0.132ns (48.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        0.555     0.891    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y62         FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDPE (Prop_fdpe_C_Q)         0.141     1.032 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.132     1.164    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X33Y62         FDCE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        0.821     1.187    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y62         FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.264     0.923    
    SLICE_X33Y62         FDCE (Remov_fdce_C_CLR)     -0.092     0.831    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.632%)  route 0.132ns (48.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        0.555     0.891    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y62         FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDPE (Prop_fdpe_C_Q)         0.141     1.032 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.132     1.164    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X33Y62         FDCE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        0.821     1.187    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y62         FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.264     0.923    
    SLICE_X33Y62         FDCE (Remov_fdce_C_CLR)     -0.092     0.831    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.632%)  route 0.132ns (48.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        0.555     0.891    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y62         FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDPE (Prop_fdpe_C_Q)         0.141     1.032 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.132     1.164    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X33Y62         FDCE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        0.821     1.187    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y62         FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.264     0.923    
    SLICE_X33Y62         FDCE (Remov_fdce_C_CLR)     -0.092     0.831    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.632%)  route 0.132ns (48.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        0.555     0.891    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y62         FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDPE (Prop_fdpe_C_Q)         0.141     1.032 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.132     1.164    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X33Y62         FDCE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        0.821     1.187    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y62         FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.264     0.923    
    SLICE_X33Y62         FDCE (Remov_fdce_C_CLR)     -0.092     0.831    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.987%)  route 0.172ns (55.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        0.555     0.891    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y62         FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDPE (Prop_fdpe_C_Q)         0.141     1.032 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.172     1.204    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X34Y60         FDCE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        0.823     1.189    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X34Y60         FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.281     0.908    
    SLICE_X34Y60         FDCE (Remov_fdce_C_CLR)     -0.067     0.841    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.987%)  route 0.172ns (55.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        0.555     0.891    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y62         FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDPE (Prop_fdpe_C_Q)         0.141     1.032 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.172     1.204    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X34Y60         FDCE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        0.823     1.189    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X34Y60         FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.281     0.908    
    SLICE_X34Y60         FDCE (Remov_fdce_C_CLR)     -0.067     0.841    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.217%)  route 0.193ns (57.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        0.595     0.931    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X21Y46         FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDPE (Prop_fdpe_C_Q)         0.141     1.072 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.193     1.264    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X18Y46         FDCE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        0.865     1.231    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X18Y46         FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.263     0.967    
    SLICE_X18Y46         FDCE (Remov_fdce_C_CLR)     -0.067     0.900    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.217%)  route 0.193ns (57.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        0.595     0.931    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X21Y46         FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDPE (Prop_fdpe_C_Q)         0.141     1.072 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.193     1.264    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X18Y46         FDCE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9020, routed)        0.865     1.231    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X18Y46         FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.263     0.967    
    SLICE_X18Y46         FDCE (Remov_fdce_C_CLR)     -0.067     0.900    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.364    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  To Clock:  clk_out1_zynq_soc_CLK_GEN_148MHZ_0

Setup :            0  Failing Endpoints,  Worst Slack        3.953ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.443ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.953ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.580ns (25.733%)  route 1.674ns (74.267%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 8.298 - 6.735 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.736     1.739    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X15Y23         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDPE (Prop_fdpe_C_Q)         0.456     2.195 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.861     3.056    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X14Y23         LUT2 (Prop_lut2_I0_O)        0.124     3.180 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.812     3.993    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X19Y25         FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.560     8.298    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X19Y25         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.115     8.413    
                         clock uncertainty           -0.107     8.305    
    SLICE_X19Y25         FDPE (Recov_fdpe_C_PRE)     -0.359     7.946    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.946    
                         arrival time                          -3.993    
  -------------------------------------------------------------------
                         slack                                  3.953    

Slack (MET) :             3.953ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.580ns (25.733%)  route 1.674ns (74.267%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 8.298 - 6.735 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.736     1.739    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X15Y23         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDPE (Prop_fdpe_C_Q)         0.456     2.195 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.861     3.056    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X14Y23         LUT2 (Prop_lut2_I0_O)        0.124     3.180 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.812     3.993    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X19Y25         FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.560     8.298    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X19Y25         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.115     8.413    
                         clock uncertainty           -0.107     8.305    
    SLICE_X19Y25         FDPE (Recov_fdpe_C_PRE)     -0.359     7.946    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.946    
                         arrival time                          -3.993    
  -------------------------------------------------------------------
                         slack                                  3.953    

Slack (MET) :             4.128ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.580ns (27.916%)  route 1.498ns (72.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 8.298 - 6.735 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.736     1.739    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X15Y23         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDPE (Prop_fdpe_C_Q)         0.456     2.195 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.861     3.056    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X14Y23         LUT2 (Prop_lut2_I0_O)        0.124     3.180 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.636     3.817    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X16Y24         FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.560     8.298    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X16Y24         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.115     8.413    
                         clock uncertainty           -0.107     8.305    
    SLICE_X16Y24         FDPE (Recov_fdpe_C_PRE)     -0.361     7.944    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -3.817    
  -------------------------------------------------------------------
                         slack                                  4.128    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.478ns (47.984%)  route 0.518ns (52.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 8.300 - 6.735 ) 
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.735     1.738    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X16Y23         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y23         FDPE (Prop_fdpe_C_Q)         0.478     2.216 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.518     2.734    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X15Y23         FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.562     8.300    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X15Y23         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.115     8.415    
                         clock uncertainty           -0.107     8.307    
    SLICE_X15Y23         FDPE (Recov_fdpe_C_PRE)     -0.530     7.777    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          7.777    
                         arrival time                          -2.734    
  -------------------------------------------------------------------
                         slack                                  5.043    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.148ns (44.961%)  route 0.181ns (55.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.581     0.583    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X16Y23         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y23         FDPE (Prop_fdpe_C_Q)         0.148     0.731 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.181     0.912    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X15Y23         FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.848     0.850    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X15Y23         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.233     0.617    
    SLICE_X15Y23         FDPE (Remov_fdpe_C_PRE)     -0.148     0.469    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.469    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.246ns (39.000%)  route 0.385ns (61.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.582     0.584    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X14Y23         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.148     0.732 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.148     0.879    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X14Y23         LUT2 (Prop_lut2_I1_O)        0.098     0.977 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.237     1.214    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X16Y24         FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.847     0.849    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X16Y24         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.233     0.616    
    SLICE_X16Y24         FDPE (Remov_fdpe_C_PRE)     -0.071     0.545    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.545    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.246ns (35.038%)  route 0.456ns (64.962%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.582     0.584    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X14Y23         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.148     0.732 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.148     0.879    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X14Y23         LUT2 (Prop_lut2_I1_O)        0.098     0.977 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.308     1.286    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X19Y25         FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.847     0.849    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X19Y25         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.233     0.616    
    SLICE_X19Y25         FDPE (Remov_fdpe_C_PRE)     -0.095     0.521    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.521    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.246ns (35.038%)  route 0.456ns (64.962%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.582     0.584    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X14Y23         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.148     0.732 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.148     0.879    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X14Y23         LUT2 (Prop_lut2_I1_O)        0.098     0.977 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.308     1.286    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X19Y25         FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.847     0.849    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X19Y25         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.233     0.616    
    SLICE_X19Y25         FDPE (Remov_fdpe_C_PRE)     -0.095     0.521    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.521    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.765    





