SIM             = icarus
WAVE            = False
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/secure_read_write_register_bank.v
TOPLEVEL        = secure_read_write_register_bank 
MODULE          = test_secure_read_write_register_bank
PYTHONPATH      = /src
HASH            = 1-design-a-parameterized-register-bank-module-with-secure-access