library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity RAM is
	port(Clock, WrEn, CS : in std_logic;
		Address : in std_logic_vector(6 downto 0);
		Data : in std_logic_vector(7 downto 0);
		Q : out std_logic_vector(7 downto 0));
end RAM;

architecture Comportamento of RAM is
begin
end Comportamento;
