---
# Note: The contents of this file are automatically generated.
# Any changes made by hand may be overwritten.
version: '0.2'
work_dir: .
design_root_dir: .
simulations: []
source_files:
  - language: verilog
    path: labs/lab1/filelist
    library_name: LAB_1_library
    file_list: relative-to-file
library_search_paths:
  - $STD_LIBS/ieee93
