{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702684460095 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702684460103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 15 20:54:19 2023 " "Processing started: Fri Dec 15 20:54:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702684460103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702684460103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mealy_machine -c mealy_machine " "Command: quartus_map --read_settings_files=on --write_settings_files=off mealy_machine -c mealy_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702684460103 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702684460406 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702684460406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "geral.v 1 1 " "Found 1 design units, including 1 entities, in source file geral.v" { { "Info" "ISGN_ENTITY_NAME" "1 geral " "Found entity 1: geral" {  } { { "geral.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/geral.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702684470661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702684470661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_bcd " "Found entity 1: decod_bcd" {  } { { "decod_bcd.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/decod_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702684470663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702684470663 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y mealy_machine.v(12) " "Verilog HDL Declaration information at mealy_machine.v(12): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702684470664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mealy_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file mealy_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 mealy_machine " "Found entity 1: mealy_machine" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702684470665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702684470665 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "geral.v(8) " "Verilog HDL Instantiation warning at geral.v(8): instance has no name" {  } { { "geral.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/geral.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1702684470667 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "geral.v(10) " "Verilog HDL Instantiation warning at geral.v(10): instance has no name" {  } { { "geral.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/geral.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1702684470667 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "geral " "Elaborating entity \"geral\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702684470685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mealy_machine mealy_machine:comb_3 " "Elaborating entity \"mealy_machine\" for hierarchy \"mealy_machine:comb_3\"" {  } { { "geral.v" "comb_3" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/geral.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702684470687 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 mealy_machine.v(35) " "Verilog HDL assignment warning at mealy_machine.v(35): truncated value with size 32 to match size of target (26)" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702684470688 "|geral|mealy_machine:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y mealy_machine.v(43) " "Verilog HDL Always Construct warning at mealy_machine.v(43): inferring latch(es) for variable \"Y\", which holds its previous value in one or more paths through the always construct" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702684470691 "|geral|mealy_machine:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z mealy_machine.v(43) " "Verilog HDL Always Construct warning at mealy_machine.v(43): inferring latch(es) for variable \"z\", which holds its previous value in one or more paths through the always construct" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702684470691 "|geral|mealy_machine:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[3\] mealy_machine.v(43) " "Inferred latch for \"z\[3\]\" at mealy_machine.v(43)" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702684470695 "|geral|mealy_machine:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[2\] mealy_machine.v(43) " "Inferred latch for \"z\[2\]\" at mealy_machine.v(43)" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702684470695 "|geral|mealy_machine:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[1\] mealy_machine.v(43) " "Inferred latch for \"z\[1\]\" at mealy_machine.v(43)" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702684470695 "|geral|mealy_machine:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[0\] mealy_machine.v(43) " "Inferred latch for \"z\[0\]\" at mealy_machine.v(43)" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702684470696 "|geral|mealy_machine:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y.CLEAN mealy_machine.v(43) " "Inferred latch for \"Y.CLEAN\" at mealy_machine.v(43)" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702684470696 "|geral|mealy_machine:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y.I mealy_machine.v(43) " "Inferred latch for \"Y.I\" at mealy_machine.v(43)" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702684470696 "|geral|mealy_machine:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y.H mealy_machine.v(43) " "Inferred latch for \"Y.H\" at mealy_machine.v(43)" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702684470696 "|geral|mealy_machine:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y.G mealy_machine.v(43) " "Inferred latch for \"Y.G\" at mealy_machine.v(43)" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702684470697 "|geral|mealy_machine:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y.F mealy_machine.v(43) " "Inferred latch for \"Y.F\" at mealy_machine.v(43)" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702684470697 "|geral|mealy_machine:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y.E mealy_machine.v(43) " "Inferred latch for \"Y.E\" at mealy_machine.v(43)" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702684470697 "|geral|mealy_machine:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y.D mealy_machine.v(43) " "Inferred latch for \"Y.D\" at mealy_machine.v(43)" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702684470698 "|geral|mealy_machine:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y.C mealy_machine.v(43) " "Inferred latch for \"Y.C\" at mealy_machine.v(43)" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702684470698 "|geral|mealy_machine:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y.B mealy_machine.v(43) " "Inferred latch for \"Y.B\" at mealy_machine.v(43)" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702684470698 "|geral|mealy_machine:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y.A mealy_machine.v(43) " "Inferred latch for \"Y.A\" at mealy_machine.v(43)" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702684470698 "|geral|mealy_machine:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_bcd decod_bcd:comb_4 " "Elaborating entity \"decod_bcd\" for hierarchy \"decod_bcd:comb_4\"" {  } { { "geral.v" "comb_4" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/geral.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702684470712 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mealy_machine:comb_3\|z\[3\] " "LATCH primitive \"mealy_machine:comb_3\|z\[3\]\" is permanently enabled" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702684470916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mealy_machine:comb_3\|z\[2\] " "LATCH primitive \"mealy_machine:comb_3\|z\[2\]\" is permanently enabled" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702684470916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mealy_machine:comb_3\|z\[1\] " "LATCH primitive \"mealy_machine:comb_3\|z\[1\]\" is permanently enabled" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702684470916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mealy_machine:comb_3\|z\[0\] " "LATCH primitive \"mealy_machine:comb_3\|z\[0\]\" is permanently enabled" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702684470916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mealy_machine:comb_3\|Y.A_2553 " "LATCH primitive \"mealy_machine:comb_3\|Y.A_2553\" is permanently enabled" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702684470916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mealy_machine:comb_3\|Y.B_2475 " "LATCH primitive \"mealy_machine:comb_3\|Y.B_2475\" is permanently enabled" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702684470916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mealy_machine:comb_3\|Y.C_2397 " "LATCH primitive \"mealy_machine:comb_3\|Y.C_2397\" is permanently enabled" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702684470916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mealy_machine:comb_3\|Y.D_2319 " "LATCH primitive \"mealy_machine:comb_3\|Y.D_2319\" is permanently enabled" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702684470916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mealy_machine:comb_3\|Y.E_2241 " "LATCH primitive \"mealy_machine:comb_3\|Y.E_2241\" is permanently enabled" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702684470916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mealy_machine:comb_3\|Y.F_2163 " "LATCH primitive \"mealy_machine:comb_3\|Y.F_2163\" is permanently enabled" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702684470916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mealy_machine:comb_3\|Y.G_2085 " "LATCH primitive \"mealy_machine:comb_3\|Y.G_2085\" is permanently enabled" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702684470916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mealy_machine:comb_3\|Y.H_2007 " "LATCH primitive \"mealy_machine:comb_3\|Y.H_2007\" is permanently enabled" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702684470916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mealy_machine:comb_3\|Y.I_1929 " "LATCH primitive \"mealy_machine:comb_3\|Y.I_1929\" is permanently enabled" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702684470916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mealy_machine:comb_3\|Y.CLEAN_1851 " "LATCH primitive \"mealy_machine:comb_3\|Y.CLEAN_1851\" is permanently enabled" {  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702684470916 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702684471205 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702684471628 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/output_files/mealy_machine.map.smsg " "Generated suppressed messages file D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/output_files/mealy_machine.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702684471657 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702684471782 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702684471782 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "105 " "Implemented 105 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702684472020 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702684472020 ""} { "Info" "ICUT_CUT_TM_LCELLS" "94 " "Implemented 94 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702684472020 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702684472020 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702684472047 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 15 20:54:32 2023 " "Processing ended: Fri Dec 15 20:54:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702684472047 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702684472047 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702684472047 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702684472047 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1702684473188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702684473194 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 15 20:54:32 2023 " "Processing started: Fri Dec 15 20:54:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702684473194 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1702684473194 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mealy_machine -c mealy_machine " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mealy_machine -c mealy_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1702684473194 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1702684473296 ""}
{ "Info" "0" "" "Project  = mealy_machine" {  } {  } 0 0 "Project  = mealy_machine" 0 0 "Fitter" 0 0 1702684473297 ""}
{ "Info" "0" "" "Revision = mealy_machine" {  } {  } 0 0 "Revision = mealy_machine" 0 0 "Fitter" 0 0 1702684473297 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1702684473351 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1702684473352 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mealy_machine EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"mealy_machine\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1702684473358 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702684473420 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702684473420 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1702684473737 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1702684473743 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702684473863 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702684473863 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702684473863 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702684473863 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702684473863 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702684473863 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702684473863 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702684473863 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702684473863 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1702684473863 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/users/rafaelparisi/documents/unifesp/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/users/rafaelparisi/documents/unifesp/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702684473865 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/users/rafaelparisi/documents/unifesp/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/users/rafaelparisi/documents/unifesp/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702684473865 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/users/rafaelparisi/documents/unifesp/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/users/rafaelparisi/documents/unifesp/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702684473865 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/users/rafaelparisi/documents/unifesp/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/users/rafaelparisi/documents/unifesp/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702684473865 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/users/rafaelparisi/documents/unifesp/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/users/rafaelparisi/documents/unifesp/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702684473865 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1702684473865 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1702684473866 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mealy_machine.sdc " "Synopsys Design Constraints File file not found: 'mealy_machine.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1702684474641 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1702684474641 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1702684474644 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1702684474644 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1702684474645 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PIN_Y2~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node PIN_Y2~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702684474658 ""}  } { { "geral.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/geral.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702684474658 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mealy_machine:comb_3\|count_pulse  " "Automatically promoted node mealy_machine:comb_3\|count_pulse " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702684474658 ""}  } { { "mealy_machine.v" "" { Text "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/mealy_machine.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702684474658 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1702684474866 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702684474866 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702684474866 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702684474867 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702684474867 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1702684474867 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1702684474867 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1702684474867 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1702684474867 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1702684474868 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1702684474868 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702684474897 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1702684474899 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1702684477124 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702684477246 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1702684477278 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1702684484828 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702684484828 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1702684485019 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X104_Y49 X115_Y60 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y49 to location X115_Y60" {  } { { "loc" "" { Generic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y49 to location X115_Y60"} { { 12 { 0 ""} 104 49 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1702684487729 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1702684487729 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1702684488297 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1702684488297 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702684488300 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.19 " "Total time spent on timing analysis during the Fitter is 0.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1702684488414 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702684488423 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702684488626 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702684488626 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702684488807 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702684489168 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/output_files/mealy_machine.fit.smsg " "Generated suppressed messages file D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/VERILOG/UNIVERSITY LAB/mealy/output_files/mealy_machine.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1702684489474 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5682 " "Peak virtual memory: 5682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702684489723 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 15 20:54:49 2023 " "Processing ended: Fri Dec 15 20:54:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702684489723 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702684489723 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702684489723 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1702684489723 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1702684490736 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702684490744 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 15 20:54:50 2023 " "Processing started: Fri Dec 15 20:54:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702684490744 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1702684490744 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mealy_machine -c mealy_machine " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mealy_machine -c mealy_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1702684490745 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1702684490990 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1702684493417 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1702684493534 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4678 " "Peak virtual memory: 4678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702684493840 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 15 20:54:53 2023 " "Processing ended: Fri Dec 15 20:54:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702684493840 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702684493840 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702684493840 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1702684493840 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1702684494460 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1702684494946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702684494954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 15 20:54:54 2023 " "Processing started: Fri Dec 15 20:54:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702684494954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702684494954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mealy_machine -c mealy_machine " "Command: quartus_sta mealy_machine -c mealy_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702684494954 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1702684495065 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1702684495219 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702684495219 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702684495275 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702684495275 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mealy_machine.sdc " "Synopsys Design Constraints File file not found: 'mealy_machine.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1702684495710 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702684495711 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PIN_Y2 PIN_Y2 " "create_clock -period 1.000 -name PIN_Y2 PIN_Y2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702684495711 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mealy_machine:comb_3\|count_pulse mealy_machine:comb_3\|count_pulse " "create_clock -period 1.000 -name mealy_machine:comb_3\|count_pulse mealy_machine:comb_3\|count_pulse" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702684495711 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702684495711 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702684495713 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702684495714 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1702684495714 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1702684495724 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1702684495751 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702684495751 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.691 " "Worst-case setup slack is -2.691" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702684495772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702684495772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.691             -49.651 PIN_Y2  " "   -2.691             -49.651 PIN_Y2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702684495772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.957              -5.249 mealy_machine:comb_3\|count_pulse  " "   -0.957              -5.249 mealy_machine:comb_3\|count_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702684495772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702684495772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.388 " "Worst-case hold slack is 0.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702684495776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702684495776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 mealy_machine:comb_3\|count_pulse  " "    0.388               0.000 mealy_machine:comb_3\|count_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702684495776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.557               0.000 PIN_Y2  " "    0.557               0.000 PIN_Y2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702684495776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702684495776 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702684495780 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702684495822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702684495823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702684495823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -37.695 PIN_Y2  " "   -3.000             -37.695 PIN_Y2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702684495823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 mealy_machine:comb_3\|count_pulse  " "   -1.285             -12.850 mealy_machine:comb_3\|count_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702684495823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702684495823 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1702684495896 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702684495916 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702684496130 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702684496157 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1702684496163 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702684496163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.366 " "Worst-case setup slack is -2.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702684496182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702684496182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.366             -42.427 PIN_Y2  " "   -2.366             -42.427 PIN_Y2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702684496182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.756              -3.739 mealy_machine:comb_3\|count_pulse  " "   -0.756              -3.739 mealy_machine:comb_3\|count_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702684496182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702684496182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.339 " "Worst-case hold slack is 0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702684496185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702684496185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 mealy_machine:comb_3\|count_pulse  " "    0.339               0.000 mealy_machine:comb_3\|count_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702684496185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.504               0.000 PIN_Y2  " "    0.504               0.000 PIN_Y2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702684496185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702684496185 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702684496211 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702684496215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702684496236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702684496236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -37.695 PIN_Y2  " "   -3.000             -37.695 PIN_Y2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702684496236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 mealy_machine:comb_3\|count_pulse  " "   -1.285             -12.850 mealy_machine:comb_3\|count_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702684496236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702684496236 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1702684496298 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702684496361 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1702684496363 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702684496363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.779 " "Worst-case setup slack is -0.779" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702684496367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702684496367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.779             -10.636 PIN_Y2  " "   -0.779             -10.636 PIN_Y2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702684496367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.041               0.000 mealy_machine:comb_3\|count_pulse  " "    0.041               0.000 mealy_machine:comb_3\|count_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702684496367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702684496367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.174 " "Worst-case hold slack is 0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702684496386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702684496386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 mealy_machine:comb_3\|count_pulse  " "    0.174               0.000 mealy_machine:comb_3\|count_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702684496386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 PIN_Y2  " "    0.259               0.000 PIN_Y2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702684496386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702684496386 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702684496392 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702684496408 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702684496414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702684496414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -31.894 PIN_Y2  " "   -3.000             -31.894 PIN_Y2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702684496414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 mealy_machine:comb_3\|count_pulse  " "   -1.000             -10.000 mealy_machine:comb_3\|count_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702684496414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702684496414 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702684496929 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702684496930 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702684497023 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 15 20:54:57 2023 " "Processing ended: Fri Dec 15 20:54:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702684497023 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702684497023 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702684497023 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702684497023 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 30 s " "Quartus Prime Full Compilation was successful. 0 errors, 30 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702684497718 ""}
