/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|* Global Instruction Selector for the AArch64 target                         *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

#ifdef GET_GLOBALISEL_PREDICATE_BITSET
const unsigned MAX_SUBTARGET_PREDICATES = 13;
using PredicateBitset = llvm::PredicateBitsetImpl<MAX_SUBTARGET_PREDICATES>;
#endif // ifdef GET_GLOBALISEL_PREDICATE_BITSET

#ifdef GET_GLOBALISEL_TEMPORARIES_DECL
  mutable MatcherState State;
  typedef ComplexRendererFn(AArch64InstructionSelector::*ComplexMatcherMemFn)(MachineOperand &) const;
const MatcherInfoTy<PredicateBitset, ComplexMatcherMemFn> MatcherInfo;
#endif // ifdef GET_GLOBALISEL_TEMPORARIES_DECL

#ifdef GET_GLOBALISEL_TEMPORARIES_INIT
, State(1),
MatcherInfo({TypeObjects, FeatureBitsets, {
  nullptr, // GICP_Invalid
  &AArch64InstructionSelector::selectArithImmed, // gi_addsub_shifted_imm32
  &AArch64InstructionSelector::selectArithImmed, // gi_addsub_shifted_imm64
}})
#endif // ifdef GET_GLOBALISEL_TEMPORARIES_INIT

#ifdef GET_GLOBALISEL_IMPL
// Bits for subtarget features that participate in instruction matching.
enum SubtargetFeatureBits : uint8_t {
  Feature_HasFPARMv8Bit = 2,
  Feature_HasNEONBit = 3,
  Feature_HasCryptoBit = 5,
  Feature_HasCRCBit = 0,
  Feature_HasLSEBit = 12,
  Feature_HasRDMBit = 4,
  Feature_HasPerfMonBit = 6,
  Feature_HasFullFP16Bit = 1,
  Feature_HasFuseAESBit = 10,
  Feature_IsLEBit = 7,
  Feature_IsBEBit = 11,
  Feature_UseAlternateSExtLoadCVTF32Bit = 9,
  Feature_NotForCodeSizeBit = 8,
};

PredicateBitset AArch64InstructionSelector::
computeAvailableModuleFeatures(const AArch64Subtarget *Subtarget) const {
  PredicateBitset Features;
  if (Subtarget->hasFPARMv8())
    Features[Feature_HasFPARMv8Bit] = 1;
  if (Subtarget->hasNEON())
    Features[Feature_HasNEONBit] = 1;
  if (Subtarget->hasCrypto())
    Features[Feature_HasCryptoBit] = 1;
  if (Subtarget->hasCRC())
    Features[Feature_HasCRCBit] = 1;
  if (Subtarget->hasLSE())
    Features[Feature_HasLSEBit] = 1;
  if (Subtarget->hasRDM())
    Features[Feature_HasRDMBit] = 1;
  if (Subtarget->hasPerfMon())
    Features[Feature_HasPerfMonBit] = 1;
  if (Subtarget->hasFullFP16())
    Features[Feature_HasFullFP16Bit] = 1;
  if (Subtarget->hasFuseAES())
    Features[Feature_HasFuseAESBit] = 1;
  if (Subtarget->isLittleEndian())
    Features[Feature_IsLEBit] = 1;
  if (!Subtarget->isLittleEndian())
    Features[Feature_IsBEBit] = 1;
  if (Subtarget->useAlternateSExtLoadCVTF32Pattern())
    Features[Feature_UseAlternateSExtLoadCVTF32Bit] = 1;
  return Features;
}

PredicateBitset AArch64InstructionSelector::
computeAvailableFunctionFeatures(const AArch64Subtarget *Subtarget, const MachineFunction *MF) const {
  PredicateBitset Features;
  if (!MF->getFunction()->optForSize())
    Features[Feature_NotForCodeSizeBit] = 1;
  return Features;
}

enum {
  GILLT_s16,
  GILLT_s32,
  GILLT_s64,
  GILLT_s128,
  GILLT_v2s32,
  GILLT_v2s64,
  GILLT_v4s16,
  GILLT_v4s32,
  GILLT_v8s8,
  GILLT_v8s16,
  GILLT_v16s8,
};
const static LLT TypeObjects[] = {
  LLT::scalar(16),
  LLT::scalar(32),
  LLT::scalar(64),
  LLT::scalar(128),
  LLT::vector(2, 32),
  LLT::vector(2, 64),
  LLT::vector(4, 16),
  LLT::vector(4, 32),
  LLT::vector(8, 8),
  LLT::vector(8, 16),
  LLT::vector(16, 8),
};

enum {
  GIFBS_Invalid,
  GIFBS_HasCRC,
  GIFBS_HasCrypto,
  GIFBS_HasFPARMv8,
  GIFBS_HasFullFP16,
  GIFBS_HasNEON,
  GIFBS_HasRDM,
  GIFBS_IsBE,
  GIFBS_IsLE,
  GIFBS_HasNEON_HasFullFP16,
  GIFBS_HasNEON_HasRDM,
};
const static PredicateBitset FeatureBitsets[] {
  {}, // GIFBS_Invalid
  {Feature_HasCRCBit, },
  {Feature_HasCryptoBit, },
  {Feature_HasFPARMv8Bit, },
  {Feature_HasFullFP16Bit, },
  {Feature_HasNEONBit, },
  {Feature_HasRDMBit, },
  {Feature_IsBEBit, },
  {Feature_IsLEBit, },
  {Feature_HasNEONBit, Feature_HasFullFP16Bit, },
  {Feature_HasNEONBit, Feature_HasRDMBit, },
};

enum {
  GICP_Invalid,
  GICP_gi_addsub_shifted_imm32,
  GICP_gi_addsub_shifted_imm64,
};
// See constructor for table contents

bool AArch64InstructionSelector::selectImpl(MachineInstr &I) const {
  MachineFunction &MF = *I.getParent()->getParent();
  MachineRegisterInfo &MRI = MF.getRegInfo();
  // FIXME: This should be computed on a per-function basis rather than per-insn.
  AvailableFunctionFeatures = computeAvailableFunctionFeatures(&STI, &MF);
  const PredicateBitset AvailableFeatures = getAvailableFeatures();
  NewMIVector OutMIs;
  State.MIs.clear();
  State.MIs.push_back(&I);

  constexpr static int64_t MatchTable0[] = {
    GIM_Try, /*On fail goto*//*Label 0*/ 70,
      GIM_CheckFeatures, GIFBS_HasCrypto,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/5,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_crypto_sha1c,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/4, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/4, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 183:iPTR, FPR128:v4i32:$Rd, FPR32:i32:$Rn, V128:v4i32:$Rm)  =>  (SHA1Crrr:v4i32 FPR128:v4i32:$Rd, FPR32:i32:$Rn, V128:v4i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SHA1Crrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/4, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 0: @70
    GIM_Try, /*On fail goto*//*Label 1*/ 140,
      GIM_CheckFeatures, GIFBS_HasCrypto,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/5,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_crypto_sha1p,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/4, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/4, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 186:iPTR, FPR128:v4i32:$Rd, FPR32:i32:$Rn, V128:v4i32:$Rm)  =>  (SHA1Prrr:v4i32 FPR128:v4i32:$Rd, FPR32:i32:$Rn, V128:v4i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SHA1Prrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/4, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1: @140
    GIM_Try, /*On fail goto*//*Label 2*/ 210,
      GIM_CheckFeatures, GIFBS_HasCrypto,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/5,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_crypto_sha1m,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/4, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/4, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 185:iPTR, FPR128:v4i32:$Rd, FPR32:i32:$Rn, V128:v4i32:$Rm)  =>  (SHA1Mrrr:v4i32 FPR128:v4i32:$Rd, FPR32:i32:$Rn, V128:v4i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SHA1Mrrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/4, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 2: @210
    GIM_Try, /*On fail goto*//*Label 3*/ 280,
      GIM_CheckFeatures, GIFBS_HasCrypto,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/5,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_crypto_sha1su0,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/4, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/4, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 187:iPTR, V128:v4i32:$Rd, V128:v4i32:$Rn, V128:v4i32:$Rm)  =>  (SHA1SU0rrr:v4i32 V128:v4i32:$Rd, V128:v4i32:$Rn, V128:v4i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SHA1SU0rrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/4, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 3: @280
    GIM_Try, /*On fail goto*//*Label 4*/ 350,
      GIM_CheckFeatures, GIFBS_HasCrypto,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/5,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_crypto_sha256h,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/4, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/4, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 189:iPTR, FPR128:v4i32:$Rd, FPR128:v4i32:$Rn, V128:v4i32:$Rm)  =>  (SHA256Hrrr:v4i32 FPR128:v4i32:$Rd, FPR128:v4i32:$Rn, V128:v4i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SHA256Hrrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/4, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 4: @350
    GIM_Try, /*On fail goto*//*Label 5*/ 420,
      GIM_CheckFeatures, GIFBS_HasCrypto,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/5,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_crypto_sha256h2,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/4, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/4, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 190:iPTR, FPR128:v4i32:$Rd, FPR128:v4i32:$Rn, V128:v4i32:$Rm)  =>  (SHA256H2rrr:v4i32 FPR128:v4i32:$Rd, FPR128:v4i32:$Rn, V128:v4i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SHA256H2rrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/4, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 5: @420
    GIM_Try, /*On fail goto*//*Label 6*/ 490,
      GIM_CheckFeatures, GIFBS_HasCrypto,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/5,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_crypto_sha256su1,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/4, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/4, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 192:iPTR, V128:v4i32:$Rd, V128:v4i32:$Rn, V128:v4i32:$Rm)  =>  (SHA256SU1rrr:v4i32 V128:v4i32:$Rd, V128:v4i32:$Rn, V128:v4i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SHA256SU1rrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/4, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 6: @490
    GIM_Try, /*On fail goto*//*Label 7*/ 558,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/5,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_tbx1,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Ri
      GIM_CheckType, /*MI*/0, /*Op*/4, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/4, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v8i8 311:iPTR, V64:v8i8:$Rd, VecListOne128:v16i8:$Rn, V64:v8i8:$Ri)  =>  (TBXv8i8One:v8i8 V64:v8i8:$Rd, VecListOne128:v16i8:$Rn, V64:v8i8:$Ri)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::TBXv8i8One,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/4, // Ri
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 7: @558
    GIM_Try, /*On fail goto*//*Label 8*/ 626,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/5,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_tbx1,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Ri
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/4, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/4, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v16i8 311:iPTR, V128:v16i8:$Rd, V128:v16i8:$Ri, V128:v16i8:$Rn)  =>  (TBXv16i8One:v16i8 V128:v16i8:$Rd, V128:v16i8:$Ri, V128:v16i8:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::TBXv16i8One,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Ri
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/4, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 8: @626
    GIM_Try, /*On fail goto*//*Label 9*/ 730,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/0, /*OpIdx*/3, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMA,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FNEG,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 3
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_FNEG,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[2] Ra
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/AArch64::FPR32RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (fma:f32 (fneg:f32 FPR32:f32:$Rn), FPR32:f32:$Rm, (fneg:f32 FPR32:f32:$Ra))  =>  (FNMADDSrrr:f32 FPR32:f32:$Rn, FPR32:f32:$Rm, FPR32:f32:$Ra)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FNMADDSrrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Ra
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 9: @730
    GIM_Try, /*On fail goto*//*Label 10*/ 834,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/0, /*OpIdx*/3, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMA,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FNEG,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 3
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_FNEG,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[2] Ra
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (fma:f64 (fneg:f64 FPR64:f64:$Rn), FPR64:f64:$Rm, (fneg:f64 FPR64:f64:$Ra))  =>  (FNMADDDrrr:f64 FPR64:f64:$Rn, FPR64:f64:$Rm, FPR64:f64:$Ra)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FNMADDDrrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Ra
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 10: @834
    GIM_Try, /*On fail goto*//*Label 11*/ 918,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMA,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FNEG,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Ra
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR32RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (fma:f32 (fneg:f32 FPR32:f32:$Rn), FPR32:f32:$Rm, FPR32:f32:$Ra)  =>  (FMSUBSrrr:f32 FPR32:f32:$Rn, FPR32:f32:$Rm, FPR32:f32:$Ra)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMSUBSrrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Ra
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 11: @918
    GIM_Try, /*On fail goto*//*Label 12*/ 1002,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMA,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FNEG,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Ra
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (fma:f64 (fneg:f64 FPR64:f64:$Rn), FPR64:f64:$Rm, FPR64:f64:$Ra)  =>  (FMSUBDrrr:f64 FPR64:f64:$Rn, FPR64:f64:$Rm, FPR64:f64:$Ra)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMSUBDrrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Ra
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 12: @1002
    GIM_Try, /*On fail goto*//*Label 13*/ 1086,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMA,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FNEG,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s32,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (fma:v2f32 (fneg:v2f32 V64:v2f32:$Rn), V64:v2f32:$Rm, V64:v2f32:$Rd)  =>  (FMLSv2f32:v2f32 V64:v2f32:$Rd, V64:v2f32:$Rn, V64:v2f32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMLSv2f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 13: @1086
    GIM_Try, /*On fail goto*//*Label 14*/ 1170,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMA,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FNEG,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (fma:v4f32 (fneg:v4f32 V128:v4f32:$Rn), V128:v4f32:$Rm, V128:v4f32:$Rd)  =>  (FMLSv4f32:v4f32 V128:v4f32:$Rd, V128:v4f32:$Rn, V128:v4f32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMLSv4f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 14: @1170
    GIM_Try, /*On fail goto*//*Label 15*/ 1254,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMA,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FNEG,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (fma:v2f64 (fneg:v2f64 V128:v2f64:$Rn), V128:v2f64:$Rm, V128:v2f64:$Rd)  =>  (FMLSv2f64:v2f64 V128:v2f64:$Rd, V128:v2f64:$Rn, V128:v2f64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMLSv2f64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 15: @1254
    GIM_Try, /*On fail goto*//*Label 16*/ 1358,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/0, /*OpIdx*/3, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMA,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FNEG,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 3
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_FNEG,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[2] Ra
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/AArch64::FPR32RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (fma:f32 FPR32:f32:$Rn, (fneg:f32 FPR32:f32:$Rm), (fneg:f32 FPR32:f32:$Ra))  =>  (FNMADDSrrr:f32 FPR32:f32:$Rn, FPR32:f32:$Rm, FPR32:f32:$Ra)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FNMADDSrrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Ra
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 16: @1358
    GIM_Try, /*On fail goto*//*Label 17*/ 1462,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/0, /*OpIdx*/3, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMA,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FNEG,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 3
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_FNEG,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[2] Ra
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (fma:f64 FPR64:f64:$Rn, (fneg:f64 FPR64:f64:$Rm), (fneg:f64 FPR64:f64:$Ra))  =>  (FNMADDDrrr:f64 FPR64:f64:$Rn, FPR64:f64:$Rm, FPR64:f64:$Ra)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FNMADDDrrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Ra
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 17: @1462
    GIM_Try, /*On fail goto*//*Label 18*/ 1548,
      GIM_CheckFeatures, GIFBS_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMA,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR16RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR16RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FNEG,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s16,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR16RegClassID,
      // MIs[0] Ra
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR16RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (fma:f16 FPR16:f16:$Rn, (fneg:f16 FPR16:f16:$Rm), FPR16:f16:$Ra)  =>  (FMSUBHrrr:f16 FPR16:f16:$Rn, FPR16:f16:$Rm, FPR16:f16:$Ra)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMSUBHrrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Ra
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 18: @1548
    GIM_Try, /*On fail goto*//*Label 19*/ 1634,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMA,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FNEG,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Ra
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR32RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (fma:f32 FPR32:f32:$Rn, (fneg:f32 FPR32:f32:$Rm), FPR32:f32:$Ra)  =>  (FMSUBSrrr:f32 FPR32:f32:$Rn, FPR32:f32:$Rm, FPR32:f32:$Ra)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMSUBSrrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Ra
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 19: @1634
    GIM_Try, /*On fail goto*//*Label 20*/ 1720,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMA,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FNEG,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Ra
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (fma:f64 FPR64:f64:$Rn, (fneg:f64 FPR64:f64:$Rm), FPR64:f64:$Ra)  =>  (FMSUBDrrr:f64 FPR64:f64:$Rn, FPR64:f64:$Rm, FPR64:f64:$Ra)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMSUBDrrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Ra
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 20: @1720
    GIM_Try, /*On fail goto*//*Label 21*/ 1806,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMA,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FNEG,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s16,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (fma:v4f16 V64:v4f16:$Rn, (fneg:v4f16 V64:v4f16:$Rm), V64:v4f16:$Rd)  =>  (FMLSv4f16:v4f16 V64:v4f16:$Rd, V64:v4f16:$Rn, V64:v4f16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMLSv4f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 21: @1806
    GIM_Try, /*On fail goto*//*Label 22*/ 1892,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMA,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FNEG,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (fma:v8f16 V128:v8f16:$Rn, (fneg:v8f16 V128:v8f16:$Rm), V128:v8f16:$Rd)  =>  (FMLSv8f16:v8f16 V128:v8f16:$Rd, V128:v8f16:$Rn, V128:v8f16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMLSv8f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 22: @1892
    GIM_Try, /*On fail goto*//*Label 23*/ 1978,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMA,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FNEG,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s32,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (fma:v2f32 V64:v2f32:$Rn, (fneg:v2f32 V64:v2f32:$Rm), V64:v2f32:$Rd)  =>  (FMLSv2f32:v2f32 V64:v2f32:$Rd, V64:v2f32:$Rn, V64:v2f32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMLSv2f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 23: @1978
    GIM_Try, /*On fail goto*//*Label 24*/ 2064,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMA,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FNEG,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (fma:v4f32 V128:v4f32:$Rn, (fneg:v4f32 V128:v4f32:$Rm), V128:v4f32:$Rd)  =>  (FMLSv4f32:v4f32 V128:v4f32:$Rd, V128:v4f32:$Rn, V128:v4f32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMLSv4f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 24: @2064
    GIM_Try, /*On fail goto*//*Label 25*/ 2150,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMA,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FNEG,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (fma:v2f64 V128:v2f64:$Rn, (fneg:v2f64 V128:v2f64:$Rm), V128:v2f64:$Rd)  =>  (FMLSv2f64:v2f64 V128:v2f64:$Rd, V128:v2f64:$Rn, V128:v2f64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMLSv2f64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 25: @2150
    GIM_Try, /*On fail goto*//*Label 26*/ 2236,
      GIM_CheckFeatures, GIFBS_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMA,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR16RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR16RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR16RegClassID,
      // MIs[0] Operand 3
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FNEG,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s16,
      // MIs[1] Ra
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR16RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (fma:f16 FPR16:f16:$Rn, FPR16:f16:$Rm, (fneg:f16 FPR16:f16:$Ra))  =>  (FNMSUBHrrr:f16 FPR16:f16:$Rn, FPR16:f16:$Rm, FPR16:f16:$Ra)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FNMSUBHrrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Ra
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 26: @2236
    GIM_Try, /*On fail goto*//*Label 27*/ 2322,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMA,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 3
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FNEG,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Ra
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR32RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (fma:f32 FPR32:f32:$Rn, FPR32:f32:$Rm, (fneg:f32 FPR32:f32:$Ra))  =>  (FNMSUBSrrr:f32 FPR32:f32:$Rn, FPR32:f32:$Rm, FPR32:f32:$Ra)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FNMSUBSrrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Ra
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 27: @2322
    GIM_Try, /*On fail goto*//*Label 28*/ 2408,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMA,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 3
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FNEG,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Ra
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (fma:f64 FPR64:f64:$Rn, FPR64:f64:$Rm, (fneg:f64 FPR64:f64:$Ra))  =>  (FNMSUBDrrr:f64 FPR64:f64:$Rn, FPR64:f64:$Rm, FPR64:f64:$Ra)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FNMSUBDrrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Ra
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 28: @2408
    GIM_Try, /*On fail goto*//*Label 29*/ 2457,
      GIM_CheckFeatures, GIFBS_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMA,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR16RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR16RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR16RegClassID,
      // MIs[0] Ra
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR16RegClassID,
      // (fma:f16 FPR16:f16:$Rn, FPR16:f16:$Rm, FPR16:f16:$Ra)  =>  (FMADDHrrr:f16 FPR16:f16:$Rn, FPR16:f16:$Rm, FPR16:f16:$Ra)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FMADDHrrr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 29: @2457
    GIM_Try, /*On fail goto*//*Label 30*/ 2506,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMA,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Ra
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR32RegClassID,
      // (fma:f32 FPR32:f32:$Rn, FPR32:f32:$Rm, FPR32:f32:$Ra)  =>  (FMADDSrrr:f32 FPR32:f32:$Rn, FPR32:f32:$Rm, FPR32:f32:$Ra)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FMADDSrrr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 30: @2506
    GIM_Try, /*On fail goto*//*Label 31*/ 2555,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMA,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Ra
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (fma:f64 FPR64:f64:$Rn, FPR64:f64:$Rm, FPR64:f64:$Ra)  =>  (FMADDDrrr:f64 FPR64:f64:$Rn, FPR64:f64:$Rm, FPR64:f64:$Ra)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FMADDDrrr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 31: @2555
    GIM_Try, /*On fail goto*//*Label 32*/ 2621,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMA,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (fma:v4f16 V64:v4f16:$Rm, V64:v4f16:$Rn, V64:v4f16:$Rd)  =>  (FMLAv4f16:v4f16 V64:v4f16:$Rd, V64:v4f16:$Rn, V64:v4f16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMLAv4f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 32: @2621
    GIM_Try, /*On fail goto*//*Label 33*/ 2687,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMA,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (fma:v8f16 V128:v8f16:$Rm, V128:v8f16:$Rn, V128:v8f16:$Rd)  =>  (FMLAv8f16:v8f16 V128:v8f16:$Rd, V128:v8f16:$Rn, V128:v8f16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMLAv8f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 33: @2687
    GIM_Try, /*On fail goto*//*Label 34*/ 2753,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMA,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (fma:v2f32 V64:v2f32:$Rm, V64:v2f32:$Rn, V64:v2f32:$Rd)  =>  (FMLAv2f32:v2f32 V64:v2f32:$Rd, V64:v2f32:$Rn, V64:v2f32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMLAv2f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 34: @2753
    GIM_Try, /*On fail goto*//*Label 35*/ 2819,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMA,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (fma:v4f32 V128:v4f32:$Rm, V128:v4f32:$Rn, V128:v4f32:$Rd)  =>  (FMLAv4f32:v4f32 V128:v4f32:$Rd, V128:v4f32:$Rn, V128:v4f32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMLAv4f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 35: @2819
    GIM_Try, /*On fail goto*//*Label 36*/ 2885,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMA,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (fma:v2f64 V128:v2f64:$Rm, V128:v2f64:$Rn, V128:v2f64:$Rd)  =>  (FMLAv2f64:v2f64 V128:v2f64:$Rd, V128:v2f64:$Rn, V128:v2f64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMLAv2f64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 36: @2885
    GIM_Try, /*On fail goto*//*Label 37*/ 2979,
      GIM_CheckFeatures, GIFBS_HasNEON_HasRDM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqadd,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 3
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s16,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_sqrdmulh,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v4i16 276:iPTR, V64:v4i16:$Rd, (intrinsic_wo_chain:v4i16 281:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm))  =>  (SQRDMLAHv4i16:v4i16 V64:v4i16:$Rd, V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQRDMLAHv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 37: @2979
    GIM_Try, /*On fail goto*//*Label 38*/ 3073,
      GIM_CheckFeatures, GIFBS_HasNEON_HasRDM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqadd,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 3
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_sqrdmulh,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v8i16 276:iPTR, V128:v8i16:$Rd, (intrinsic_wo_chain:v8i16 281:iPTR, V128:v8i16:$Rn, V128:v8i16:$Rm))  =>  (SQRDMLAHv8i16:v8i16 V128:v8i16:$Rd, V128:v8i16:$Rn, V128:v8i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQRDMLAHv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 38: @3073
    GIM_Try, /*On fail goto*//*Label 39*/ 3167,
      GIM_CheckFeatures, GIFBS_HasNEON_HasRDM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqadd,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 3
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_sqrdmulh,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v2i32 276:iPTR, V64:v2i32:$Rd, (intrinsic_wo_chain:v2i32 281:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm))  =>  (SQRDMLAHv2i32:v2i32 V64:v2i32:$Rd, V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQRDMLAHv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 39: @3167
    GIM_Try, /*On fail goto*//*Label 40*/ 3261,
      GIM_CheckFeatures, GIFBS_HasNEON_HasRDM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqadd,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 3
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_sqrdmulh,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v4i32 276:iPTR, V128:v4i32:$Rd, (intrinsic_wo_chain:v4i32 281:iPTR, V128:v4i32:$Rn, V128:v4i32:$Rm))  =>  (SQRDMLAHv4i32:v4i32 V128:v4i32:$Rd, V128:v4i32:$Rn, V128:v4i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQRDMLAHv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 40: @3261
    GIM_Try, /*On fail goto*//*Label 41*/ 3355,
      GIM_CheckFeatures, GIFBS_HasNEON_HasRDM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqsub,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 3
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s16,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_sqrdmulh,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v4i16 289:iPTR, V64:v4i16:$Rd, (intrinsic_wo_chain:v4i16 281:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm))  =>  (SQRDMLSHv4i16:v4i16 V64:v4i16:$Rd, V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQRDMLSHv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 41: @3355
    GIM_Try, /*On fail goto*//*Label 42*/ 3449,
      GIM_CheckFeatures, GIFBS_HasNEON_HasRDM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqsub,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 3
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_sqrdmulh,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v8i16 289:iPTR, V128:v8i16:$Rd, (intrinsic_wo_chain:v8i16 281:iPTR, V128:v8i16:$Rn, V128:v8i16:$Rm))  =>  (SQRDMLSHv8i16:v8i16 V128:v8i16:$Rd, V128:v8i16:$Rn, V128:v8i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQRDMLSHv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 42: @3449
    GIM_Try, /*On fail goto*//*Label 43*/ 3543,
      GIM_CheckFeatures, GIFBS_HasNEON_HasRDM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqsub,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 3
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_sqrdmulh,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v2i32 289:iPTR, V64:v2i32:$Rd, (intrinsic_wo_chain:v2i32 281:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm))  =>  (SQRDMLSHv2i32:v2i32 V64:v2i32:$Rd, V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQRDMLSHv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 43: @3543
    GIM_Try, /*On fail goto*//*Label 44*/ 3637,
      GIM_CheckFeatures, GIFBS_HasNEON_HasRDM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqsub,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 3
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_sqrdmulh,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v4i32 289:iPTR, V128:v4i32:$Rd, (intrinsic_wo_chain:v4i32 281:iPTR, V128:v4i32:$Rn, V128:v4i32:$Rm))  =>  (SQRDMLSHv4i32:v4i32 V128:v4i32:$Rd, V128:v4i32:$Rn, V128:v4i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQRDMLSHv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 44: @3637
    GIM_Try, /*On fail goto*//*Label 45*/ 3731,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqadd,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 3
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_sqdmull,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v4i32 276:iPTR, V128:v4i32:$Rd, (intrinsic_wo_chain:v4i32 278:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm))  =>  (SQDMLALv4i16_v4i32:v4i32 V128:v4i32:$Rd, V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQDMLALv4i16_v4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 45: @3731
    GIM_Try, /*On fail goto*//*Label 46*/ 3825,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqadd,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 3
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_sqdmull,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v2i64 276:iPTR, V128:v2i64:$Rd, (intrinsic_wo_chain:v2i64 278:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm))  =>  (SQDMLALv2i32_v2i64:v2i64 V128:v2i64:$Rd, V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQDMLALv2i32_v2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 46: @3825
    GIM_Try, /*On fail goto*//*Label 47*/ 3919,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqsub,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 3
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_sqdmull,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v4i32 289:iPTR, V128:v4i32:$Rd, (intrinsic_wo_chain:v4i32 278:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm))  =>  (SQDMLSLv4i16_v4i32:v4i32 V128:v4i32:$Rd, V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQDMLSLv4i16_v4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 47: @3919
    GIM_Try, /*On fail goto*//*Label 48*/ 4013,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqsub,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 3
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_sqdmull,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v2i64 289:iPTR, V128:v2i64:$Rd, (intrinsic_wo_chain:v2i64 278:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm))  =>  (SQDMLSLv2i32_v2i64:v2i64 V128:v2i64:$Rd, V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQDMLSLv2i32_v2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 48: @4013
    GIM_Try, /*On fail goto*//*Label 49*/ 4107,
      GIM_CheckFeatures, GIFBS_HasRDM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqadd,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 3
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_sqrdmulh,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR32RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:i32 276:iPTR, FPR32:i32:$Rd, (intrinsic_wo_chain:i32 281:iPTR, FPR32:i32:$Rn, FPR32:i32:$Rm))  =>  (SQRDMLAHv1i32:i32 FPR32:i32:$Rd, FPR32:i32:$Rn, FPR32:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQRDMLAHv1i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 49: @4107
    GIM_Try, /*On fail goto*//*Label 50*/ 4201,
      GIM_CheckFeatures, GIFBS_HasRDM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqsub,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 3
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_sqrdmulh,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR32RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:i32 289:iPTR, FPR32:i32:$Rd, (intrinsic_wo_chain:i32 281:iPTR, FPR32:i32:$Rn, FPR32:i32:$Rm))  =>  (SQRDMLSHv1i32:i32 FPR32:i32:$Rd, FPR32:i32:$Rn, FPR32:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQRDMLSHv1i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 50: @4201
    GIM_Try, /*On fail goto*//*Label 51*/ 4293,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqadd,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 3
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_sqdmulls_scalar,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR32RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:i64 276:iPTR, FPR64:i64:$Rd, (intrinsic_wo_chain:i64 279:iPTR, FPR32:i32:$Rn, FPR32:i32:$Rm))  =>  (SQDMLALi32:i64 FPR64:i64:$Rd, FPR32:i32:$Rn, FPR32:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQDMLALi32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 51: @4293
    GIM_Try, /*On fail goto*//*Label 52*/ 4385,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqsub,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 3
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_sqdmulls_scalar,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR32RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:i64 289:iPTR, FPR64:i64:$Rd, (intrinsic_wo_chain:i64 279:iPTR, FPR32:i32:$Rn, FPR32:i32:$Rm))  =>  (SQDMLSLi32:i64 FPR64:i64:$Rd, FPR32:i32:$Rn, FPR32:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQDMLSLi32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 52: @4385
    GIM_Try, /*On fail goto*//*Label 53*/ 4454,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_vcvtfp2fxs,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] imm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_CONSTANT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      // No predicates
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v4i16 343:iPTR, V64:v4f16:$Rn, (imm:i32):$imm)  =>  (FCVTZSv4i16_shift:v4i16 V64:v4f16:$Rn, (imm:i32):$imm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTZSv4i16_shift,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_CopyConstantAsSImm, /*NewInsnID*/0, /*OldInsnID*/1, // imm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 53: @4454
    GIM_Try, /*On fail goto*//*Label 54*/ 4523,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_vcvtfp2fxs,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] imm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_CONSTANT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      // No predicates
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v8i16 343:iPTR, V128:v8f16:$Rn, (imm:i32):$imm)  =>  (FCVTZSv8i16_shift:v8i16 V128:v8f16:$Rn, (imm:i32):$imm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTZSv8i16_shift,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_CopyConstantAsSImm, /*NewInsnID*/0, /*OldInsnID*/1, // imm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 54: @4523
    GIM_Try, /*On fail goto*//*Label 55*/ 4592,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_vcvtfp2fxs,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] imm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_CONSTANT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      // No predicates
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v2i32 343:iPTR, V64:v2f32:$Rn, (imm:i32):$imm)  =>  (FCVTZSv2i32_shift:v2i32 V64:v2f32:$Rn, (imm:i32):$imm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTZSv2i32_shift,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_CopyConstantAsSImm, /*NewInsnID*/0, /*OldInsnID*/1, // imm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 55: @4592
    GIM_Try, /*On fail goto*//*Label 56*/ 4661,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_vcvtfp2fxs,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] imm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_CONSTANT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      // No predicates
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v4i32 343:iPTR, V128:v4f32:$Rn, (imm:i32):$imm)  =>  (FCVTZSv4i32_shift:v4i32 V128:v4f32:$Rn, (imm:i32):$imm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTZSv4i32_shift,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_CopyConstantAsSImm, /*NewInsnID*/0, /*OldInsnID*/1, // imm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 56: @4661
    GIM_Try, /*On fail goto*//*Label 57*/ 4730,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_vcvtfp2fxs,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] imm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_CONSTANT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      // No predicates
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v2i64 343:iPTR, V128:v2f64:$Rn, (imm:i32):$imm)  =>  (FCVTZSv2i64_shift:v2i64 V128:v2f64:$Rn, (imm:i32):$imm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTZSv2i64_shift,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_CopyConstantAsSImm, /*NewInsnID*/0, /*OldInsnID*/1, // imm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 57: @4730
    GIM_Try, /*On fail goto*//*Label 58*/ 4799,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_vcvtfp2fxu,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] imm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_CONSTANT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      // No predicates
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v4i16 344:iPTR, V64:v4f16:$Rn, (imm:i32):$imm)  =>  (FCVTZUv4i16_shift:v4i16 V64:v4f16:$Rn, (imm:i32):$imm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTZUv4i16_shift,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_CopyConstantAsSImm, /*NewInsnID*/0, /*OldInsnID*/1, // imm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 58: @4799
    GIM_Try, /*On fail goto*//*Label 59*/ 4868,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_vcvtfp2fxu,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] imm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_CONSTANT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      // No predicates
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v8i16 344:iPTR, V128:v8f16:$Rn, (imm:i32):$imm)  =>  (FCVTZUv8i16_shift:v8i16 V128:v8f16:$Rn, (imm:i32):$imm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTZUv8i16_shift,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_CopyConstantAsSImm, /*NewInsnID*/0, /*OldInsnID*/1, // imm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 59: @4868
    GIM_Try, /*On fail goto*//*Label 60*/ 4937,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_vcvtfp2fxu,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] imm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_CONSTANT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      // No predicates
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v2i32 344:iPTR, V64:v2f32:$Rn, (imm:i32):$imm)  =>  (FCVTZUv2i32_shift:v2i32 V64:v2f32:$Rn, (imm:i32):$imm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTZUv2i32_shift,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_CopyConstantAsSImm, /*NewInsnID*/0, /*OldInsnID*/1, // imm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 60: @4937
    GIM_Try, /*On fail goto*//*Label 61*/ 5006,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_vcvtfp2fxu,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] imm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_CONSTANT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      // No predicates
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v4i32 344:iPTR, V128:v4f32:$Rn, (imm:i32):$imm)  =>  (FCVTZUv4i32_shift:v4i32 V128:v4f32:$Rn, (imm:i32):$imm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTZUv4i32_shift,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_CopyConstantAsSImm, /*NewInsnID*/0, /*OldInsnID*/1, // imm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 61: @5006
    GIM_Try, /*On fail goto*//*Label 62*/ 5075,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_vcvtfp2fxu,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] imm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_CONSTANT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      // No predicates
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v2i64 344:iPTR, V128:v2f64:$Rn, (imm:i32):$imm)  =>  (FCVTZUv2i64_shift:v2i64 V128:v2f64:$Rn, (imm:i32):$imm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTZUv2i64_shift,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_CopyConstantAsSImm, /*NewInsnID*/0, /*OldInsnID*/1, // imm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 62: @5075
    GIM_Try, /*On fail goto*//*Label 63*/ 5144,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_vcvtfxs2fp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] imm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_CONSTANT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      // No predicates
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v4f16 346:iPTR, V64:v4i16:$Rn, (imm:i32):$imm)  =>  (SCVTFv4i16_shift:v4f16 V64:v4i16:$Rn, (imm:i32):$imm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SCVTFv4i16_shift,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_CopyConstantAsSImm, /*NewInsnID*/0, /*OldInsnID*/1, // imm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 63: @5144
    GIM_Try, /*On fail goto*//*Label 64*/ 5213,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_vcvtfxs2fp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] imm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_CONSTANT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      // No predicates
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v8f16 346:iPTR, V128:v8i16:$Rn, (imm:i32):$imm)  =>  (SCVTFv8i16_shift:v8f16 V128:v8i16:$Rn, (imm:i32):$imm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SCVTFv8i16_shift,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_CopyConstantAsSImm, /*NewInsnID*/0, /*OldInsnID*/1, // imm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 64: @5213
    GIM_Try, /*On fail goto*//*Label 65*/ 5282,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_vcvtfxs2fp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] imm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_CONSTANT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      // No predicates
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v2f32 346:iPTR, V64:v2i32:$Rn, (imm:i32):$imm)  =>  (SCVTFv2i32_shift:v2f32 V64:v2i32:$Rn, (imm:i32):$imm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SCVTFv2i32_shift,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_CopyConstantAsSImm, /*NewInsnID*/0, /*OldInsnID*/1, // imm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 65: @5282
    GIM_Try, /*On fail goto*//*Label 66*/ 5351,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_vcvtfxs2fp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] imm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_CONSTANT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      // No predicates
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v4f32 346:iPTR, V128:v4i32:$Rn, (imm:i32):$imm)  =>  (SCVTFv4i32_shift:v4f32 V128:v4i32:$Rn, (imm:i32):$imm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SCVTFv4i32_shift,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_CopyConstantAsSImm, /*NewInsnID*/0, /*OldInsnID*/1, // imm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 66: @5351
    GIM_Try, /*On fail goto*//*Label 67*/ 5420,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_vcvtfxs2fp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] imm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_CONSTANT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      // No predicates
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v2f64 346:iPTR, V128:v2i64:$Rn, (imm:i32):$imm)  =>  (SCVTFv2i64_shift:v2f64 V128:v2i64:$Rn, (imm:i32):$imm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SCVTFv2i64_shift,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_CopyConstantAsSImm, /*NewInsnID*/0, /*OldInsnID*/1, // imm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 67: @5420
    GIM_Try, /*On fail goto*//*Label 68*/ 5489,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_vcvtfxu2fp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] imm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_CONSTANT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      // No predicates
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v4f16 347:iPTR, V64:v4i16:$Rn, (imm:i32):$imm)  =>  (UCVTFv4i16_shift:v4f16 V64:v4i16:$Rn, (imm:i32):$imm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UCVTFv4i16_shift,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_CopyConstantAsSImm, /*NewInsnID*/0, /*OldInsnID*/1, // imm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 68: @5489
    GIM_Try, /*On fail goto*//*Label 69*/ 5558,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_vcvtfxu2fp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] imm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_CONSTANT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      // No predicates
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v8f16 347:iPTR, V128:v8i16:$Rn, (imm:i32):$imm)  =>  (UCVTFv8i16_shift:v8f16 V128:v8i16:$Rn, (imm:i32):$imm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UCVTFv8i16_shift,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_CopyConstantAsSImm, /*NewInsnID*/0, /*OldInsnID*/1, // imm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 69: @5558
    GIM_Try, /*On fail goto*//*Label 70*/ 5627,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_vcvtfxu2fp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] imm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_CONSTANT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      // No predicates
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v2f32 347:iPTR, V64:v2i32:$Rn, (imm:i32):$imm)  =>  (UCVTFv2i32_shift:v2f32 V64:v2i32:$Rn, (imm:i32):$imm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UCVTFv2i32_shift,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_CopyConstantAsSImm, /*NewInsnID*/0, /*OldInsnID*/1, // imm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 70: @5627
    GIM_Try, /*On fail goto*//*Label 71*/ 5696,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_vcvtfxu2fp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] imm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_CONSTANT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      // No predicates
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v4f32 347:iPTR, V128:v4i32:$Rn, (imm:i32):$imm)  =>  (UCVTFv4i32_shift:v4f32 V128:v4i32:$Rn, (imm:i32):$imm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UCVTFv4i32_shift,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_CopyConstantAsSImm, /*NewInsnID*/0, /*OldInsnID*/1, // imm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 71: @5696
    GIM_Try, /*On fail goto*//*Label 72*/ 5765,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_vcvtfxu2fp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] imm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_CONSTANT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      // No predicates
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v2f64 347:iPTR, V128:v2i64:$Rn, (imm:i32):$imm)  =>  (UCVTFv2i64_shift:v2f64 V128:v2i64:$Rn, (imm:i32):$imm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UCVTFv2i64_shift,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_CopyConstantAsSImm, /*NewInsnID*/0, /*OldInsnID*/1, // imm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 72: @5765
    GIM_Try, /*On fail goto*//*Label 73*/ 5823,
      GIM_CheckFeatures, GIFBS_HasCRC,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_crc32b,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::GPR32RegClassID,
      // (intrinsic_wo_chain:i32 171:iPTR, GPR32:i32:$Rn, GPR32:i32:$Rm)  =>  (CRC32Brr:i32 GPR32:i32:$Rn, GPR32:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::CRC32Brr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 73: @5823
    GIM_Try, /*On fail goto*//*Label 74*/ 5881,
      GIM_CheckFeatures, GIFBS_HasCRC,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_crc32h,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::GPR32RegClassID,
      // (intrinsic_wo_chain:i32 176:iPTR, GPR32:i32:$Rn, GPR32:i32:$Rm)  =>  (CRC32Hrr:i32 GPR32:i32:$Rn, GPR32:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::CRC32Hrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 74: @5881
    GIM_Try, /*On fail goto*//*Label 75*/ 5939,
      GIM_CheckFeatures, GIFBS_HasCRC,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_crc32w,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::GPR32RegClassID,
      // (intrinsic_wo_chain:i32 177:iPTR, GPR32:i32:$Rn, GPR32:i32:$Rm)  =>  (CRC32Wrr:i32 GPR32:i32:$Rn, GPR32:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::CRC32Wrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 75: @5939
    GIM_Try, /*On fail goto*//*Label 76*/ 5997,
      GIM_CheckFeatures, GIFBS_HasCRC,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_crc32x,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::GPR64RegClassID,
      // (intrinsic_wo_chain:i32 178:iPTR, GPR32:i32:$Rn, GPR64:i64:$Rm)  =>  (CRC32Xrr:i32 GPR32:i32:$Rn, GPR64:i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::CRC32Xrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 76: @5997
    GIM_Try, /*On fail goto*//*Label 77*/ 6055,
      GIM_CheckFeatures, GIFBS_HasCRC,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_crc32cb,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::GPR32RegClassID,
      // (intrinsic_wo_chain:i32 172:iPTR, GPR32:i32:$Rn, GPR32:i32:$Rm)  =>  (CRC32CBrr:i32 GPR32:i32:$Rn, GPR32:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::CRC32CBrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 77: @6055
    GIM_Try, /*On fail goto*//*Label 78*/ 6113,
      GIM_CheckFeatures, GIFBS_HasCRC,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_crc32ch,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::GPR32RegClassID,
      // (intrinsic_wo_chain:i32 173:iPTR, GPR32:i32:$Rn, GPR32:i32:$Rm)  =>  (CRC32CHrr:i32 GPR32:i32:$Rn, GPR32:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::CRC32CHrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 78: @6113
    GIM_Try, /*On fail goto*//*Label 79*/ 6171,
      GIM_CheckFeatures, GIFBS_HasCRC,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_crc32cw,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::GPR32RegClassID,
      // (intrinsic_wo_chain:i32 174:iPTR, GPR32:i32:$Rn, GPR32:i32:$Rm)  =>  (CRC32CWrr:i32 GPR32:i32:$Rn, GPR32:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::CRC32CWrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 79: @6171
    GIM_Try, /*On fail goto*//*Label 80*/ 6229,
      GIM_CheckFeatures, GIFBS_HasCRC,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_crc32cx,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::GPR64RegClassID,
      // (intrinsic_wo_chain:i32 175:iPTR, GPR32:i32:$Rn, GPR64:i64:$Rm)  =>  (CRC32CXrr:i32 GPR32:i32:$Rn, GPR64:i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::CRC32CXrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 80: @6229
    GIM_Try, /*On fail goto*//*Label 81*/ 6287,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_suqadd,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v8i8 306:iPTR, V64:v8i8:$Rd, V64:v8i8:$Rn)  =>  (SUQADDv8i8:v8i8 V64:v8i8:$Rd, V64:v8i8:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SUQADDv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 81: @6287
    GIM_Try, /*On fail goto*//*Label 82*/ 6345,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_suqadd,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v16i8 306:iPTR, V128:v16i8:$Rd, V128:v16i8:$Rn)  =>  (SUQADDv16i8:v16i8 V128:v16i8:$Rd, V128:v16i8:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SUQADDv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 82: @6345
    GIM_Try, /*On fail goto*//*Label 83*/ 6403,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_suqadd,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4i16 306:iPTR, V64:v4i16:$Rd, V64:v4i16:$Rn)  =>  (SUQADDv4i16:v4i16 V64:v4i16:$Rd, V64:v4i16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SUQADDv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 83: @6403
    GIM_Try, /*On fail goto*//*Label 84*/ 6461,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_suqadd,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i16 306:iPTR, V128:v8i16:$Rd, V128:v8i16:$Rn)  =>  (SUQADDv8i16:v8i16 V128:v8i16:$Rd, V128:v8i16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SUQADDv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 84: @6461
    GIM_Try, /*On fail goto*//*Label 85*/ 6519,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_suqadd,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i32 306:iPTR, V64:v2i32:$Rd, V64:v2i32:$Rn)  =>  (SUQADDv2i32:v2i32 V64:v2i32:$Rd, V64:v2i32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SUQADDv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 85: @6519
    GIM_Try, /*On fail goto*//*Label 86*/ 6577,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_suqadd,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 306:iPTR, V128:v4i32:$Rd, V128:v4i32:$Rn)  =>  (SUQADDv4i32:v4i32 V128:v4i32:$Rd, V128:v4i32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SUQADDv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 86: @6577
    GIM_Try, /*On fail goto*//*Label 87*/ 6635,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_suqadd,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2i64 306:iPTR, V128:v2i64:$Rd, V128:v2i64:$Rn)  =>  (SUQADDv2i64:v2i64 V128:v2i64:$Rd, V128:v2i64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SUQADDv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 87: @6635
    GIM_Try, /*On fail goto*//*Label 88*/ 6693,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_usqadd,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v8i8 341:iPTR, V64:v8i8:$Rd, V64:v8i8:$Rn)  =>  (USQADDv8i8:v8i8 V64:v8i8:$Rd, V64:v8i8:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::USQADDv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 88: @6693
    GIM_Try, /*On fail goto*//*Label 89*/ 6751,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_usqadd,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v16i8 341:iPTR, V128:v16i8:$Rd, V128:v16i8:$Rn)  =>  (USQADDv16i8:v16i8 V128:v16i8:$Rd, V128:v16i8:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::USQADDv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 89: @6751
    GIM_Try, /*On fail goto*//*Label 90*/ 6809,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_usqadd,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4i16 341:iPTR, V64:v4i16:$Rd, V64:v4i16:$Rn)  =>  (USQADDv4i16:v4i16 V64:v4i16:$Rd, V64:v4i16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::USQADDv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 90: @6809
    GIM_Try, /*On fail goto*//*Label 91*/ 6867,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_usqadd,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i16 341:iPTR, V128:v8i16:$Rd, V128:v8i16:$Rn)  =>  (USQADDv8i16:v8i16 V128:v8i16:$Rd, V128:v8i16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::USQADDv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 91: @6867
    GIM_Try, /*On fail goto*//*Label 92*/ 6925,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_usqadd,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i32 341:iPTR, V64:v2i32:$Rd, V64:v2i32:$Rn)  =>  (USQADDv2i32:v2i32 V64:v2i32:$Rd, V64:v2i32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::USQADDv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 92: @6925
    GIM_Try, /*On fail goto*//*Label 93*/ 6983,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_usqadd,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 341:iPTR, V128:v4i32:$Rd, V128:v4i32:$Rn)  =>  (USQADDv4i32:v4i32 V128:v4i32:$Rd, V128:v4i32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::USQADDv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 93: @6983
    GIM_Try, /*On fail goto*//*Label 94*/ 7041,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_usqadd,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2i64 341:iPTR, V128:v2i64:$Rd, V128:v2i64:$Rn)  =>  (USQADDv2i64:v2i64 V128:v2i64:$Rd, V128:v2i64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::USQADDv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 94: @7041
    GIM_Try, /*On fail goto*//*Label 95*/ 7099,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_addp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v8i8 203:iPTR, V64:v8i8:$Rn, V64:v8i8:$Rm)  =>  (ADDPv8i8:v8i8 V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::ADDPv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 95: @7099
    GIM_Try, /*On fail goto*//*Label 96*/ 7157,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_addp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v16i8 203:iPTR, V128:v16i8:$Rn, V128:v16i8:$Rm)  =>  (ADDPv16i8:v16i8 V128:v16i8:$Rn, V128:v16i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::ADDPv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 96: @7157
    GIM_Try, /*On fail goto*//*Label 97*/ 7215,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_addp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4i16 203:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm)  =>  (ADDPv4i16:v4i16 V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::ADDPv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 97: @7215
    GIM_Try, /*On fail goto*//*Label 98*/ 7273,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_addp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i16 203:iPTR, V128:v8i16:$Rn, V128:v8i16:$Rm)  =>  (ADDPv8i16:v8i16 V128:v8i16:$Rn, V128:v8i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::ADDPv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 98: @7273
    GIM_Try, /*On fail goto*//*Label 99*/ 7331,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_addp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i32 203:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm)  =>  (ADDPv2i32:v2i32 V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::ADDPv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 99: @7331
    GIM_Try, /*On fail goto*//*Label 100*/ 7389,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_addp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 203:iPTR, V128:v4i32:$Rn, V128:v4i32:$Rm)  =>  (ADDPv4i32:v4i32 V128:v4i32:$Rn, V128:v4i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::ADDPv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 100: @7389
    GIM_Try, /*On fail goto*//*Label 101*/ 7447,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_addp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2i64 203:iPTR, V128:v2i64:$Rn, V128:v2i64:$Rm)  =>  (ADDPv2i64:v2i64 V128:v2i64:$Rn, V128:v2i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::ADDPv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 101: @7447
    GIM_Try, /*On fail goto*//*Label 102*/ 7505,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fabd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4f16 205:iPTR, V64:v4f16:$Rn, V64:v4f16:$Rm)  =>  (FABDv4f16:v4f16 V64:v4f16:$Rn, V64:v4f16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FABDv4f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 102: @7505
    GIM_Try, /*On fail goto*//*Label 103*/ 7563,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fabd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8f16 205:iPTR, V128:v8f16:$Rn, V128:v8f16:$Rm)  =>  (FABDv8f16:v8f16 V128:v8f16:$Rn, V128:v8f16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FABDv8f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 103: @7563
    GIM_Try, /*On fail goto*//*Label 104*/ 7621,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fabd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2f32 205:iPTR, V64:v2f32:$Rn, V64:v2f32:$Rm)  =>  (FABDv2f32:v2f32 V64:v2f32:$Rn, V64:v2f32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FABDv2f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 104: @7621
    GIM_Try, /*On fail goto*//*Label 105*/ 7679,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fabd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4f32 205:iPTR, V128:v4f32:$Rn, V128:v4f32:$Rm)  =>  (FABDv4f32:v4f32 V128:v4f32:$Rn, V128:v4f32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FABDv4f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 105: @7679
    GIM_Try, /*On fail goto*//*Label 106*/ 7737,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fabd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2f64 205:iPTR, V128:v2f64:$Rn, V128:v2f64:$Rm)  =>  (FABDv2f64:v2f64 V128:v2f64:$Rn, V128:v2f64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FABDv2f64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 106: @7737
    GIM_Try, /*On fail goto*//*Label 107*/ 7795,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_facge,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4i16 206:iPTR, V64:v4f16:$Rn, V64:v4f16:$Rm)  =>  (FACGEv4f16:v4i16 V64:v4f16:$Rn, V64:v4f16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FACGEv4f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 107: @7795
    GIM_Try, /*On fail goto*//*Label 108*/ 7853,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_facge,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i16 206:iPTR, V128:v8f16:$Rn, V128:v8f16:$Rm)  =>  (FACGEv8f16:v8i16 V128:v8f16:$Rn, V128:v8f16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FACGEv8f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 108: @7853
    GIM_Try, /*On fail goto*//*Label 109*/ 7911,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_facge,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i32 206:iPTR, V64:v2f32:$Rn, V64:v2f32:$Rm)  =>  (FACGEv2f32:v2i32 V64:v2f32:$Rn, V64:v2f32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FACGEv2f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 109: @7911
    GIM_Try, /*On fail goto*//*Label 110*/ 7969,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_facge,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 206:iPTR, V128:v4f32:$Rn, V128:v4f32:$Rm)  =>  (FACGEv4f32:v4i32 V128:v4f32:$Rn, V128:v4f32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FACGEv4f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 110: @7969
    GIM_Try, /*On fail goto*//*Label 111*/ 8027,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_facge,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2i64 206:iPTR, V128:v2f64:$Rn, V128:v2f64:$Rm)  =>  (FACGEv2f64:v2i64 V128:v2f64:$Rn, V128:v2f64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FACGEv2f64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 111: @8027
    GIM_Try, /*On fail goto*//*Label 112*/ 8085,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_facgt,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4i16 207:iPTR, V64:v4f16:$Rn, V64:v4f16:$Rm)  =>  (FACGTv4f16:v4i16 V64:v4f16:$Rn, V64:v4f16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FACGTv4f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 112: @8085
    GIM_Try, /*On fail goto*//*Label 113*/ 8143,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_facgt,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i16 207:iPTR, V128:v8f16:$Rn, V128:v8f16:$Rm)  =>  (FACGTv8f16:v8i16 V128:v8f16:$Rn, V128:v8f16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FACGTv8f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 113: @8143
    GIM_Try, /*On fail goto*//*Label 114*/ 8201,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_facgt,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i32 207:iPTR, V64:v2f32:$Rn, V64:v2f32:$Rm)  =>  (FACGTv2f32:v2i32 V64:v2f32:$Rn, V64:v2f32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FACGTv2f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 114: @8201
    GIM_Try, /*On fail goto*//*Label 115*/ 8259,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_facgt,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 207:iPTR, V128:v4f32:$Rn, V128:v4f32:$Rm)  =>  (FACGTv4f32:v4i32 V128:v4f32:$Rn, V128:v4f32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FACGTv4f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 115: @8259
    GIM_Try, /*On fail goto*//*Label 116*/ 8317,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_facgt,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2i64 207:iPTR, V128:v2f64:$Rn, V128:v2f64:$Rm)  =>  (FACGTv2f64:v2i64 V128:v2f64:$Rn, V128:v2f64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FACGTv2f64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 116: @8317
    GIM_Try, /*On fail goto*//*Label 117*/ 8375,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_addp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4f16 203:iPTR, V64:v4f16:$Rn, V64:v4f16:$Rm)  =>  (FADDPv4f16:v4f16 V64:v4f16:$Rn, V64:v4f16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FADDPv4f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 117: @8375
    GIM_Try, /*On fail goto*//*Label 118*/ 8433,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_addp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8f16 203:iPTR, V128:v8f16:$Rn, V128:v8f16:$Rm)  =>  (FADDPv8f16:v8f16 V128:v8f16:$Rn, V128:v8f16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FADDPv8f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 118: @8433
    GIM_Try, /*On fail goto*//*Label 119*/ 8491,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_addp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2f32 203:iPTR, V64:v2f32:$Rn, V64:v2f32:$Rm)  =>  (FADDPv2f32:v2f32 V64:v2f32:$Rn, V64:v2f32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FADDPv2f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 119: @8491
    GIM_Try, /*On fail goto*//*Label 120*/ 8549,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_addp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4f32 203:iPTR, V128:v4f32:$Rn, V128:v4f32:$Rm)  =>  (FADDPv4f32:v4f32 V128:v4f32:$Rn, V128:v4f32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FADDPv4f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 120: @8549
    GIM_Try, /*On fail goto*//*Label 121*/ 8607,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_addp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2f64 203:iPTR, V128:v2f64:$Rn, V128:v2f64:$Rm)  =>  (FADDPv2f64:v2f64 V128:v2f64:$Rn, V128:v2f64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FADDPv2f64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 121: @8607
    GIM_Try, /*On fail goto*//*Label 122*/ 8665,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fmaxnmp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4f16 222:iPTR, V64:v4f16:$Rn, V64:v4f16:$Rm)  =>  (FMAXNMPv4f16:v4f16 V64:v4f16:$Rn, V64:v4f16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMAXNMPv4f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 122: @8665
    GIM_Try, /*On fail goto*//*Label 123*/ 8723,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fmaxnmp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8f16 222:iPTR, V128:v8f16:$Rn, V128:v8f16:$Rm)  =>  (FMAXNMPv8f16:v8f16 V128:v8f16:$Rn, V128:v8f16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMAXNMPv8f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 123: @8723
    GIM_Try, /*On fail goto*//*Label 124*/ 8781,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fmaxnmp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2f32 222:iPTR, V64:v2f32:$Rn, V64:v2f32:$Rm)  =>  (FMAXNMPv2f32:v2f32 V64:v2f32:$Rn, V64:v2f32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMAXNMPv2f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 124: @8781
    GIM_Try, /*On fail goto*//*Label 125*/ 8839,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fmaxnmp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4f32 222:iPTR, V128:v4f32:$Rn, V128:v4f32:$Rm)  =>  (FMAXNMPv4f32:v4f32 V128:v4f32:$Rn, V128:v4f32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMAXNMPv4f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 125: @8839
    GIM_Try, /*On fail goto*//*Label 126*/ 8897,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fmaxnmp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2f64 222:iPTR, V128:v2f64:$Rn, V128:v2f64:$Rm)  =>  (FMAXNMPv2f64:v2f64 V128:v2f64:$Rn, V128:v2f64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMAXNMPv2f64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 126: @8897
    GIM_Try, /*On fail goto*//*Label 127*/ 8955,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fmaxp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4f16 224:iPTR, V64:v4f16:$Rn, V64:v4f16:$Rm)  =>  (FMAXPv4f16:v4f16 V64:v4f16:$Rn, V64:v4f16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMAXPv4f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 127: @8955
    GIM_Try, /*On fail goto*//*Label 128*/ 9013,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fmaxp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8f16 224:iPTR, V128:v8f16:$Rn, V128:v8f16:$Rm)  =>  (FMAXPv8f16:v8f16 V128:v8f16:$Rn, V128:v8f16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMAXPv8f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 128: @9013
    GIM_Try, /*On fail goto*//*Label 129*/ 9071,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fmaxp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2f32 224:iPTR, V64:v2f32:$Rn, V64:v2f32:$Rm)  =>  (FMAXPv2f32:v2f32 V64:v2f32:$Rn, V64:v2f32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMAXPv2f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 129: @9071
    GIM_Try, /*On fail goto*//*Label 130*/ 9129,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fmaxp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4f32 224:iPTR, V128:v4f32:$Rn, V128:v4f32:$Rm)  =>  (FMAXPv4f32:v4f32 V128:v4f32:$Rn, V128:v4f32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMAXPv4f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 130: @9129
    GIM_Try, /*On fail goto*//*Label 131*/ 9187,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fmaxp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2f64 224:iPTR, V128:v2f64:$Rn, V128:v2f64:$Rm)  =>  (FMAXPv2f64:v2f64 V128:v2f64:$Rn, V128:v2f64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMAXPv2f64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 131: @9187
    GIM_Try, /*On fail goto*//*Label 132*/ 9245,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fminnmp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4f16 228:iPTR, V64:v4f16:$Rn, V64:v4f16:$Rm)  =>  (FMINNMPv4f16:v4f16 V64:v4f16:$Rn, V64:v4f16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMINNMPv4f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 132: @9245
    GIM_Try, /*On fail goto*//*Label 133*/ 9303,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fminnmp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8f16 228:iPTR, V128:v8f16:$Rn, V128:v8f16:$Rm)  =>  (FMINNMPv8f16:v8f16 V128:v8f16:$Rn, V128:v8f16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMINNMPv8f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 133: @9303
    GIM_Try, /*On fail goto*//*Label 134*/ 9361,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fminnmp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2f32 228:iPTR, V64:v2f32:$Rn, V64:v2f32:$Rm)  =>  (FMINNMPv2f32:v2f32 V64:v2f32:$Rn, V64:v2f32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMINNMPv2f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 134: @9361
    GIM_Try, /*On fail goto*//*Label 135*/ 9419,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fminnmp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4f32 228:iPTR, V128:v4f32:$Rn, V128:v4f32:$Rm)  =>  (FMINNMPv4f32:v4f32 V128:v4f32:$Rn, V128:v4f32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMINNMPv4f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 135: @9419
    GIM_Try, /*On fail goto*//*Label 136*/ 9477,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fminnmp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2f64 228:iPTR, V128:v2f64:$Rn, V128:v2f64:$Rm)  =>  (FMINNMPv2f64:v2f64 V128:v2f64:$Rn, V128:v2f64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMINNMPv2f64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 136: @9477
    GIM_Try, /*On fail goto*//*Label 137*/ 9535,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fminp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4f16 230:iPTR, V64:v4f16:$Rn, V64:v4f16:$Rm)  =>  (FMINPv4f16:v4f16 V64:v4f16:$Rn, V64:v4f16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMINPv4f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 137: @9535
    GIM_Try, /*On fail goto*//*Label 138*/ 9593,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fminp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8f16 230:iPTR, V128:v8f16:$Rn, V128:v8f16:$Rm)  =>  (FMINPv8f16:v8f16 V128:v8f16:$Rn, V128:v8f16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMINPv8f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 138: @9593
    GIM_Try, /*On fail goto*//*Label 139*/ 9651,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fminp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2f32 230:iPTR, V64:v2f32:$Rn, V64:v2f32:$Rm)  =>  (FMINPv2f32:v2f32 V64:v2f32:$Rn, V64:v2f32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMINPv2f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 139: @9651
    GIM_Try, /*On fail goto*//*Label 140*/ 9709,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fminp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4f32 230:iPTR, V128:v4f32:$Rn, V128:v4f32:$Rm)  =>  (FMINPv4f32:v4f32 V128:v4f32:$Rn, V128:v4f32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMINPv4f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 140: @9709
    GIM_Try, /*On fail goto*//*Label 141*/ 9767,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fminp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2f64 230:iPTR, V128:v2f64:$Rn, V128:v2f64:$Rm)  =>  (FMINPv2f64:v2f64 V128:v2f64:$Rn, V128:v2f64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMINPv2f64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 141: @9767
    GIM_Try, /*On fail goto*//*Label 142*/ 9825,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fmulx,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4f16 232:iPTR, V64:v4f16:$Rn, V64:v4f16:$Rm)  =>  (FMULXv4f16:v4f16 V64:v4f16:$Rn, V64:v4f16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMULXv4f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 142: @9825
    GIM_Try, /*On fail goto*//*Label 143*/ 9883,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fmulx,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8f16 232:iPTR, V128:v8f16:$Rn, V128:v8f16:$Rm)  =>  (FMULXv8f16:v8f16 V128:v8f16:$Rn, V128:v8f16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMULXv8f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 143: @9883
    GIM_Try, /*On fail goto*//*Label 144*/ 9941,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fmulx,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2f32 232:iPTR, V64:v2f32:$Rn, V64:v2f32:$Rm)  =>  (FMULXv2f32:v2f32 V64:v2f32:$Rn, V64:v2f32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMULXv2f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 144: @9941
    GIM_Try, /*On fail goto*//*Label 145*/ 9999,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fmulx,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4f32 232:iPTR, V128:v4f32:$Rn, V128:v4f32:$Rm)  =>  (FMULXv4f32:v4f32 V128:v4f32:$Rn, V128:v4f32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMULXv4f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 145: @9999
    GIM_Try, /*On fail goto*//*Label 146*/ 10057,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fmulx,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2f64 232:iPTR, V128:v2f64:$Rn, V128:v2f64:$Rm)  =>  (FMULXv2f64:v2f64 V128:v2f64:$Rn, V128:v2f64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMULXv2f64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 146: @10057
    GIM_Try, /*On fail goto*//*Label 147*/ 10115,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_frecps,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4f16 234:iPTR, V64:v4f16:$Rn, V64:v4f16:$Rm)  =>  (FRECPSv4f16:v4f16 V64:v4f16:$Rn, V64:v4f16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FRECPSv4f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 147: @10115
    GIM_Try, /*On fail goto*//*Label 148*/ 10173,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_frecps,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8f16 234:iPTR, V128:v8f16:$Rn, V128:v8f16:$Rm)  =>  (FRECPSv8f16:v8f16 V128:v8f16:$Rn, V128:v8f16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FRECPSv8f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 148: @10173
    GIM_Try, /*On fail goto*//*Label 149*/ 10231,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_frecps,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2f32 234:iPTR, V64:v2f32:$Rn, V64:v2f32:$Rm)  =>  (FRECPSv2f32:v2f32 V64:v2f32:$Rn, V64:v2f32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FRECPSv2f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 149: @10231
    GIM_Try, /*On fail goto*//*Label 150*/ 10289,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_frecps,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4f32 234:iPTR, V128:v4f32:$Rn, V128:v4f32:$Rm)  =>  (FRECPSv4f32:v4f32 V128:v4f32:$Rn, V128:v4f32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FRECPSv4f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 150: @10289
    GIM_Try, /*On fail goto*//*Label 151*/ 10347,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_frecps,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2f64 234:iPTR, V128:v2f64:$Rn, V128:v2f64:$Rm)  =>  (FRECPSv2f64:v2f64 V128:v2f64:$Rn, V128:v2f64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FRECPSv2f64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 151: @10347
    GIM_Try, /*On fail goto*//*Label 152*/ 10405,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_frsqrts,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4f16 238:iPTR, V64:v4f16:$Rn, V64:v4f16:$Rm)  =>  (FRSQRTSv4f16:v4f16 V64:v4f16:$Rn, V64:v4f16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FRSQRTSv4f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 152: @10405
    GIM_Try, /*On fail goto*//*Label 153*/ 10463,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_frsqrts,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8f16 238:iPTR, V128:v8f16:$Rn, V128:v8f16:$Rm)  =>  (FRSQRTSv8f16:v8f16 V128:v8f16:$Rn, V128:v8f16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FRSQRTSv8f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 153: @10463
    GIM_Try, /*On fail goto*//*Label 154*/ 10521,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_frsqrts,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2f32 238:iPTR, V64:v2f32:$Rn, V64:v2f32:$Rm)  =>  (FRSQRTSv2f32:v2f32 V64:v2f32:$Rn, V64:v2f32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FRSQRTSv2f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 154: @10521
    GIM_Try, /*On fail goto*//*Label 155*/ 10579,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_frsqrts,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4f32 238:iPTR, V128:v4f32:$Rn, V128:v4f32:$Rm)  =>  (FRSQRTSv4f32:v4f32 V128:v4f32:$Rn, V128:v4f32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FRSQRTSv4f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 155: @10579
    GIM_Try, /*On fail goto*//*Label 156*/ 10637,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_frsqrts,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2f64 238:iPTR, V128:v2f64:$Rn, V128:v2f64:$Rm)  =>  (FRSQRTSv2f64:v2f64 V128:v2f64:$Rn, V128:v2f64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FRSQRTSv2f64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 156: @10637
    GIM_Try, /*On fail goto*//*Label 157*/ 10695,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_pmul,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v8i8 251:iPTR, V64:v8i8:$Rn, V64:v8i8:$Rm)  =>  (PMULv8i8:v8i8 V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::PMULv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 157: @10695
    GIM_Try, /*On fail goto*//*Label 158*/ 10753,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_pmul,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v16i8 251:iPTR, V128:v16i8:$Rn, V128:v16i8:$Rm)  =>  (PMULv16i8:v16i8 V128:v16i8:$Rn, V128:v16i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::PMULv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 158: @10753
    GIM_Try, /*On fail goto*//*Label 159*/ 10811,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sabd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v8i8 258:iPTR, V64:v8i8:$Rn, V64:v8i8:$Rm)  =>  (SABDv8i8:v8i8 V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SABDv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 159: @10811
    GIM_Try, /*On fail goto*//*Label 160*/ 10869,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sabd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v16i8 258:iPTR, V128:v16i8:$Rn, V128:v16i8:$Rm)  =>  (SABDv16i8:v16i8 V128:v16i8:$Rn, V128:v16i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SABDv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 160: @10869
    GIM_Try, /*On fail goto*//*Label 161*/ 10927,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sabd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4i16 258:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm)  =>  (SABDv4i16:v4i16 V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SABDv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 161: @10927
    GIM_Try, /*On fail goto*//*Label 162*/ 10985,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sabd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i16 258:iPTR, V128:v8i16:$Rn, V128:v8i16:$Rm)  =>  (SABDv8i16:v8i16 V128:v8i16:$Rn, V128:v8i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SABDv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 162: @10985
    GIM_Try, /*On fail goto*//*Label 163*/ 11043,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sabd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i32 258:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm)  =>  (SABDv2i32:v2i32 V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SABDv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 163: @11043
    GIM_Try, /*On fail goto*//*Label 164*/ 11101,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sabd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 258:iPTR, V128:v4i32:$Rn, V128:v4i32:$Rm)  =>  (SABDv4i32:v4i32 V128:v4i32:$Rn, V128:v4i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SABDv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 164: @11101
    GIM_Try, /*On fail goto*//*Label 165*/ 11159,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_shadd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v8i8 265:iPTR, V64:v8i8:$Rn, V64:v8i8:$Rm)  =>  (SHADDv8i8:v8i8 V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SHADDv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 165: @11159
    GIM_Try, /*On fail goto*//*Label 166*/ 11217,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_shadd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v16i8 265:iPTR, V128:v16i8:$Rn, V128:v16i8:$Rm)  =>  (SHADDv16i8:v16i8 V128:v16i8:$Rn, V128:v16i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SHADDv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 166: @11217
    GIM_Try, /*On fail goto*//*Label 167*/ 11275,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_shadd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4i16 265:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm)  =>  (SHADDv4i16:v4i16 V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SHADDv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 167: @11275
    GIM_Try, /*On fail goto*//*Label 168*/ 11333,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_shadd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i16 265:iPTR, V128:v8i16:$Rn, V128:v8i16:$Rm)  =>  (SHADDv8i16:v8i16 V128:v8i16:$Rn, V128:v8i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SHADDv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 168: @11333
    GIM_Try, /*On fail goto*//*Label 169*/ 11391,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_shadd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i32 265:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm)  =>  (SHADDv2i32:v2i32 V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SHADDv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 169: @11391
    GIM_Try, /*On fail goto*//*Label 170*/ 11449,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_shadd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 265:iPTR, V128:v4i32:$Rn, V128:v4i32:$Rm)  =>  (SHADDv4i32:v4i32 V128:v4i32:$Rn, V128:v4i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SHADDv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 170: @11449
    GIM_Try, /*On fail goto*//*Label 171*/ 11507,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_shsub,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v8i8 267:iPTR, V64:v8i8:$Rn, V64:v8i8:$Rm)  =>  (SHSUBv8i8:v8i8 V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SHSUBv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 171: @11507
    GIM_Try, /*On fail goto*//*Label 172*/ 11565,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_shsub,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v16i8 267:iPTR, V128:v16i8:$Rn, V128:v16i8:$Rm)  =>  (SHSUBv16i8:v16i8 V128:v16i8:$Rn, V128:v16i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SHSUBv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 172: @11565
    GIM_Try, /*On fail goto*//*Label 173*/ 11623,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_shsub,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4i16 267:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm)  =>  (SHSUBv4i16:v4i16 V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SHSUBv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 173: @11623
    GIM_Try, /*On fail goto*//*Label 174*/ 11681,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_shsub,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i16 267:iPTR, V128:v8i16:$Rn, V128:v8i16:$Rm)  =>  (SHSUBv8i16:v8i16 V128:v8i16:$Rn, V128:v8i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SHSUBv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 174: @11681
    GIM_Try, /*On fail goto*//*Label 175*/ 11739,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_shsub,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i32 267:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm)  =>  (SHSUBv2i32:v2i32 V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SHSUBv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 175: @11739
    GIM_Try, /*On fail goto*//*Label 176*/ 11797,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_shsub,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 267:iPTR, V128:v4i32:$Rn, V128:v4i32:$Rm)  =>  (SHSUBv4i32:v4i32 V128:v4i32:$Rn, V128:v4i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SHSUBv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 176: @11797
    GIM_Try, /*On fail goto*//*Label 177*/ 11855,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_smaxp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v8i8 269:iPTR, V64:v8i8:$Rn, V64:v8i8:$Rm)  =>  (SMAXPv8i8:v8i8 V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SMAXPv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 177: @11855
    GIM_Try, /*On fail goto*//*Label 178*/ 11913,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_smaxp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v16i8 269:iPTR, V128:v16i8:$Rn, V128:v16i8:$Rm)  =>  (SMAXPv16i8:v16i8 V128:v16i8:$Rn, V128:v16i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SMAXPv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 178: @11913
    GIM_Try, /*On fail goto*//*Label 179*/ 11971,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_smaxp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4i16 269:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm)  =>  (SMAXPv4i16:v4i16 V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SMAXPv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 179: @11971
    GIM_Try, /*On fail goto*//*Label 180*/ 12029,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_smaxp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i16 269:iPTR, V128:v8i16:$Rn, V128:v8i16:$Rm)  =>  (SMAXPv8i16:v8i16 V128:v8i16:$Rn, V128:v8i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SMAXPv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 180: @12029
    GIM_Try, /*On fail goto*//*Label 181*/ 12087,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_smaxp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i32 269:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm)  =>  (SMAXPv2i32:v2i32 V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SMAXPv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 181: @12087
    GIM_Try, /*On fail goto*//*Label 182*/ 12145,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_smaxp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 269:iPTR, V128:v4i32:$Rn, V128:v4i32:$Rm)  =>  (SMAXPv4i32:v4i32 V128:v4i32:$Rn, V128:v4i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SMAXPv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 182: @12145
    GIM_Try, /*On fail goto*//*Label 183*/ 12203,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sminp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v8i8 272:iPTR, V64:v8i8:$Rn, V64:v8i8:$Rm)  =>  (SMINPv8i8:v8i8 V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SMINPv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 183: @12203
    GIM_Try, /*On fail goto*//*Label 184*/ 12261,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sminp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v16i8 272:iPTR, V128:v16i8:$Rn, V128:v16i8:$Rm)  =>  (SMINPv16i8:v16i8 V128:v16i8:$Rn, V128:v16i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SMINPv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 184: @12261
    GIM_Try, /*On fail goto*//*Label 185*/ 12319,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sminp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4i16 272:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm)  =>  (SMINPv4i16:v4i16 V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SMINPv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 185: @12319
    GIM_Try, /*On fail goto*//*Label 186*/ 12377,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sminp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i16 272:iPTR, V128:v8i16:$Rn, V128:v8i16:$Rm)  =>  (SMINPv8i16:v8i16 V128:v8i16:$Rn, V128:v8i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SMINPv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 186: @12377
    GIM_Try, /*On fail goto*//*Label 187*/ 12435,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sminp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i32 272:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm)  =>  (SMINPv2i32:v2i32 V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SMINPv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 187: @12435
    GIM_Try, /*On fail goto*//*Label 188*/ 12493,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sminp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 272:iPTR, V128:v4i32:$Rn, V128:v4i32:$Rm)  =>  (SMINPv4i32:v4i32 V128:v4i32:$Rn, V128:v4i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SMINPv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 188: @12493
    GIM_Try, /*On fail goto*//*Label 189*/ 12551,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqadd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v8i8 276:iPTR, V64:v8i8:$Rn, V64:v8i8:$Rm)  =>  (SQADDv8i8:v8i8 V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQADDv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 189: @12551
    GIM_Try, /*On fail goto*//*Label 190*/ 12609,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqadd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v16i8 276:iPTR, V128:v16i8:$Rn, V128:v16i8:$Rm)  =>  (SQADDv16i8:v16i8 V128:v16i8:$Rn, V128:v16i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQADDv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 190: @12609
    GIM_Try, /*On fail goto*//*Label 191*/ 12667,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqadd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4i16 276:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm)  =>  (SQADDv4i16:v4i16 V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQADDv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 191: @12667
    GIM_Try, /*On fail goto*//*Label 192*/ 12725,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqadd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i16 276:iPTR, V128:v8i16:$Rn, V128:v8i16:$Rm)  =>  (SQADDv8i16:v8i16 V128:v8i16:$Rn, V128:v8i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQADDv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 192: @12725
    GIM_Try, /*On fail goto*//*Label 193*/ 12783,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqadd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i32 276:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm)  =>  (SQADDv2i32:v2i32 V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQADDv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 193: @12783
    GIM_Try, /*On fail goto*//*Label 194*/ 12841,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqadd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 276:iPTR, V128:v4i32:$Rn, V128:v4i32:$Rm)  =>  (SQADDv4i32:v4i32 V128:v4i32:$Rn, V128:v4i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQADDv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 194: @12841
    GIM_Try, /*On fail goto*//*Label 195*/ 12899,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqadd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2i64 276:iPTR, V128:v2i64:$Rn, V128:v2i64:$Rm)  =>  (SQADDv2i64:v2i64 V128:v2i64:$Rn, V128:v2i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQADDv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 195: @12899
    GIM_Try, /*On fail goto*//*Label 196*/ 12957,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqdmulh,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4i16 277:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm)  =>  (SQDMULHv4i16:v4i16 V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQDMULHv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 196: @12957
    GIM_Try, /*On fail goto*//*Label 197*/ 13015,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqdmulh,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i16 277:iPTR, V128:v8i16:$Rn, V128:v8i16:$Rm)  =>  (SQDMULHv8i16:v8i16 V128:v8i16:$Rn, V128:v8i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQDMULHv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 197: @13015
    GIM_Try, /*On fail goto*//*Label 198*/ 13073,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqdmulh,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i32 277:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm)  =>  (SQDMULHv2i32:v2i32 V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQDMULHv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 198: @13073
    GIM_Try, /*On fail goto*//*Label 199*/ 13131,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqdmulh,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 277:iPTR, V128:v4i32:$Rn, V128:v4i32:$Rm)  =>  (SQDMULHv4i32:v4i32 V128:v4i32:$Rn, V128:v4i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQDMULHv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 199: @13131
    GIM_Try, /*On fail goto*//*Label 200*/ 13189,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqrdmulh,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4i16 281:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm)  =>  (SQRDMULHv4i16:v4i16 V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQRDMULHv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 200: @13189
    GIM_Try, /*On fail goto*//*Label 201*/ 13247,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqrdmulh,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i16 281:iPTR, V128:v8i16:$Rn, V128:v8i16:$Rm)  =>  (SQRDMULHv8i16:v8i16 V128:v8i16:$Rn, V128:v8i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQRDMULHv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 201: @13247
    GIM_Try, /*On fail goto*//*Label 202*/ 13305,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqrdmulh,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i32 281:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm)  =>  (SQRDMULHv2i32:v2i32 V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQRDMULHv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 202: @13305
    GIM_Try, /*On fail goto*//*Label 203*/ 13363,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqrdmulh,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 281:iPTR, V128:v4i32:$Rn, V128:v4i32:$Rm)  =>  (SQRDMULHv4i32:v4i32 V128:v4i32:$Rn, V128:v4i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQRDMULHv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 203: @13363
    GIM_Try, /*On fail goto*//*Label 204*/ 13421,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqrshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v8i8 282:iPTR, V64:v8i8:$Rn, V64:v8i8:$Rm)  =>  (SQRSHLv8i8:v8i8 V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQRSHLv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 204: @13421
    GIM_Try, /*On fail goto*//*Label 205*/ 13479,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqrshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v16i8 282:iPTR, V128:v16i8:$Rn, V128:v16i8:$Rm)  =>  (SQRSHLv16i8:v16i8 V128:v16i8:$Rn, V128:v16i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQRSHLv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 205: @13479
    GIM_Try, /*On fail goto*//*Label 206*/ 13537,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqrshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4i16 282:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm)  =>  (SQRSHLv4i16:v4i16 V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQRSHLv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 206: @13537
    GIM_Try, /*On fail goto*//*Label 207*/ 13595,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqrshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i16 282:iPTR, V128:v8i16:$Rn, V128:v8i16:$Rm)  =>  (SQRSHLv8i16:v8i16 V128:v8i16:$Rn, V128:v8i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQRSHLv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 207: @13595
    GIM_Try, /*On fail goto*//*Label 208*/ 13653,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqrshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i32 282:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm)  =>  (SQRSHLv2i32:v2i32 V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQRSHLv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 208: @13653
    GIM_Try, /*On fail goto*//*Label 209*/ 13711,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqrshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 282:iPTR, V128:v4i32:$Rn, V128:v4i32:$Rm)  =>  (SQRSHLv4i32:v4i32 V128:v4i32:$Rn, V128:v4i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQRSHLv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 209: @13711
    GIM_Try, /*On fail goto*//*Label 210*/ 13769,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqrshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2i64 282:iPTR, V128:v2i64:$Rn, V128:v2i64:$Rm)  =>  (SQRSHLv2i64:v2i64 V128:v2i64:$Rn, V128:v2i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQRSHLv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 210: @13769
    GIM_Try, /*On fail goto*//*Label 211*/ 13827,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v8i8 285:iPTR, V64:v8i8:$Rn, V64:v8i8:$Rm)  =>  (SQSHLv8i8:v8i8 V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQSHLv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 211: @13827
    GIM_Try, /*On fail goto*//*Label 212*/ 13885,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v16i8 285:iPTR, V128:v16i8:$Rn, V128:v16i8:$Rm)  =>  (SQSHLv16i8:v16i8 V128:v16i8:$Rn, V128:v16i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQSHLv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 212: @13885
    GIM_Try, /*On fail goto*//*Label 213*/ 13943,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4i16 285:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm)  =>  (SQSHLv4i16:v4i16 V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQSHLv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 213: @13943
    GIM_Try, /*On fail goto*//*Label 214*/ 14001,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i16 285:iPTR, V128:v8i16:$Rn, V128:v8i16:$Rm)  =>  (SQSHLv8i16:v8i16 V128:v8i16:$Rn, V128:v8i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQSHLv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 214: @14001
    GIM_Try, /*On fail goto*//*Label 215*/ 14059,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i32 285:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm)  =>  (SQSHLv2i32:v2i32 V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQSHLv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 215: @14059
    GIM_Try, /*On fail goto*//*Label 216*/ 14117,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 285:iPTR, V128:v4i32:$Rn, V128:v4i32:$Rm)  =>  (SQSHLv4i32:v4i32 V128:v4i32:$Rn, V128:v4i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQSHLv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 216: @14117
    GIM_Try, /*On fail goto*//*Label 217*/ 14175,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2i64 285:iPTR, V128:v2i64:$Rn, V128:v2i64:$Rm)  =>  (SQSHLv2i64:v2i64 V128:v2i64:$Rn, V128:v2i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQSHLv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 217: @14175
    GIM_Try, /*On fail goto*//*Label 218*/ 14233,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqsub,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v8i8 289:iPTR, V64:v8i8:$Rn, V64:v8i8:$Rm)  =>  (SQSUBv8i8:v8i8 V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQSUBv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 218: @14233
    GIM_Try, /*On fail goto*//*Label 219*/ 14291,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqsub,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v16i8 289:iPTR, V128:v16i8:$Rn, V128:v16i8:$Rm)  =>  (SQSUBv16i8:v16i8 V128:v16i8:$Rn, V128:v16i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQSUBv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 219: @14291
    GIM_Try, /*On fail goto*//*Label 220*/ 14349,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqsub,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4i16 289:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm)  =>  (SQSUBv4i16:v4i16 V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQSUBv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 220: @14349
    GIM_Try, /*On fail goto*//*Label 221*/ 14407,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqsub,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i16 289:iPTR, V128:v8i16:$Rn, V128:v8i16:$Rm)  =>  (SQSUBv8i16:v8i16 V128:v8i16:$Rn, V128:v8i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQSUBv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 221: @14407
    GIM_Try, /*On fail goto*//*Label 222*/ 14465,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqsub,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i32 289:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm)  =>  (SQSUBv2i32:v2i32 V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQSUBv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 222: @14465
    GIM_Try, /*On fail goto*//*Label 223*/ 14523,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqsub,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 289:iPTR, V128:v4i32:$Rn, V128:v4i32:$Rm)  =>  (SQSUBv4i32:v4i32 V128:v4i32:$Rn, V128:v4i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQSUBv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 223: @14523
    GIM_Try, /*On fail goto*//*Label 224*/ 14581,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqsub,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2i64 289:iPTR, V128:v2i64:$Rn, V128:v2i64:$Rm)  =>  (SQSUBv2i64:v2i64 V128:v2i64:$Rn, V128:v2i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQSUBv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 224: @14581
    GIM_Try, /*On fail goto*//*Label 225*/ 14639,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_srhadd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v8i8 292:iPTR, V64:v8i8:$Rn, V64:v8i8:$Rm)  =>  (SRHADDv8i8:v8i8 V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SRHADDv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 225: @14639
    GIM_Try, /*On fail goto*//*Label 226*/ 14697,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_srhadd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v16i8 292:iPTR, V128:v16i8:$Rn, V128:v16i8:$Rm)  =>  (SRHADDv16i8:v16i8 V128:v16i8:$Rn, V128:v16i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SRHADDv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 226: @14697
    GIM_Try, /*On fail goto*//*Label 227*/ 14755,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_srhadd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4i16 292:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm)  =>  (SRHADDv4i16:v4i16 V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SRHADDv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 227: @14755
    GIM_Try, /*On fail goto*//*Label 228*/ 14813,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_srhadd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i16 292:iPTR, V128:v8i16:$Rn, V128:v8i16:$Rm)  =>  (SRHADDv8i16:v8i16 V128:v8i16:$Rn, V128:v8i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SRHADDv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 228: @14813
    GIM_Try, /*On fail goto*//*Label 229*/ 14871,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_srhadd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i32 292:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm)  =>  (SRHADDv2i32:v2i32 V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SRHADDv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 229: @14871
    GIM_Try, /*On fail goto*//*Label 230*/ 14929,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_srhadd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 292:iPTR, V128:v4i32:$Rn, V128:v4i32:$Rm)  =>  (SRHADDv4i32:v4i32 V128:v4i32:$Rn, V128:v4i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SRHADDv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 230: @14929
    GIM_Try, /*On fail goto*//*Label 231*/ 14987,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_srshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v8i8 293:iPTR, V64:v8i8:$Rn, V64:v8i8:$Rm)  =>  (SRSHLv8i8:v8i8 V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SRSHLv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 231: @14987
    GIM_Try, /*On fail goto*//*Label 232*/ 15045,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_srshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v16i8 293:iPTR, V128:v16i8:$Rn, V128:v16i8:$Rm)  =>  (SRSHLv16i8:v16i8 V128:v16i8:$Rn, V128:v16i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SRSHLv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 232: @15045
    GIM_Try, /*On fail goto*//*Label 233*/ 15103,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_srshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4i16 293:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm)  =>  (SRSHLv4i16:v4i16 V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SRSHLv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 233: @15103
    GIM_Try, /*On fail goto*//*Label 234*/ 15161,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_srshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i16 293:iPTR, V128:v8i16:$Rn, V128:v8i16:$Rm)  =>  (SRSHLv8i16:v8i16 V128:v8i16:$Rn, V128:v8i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SRSHLv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 234: @15161
    GIM_Try, /*On fail goto*//*Label 235*/ 15219,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_srshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i32 293:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm)  =>  (SRSHLv2i32:v2i32 V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SRSHLv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 235: @15219
    GIM_Try, /*On fail goto*//*Label 236*/ 15277,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_srshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 293:iPTR, V128:v4i32:$Rn, V128:v4i32:$Rm)  =>  (SRSHLv4i32:v4i32 V128:v4i32:$Rn, V128:v4i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SRSHLv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 236: @15277
    GIM_Try, /*On fail goto*//*Label 237*/ 15335,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_srshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2i64 293:iPTR, V128:v2i64:$Rn, V128:v2i64:$Rm)  =>  (SRSHLv2i64:v2i64 V128:v2i64:$Rn, V128:v2i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SRSHLv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 237: @15335
    GIM_Try, /*On fail goto*//*Label 238*/ 15393,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v8i8 294:iPTR, V64:v8i8:$Rn, V64:v8i8:$Rm)  =>  (SSHLv8i8:v8i8 V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SSHLv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 238: @15393
    GIM_Try, /*On fail goto*//*Label 239*/ 15451,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v16i8 294:iPTR, V128:v16i8:$Rn, V128:v16i8:$Rm)  =>  (SSHLv16i8:v16i8 V128:v16i8:$Rn, V128:v16i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SSHLv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 239: @15451
    GIM_Try, /*On fail goto*//*Label 240*/ 15509,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4i16 294:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm)  =>  (SSHLv4i16:v4i16 V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SSHLv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 240: @15509
    GIM_Try, /*On fail goto*//*Label 241*/ 15567,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i16 294:iPTR, V128:v8i16:$Rn, V128:v8i16:$Rm)  =>  (SSHLv8i16:v8i16 V128:v8i16:$Rn, V128:v8i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SSHLv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 241: @15567
    GIM_Try, /*On fail goto*//*Label 242*/ 15625,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i32 294:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm)  =>  (SSHLv2i32:v2i32 V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SSHLv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 242: @15625
    GIM_Try, /*On fail goto*//*Label 243*/ 15683,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 294:iPTR, V128:v4i32:$Rn, V128:v4i32:$Rm)  =>  (SSHLv4i32:v4i32 V128:v4i32:$Rn, V128:v4i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SSHLv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 243: @15683
    GIM_Try, /*On fail goto*//*Label 244*/ 15741,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2i64 294:iPTR, V128:v2i64:$Rn, V128:v2i64:$Rm)  =>  (SSHLv2i64:v2i64 V128:v2i64:$Rn, V128:v2i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SSHLv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 244: @15741
    GIM_Try, /*On fail goto*//*Label 245*/ 15799,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uabd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v8i8 315:iPTR, V64:v8i8:$Rn, V64:v8i8:$Rm)  =>  (UABDv8i8:v8i8 V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UABDv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 245: @15799
    GIM_Try, /*On fail goto*//*Label 246*/ 15857,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uabd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v16i8 315:iPTR, V128:v16i8:$Rn, V128:v16i8:$Rm)  =>  (UABDv16i8:v16i8 V128:v16i8:$Rn, V128:v16i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UABDv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 246: @15857
    GIM_Try, /*On fail goto*//*Label 247*/ 15915,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uabd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4i16 315:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm)  =>  (UABDv4i16:v4i16 V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UABDv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 247: @15915
    GIM_Try, /*On fail goto*//*Label 248*/ 15973,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uabd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i16 315:iPTR, V128:v8i16:$Rn, V128:v8i16:$Rm)  =>  (UABDv8i16:v8i16 V128:v8i16:$Rn, V128:v8i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UABDv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 248: @15973
    GIM_Try, /*On fail goto*//*Label 249*/ 16031,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uabd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i32 315:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm)  =>  (UABDv2i32:v2i32 V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UABDv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 249: @16031
    GIM_Try, /*On fail goto*//*Label 250*/ 16089,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uabd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 315:iPTR, V128:v4i32:$Rn, V128:v4i32:$Rm)  =>  (UABDv4i32:v4i32 V128:v4i32:$Rn, V128:v4i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UABDv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 250: @16089
    GIM_Try, /*On fail goto*//*Label 251*/ 16147,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uhadd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v8i8 319:iPTR, V64:v8i8:$Rn, V64:v8i8:$Rm)  =>  (UHADDv8i8:v8i8 V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UHADDv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 251: @16147
    GIM_Try, /*On fail goto*//*Label 252*/ 16205,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uhadd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v16i8 319:iPTR, V128:v16i8:$Rn, V128:v16i8:$Rm)  =>  (UHADDv16i8:v16i8 V128:v16i8:$Rn, V128:v16i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UHADDv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 252: @16205
    GIM_Try, /*On fail goto*//*Label 253*/ 16263,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uhadd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4i16 319:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm)  =>  (UHADDv4i16:v4i16 V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UHADDv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 253: @16263
    GIM_Try, /*On fail goto*//*Label 254*/ 16321,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uhadd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i16 319:iPTR, V128:v8i16:$Rn, V128:v8i16:$Rm)  =>  (UHADDv8i16:v8i16 V128:v8i16:$Rn, V128:v8i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UHADDv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 254: @16321
    GIM_Try, /*On fail goto*//*Label 255*/ 16379,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uhadd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i32 319:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm)  =>  (UHADDv2i32:v2i32 V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UHADDv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 255: @16379
    GIM_Try, /*On fail goto*//*Label 256*/ 16437,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uhadd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 319:iPTR, V128:v4i32:$Rn, V128:v4i32:$Rm)  =>  (UHADDv4i32:v4i32 V128:v4i32:$Rn, V128:v4i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UHADDv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 256: @16437
    GIM_Try, /*On fail goto*//*Label 257*/ 16495,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uhsub,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v8i8 320:iPTR, V64:v8i8:$Rn, V64:v8i8:$Rm)  =>  (UHSUBv8i8:v8i8 V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UHSUBv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 257: @16495
    GIM_Try, /*On fail goto*//*Label 258*/ 16553,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uhsub,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v16i8 320:iPTR, V128:v16i8:$Rn, V128:v16i8:$Rm)  =>  (UHSUBv16i8:v16i8 V128:v16i8:$Rn, V128:v16i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UHSUBv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 258: @16553
    GIM_Try, /*On fail goto*//*Label 259*/ 16611,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uhsub,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4i16 320:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm)  =>  (UHSUBv4i16:v4i16 V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UHSUBv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 259: @16611
    GIM_Try, /*On fail goto*//*Label 260*/ 16669,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uhsub,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i16 320:iPTR, V128:v8i16:$Rn, V128:v8i16:$Rm)  =>  (UHSUBv8i16:v8i16 V128:v8i16:$Rn, V128:v8i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UHSUBv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 260: @16669
    GIM_Try, /*On fail goto*//*Label 261*/ 16727,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uhsub,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i32 320:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm)  =>  (UHSUBv2i32:v2i32 V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UHSUBv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 261: @16727
    GIM_Try, /*On fail goto*//*Label 262*/ 16785,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uhsub,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 320:iPTR, V128:v4i32:$Rn, V128:v4i32:$Rm)  =>  (UHSUBv4i32:v4i32 V128:v4i32:$Rn, V128:v4i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UHSUBv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 262: @16785
    GIM_Try, /*On fail goto*//*Label 263*/ 16843,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_umaxp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v8i8 322:iPTR, V64:v8i8:$Rn, V64:v8i8:$Rm)  =>  (UMAXPv8i8:v8i8 V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UMAXPv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 263: @16843
    GIM_Try, /*On fail goto*//*Label 264*/ 16901,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_umaxp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v16i8 322:iPTR, V128:v16i8:$Rn, V128:v16i8:$Rm)  =>  (UMAXPv16i8:v16i8 V128:v16i8:$Rn, V128:v16i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UMAXPv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 264: @16901
    GIM_Try, /*On fail goto*//*Label 265*/ 16959,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_umaxp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4i16 322:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm)  =>  (UMAXPv4i16:v4i16 V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UMAXPv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 265: @16959
    GIM_Try, /*On fail goto*//*Label 266*/ 17017,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_umaxp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i16 322:iPTR, V128:v8i16:$Rn, V128:v8i16:$Rm)  =>  (UMAXPv8i16:v8i16 V128:v8i16:$Rn, V128:v8i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UMAXPv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 266: @17017
    GIM_Try, /*On fail goto*//*Label 267*/ 17075,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_umaxp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i32 322:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm)  =>  (UMAXPv2i32:v2i32 V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UMAXPv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 267: @17075
    GIM_Try, /*On fail goto*//*Label 268*/ 17133,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_umaxp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 322:iPTR, V128:v4i32:$Rn, V128:v4i32:$Rm)  =>  (UMAXPv4i32:v4i32 V128:v4i32:$Rn, V128:v4i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UMAXPv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 268: @17133
    GIM_Try, /*On fail goto*//*Label 269*/ 17191,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uminp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v8i8 325:iPTR, V64:v8i8:$Rn, V64:v8i8:$Rm)  =>  (UMINPv8i8:v8i8 V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UMINPv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 269: @17191
    GIM_Try, /*On fail goto*//*Label 270*/ 17249,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uminp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v16i8 325:iPTR, V128:v16i8:$Rn, V128:v16i8:$Rm)  =>  (UMINPv16i8:v16i8 V128:v16i8:$Rn, V128:v16i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UMINPv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 270: @17249
    GIM_Try, /*On fail goto*//*Label 271*/ 17307,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uminp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4i16 325:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm)  =>  (UMINPv4i16:v4i16 V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UMINPv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 271: @17307
    GIM_Try, /*On fail goto*//*Label 272*/ 17365,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uminp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i16 325:iPTR, V128:v8i16:$Rn, V128:v8i16:$Rm)  =>  (UMINPv8i16:v8i16 V128:v8i16:$Rn, V128:v8i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UMINPv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 272: @17365
    GIM_Try, /*On fail goto*//*Label 273*/ 17423,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uminp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i32 325:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm)  =>  (UMINPv2i32:v2i32 V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UMINPv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 273: @17423
    GIM_Try, /*On fail goto*//*Label 274*/ 17481,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uminp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 325:iPTR, V128:v4i32:$Rn, V128:v4i32:$Rm)  =>  (UMINPv4i32:v4i32 V128:v4i32:$Rn, V128:v4i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UMINPv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 274: @17481
    GIM_Try, /*On fail goto*//*Label 275*/ 17539,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uqadd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v8i8 328:iPTR, V64:v8i8:$Rn, V64:v8i8:$Rm)  =>  (UQADDv8i8:v8i8 V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UQADDv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 275: @17539
    GIM_Try, /*On fail goto*//*Label 276*/ 17597,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uqadd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v16i8 328:iPTR, V128:v16i8:$Rn, V128:v16i8:$Rm)  =>  (UQADDv16i8:v16i8 V128:v16i8:$Rn, V128:v16i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UQADDv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 276: @17597
    GIM_Try, /*On fail goto*//*Label 277*/ 17655,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uqadd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4i16 328:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm)  =>  (UQADDv4i16:v4i16 V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UQADDv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 277: @17655
    GIM_Try, /*On fail goto*//*Label 278*/ 17713,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uqadd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i16 328:iPTR, V128:v8i16:$Rn, V128:v8i16:$Rm)  =>  (UQADDv8i16:v8i16 V128:v8i16:$Rn, V128:v8i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UQADDv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 278: @17713
    GIM_Try, /*On fail goto*//*Label 279*/ 17771,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uqadd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i32 328:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm)  =>  (UQADDv2i32:v2i32 V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UQADDv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 279: @17771
    GIM_Try, /*On fail goto*//*Label 280*/ 17829,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uqadd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 328:iPTR, V128:v4i32:$Rn, V128:v4i32:$Rm)  =>  (UQADDv4i32:v4i32 V128:v4i32:$Rn, V128:v4i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UQADDv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 280: @17829
    GIM_Try, /*On fail goto*//*Label 281*/ 17887,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uqadd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2i64 328:iPTR, V128:v2i64:$Rn, V128:v2i64:$Rm)  =>  (UQADDv2i64:v2i64 V128:v2i64:$Rn, V128:v2i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UQADDv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 281: @17887
    GIM_Try, /*On fail goto*//*Label 282*/ 17945,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uqrshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v8i8 329:iPTR, V64:v8i8:$Rn, V64:v8i8:$Rm)  =>  (UQRSHLv8i8:v8i8 V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UQRSHLv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 282: @17945
    GIM_Try, /*On fail goto*//*Label 283*/ 18003,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uqrshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v16i8 329:iPTR, V128:v16i8:$Rn, V128:v16i8:$Rm)  =>  (UQRSHLv16i8:v16i8 V128:v16i8:$Rn, V128:v16i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UQRSHLv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 283: @18003
    GIM_Try, /*On fail goto*//*Label 284*/ 18061,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uqrshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4i16 329:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm)  =>  (UQRSHLv4i16:v4i16 V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UQRSHLv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 284: @18061
    GIM_Try, /*On fail goto*//*Label 285*/ 18119,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uqrshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i16 329:iPTR, V128:v8i16:$Rn, V128:v8i16:$Rm)  =>  (UQRSHLv8i16:v8i16 V128:v8i16:$Rn, V128:v8i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UQRSHLv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 285: @18119
    GIM_Try, /*On fail goto*//*Label 286*/ 18177,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uqrshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i32 329:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm)  =>  (UQRSHLv2i32:v2i32 V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UQRSHLv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 286: @18177
    GIM_Try, /*On fail goto*//*Label 287*/ 18235,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uqrshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 329:iPTR, V128:v4i32:$Rn, V128:v4i32:$Rm)  =>  (UQRSHLv4i32:v4i32 V128:v4i32:$Rn, V128:v4i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UQRSHLv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 287: @18235
    GIM_Try, /*On fail goto*//*Label 288*/ 18293,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uqrshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2i64 329:iPTR, V128:v2i64:$Rn, V128:v2i64:$Rm)  =>  (UQRSHLv2i64:v2i64 V128:v2i64:$Rn, V128:v2i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UQRSHLv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 288: @18293
    GIM_Try, /*On fail goto*//*Label 289*/ 18351,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uqshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v8i8 331:iPTR, V64:v8i8:$Rn, V64:v8i8:$Rm)  =>  (UQSHLv8i8:v8i8 V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UQSHLv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 289: @18351
    GIM_Try, /*On fail goto*//*Label 290*/ 18409,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uqshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v16i8 331:iPTR, V128:v16i8:$Rn, V128:v16i8:$Rm)  =>  (UQSHLv16i8:v16i8 V128:v16i8:$Rn, V128:v16i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UQSHLv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 290: @18409
    GIM_Try, /*On fail goto*//*Label 291*/ 18467,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uqshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4i16 331:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm)  =>  (UQSHLv4i16:v4i16 V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UQSHLv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 291: @18467
    GIM_Try, /*On fail goto*//*Label 292*/ 18525,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uqshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i16 331:iPTR, V128:v8i16:$Rn, V128:v8i16:$Rm)  =>  (UQSHLv8i16:v8i16 V128:v8i16:$Rn, V128:v8i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UQSHLv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 292: @18525
    GIM_Try, /*On fail goto*//*Label 293*/ 18583,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uqshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i32 331:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm)  =>  (UQSHLv2i32:v2i32 V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UQSHLv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 293: @18583
    GIM_Try, /*On fail goto*//*Label 294*/ 18641,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uqshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 331:iPTR, V128:v4i32:$Rn, V128:v4i32:$Rm)  =>  (UQSHLv4i32:v4i32 V128:v4i32:$Rn, V128:v4i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UQSHLv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 294: @18641
    GIM_Try, /*On fail goto*//*Label 295*/ 18699,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uqshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2i64 331:iPTR, V128:v2i64:$Rn, V128:v2i64:$Rm)  =>  (UQSHLv2i64:v2i64 V128:v2i64:$Rn, V128:v2i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UQSHLv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 295: @18699
    GIM_Try, /*On fail goto*//*Label 296*/ 18757,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uqsub,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v8i8 333:iPTR, V64:v8i8:$Rn, V64:v8i8:$Rm)  =>  (UQSUBv8i8:v8i8 V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UQSUBv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 296: @18757
    GIM_Try, /*On fail goto*//*Label 297*/ 18815,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uqsub,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v16i8 333:iPTR, V128:v16i8:$Rn, V128:v16i8:$Rm)  =>  (UQSUBv16i8:v16i8 V128:v16i8:$Rn, V128:v16i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UQSUBv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 297: @18815
    GIM_Try, /*On fail goto*//*Label 298*/ 18873,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uqsub,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4i16 333:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm)  =>  (UQSUBv4i16:v4i16 V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UQSUBv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 298: @18873
    GIM_Try, /*On fail goto*//*Label 299*/ 18931,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uqsub,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i16 333:iPTR, V128:v8i16:$Rn, V128:v8i16:$Rm)  =>  (UQSUBv8i16:v8i16 V128:v8i16:$Rn, V128:v8i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UQSUBv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 299: @18931
    GIM_Try, /*On fail goto*//*Label 300*/ 18989,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uqsub,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i32 333:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm)  =>  (UQSUBv2i32:v2i32 V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UQSUBv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 300: @18989
    GIM_Try, /*On fail goto*//*Label 301*/ 19047,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uqsub,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 333:iPTR, V128:v4i32:$Rn, V128:v4i32:$Rm)  =>  (UQSUBv4i32:v4i32 V128:v4i32:$Rn, V128:v4i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UQSUBv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 301: @19047
    GIM_Try, /*On fail goto*//*Label 302*/ 19105,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uqsub,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2i64 333:iPTR, V128:v2i64:$Rn, V128:v2i64:$Rm)  =>  (UQSUBv2i64:v2i64 V128:v2i64:$Rn, V128:v2i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UQSUBv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 302: @19105
    GIM_Try, /*On fail goto*//*Label 303*/ 19163,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_urhadd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v8i8 336:iPTR, V64:v8i8:$Rn, V64:v8i8:$Rm)  =>  (URHADDv8i8:v8i8 V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::URHADDv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 303: @19163
    GIM_Try, /*On fail goto*//*Label 304*/ 19221,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_urhadd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v16i8 336:iPTR, V128:v16i8:$Rn, V128:v16i8:$Rm)  =>  (URHADDv16i8:v16i8 V128:v16i8:$Rn, V128:v16i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::URHADDv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 304: @19221
    GIM_Try, /*On fail goto*//*Label 305*/ 19279,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_urhadd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4i16 336:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm)  =>  (URHADDv4i16:v4i16 V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::URHADDv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 305: @19279
    GIM_Try, /*On fail goto*//*Label 306*/ 19337,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_urhadd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i16 336:iPTR, V128:v8i16:$Rn, V128:v8i16:$Rm)  =>  (URHADDv8i16:v8i16 V128:v8i16:$Rn, V128:v8i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::URHADDv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 306: @19337
    GIM_Try, /*On fail goto*//*Label 307*/ 19395,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_urhadd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i32 336:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm)  =>  (URHADDv2i32:v2i32 V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::URHADDv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 307: @19395
    GIM_Try, /*On fail goto*//*Label 308*/ 19453,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_urhadd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 336:iPTR, V128:v4i32:$Rn, V128:v4i32:$Rm)  =>  (URHADDv4i32:v4i32 V128:v4i32:$Rn, V128:v4i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::URHADDv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 308: @19453
    GIM_Try, /*On fail goto*//*Label 309*/ 19511,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_urshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v8i8 337:iPTR, V64:v8i8:$Rn, V64:v8i8:$Rm)  =>  (URSHLv8i8:v8i8 V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::URSHLv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 309: @19511
    GIM_Try, /*On fail goto*//*Label 310*/ 19569,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_urshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v16i8 337:iPTR, V128:v16i8:$Rn, V128:v16i8:$Rm)  =>  (URSHLv16i8:v16i8 V128:v16i8:$Rn, V128:v16i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::URSHLv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 310: @19569
    GIM_Try, /*On fail goto*//*Label 311*/ 19627,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_urshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4i16 337:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm)  =>  (URSHLv4i16:v4i16 V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::URSHLv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 311: @19627
    GIM_Try, /*On fail goto*//*Label 312*/ 19685,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_urshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i16 337:iPTR, V128:v8i16:$Rn, V128:v8i16:$Rm)  =>  (URSHLv8i16:v8i16 V128:v8i16:$Rn, V128:v8i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::URSHLv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 312: @19685
    GIM_Try, /*On fail goto*//*Label 313*/ 19743,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_urshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i32 337:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm)  =>  (URSHLv2i32:v2i32 V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::URSHLv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 313: @19743
    GIM_Try, /*On fail goto*//*Label 314*/ 19801,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_urshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 337:iPTR, V128:v4i32:$Rn, V128:v4i32:$Rm)  =>  (URSHLv4i32:v4i32 V128:v4i32:$Rn, V128:v4i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::URSHLv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 314: @19801
    GIM_Try, /*On fail goto*//*Label 315*/ 19859,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_urshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2i64 337:iPTR, V128:v2i64:$Rn, V128:v2i64:$Rm)  =>  (URSHLv2i64:v2i64 V128:v2i64:$Rn, V128:v2i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::URSHLv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 315: @19859
    GIM_Try, /*On fail goto*//*Label 316*/ 19917,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_ushl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v8i8 339:iPTR, V64:v8i8:$Rn, V64:v8i8:$Rm)  =>  (USHLv8i8:v8i8 V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::USHLv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 316: @19917
    GIM_Try, /*On fail goto*//*Label 317*/ 19975,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_ushl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v16i8 339:iPTR, V128:v16i8:$Rn, V128:v16i8:$Rm)  =>  (USHLv16i8:v16i8 V128:v16i8:$Rn, V128:v16i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::USHLv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 317: @19975
    GIM_Try, /*On fail goto*//*Label 318*/ 20033,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_ushl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4i16 339:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm)  =>  (USHLv4i16:v4i16 V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::USHLv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 318: @20033
    GIM_Try, /*On fail goto*//*Label 319*/ 20091,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_ushl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i16 339:iPTR, V128:v8i16:$Rn, V128:v8i16:$Rm)  =>  (USHLv8i16:v8i16 V128:v8i16:$Rn, V128:v8i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::USHLv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 319: @20091
    GIM_Try, /*On fail goto*//*Label 320*/ 20149,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_ushl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i32 339:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm)  =>  (USHLv2i32:v2i32 V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::USHLv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 320: @20149
    GIM_Try, /*On fail goto*//*Label 321*/ 20207,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_ushl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 339:iPTR, V128:v4i32:$Rn, V128:v4i32:$Rm)  =>  (USHLv4i32:v4i32 V128:v4i32:$Rn, V128:v4i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::USHLv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 321: @20207
    GIM_Try, /*On fail goto*//*Label 322*/ 20265,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_ushl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2i64 339:iPTR, V128:v2i64:$Rn, V128:v2i64:$Rm)  =>  (USHLv2i64:v2i64 V128:v2i64:$Rn, V128:v2i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::USHLv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 322: @20265
    GIM_Try, /*On fail goto*//*Label 323*/ 20323,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_sisd_fabd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:f64 352:iPTR, FPR64:f64:$Rn, FPR64:f64:$Rm)  =>  (FABD64:f64 FPR64:f64:$Rn, FPR64:f64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FABD64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 323: @20323
    GIM_Try, /*On fail goto*//*Label 324*/ 20381,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_sisd_fabd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR32RegClassID,
      // (intrinsic_wo_chain:f32 352:iPTR, FPR32:f32:$Rn, FPR32:f32:$Rm)  =>  (FABD32:f32 FPR32:f32:$Rn, FPR32:f32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FABD32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 324: @20381
    GIM_Try, /*On fail goto*//*Label 325*/ 20439,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR16RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_sisd_fabd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR16RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR16RegClassID,
      // (intrinsic_wo_chain:f16 352:iPTR, FPR16:f16:$Rn, FPR16:f16:$Rm)  =>  (FABD16:f16 FPR16:f16:$Rn, FPR16:f16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FABD16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 325: @20439
    GIM_Try, /*On fail goto*//*Label 326*/ 20497,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_facge,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:i64 206:iPTR, FPR64:f64:$Rn, FPR64:f64:$Rm)  =>  (FACGE64:i64 FPR64:f64:$Rn, FPR64:f64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FACGE64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 326: @20497
    GIM_Try, /*On fail goto*//*Label 327*/ 20555,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_facge,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR32RegClassID,
      // (intrinsic_wo_chain:i32 206:iPTR, FPR32:f32:$Rn, FPR32:f32:$Rm)  =>  (FACGE32:i32 FPR32:f32:$Rn, FPR32:f32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FACGE32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 327: @20555
    GIM_Try, /*On fail goto*//*Label 328*/ 20613,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_facgt,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:i64 207:iPTR, FPR64:f64:$Rn, FPR64:f64:$Rm)  =>  (FACGT64:i64 FPR64:f64:$Rn, FPR64:f64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FACGT64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 328: @20613
    GIM_Try, /*On fail goto*//*Label 329*/ 20671,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_facgt,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR32RegClassID,
      // (intrinsic_wo_chain:i32 207:iPTR, FPR32:f32:$Rn, FPR32:f32:$Rm)  =>  (FACGT32:i32 FPR32:f32:$Rn, FPR32:f32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FACGT32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 329: @20671
    GIM_Try, /*On fail goto*//*Label 330*/ 20729,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fmulx,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:f64 232:iPTR, FPR64:f64:$Rn, FPR64:f64:$Rm)  =>  (FMULX64:f64 FPR64:f64:$Rn, FPR64:f64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMULX64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 330: @20729
    GIM_Try, /*On fail goto*//*Label 331*/ 20787,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fmulx,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR32RegClassID,
      // (intrinsic_wo_chain:f32 232:iPTR, FPR32:f32:$Rn, FPR32:f32:$Rm)  =>  (FMULX32:f32 FPR32:f32:$Rn, FPR32:f32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMULX32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 331: @20787
    GIM_Try, /*On fail goto*//*Label 332*/ 20845,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR16RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fmulx,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR16RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR16RegClassID,
      // (intrinsic_wo_chain:f16 232:iPTR, FPR16:f16:$Rn, FPR16:f16:$Rm)  =>  (FMULX16:f16 FPR16:f16:$Rn, FPR16:f16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMULX16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 332: @20845
    GIM_Try, /*On fail goto*//*Label 333*/ 20903,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_frecps,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:f64 234:iPTR, FPR64:f64:$Rn, FPR64:f64:$Rm)  =>  (FRECPS64:f64 FPR64:f64:$Rn, FPR64:f64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FRECPS64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 333: @20903
    GIM_Try, /*On fail goto*//*Label 334*/ 20961,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_frecps,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR32RegClassID,
      // (intrinsic_wo_chain:f32 234:iPTR, FPR32:f32:$Rn, FPR32:f32:$Rm)  =>  (FRECPS32:f32 FPR32:f32:$Rn, FPR32:f32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FRECPS32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 334: @20961
    GIM_Try, /*On fail goto*//*Label 335*/ 21019,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR16RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_frecps,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR16RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR16RegClassID,
      // (intrinsic_wo_chain:f16 234:iPTR, FPR16:f16:$Rn, FPR16:f16:$Rm)  =>  (FRECPS16:f16 FPR16:f16:$Rn, FPR16:f16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FRECPS16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 335: @21019
    GIM_Try, /*On fail goto*//*Label 336*/ 21077,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_frsqrts,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:f64 238:iPTR, FPR64:f64:$Rn, FPR64:f64:$Rm)  =>  (FRSQRTS64:f64 FPR64:f64:$Rn, FPR64:f64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FRSQRTS64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 336: @21077
    GIM_Try, /*On fail goto*//*Label 337*/ 21135,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_frsqrts,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR32RegClassID,
      // (intrinsic_wo_chain:f32 238:iPTR, FPR32:f32:$Rn, FPR32:f32:$Rm)  =>  (FRSQRTS32:f32 FPR32:f32:$Rn, FPR32:f32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FRSQRTS32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 337: @21135
    GIM_Try, /*On fail goto*//*Label 338*/ 21193,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR16RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_frsqrts,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR16RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR16RegClassID,
      // (intrinsic_wo_chain:f16 238:iPTR, FPR16:f16:$Rn, FPR16:f16:$Rm)  =>  (FRSQRTS16:f16 FPR16:f16:$Rn, FPR16:f16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FRSQRTS16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 338: @21193
    GIM_Try, /*On fail goto*//*Label 339*/ 21251,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqadd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v1i64 276:iPTR, FPR64:v1i64:$Rn, FPR64:v1i64:$Rm)  =>  (SQADDv1i64:v1i64 FPR64:v1i64:$Rn, FPR64:v1i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQADDv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 339: @21251
    GIM_Try, /*On fail goto*//*Label 340*/ 21309,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqdmulh,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR32RegClassID,
      // (intrinsic_wo_chain:i32 277:iPTR, FPR32:i32:$Rn, FPR32:i32:$Rm)  =>  (SQDMULHv1i32:i32 FPR32:i32:$Rn, FPR32:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQDMULHv1i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 340: @21309
    GIM_Try, /*On fail goto*//*Label 341*/ 21367,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqrdmulh,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR32RegClassID,
      // (intrinsic_wo_chain:i32 281:iPTR, FPR32:i32:$Rn, FPR32:i32:$Rm)  =>  (SQRDMULHv1i32:i32 FPR32:i32:$Rn, FPR32:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQRDMULHv1i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 341: @21367
    GIM_Try, /*On fail goto*//*Label 342*/ 21425,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqrshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v1i64 282:iPTR, FPR64:v1i64:$Rn, FPR64:v1i64:$Rm)  =>  (SQRSHLv1i64:v1i64 FPR64:v1i64:$Rn, FPR64:v1i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQRSHLv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 342: @21425
    GIM_Try, /*On fail goto*//*Label 343*/ 21483,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v1i64 285:iPTR, FPR64:v1i64:$Rn, FPR64:v1i64:$Rm)  =>  (SQSHLv1i64:v1i64 FPR64:v1i64:$Rn, FPR64:v1i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQSHLv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 343: @21483
    GIM_Try, /*On fail goto*//*Label 344*/ 21541,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqsub,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v1i64 289:iPTR, FPR64:v1i64:$Rn, FPR64:v1i64:$Rm)  =>  (SQSUBv1i64:v1i64 FPR64:v1i64:$Rn, FPR64:v1i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQSUBv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 344: @21541
    GIM_Try, /*On fail goto*//*Label 345*/ 21599,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_srshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v1i64 293:iPTR, FPR64:v1i64:$Rn, FPR64:v1i64:$Rm)  =>  (SRSHLv1i64:v1i64 FPR64:v1i64:$Rn, FPR64:v1i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SRSHLv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 345: @21599
    GIM_Try, /*On fail goto*//*Label 346*/ 21657,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v1i64 294:iPTR, FPR64:v1i64:$Rn, FPR64:v1i64:$Rm)  =>  (SSHLv1i64:v1i64 FPR64:v1i64:$Rn, FPR64:v1i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SSHLv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 346: @21657
    GIM_Try, /*On fail goto*//*Label 347*/ 21715,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uqadd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v1i64 328:iPTR, FPR64:v1i64:$Rn, FPR64:v1i64:$Rm)  =>  (UQADDv1i64:v1i64 FPR64:v1i64:$Rn, FPR64:v1i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UQADDv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 347: @21715
    GIM_Try, /*On fail goto*//*Label 348*/ 21773,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uqrshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v1i64 329:iPTR, FPR64:v1i64:$Rn, FPR64:v1i64:$Rm)  =>  (UQRSHLv1i64:v1i64 FPR64:v1i64:$Rn, FPR64:v1i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UQRSHLv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 348: @21773
    GIM_Try, /*On fail goto*//*Label 349*/ 21831,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uqshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v1i64 331:iPTR, FPR64:v1i64:$Rn, FPR64:v1i64:$Rm)  =>  (UQSHLv1i64:v1i64 FPR64:v1i64:$Rn, FPR64:v1i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UQSHLv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 349: @21831
    GIM_Try, /*On fail goto*//*Label 350*/ 21889,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uqsub,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v1i64 333:iPTR, FPR64:v1i64:$Rn, FPR64:v1i64:$Rm)  =>  (UQSUBv1i64:v1i64 FPR64:v1i64:$Rn, FPR64:v1i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UQSUBv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 350: @21889
    GIM_Try, /*On fail goto*//*Label 351*/ 21947,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_urshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v1i64 337:iPTR, FPR64:v1i64:$Rn, FPR64:v1i64:$Rm)  =>  (URSHLv1i64:v1i64 FPR64:v1i64:$Rn, FPR64:v1i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::URSHLv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 351: @21947
    GIM_Try, /*On fail goto*//*Label 352*/ 22005,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_ushl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v1i64 339:iPTR, FPR64:v1i64:$Rn, FPR64:v1i64:$Rm)  =>  (USHLv1i64:v1i64 FPR64:v1i64:$Rn, FPR64:v1i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::USHLv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 352: @22005
    GIM_Try, /*On fail goto*//*Label 353*/ 22063,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqdmulls_scalar,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR32RegClassID,
      // (intrinsic_wo_chain:i64 279:iPTR, FPR32:i32:$Rn, FPR32:i32:$Rm)  =>  (SQDMULLi32:i64 FPR32:i32:$Rn, FPR32:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQDMULLi32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 353: @22063
    GIM_Try, /*On fail goto*//*Label 354*/ 22121,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_suqadd,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:i64 306:iPTR, FPR64:i64:$Rd, FPR64:i64:$Rn)  =>  (SUQADDv1i64:i64 FPR64:i64:$Rd, FPR64:i64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SUQADDv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 354: @22121
    GIM_Try, /*On fail goto*//*Label 355*/ 22179,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_suqadd,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR32RegClassID,
      // (intrinsic_wo_chain:i32 306:iPTR, FPR32:i32:$Rd, FPR32:i32:$Rn)  =>  (SUQADDv1i32:i32 FPR32:i32:$Rd, FPR32:i32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SUQADDv1i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 355: @22179
    GIM_Try, /*On fail goto*//*Label 356*/ 22237,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_usqadd,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:i64 341:iPTR, FPR64:i64:$Rd, FPR64:i64:$Rn)  =>  (USQADDv1i64:i64 FPR64:i64:$Rd, FPR64:i64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::USQADDv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 356: @22237
    GIM_Try, /*On fail goto*//*Label 357*/ 22295,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_usqadd,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR32RegClassID,
      // (intrinsic_wo_chain:i32 341:iPTR, FPR32:i32:$Rd, FPR32:i32:$Rn)  =>  (USQADDv1i32:i32 FPR32:i32:$Rd, FPR32:i32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::USQADDv1i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 357: @22295
    GIM_Try, /*On fail goto*//*Label 358*/ 22353,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_addhn,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i8 202:iPTR, V128:v8i16:$Rn, V128:v8i16:$Rm)  =>  (ADDHNv8i16_v8i8:v8i8 V128:v8i16:$Rn, V128:v8i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::ADDHNv8i16_v8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 358: @22353
    GIM_Try, /*On fail goto*//*Label 359*/ 22411,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_addhn,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i16 202:iPTR, V128:v4i32:$Rn, V128:v4i32:$Rm)  =>  (ADDHNv4i32_v4i16:v4i16 V128:v4i32:$Rn, V128:v4i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::ADDHNv4i32_v4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 359: @22411
    GIM_Try, /*On fail goto*//*Label 360*/ 22469,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_addhn,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2i32 202:iPTR, V128:v2i64:$Rn, V128:v2i64:$Rm)  =>  (ADDHNv2i64_v2i32:v2i32 V128:v2i64:$Rn, V128:v2i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::ADDHNv2i64_v2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 360: @22469
    GIM_Try, /*On fail goto*//*Label 361*/ 22527,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_subhn,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i8 305:iPTR, V128:v8i16:$Rn, V128:v8i16:$Rm)  =>  (SUBHNv8i16_v8i8:v8i8 V128:v8i16:$Rn, V128:v8i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SUBHNv8i16_v8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 361: @22527
    GIM_Try, /*On fail goto*//*Label 362*/ 22585,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_subhn,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i16 305:iPTR, V128:v4i32:$Rn, V128:v4i32:$Rm)  =>  (SUBHNv4i32_v4i16:v4i16 V128:v4i32:$Rn, V128:v4i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SUBHNv4i32_v4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 362: @22585
    GIM_Try, /*On fail goto*//*Label 363*/ 22643,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_subhn,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2i32 305:iPTR, V128:v2i64:$Rn, V128:v2i64:$Rm)  =>  (SUBHNv2i64_v2i32:v2i32 V128:v2i64:$Rn, V128:v2i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SUBHNv2i64_v2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 363: @22643
    GIM_Try, /*On fail goto*//*Label 364*/ 22701,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_raddhn,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i8 254:iPTR, V128:v8i16:$Rn, V128:v8i16:$Rm)  =>  (RADDHNv8i16_v8i8:v8i8 V128:v8i16:$Rn, V128:v8i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::RADDHNv8i16_v8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 364: @22701
    GIM_Try, /*On fail goto*//*Label 365*/ 22759,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_raddhn,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i16 254:iPTR, V128:v4i32:$Rn, V128:v4i32:$Rm)  =>  (RADDHNv4i32_v4i16:v4i16 V128:v4i32:$Rn, V128:v4i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::RADDHNv4i32_v4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 365: @22759
    GIM_Try, /*On fail goto*//*Label 366*/ 22817,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_raddhn,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2i32 254:iPTR, V128:v2i64:$Rn, V128:v2i64:$Rm)  =>  (RADDHNv2i64_v2i32:v2i32 V128:v2i64:$Rn, V128:v2i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::RADDHNv2i64_v2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 366: @22817
    GIM_Try, /*On fail goto*//*Label 367*/ 22875,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_rsubhn,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i8 257:iPTR, V128:v8i16:$Rn, V128:v8i16:$Rm)  =>  (RSUBHNv8i16_v8i8:v8i8 V128:v8i16:$Rn, V128:v8i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::RSUBHNv8i16_v8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 367: @22875
    GIM_Try, /*On fail goto*//*Label 368*/ 22933,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_rsubhn,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i16 257:iPTR, V128:v4i32:$Rn, V128:v4i32:$Rm)  =>  (RSUBHNv4i32_v4i16:v4i16 V128:v4i32:$Rn, V128:v4i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::RSUBHNv4i32_v4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 368: @22933
    GIM_Try, /*On fail goto*//*Label 369*/ 22991,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_rsubhn,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2i32 257:iPTR, V128:v2i64:$Rn, V128:v2i64:$Rm)  =>  (RSUBHNv2i64_v2i32:v2i32 V128:v2i64:$Rn, V128:v2i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::RSUBHNv2i64_v2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 369: @22991
    GIM_Try, /*On fail goto*//*Label 370*/ 23049,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_pmull,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v8i16 252:iPTR, V64:v8i8:$Rn, V64:v8i8:$Rm)  =>  (PMULLv8i8:v8i16 V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::PMULLv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 370: @23049
    GIM_Try, /*On fail goto*//*Label 371*/ 23107,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_smull,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v8i16 274:iPTR, V64:v8i8:$Rn, V64:v8i8:$Rm)  =>  (SMULLv8i8_v8i16:v8i16 V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SMULLv8i8_v8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 371: @23107
    GIM_Try, /*On fail goto*//*Label 372*/ 23165,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_smull,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4i32 274:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm)  =>  (SMULLv4i16_v4i32:v4i32 V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SMULLv4i16_v4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 372: @23165
    GIM_Try, /*On fail goto*//*Label 373*/ 23223,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_smull,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i64 274:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm)  =>  (SMULLv2i32_v2i64:v2i64 V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SMULLv2i32_v2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 373: @23223
    GIM_Try, /*On fail goto*//*Label 374*/ 23281,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqdmull,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4i32 278:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm)  =>  (SQDMULLv4i16_v4i32:v4i32 V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQDMULLv4i16_v4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 374: @23281
    GIM_Try, /*On fail goto*//*Label 375*/ 23339,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqdmull,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i64 278:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm)  =>  (SQDMULLv2i32_v2i64:v2i64 V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQDMULLv2i32_v2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 375: @23339
    GIM_Try, /*On fail goto*//*Label 376*/ 23397,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_umull,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v8i16 327:iPTR, V64:v8i8:$Rn, V64:v8i8:$Rm)  =>  (UMULLv8i8_v8i16:v8i16 V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UMULLv8i8_v8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 376: @23397
    GIM_Try, /*On fail goto*//*Label 377*/ 23455,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_umull,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4i32 327:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm)  =>  (UMULLv4i16_v4i32:v4i32 V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UMULLv4i16_v4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 377: @23455
    GIM_Try, /*On fail goto*//*Label 378*/ 23513,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_umull,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i64 327:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm)  =>  (UMULLv2i32_v2i64:v2i64 V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UMULLv2i32_v2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 378: @23513
    GIM_Try, /*On fail goto*//*Label 379*/ 23571,
      GIM_CheckFeatures, GIFBS_HasCrypto,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_crypto_aese,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v16i8 180:iPTR, V128:v16i8:$Rd, V128:v16i8:$Rn)  =>  (AESErr:v16i8 V128:v16i8:$Rd, V128:v16i8:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::AESErr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 379: @23571
    GIM_Try, /*On fail goto*//*Label 380*/ 23629,
      GIM_CheckFeatures, GIFBS_HasCrypto,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_crypto_aesd,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v16i8 179:iPTR, V128:v16i8:$Rd, V128:v16i8:$Rn)  =>  (AESDrr:v16i8 V128:v16i8:$Rd, V128:v16i8:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::AESDrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 380: @23629
    GIM_Try, /*On fail goto*//*Label 381*/ 23687,
      GIM_CheckFeatures, GIFBS_HasCrypto,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_crypto_sha1su1,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 188:iPTR, V128:v4i32:$Rd, V128:v4i32:$Rn)  =>  (SHA1SU1rr:v4i32 V128:v4i32:$Rd, V128:v4i32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SHA1SU1rr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 381: @23687
    GIM_Try, /*On fail goto*//*Label 382*/ 23745,
      GIM_CheckFeatures, GIFBS_HasCrypto,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_crypto_sha256su0,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 191:iPTR, V128:v4i32:$Rd, V128:v4i32:$Rn)  =>  (SHA256SU0rr:v4i32 V128:v4i32:$Rd, V128:v4i32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SHA256SU0rr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 382: @23745
    GIM_Try, /*On fail goto*//*Label 383*/ 23803,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_sisd_fabd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v1f64 352:iPTR, FPR64:v1f64:$Rn, FPR64:v1f64:$Rm)  =>  (FABD64:v1f64 FPR64:v1f64:$Rn, FPR64:v1f64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FABD64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 383: @23803
    GIM_Try, /*On fail goto*//*Label 384*/ 23861,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_facge,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v1i64 206:iPTR, FPR64:v1f64:$Rn, FPR64:v1f64:$Rm)  =>  (FACGE64:v1i64 FPR64:v1f64:$Rn, FPR64:v1f64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FACGE64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 384: @23861
    GIM_Try, /*On fail goto*//*Label 385*/ 23919,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_facgt,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v1i64 207:iPTR, FPR64:v1f64:$Rn, FPR64:v1f64:$Rm)  =>  (FACGT64:v1i64 FPR64:v1f64:$Rn, FPR64:v1f64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FACGT64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 385: @23919
    GIM_Try, /*On fail goto*//*Label 386*/ 23977,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fmulx,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v1f64 232:iPTR, FPR64:v1f64:$Rn, FPR64:v1f64:$Rm)  =>  (FMULX64:v1f64 FPR64:v1f64:$Rn, FPR64:v1f64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMULX64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 386: @23977
    GIM_Try, /*On fail goto*//*Label 387*/ 24035,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_frecps,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v1f64 234:iPTR, FPR64:v1f64:$Rn, FPR64:v1f64:$Rm)  =>  (FRECPS64:v1f64 FPR64:v1f64:$Rn, FPR64:v1f64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FRECPS64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 387: @24035
    GIM_Try, /*On fail goto*//*Label 388*/ 24093,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_frsqrts,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v1f64 238:iPTR, FPR64:v1f64:$Rn, FPR64:v1f64:$Rm)  =>  (FRSQRTS64:v1f64 FPR64:v1f64:$Rn, FPR64:v1f64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FRSQRTS64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 388: @24093
    GIM_Try, /*On fail goto*//*Label 389*/ 24151,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqadd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:i64 276:iPTR, FPR64:i64:$Rn, FPR64:i64:$Rm)  =>  (SQADDv1i64:i64 FPR64:i64:$Rn, FPR64:i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQADDv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 389: @24151
    GIM_Try, /*On fail goto*//*Label 390*/ 24209,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqadd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR32RegClassID,
      // (intrinsic_wo_chain:i32 276:iPTR, FPR32:i32:$Rn, FPR32:i32:$Rm)  =>  (SQADDv1i32:i32 FPR32:i32:$Rn, FPR32:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQADDv1i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 390: @24209
    GIM_Try, /*On fail goto*//*Label 391*/ 24267,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqrshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:i64 282:iPTR, FPR64:i64:$Rn, FPR64:i64:$Rm)  =>  (SQRSHLv1i64:i64 FPR64:i64:$Rn, FPR64:i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQRSHLv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 391: @24267
    GIM_Try, /*On fail goto*//*Label 392*/ 24325,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqrshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR32RegClassID,
      // (intrinsic_wo_chain:i32 282:iPTR, FPR32:i32:$Rn, FPR32:i32:$Rm)  =>  (SQRSHLv1i32:i32 FPR32:i32:$Rn, FPR32:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQRSHLv1i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 392: @24325
    GIM_Try, /*On fail goto*//*Label 393*/ 24383,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:i64 285:iPTR, FPR64:i64:$Rn, FPR64:i64:$Rm)  =>  (SQSHLv1i64:i64 FPR64:i64:$Rn, FPR64:i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQSHLv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 393: @24383
    GIM_Try, /*On fail goto*//*Label 394*/ 24441,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR32RegClassID,
      // (intrinsic_wo_chain:i32 285:iPTR, FPR32:i32:$Rn, FPR32:i32:$Rm)  =>  (SQSHLv1i32:i32 FPR32:i32:$Rn, FPR32:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQSHLv1i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 394: @24441
    GIM_Try, /*On fail goto*//*Label 395*/ 24499,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqsub,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:i64 289:iPTR, FPR64:i64:$Rn, FPR64:i64:$Rm)  =>  (SQSUBv1i64:i64 FPR64:i64:$Rn, FPR64:i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQSUBv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 395: @24499
    GIM_Try, /*On fail goto*//*Label 396*/ 24557,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqsub,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR32RegClassID,
      // (intrinsic_wo_chain:i32 289:iPTR, FPR32:i32:$Rn, FPR32:i32:$Rm)  =>  (SQSUBv1i32:i32 FPR32:i32:$Rn, FPR32:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQSUBv1i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 396: @24557
    GIM_Try, /*On fail goto*//*Label 397*/ 24615,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_suqadd,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v1i64 306:iPTR, FPR64:v1i64:$Rd, FPR64:v1i64:$Rn)  =>  (SUQADDv1i64:v1i64 FPR64:v1i64:$Rd, FPR64:v1i64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SUQADDv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 397: @24615
    GIM_Try, /*On fail goto*//*Label 398*/ 24673,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uqadd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:i64 328:iPTR, FPR64:i64:$Rn, FPR64:i64:$Rm)  =>  (UQADDv1i64:i64 FPR64:i64:$Rn, FPR64:i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UQADDv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 398: @24673
    GIM_Try, /*On fail goto*//*Label 399*/ 24731,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uqadd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR32RegClassID,
      // (intrinsic_wo_chain:i32 328:iPTR, FPR32:i32:$Rn, FPR32:i32:$Rm)  =>  (UQADDv1i32:i32 FPR32:i32:$Rn, FPR32:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UQADDv1i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 399: @24731
    GIM_Try, /*On fail goto*//*Label 400*/ 24789,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uqrshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:i64 329:iPTR, FPR64:i64:$Rn, FPR64:i64:$Rm)  =>  (UQRSHLv1i64:i64 FPR64:i64:$Rn, FPR64:i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UQRSHLv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 400: @24789
    GIM_Try, /*On fail goto*//*Label 401*/ 24847,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uqrshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR32RegClassID,
      // (intrinsic_wo_chain:i32 329:iPTR, FPR32:i32:$Rn, FPR32:i32:$Rm)  =>  (UQRSHLv1i32:i32 FPR32:i32:$Rn, FPR32:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UQRSHLv1i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 401: @24847
    GIM_Try, /*On fail goto*//*Label 402*/ 24905,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uqshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:i64 331:iPTR, FPR64:i64:$Rn, FPR64:i64:$Rm)  =>  (UQSHLv1i64:i64 FPR64:i64:$Rn, FPR64:i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UQSHLv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 402: @24905
    GIM_Try, /*On fail goto*//*Label 403*/ 24963,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uqshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR32RegClassID,
      // (intrinsic_wo_chain:i32 331:iPTR, FPR32:i32:$Rn, FPR32:i32:$Rm)  =>  (UQSHLv1i32:i32 FPR32:i32:$Rn, FPR32:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UQSHLv1i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 403: @24963
    GIM_Try, /*On fail goto*//*Label 404*/ 25021,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uqsub,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:i64 333:iPTR, FPR64:i64:$Rn, FPR64:i64:$Rm)  =>  (UQSUBv1i64:i64 FPR64:i64:$Rn, FPR64:i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UQSUBv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 404: @25021
    GIM_Try, /*On fail goto*//*Label 405*/ 25079,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uqsub,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR32RegClassID,
      // (intrinsic_wo_chain:i32 333:iPTR, FPR32:i32:$Rn, FPR32:i32:$Rm)  =>  (UQSUBv1i32:i32 FPR32:i32:$Rn, FPR32:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UQSUBv1i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 405: @25079
    GIM_Try, /*On fail goto*//*Label 406*/ 25137,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_usqadd,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v1i64 341:iPTR, FPR64:v1i64:$Rd, FPR64:v1i64:$Rn)  =>  (USQADDv1i64:v1i64 FPR64:v1i64:$Rd, FPR64:v1i64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::USQADDv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 406: @25137
    GIM_Try, /*On fail goto*//*Label 407*/ 25193,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_udiv,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::GPR32RegClassID,
      // (intrinsic_wo_chain:i32 358:iPTR, GPR32:i32:$Rn, GPR32:i32:$Rm)  =>  (UDIVWr:i32 GPR32:i32:$Rn, GPR32:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UDIVWr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 407: @25193
    GIM_Try, /*On fail goto*//*Label 408*/ 25249,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_udiv,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::GPR64RegClassID,
      // (intrinsic_wo_chain:i64 358:iPTR, GPR64:i64:$Rn, GPR64:i64:$Rm)  =>  (UDIVXr:i64 GPR64:i64:$Rn, GPR64:i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UDIVXr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 408: @25249
    GIM_Try, /*On fail goto*//*Label 409*/ 25305,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_sdiv,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::GPR32RegClassID,
      // (intrinsic_wo_chain:i32 351:iPTR, GPR32:i32:$Rn, GPR32:i32:$Rm)  =>  (SDIVWr:i32 GPR32:i32:$Rn, GPR32:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SDIVWr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 409: @25305
    GIM_Try, /*On fail goto*//*Label 410*/ 25361,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_sdiv,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::GPR64RegClassID,
      // (intrinsic_wo_chain:i64 351:iPTR, GPR64:i64:$Rn, GPR64:i64:$Rm)  =>  (SDIVXr:i64 GPR64:i64:$Rn, GPR64:i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SDIVXr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 410: @25361
    GIM_Try, /*On fail goto*//*Label 411*/ 25417,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fabd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v1f64 205:iPTR, FPR64:v1f64:$Rn, FPR64:v1f64:$Rm)  =>  (FABD64:v1f64 FPR64:v1f64:$Rn, FPR64:v1f64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FABD64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 411: @25417
    GIM_Try, /*On fail goto*//*Label 412*/ 25473,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_pmull64,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v16i8 253:iPTR, V64:i64:$Rn, V64:i64:$Rm)  =>  (PMULLv1i64:v16i8 V64:i64:$Rn, V64:i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::PMULLv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 412: @25473
    GIM_Try, /*On fail goto*//*Label 413*/ 25529,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_tbl1,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Ri
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v8i8 307:iPTR, VecListOne128:v16i8:$Rn, V64:v8i8:$Ri)  =>  (TBLv8i8One:v8i8 VecListOne128:v16i8:$Rn, V64:v8i8:$Ri)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::TBLv8i8One,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Ri
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 413: @25529
    GIM_Try, /*On fail goto*//*Label 414*/ 25585,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_tbl1,
      // MIs[0] Ri
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v16i8 307:iPTR, V128:v16i8:$Ri, V128:v16i8:$Rn)  =>  (TBLv16i8One:v16i8 V128:v16i8:$Ri, V128:v16i8:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::TBLv16i8One,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Ri
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 414: @25585
    GIM_Try, /*On fail goto*//*Label 415*/ 25641,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:i64 294:iPTR, FPR64:i64:$Rn, FPR64:i64:$Rm)  =>  (SSHLv1i64:i64 FPR64:i64:$Rn, FPR64:i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SSHLv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 415: @25641
    GIM_Try, /*On fail goto*//*Label 416*/ 25697,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_ushl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:i64 339:iPTR, FPR64:i64:$Rn, FPR64:i64:$Rm)  =>  (USHLv1i64:i64 FPR64:i64:$Rn, FPR64:i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::USHLv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 416: @25697
    GIM_Try, /*On fail goto*//*Label 417*/ 25753,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_srshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:i64 293:iPTR, FPR64:i64:$Rn, FPR64:i64:$Rm)  =>  (SRSHLv1i64:i64 FPR64:i64:$Rn, FPR64:i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SRSHLv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 417: @25753
    GIM_Try, /*On fail goto*//*Label 418*/ 25809,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_urshl,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:i64 337:iPTR, FPR64:i64:$Rn, FPR64:i64:$Rm)  =>  (URSHLv1i64:i64 FPR64:i64:$Rn, FPR64:i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::URSHLv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 418: @25809
    GIM_Try, /*On fail goto*//*Label 419*/ 25861,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32spRegClassID,
      // MIs[0] imm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckComplexPattern, /*MI*/0, /*Op*/1, /*Renderer*/0, GICP_gi_addsub_shifted_imm32,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::GPR32spRegClassID,
      // (add:i32 addsub_shifted_imm32:i32:$imm, GPR32sp:i32:$Rn)  =>  (ADDWri:i32 GPR32sp:i32:$Rn, addsub_shifted_imm32:i32:$imm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::ADDWri,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_ComplexRenderer, /*InsnID*/0, /*RendererID*/0,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 419: @25861
    GIM_Try, /*On fail goto*//*Label 420*/ 25913,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64spRegClassID,
      // MIs[0] imm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckComplexPattern, /*MI*/0, /*Op*/1, /*Renderer*/0, GICP_gi_addsub_shifted_imm64,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::GPR64spRegClassID,
      // (add:i64 addsub_shifted_imm64:i64:$imm, GPR64sp:i64:$Rn)  =>  (ADDXri:i64 GPR64sp:i64:$Rn, addsub_shifted_imm64:i64:$imm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::ADDXri,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_ComplexRenderer, /*InsnID*/0, /*RendererID*/0,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 420: @25913
    GIM_Try, /*On fail goto*//*Label 421*/ 26007,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/0, /*OpIdx*/2, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_SEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_SEXT,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[2] Rm
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (add:v8i16 (sext:v8i16 V64:v8i8:$Rn), (sext:v8i16 V64:v8i8:$Rm))  =>  (SADDLv8i8_v8i16:v8i16 V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SADDLv8i8_v8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 421: @26007
    GIM_Try, /*On fail goto*//*Label 422*/ 26101,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/0, /*OpIdx*/2, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_SEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_SEXT,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[2] Rm
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (add:v4i32 (sext:v4i32 V64:v4i16:$Rn), (sext:v4i32 V64:v4i16:$Rm))  =>  (SADDLv4i16_v4i32:v4i32 V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SADDLv4i16_v4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 422: @26101
    GIM_Try, /*On fail goto*//*Label 423*/ 26195,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/0, /*OpIdx*/2, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_SEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_SEXT,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[2] Rm
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (add:v2i64 (sext:v2i64 V64:v2i32:$Rn), (sext:v2i64 V64:v2i32:$Rm))  =>  (SADDLv2i32_v2i64:v2i64 V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SADDLv2i32_v2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 423: @26195
    GIM_Try, /*On fail goto*//*Label 424*/ 26289,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/0, /*OpIdx*/2, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_ZEXT,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[2] Rm
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (add:v8i16 (zext:v8i16 V64:v8i8:$Rn), (zext:v8i16 V64:v8i8:$Rm))  =>  (UADDLv8i8_v8i16:v8i16 V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UADDLv8i8_v8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 424: @26289
    GIM_Try, /*On fail goto*//*Label 425*/ 26383,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/0, /*OpIdx*/2, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_ZEXT,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[2] Rm
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (add:v4i32 (zext:v4i32 V64:v4i16:$Rn), (zext:v4i32 V64:v4i16:$Rm))  =>  (UADDLv4i16_v4i32:v4i32 V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UADDLv4i16_v4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 425: @26383
    GIM_Try, /*On fail goto*//*Label 426*/ 26477,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/0, /*OpIdx*/2, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_ZEXT,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[2] Rm
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (add:v2i64 (zext:v2i64 V64:v2i32:$Rn), (zext:v2i64 V64:v2i32:$Rm))  =>  (UADDLv2i32_v2i64:v2i64 V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UADDLv2i32_v2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 426: @26477
    GIM_Try, /*On fail goto*//*Label 427*/ 26601,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/1, /*OpIdx*/1, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/3, /*MI*/1, /*OpIdx*/2, // MIs[3]
      GIM_CheckNumOperands, /*MI*/3, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Operand 1
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_SEXT,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[2] Rn
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // MIs[1] Operand 2
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/3, TargetOpcode::G_SEXT,
      // MIs[3] Operand 0
      GIM_CheckType, /*MI*/3, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[3] Rm
      GIM_CheckType, /*MI*/3, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/3, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Ra
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::GPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      GIM_CheckIsSafeToFold, /*InsnID*/3,
      // (add:i64 (mul:i64 (sext:i64 GPR32:i32:$Rn), (sext:i64 GPR32:i32:$Rm)), GPR64:i64:$Ra)  =>  (SMADDLrrr:i64 GPR32:i32:$Rn, GPR32:i32:$Rm, GPR64:i64:$Ra)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SMADDLrrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/3, /*OpIdx*/1, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Ra
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 427: @26601
    GIM_Try, /*On fail goto*//*Label 428*/ 26725,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/1, /*OpIdx*/1, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/3, /*MI*/1, /*OpIdx*/2, // MIs[3]
      GIM_CheckNumOperands, /*MI*/3, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Operand 1
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_ZEXT,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[2] Rn
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // MIs[1] Operand 2
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/3, TargetOpcode::G_ZEXT,
      // MIs[3] Operand 0
      GIM_CheckType, /*MI*/3, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[3] Rm
      GIM_CheckType, /*MI*/3, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/3, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Ra
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::GPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      GIM_CheckIsSafeToFold, /*InsnID*/3,
      // (add:i64 (mul:i64 (zext:i64 GPR32:i32:$Rn), (zext:i64 GPR32:i32:$Rm)), GPR64:i64:$Ra)  =>  (UMADDLrrr:i64 GPR32:i32:$Rn, GPR32:i32:$Rm, GPR64:i64:$Ra)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UMADDLrrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/3, /*OpIdx*/1, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Ra
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 428: @26725
    GIM_Try, /*On fail goto*//*Label 429*/ 26803,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s16,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_saddlp,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v4i16 (intrinsic_wo_chain:v4i16 259:iPTR, V64:v8i8:$Rn), V64:v4i16:$Rd)  =>  (SADALPv8i8_v4i16:v4i16 V64:v4i16:$Rd, V64:v8i8:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SADALPv8i8_v4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 429: @26803
    GIM_Try, /*On fail goto*//*Label 430*/ 26881,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_saddlp,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v8i16 (intrinsic_wo_chain:v8i16 259:iPTR, V128:v16i8:$Rn), V128:v8i16:$Rd)  =>  (SADALPv16i8_v8i16:v8i16 V128:v8i16:$Rd, V128:v16i8:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SADALPv16i8_v8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 430: @26881
    GIM_Try, /*On fail goto*//*Label 431*/ 26959,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_saddlp,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v2i32 (intrinsic_wo_chain:v2i32 259:iPTR, V64:v4i16:$Rn), V64:v2i32:$Rd)  =>  (SADALPv4i16_v2i32:v2i32 V64:v2i32:$Rd, V64:v4i16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SADALPv4i16_v2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 431: @26959
    GIM_Try, /*On fail goto*//*Label 432*/ 27037,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_saddlp,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v4i32 (intrinsic_wo_chain:v4i32 259:iPTR, V128:v8i16:$Rn), V128:v4i32:$Rd)  =>  (SADALPv8i16_v4i32:v4i32 V128:v4i32:$Rd, V128:v8i16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SADALPv8i16_v4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 432: @27037
    GIM_Try, /*On fail goto*//*Label 433*/ 27115,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_saddlp,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v1i64 (intrinsic_wo_chain:v1i64 259:iPTR, V64:v2i32:$Rn), V64:v1i64:$Rd)  =>  (SADALPv2i32_v1i64:v1i64 V64:v1i64:$Rd, V64:v2i32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SADALPv2i32_v1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 433: @27115
    GIM_Try, /*On fail goto*//*Label 434*/ 27193,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_saddlp,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v2i64 (intrinsic_wo_chain:v2i64 259:iPTR, V128:v4i32:$Rn), V128:v2i64:$Rd)  =>  (SADALPv4i32_v2i64:v2i64 V128:v2i64:$Rd, V128:v4i32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SADALPv4i32_v2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 434: @27193
    GIM_Try, /*On fail goto*//*Label 435*/ 27271,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s16,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_uaddlp,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v4i16 (intrinsic_wo_chain:v4i16 316:iPTR, V64:v8i8:$Rn), V64:v4i16:$Rd)  =>  (UADALPv8i8_v4i16:v4i16 V64:v4i16:$Rd, V64:v8i8:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UADALPv8i8_v4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 435: @27271
    GIM_Try, /*On fail goto*//*Label 436*/ 27349,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_uaddlp,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v8i16 (intrinsic_wo_chain:v8i16 316:iPTR, V128:v16i8:$Rn), V128:v8i16:$Rd)  =>  (UADALPv16i8_v8i16:v8i16 V128:v8i16:$Rd, V128:v16i8:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UADALPv16i8_v8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 436: @27349
    GIM_Try, /*On fail goto*//*Label 437*/ 27427,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_uaddlp,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v2i32 (intrinsic_wo_chain:v2i32 316:iPTR, V64:v4i16:$Rn), V64:v2i32:$Rd)  =>  (UADALPv4i16_v2i32:v2i32 V64:v2i32:$Rd, V64:v4i16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UADALPv4i16_v2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 437: @27427
    GIM_Try, /*On fail goto*//*Label 438*/ 27505,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_uaddlp,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v4i32 (intrinsic_wo_chain:v4i32 316:iPTR, V128:v8i16:$Rn), V128:v4i32:$Rd)  =>  (UADALPv8i16_v4i32:v4i32 V128:v4i32:$Rd, V128:v8i16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UADALPv8i16_v4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 438: @27505
    GIM_Try, /*On fail goto*//*Label 439*/ 27583,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_uaddlp,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v1i64 (intrinsic_wo_chain:v1i64 316:iPTR, V64:v2i32:$Rn), V64:v1i64:$Rd)  =>  (UADALPv2i32_v1i64:v1i64 V64:v1i64:$Rd, V64:v2i32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UADALPv2i32_v1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 439: @27583
    GIM_Try, /*On fail goto*//*Label 440*/ 27661,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_uaddlp,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v2i64 (intrinsic_wo_chain:v2i64 316:iPTR, V128:v4i32:$Rn), V128:v2i64:$Rd)  =>  (UADALPv4i32_v2i64:v2i64 V128:v2i64:$Rd, V128:v4i32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UADALPv4i32_v2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 440: @27661
    GIM_Try, /*On fail goto*//*Label 441*/ 27747,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s8,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v8i8 (mul:v8i8 V64:v8i8:$Rn, V64:v8i8:$Rm), V64:v8i8:$Rd)  =>  (MLAv8i8:v8i8 V64:v8i8:$Rd, V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::MLAv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 441: @27747
    GIM_Try, /*On fail goto*//*Label 442*/ 27833,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v16s8,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v16i8 (mul:v16i8 V128:v16i8:$Rn, V128:v16i8:$Rm), V128:v16i8:$Rd)  =>  (MLAv16i8:v16i8 V128:v16i8:$Rd, V128:v16i8:$Rn, V128:v16i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::MLAv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 442: @27833
    GIM_Try, /*On fail goto*//*Label 443*/ 27919,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s16,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v4i16 (mul:v4i16 V64:v4i16:$Rn, V64:v4i16:$Rm), V64:v4i16:$Rd)  =>  (MLAv4i16:v4i16 V64:v4i16:$Rd, V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::MLAv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 443: @27919
    GIM_Try, /*On fail goto*//*Label 444*/ 28005,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v8i16 (mul:v8i16 V128:v8i16:$Rn, V128:v8i16:$Rm), V128:v8i16:$Rd)  =>  (MLAv8i16:v8i16 V128:v8i16:$Rd, V128:v8i16:$Rn, V128:v8i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::MLAv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 444: @28005
    GIM_Try, /*On fail goto*//*Label 445*/ 28091,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s32,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v2i32 (mul:v2i32 V64:v2i32:$Rn, V64:v2i32:$Rm), V64:v2i32:$Rd)  =>  (MLAv2i32:v2i32 V64:v2i32:$Rd, V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::MLAv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 445: @28091
    GIM_Try, /*On fail goto*//*Label 446*/ 28177,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v4i32 (mul:v4i32 V128:v4i32:$Rn, V128:v4i32:$Rm), V128:v4i32:$Rd)  =>  (MLAv4i32:v4i32 V128:v4i32:$Rd, V128:v4i32:$Rn, V128:v4i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::MLAv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 446: @28177
    GIM_Try, /*On fail goto*//*Label 447*/ 28267,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s8,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_sabd,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v8i8 (intrinsic_wo_chain:v8i8 258:iPTR, V64:v8i8:$Rn, V64:v8i8:$Rm), V64:v8i8:$Rd)  =>  (SABAv8i8:v8i8 V64:v8i8:$Rd, V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SABAv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 447: @28267
    GIM_Try, /*On fail goto*//*Label 448*/ 28357,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v16s8,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_sabd,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v16i8 (intrinsic_wo_chain:v16i8 258:iPTR, V128:v16i8:$Rn, V128:v16i8:$Rm), V128:v16i8:$Rd)  =>  (SABAv16i8:v16i8 V128:v16i8:$Rd, V128:v16i8:$Rn, V128:v16i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SABAv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 448: @28357
    GIM_Try, /*On fail goto*//*Label 449*/ 28447,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s16,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_sabd,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v4i16 (intrinsic_wo_chain:v4i16 258:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm), V64:v4i16:$Rd)  =>  (SABAv4i16:v4i16 V64:v4i16:$Rd, V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SABAv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 449: @28447
    GIM_Try, /*On fail goto*//*Label 450*/ 28537,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_sabd,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v8i16 (intrinsic_wo_chain:v8i16 258:iPTR, V128:v8i16:$Rn, V128:v8i16:$Rm), V128:v8i16:$Rd)  =>  (SABAv8i16:v8i16 V128:v8i16:$Rd, V128:v8i16:$Rn, V128:v8i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SABAv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 450: @28537
    GIM_Try, /*On fail goto*//*Label 451*/ 28627,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_sabd,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v2i32 (intrinsic_wo_chain:v2i32 258:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm), V64:v2i32:$Rd)  =>  (SABAv2i32:v2i32 V64:v2i32:$Rd, V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SABAv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 451: @28627
    GIM_Try, /*On fail goto*//*Label 452*/ 28717,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_sabd,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v4i32 (intrinsic_wo_chain:v4i32 258:iPTR, V128:v4i32:$Rn, V128:v4i32:$Rm), V128:v4i32:$Rd)  =>  (SABAv4i32:v4i32 V128:v4i32:$Rd, V128:v4i32:$Rn, V128:v4i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SABAv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 452: @28717
    GIM_Try, /*On fail goto*//*Label 453*/ 28807,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s8,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_uabd,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v8i8 (intrinsic_wo_chain:v8i8 315:iPTR, V64:v8i8:$Rn, V64:v8i8:$Rm), V64:v8i8:$Rd)  =>  (UABAv8i8:v8i8 V64:v8i8:$Rd, V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UABAv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 453: @28807
    GIM_Try, /*On fail goto*//*Label 454*/ 28897,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v16s8,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_uabd,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v16i8 (intrinsic_wo_chain:v16i8 315:iPTR, V128:v16i8:$Rn, V128:v16i8:$Rm), V128:v16i8:$Rd)  =>  (UABAv16i8:v16i8 V128:v16i8:$Rd, V128:v16i8:$Rn, V128:v16i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UABAv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 454: @28897
    GIM_Try, /*On fail goto*//*Label 455*/ 28987,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s16,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_uabd,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v4i16 (intrinsic_wo_chain:v4i16 315:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm), V64:v4i16:$Rd)  =>  (UABAv4i16:v4i16 V64:v4i16:$Rd, V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UABAv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 455: @28987
    GIM_Try, /*On fail goto*//*Label 456*/ 29077,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_uabd,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v8i16 (intrinsic_wo_chain:v8i16 315:iPTR, V128:v8i16:$Rn, V128:v8i16:$Rm), V128:v8i16:$Rd)  =>  (UABAv8i16:v8i16 V128:v8i16:$Rd, V128:v8i16:$Rn, V128:v8i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UABAv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 456: @29077
    GIM_Try, /*On fail goto*//*Label 457*/ 29167,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_uabd,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v2i32 (intrinsic_wo_chain:v2i32 315:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm), V64:v2i32:$Rd)  =>  (UABAv2i32:v2i32 V64:v2i32:$Rd, V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UABAv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 457: @29167
    GIM_Try, /*On fail goto*//*Label 458*/ 29257,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_uabd,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v4i32 (intrinsic_wo_chain:v4i32 315:iPTR, V128:v4i32:$Rn, V128:v4i32:$Rm), V128:v4i32:$Rd)  =>  (UABAv4i32:v4i32 V128:v4i32:$Rd, V128:v4i32:$Rn, V128:v4i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UABAv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 458: @29257
    GIM_Try, /*On fail goto*//*Label 459*/ 29367,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/1, /*OpIdx*/1, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Operand 1
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_INTRINSIC,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v8s8,
      // MIs[2] Operand 1
      GIM_CheckIntrinsicID, /*MI*/2, /*Op*/1, Intrinsic::aarch64_neon_sabd,
      // MIs[2] Rn
      GIM_CheckType, /*MI*/2, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[2] Rm
      GIM_CheckType, /*MI*/2, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 258:iPTR, V64:v8i8:$Rn, V64:v8i8:$Rm)), V128:v8i16:$Rd)  =>  (SABALv8i8_v8i16:v8i16 V128:v8i16:$Rd, V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SABALv8i8_v8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 459: @29367
    GIM_Try, /*On fail goto*//*Label 460*/ 29477,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/1, /*OpIdx*/1, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Operand 1
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_INTRINSIC,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v4s16,
      // MIs[2] Operand 1
      GIM_CheckIntrinsicID, /*MI*/2, /*Op*/1, Intrinsic::aarch64_neon_sabd,
      // MIs[2] Rn
      GIM_CheckType, /*MI*/2, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[2] Rm
      GIM_CheckType, /*MI*/2, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 258:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm)), V128:v4i32:$Rd)  =>  (SABALv4i16_v4i32:v4i32 V128:v4i32:$Rd, V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SABALv4i16_v4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 460: @29477
    GIM_Try, /*On fail goto*//*Label 461*/ 29587,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/1, /*OpIdx*/1, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[1] Operand 1
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_INTRINSIC,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v2s32,
      // MIs[2] Operand 1
      GIM_CheckIntrinsicID, /*MI*/2, /*Op*/1, Intrinsic::aarch64_neon_sabd,
      // MIs[2] Rn
      GIM_CheckType, /*MI*/2, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[2] Rm
      GIM_CheckType, /*MI*/2, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 258:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm)), V128:v2i64:$Rd)  =>  (SABALv2i32_v2i64:v2i64 V128:v2i64:$Rd, V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SABALv2i32_v2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 461: @29587
    GIM_Try, /*On fail goto*//*Label 462*/ 29661,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_SEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v8i16 (sext:v8i16 V64:v8i8:$Rm), V128:v8i16:$Rn)  =>  (SADDWv8i8_v8i16:v8i16 V128:v8i16:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SADDWv8i8_v8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 462: @29661
    GIM_Try, /*On fail goto*//*Label 463*/ 29735,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_SEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v4i32 (sext:v4i32 V64:v4i16:$Rm), V128:v4i32:$Rn)  =>  (SADDWv4i16_v4i32:v4i32 V128:v4i32:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SADDWv4i16_v4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 463: @29735
    GIM_Try, /*On fail goto*//*Label 464*/ 29809,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_SEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v2i64 (sext:v2i64 V64:v2i32:$Rm), V128:v2i64:$Rn)  =>  (SADDWv2i32_v2i64:v2i64 V128:v2i64:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SADDWv2i32_v2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 464: @29809
    GIM_Try, /*On fail goto*//*Label 465*/ 29899,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_smull,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v8i16 (intrinsic_wo_chain:v8i16 274:iPTR, V64:v8i8:$Rn, V64:v8i8:$Rm), V128:v8i16:$Rd)  =>  (SMLALv8i8_v8i16:v8i16 V128:v8i16:$Rd, V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SMLALv8i8_v8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 465: @29899
    GIM_Try, /*On fail goto*//*Label 466*/ 29989,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_smull,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v4i32 (intrinsic_wo_chain:v4i32 274:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm), V128:v4i32:$Rd)  =>  (SMLALv4i16_v4i32:v4i32 V128:v4i32:$Rd, V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SMLALv4i16_v4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 466: @29989
    GIM_Try, /*On fail goto*//*Label 467*/ 30079,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_smull,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v2i64 (intrinsic_wo_chain:v2i64 274:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm), V128:v2i64:$Rd)  =>  (SMLALv2i32_v2i64:v2i64 V128:v2i64:$Rd, V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SMLALv2i32_v2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 467: @30079
    GIM_Try, /*On fail goto*//*Label 468*/ 30189,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/1, /*OpIdx*/1, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Operand 1
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_INTRINSIC,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v8s8,
      // MIs[2] Operand 1
      GIM_CheckIntrinsicID, /*MI*/2, /*Op*/1, Intrinsic::aarch64_neon_uabd,
      // MIs[2] Rn
      GIM_CheckType, /*MI*/2, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[2] Rm
      GIM_CheckType, /*MI*/2, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 315:iPTR, V64:v8i8:$Rn, V64:v8i8:$Rm)), V128:v8i16:$Rd)  =>  (UABALv8i8_v8i16:v8i16 V128:v8i16:$Rd, V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UABALv8i8_v8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 468: @30189
    GIM_Try, /*On fail goto*//*Label 469*/ 30299,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/1, /*OpIdx*/1, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Operand 1
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_INTRINSIC,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v4s16,
      // MIs[2] Operand 1
      GIM_CheckIntrinsicID, /*MI*/2, /*Op*/1, Intrinsic::aarch64_neon_uabd,
      // MIs[2] Rn
      GIM_CheckType, /*MI*/2, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[2] Rm
      GIM_CheckType, /*MI*/2, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 315:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm)), V128:v4i32:$Rd)  =>  (UABALv4i16_v4i32:v4i32 V128:v4i32:$Rd, V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UABALv4i16_v4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 469: @30299
    GIM_Try, /*On fail goto*//*Label 470*/ 30409,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/1, /*OpIdx*/1, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[1] Operand 1
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_INTRINSIC,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v2s32,
      // MIs[2] Operand 1
      GIM_CheckIntrinsicID, /*MI*/2, /*Op*/1, Intrinsic::aarch64_neon_uabd,
      // MIs[2] Rn
      GIM_CheckType, /*MI*/2, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[2] Rm
      GIM_CheckType, /*MI*/2, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 315:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm)), V128:v2i64:$Rd)  =>  (UABALv2i32_v2i64:v2i64 V128:v2i64:$Rd, V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UABALv2i32_v2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 470: @30409
    GIM_Try, /*On fail goto*//*Label 471*/ 30483,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v8i16 (zext:v8i16 V64:v8i8:$Rm), V128:v8i16:$Rn)  =>  (UADDWv8i8_v8i16:v8i16 V128:v8i16:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UADDWv8i8_v8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 471: @30483
    GIM_Try, /*On fail goto*//*Label 472*/ 30557,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v4i32 (zext:v4i32 V64:v4i16:$Rm), V128:v4i32:$Rn)  =>  (UADDWv4i16_v4i32:v4i32 V128:v4i32:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UADDWv4i16_v4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 472: @30557
    GIM_Try, /*On fail goto*//*Label 473*/ 30631,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v2i64 (zext:v2i64 V64:v2i32:$Rm), V128:v2i64:$Rn)  =>  (UADDWv2i32_v2i64:v2i64 V128:v2i64:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UADDWv2i32_v2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 473: @30631
    GIM_Try, /*On fail goto*//*Label 474*/ 30721,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_umull,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v8i16 (intrinsic_wo_chain:v8i16 327:iPTR, V64:v8i8:$Rn, V64:v8i8:$Rm), V128:v8i16:$Rd)  =>  (UMLALv8i8_v8i16:v8i16 V128:v8i16:$Rd, V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UMLALv8i8_v8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 474: @30721
    GIM_Try, /*On fail goto*//*Label 475*/ 30811,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_umull,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v4i32 (intrinsic_wo_chain:v4i32 327:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm), V128:v4i32:$Rd)  =>  (UMLALv4i16_v4i32:v4i32 V128:v4i32:$Rd, V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UMLALv4i16_v4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 475: @30811
    GIM_Try, /*On fail goto*//*Label 476*/ 30901,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_umull,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v2i64 (intrinsic_wo_chain:v2i64 327:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm), V128:v2i64:$Rd)  =>  (UMLALv2i32_v2i64:v2i64 V128:v2i64:$Rd, V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UMLALv2i32_v2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 476: @30901
    GIM_Try, /*On fail goto*//*Label 477*/ 30953,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32spRegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR32spRegClassID,
      // MIs[0] imm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckComplexPattern, /*MI*/0, /*Op*/2, /*Renderer*/0, GICP_gi_addsub_shifted_imm32,
      // (add:i32 GPR32sp:i32:$Rn, addsub_shifted_imm32:i32:$imm)  =>  (ADDWri:i32 GPR32sp:i32:$Rn, addsub_shifted_imm32:i32:$imm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::ADDWri,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_ComplexRenderer, /*InsnID*/0, /*RendererID*/0,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 477: @30953
    GIM_Try, /*On fail goto*//*Label 478*/ 31005,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64spRegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR64spRegClassID,
      // MIs[0] imm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckComplexPattern, /*MI*/0, /*Op*/2, /*Renderer*/0, GICP_gi_addsub_shifted_imm64,
      // (add:i64 GPR64sp:i64:$Rn, addsub_shifted_imm64:i64:$imm)  =>  (ADDXri:i64 GPR64sp:i64:$Rn, addsub_shifted_imm64:i64:$imm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::ADDXri,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_ComplexRenderer, /*InsnID*/0, /*RendererID*/0,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 478: @31005
    GIM_Try, /*On fail goto*//*Label 479*/ 31129,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/1, /*OpIdx*/1, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/3, /*MI*/1, /*OpIdx*/2, // MIs[3]
      GIM_CheckNumOperands, /*MI*/3, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Ra
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Operand 1
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_SEXT,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[2] Rn
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // MIs[1] Operand 2
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/3, TargetOpcode::G_SEXT,
      // MIs[3] Operand 0
      GIM_CheckType, /*MI*/3, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[3] Rm
      GIM_CheckType, /*MI*/3, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/3, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      GIM_CheckIsSafeToFold, /*InsnID*/3,
      // (add:i64 GPR64:i64:$Ra, (mul:i64 (sext:i64 GPR32:i32:$Rn), (sext:i64 GPR32:i32:$Rm)))  =>  (SMADDLrrr:i64 GPR32:i32:$Rn, GPR32:i32:$Rm, GPR64:i64:$Ra)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SMADDLrrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/3, /*OpIdx*/1, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Ra
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 479: @31129
    GIM_Try, /*On fail goto*//*Label 480*/ 31253,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/1, /*OpIdx*/1, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/3, /*MI*/1, /*OpIdx*/2, // MIs[3]
      GIM_CheckNumOperands, /*MI*/3, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Ra
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Operand 1
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_ZEXT,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[2] Rn
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // MIs[1] Operand 2
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/3, TargetOpcode::G_ZEXT,
      // MIs[3] Operand 0
      GIM_CheckType, /*MI*/3, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[3] Rm
      GIM_CheckType, /*MI*/3, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/3, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      GIM_CheckIsSafeToFold, /*InsnID*/3,
      // (add:i64 GPR64:i64:$Ra, (mul:i64 (zext:i64 GPR32:i32:$Rn), (zext:i64 GPR32:i32:$Rm)))  =>  (UMADDLrrr:i64 GPR32:i32:$Rn, GPR32:i32:$Rm, GPR64:i64:$Ra)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UMADDLrrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/3, /*OpIdx*/1, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Ra
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 480: @31253
    GIM_Try, /*On fail goto*//*Label 481*/ 31331,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s16,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_saddlp,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v4i16 V64:v4i16:$Rd, (intrinsic_wo_chain:v4i16 259:iPTR, V64:v8i8:$Rn))  =>  (SADALPv8i8_v4i16:v4i16 V64:v4i16:$Rd, V64:v8i8:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SADALPv8i8_v4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 481: @31331
    GIM_Try, /*On fail goto*//*Label 482*/ 31409,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_saddlp,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v8i16 V128:v8i16:$Rd, (intrinsic_wo_chain:v8i16 259:iPTR, V128:v16i8:$Rn))  =>  (SADALPv16i8_v8i16:v8i16 V128:v8i16:$Rd, V128:v16i8:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SADALPv16i8_v8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 482: @31409
    GIM_Try, /*On fail goto*//*Label 483*/ 31487,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_saddlp,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v2i32 V64:v2i32:$Rd, (intrinsic_wo_chain:v2i32 259:iPTR, V64:v4i16:$Rn))  =>  (SADALPv4i16_v2i32:v2i32 V64:v2i32:$Rd, V64:v4i16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SADALPv4i16_v2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 483: @31487
    GIM_Try, /*On fail goto*//*Label 484*/ 31565,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_saddlp,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v4i32 V128:v4i32:$Rd, (intrinsic_wo_chain:v4i32 259:iPTR, V128:v8i16:$Rn))  =>  (SADALPv8i16_v4i32:v4i32 V128:v4i32:$Rd, V128:v8i16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SADALPv8i16_v4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 484: @31565
    GIM_Try, /*On fail goto*//*Label 485*/ 31643,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_saddlp,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v1i64 V64:v1i64:$Rd, (intrinsic_wo_chain:v1i64 259:iPTR, V64:v2i32:$Rn))  =>  (SADALPv2i32_v1i64:v1i64 V64:v1i64:$Rd, V64:v2i32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SADALPv2i32_v1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 485: @31643
    GIM_Try, /*On fail goto*//*Label 486*/ 31721,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_saddlp,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v2i64 V128:v2i64:$Rd, (intrinsic_wo_chain:v2i64 259:iPTR, V128:v4i32:$Rn))  =>  (SADALPv4i32_v2i64:v2i64 V128:v2i64:$Rd, V128:v4i32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SADALPv4i32_v2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 486: @31721
    GIM_Try, /*On fail goto*//*Label 487*/ 31799,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s16,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_uaddlp,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v4i16 V64:v4i16:$Rd, (intrinsic_wo_chain:v4i16 316:iPTR, V64:v8i8:$Rn))  =>  (UADALPv8i8_v4i16:v4i16 V64:v4i16:$Rd, V64:v8i8:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UADALPv8i8_v4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 487: @31799
    GIM_Try, /*On fail goto*//*Label 488*/ 31877,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_uaddlp,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v8i16 V128:v8i16:$Rd, (intrinsic_wo_chain:v8i16 316:iPTR, V128:v16i8:$Rn))  =>  (UADALPv16i8_v8i16:v8i16 V128:v8i16:$Rd, V128:v16i8:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UADALPv16i8_v8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 488: @31877
    GIM_Try, /*On fail goto*//*Label 489*/ 31955,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_uaddlp,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v2i32 V64:v2i32:$Rd, (intrinsic_wo_chain:v2i32 316:iPTR, V64:v4i16:$Rn))  =>  (UADALPv4i16_v2i32:v2i32 V64:v2i32:$Rd, V64:v4i16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UADALPv4i16_v2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 489: @31955
    GIM_Try, /*On fail goto*//*Label 490*/ 32033,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_uaddlp,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v4i32 V128:v4i32:$Rd, (intrinsic_wo_chain:v4i32 316:iPTR, V128:v8i16:$Rn))  =>  (UADALPv8i16_v4i32:v4i32 V128:v4i32:$Rd, V128:v8i16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UADALPv8i16_v4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 490: @32033
    GIM_Try, /*On fail goto*//*Label 491*/ 32111,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_uaddlp,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v1i64 V64:v1i64:$Rd, (intrinsic_wo_chain:v1i64 316:iPTR, V64:v2i32:$Rn))  =>  (UADALPv2i32_v1i64:v1i64 V64:v1i64:$Rd, V64:v2i32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UADALPv2i32_v1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 491: @32111
    GIM_Try, /*On fail goto*//*Label 492*/ 32189,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_uaddlp,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v2i64 V128:v2i64:$Rd, (intrinsic_wo_chain:v2i64 316:iPTR, V128:v4i32:$Rn))  =>  (UADALPv4i32_v2i64:v2i64 V128:v2i64:$Rd, V128:v4i32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UADALPv4i32_v2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 492: @32189
    GIM_Try, /*On fail goto*//*Label 493*/ 32275,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s8,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v8i8 V64:v8i8:$Rd, (mul:v8i8 V64:v8i8:$Rn, V64:v8i8:$Rm))  =>  (MLAv8i8:v8i8 V64:v8i8:$Rd, V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::MLAv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 493: @32275
    GIM_Try, /*On fail goto*//*Label 494*/ 32361,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v16s8,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v16i8 V128:v16i8:$Rd, (mul:v16i8 V128:v16i8:$Rn, V128:v16i8:$Rm))  =>  (MLAv16i8:v16i8 V128:v16i8:$Rd, V128:v16i8:$Rn, V128:v16i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::MLAv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 494: @32361
    GIM_Try, /*On fail goto*//*Label 495*/ 32447,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s16,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v4i16 V64:v4i16:$Rd, (mul:v4i16 V64:v4i16:$Rn, V64:v4i16:$Rm))  =>  (MLAv4i16:v4i16 V64:v4i16:$Rd, V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::MLAv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 495: @32447
    GIM_Try, /*On fail goto*//*Label 496*/ 32533,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v8i16 V128:v8i16:$Rd, (mul:v8i16 V128:v8i16:$Rn, V128:v8i16:$Rm))  =>  (MLAv8i16:v8i16 V128:v8i16:$Rd, V128:v8i16:$Rn, V128:v8i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::MLAv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 496: @32533
    GIM_Try, /*On fail goto*//*Label 497*/ 32619,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s32,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v2i32 V64:v2i32:$Rd, (mul:v2i32 V64:v2i32:$Rn, V64:v2i32:$Rm))  =>  (MLAv2i32:v2i32 V64:v2i32:$Rd, V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::MLAv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 497: @32619
    GIM_Try, /*On fail goto*//*Label 498*/ 32705,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v4i32 V128:v4i32:$Rd, (mul:v4i32 V128:v4i32:$Rn, V128:v4i32:$Rm))  =>  (MLAv4i32:v4i32 V128:v4i32:$Rd, V128:v4i32:$Rn, V128:v4i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::MLAv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 498: @32705
    GIM_Try, /*On fail goto*//*Label 499*/ 32795,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s8,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_sabd,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v8i8 V64:v8i8:$Rd, (intrinsic_wo_chain:v8i8 258:iPTR, V64:v8i8:$Rn, V64:v8i8:$Rm))  =>  (SABAv8i8:v8i8 V64:v8i8:$Rd, V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SABAv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 499: @32795
    GIM_Try, /*On fail goto*//*Label 500*/ 32885,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v16s8,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_sabd,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v16i8 V128:v16i8:$Rd, (intrinsic_wo_chain:v16i8 258:iPTR, V128:v16i8:$Rn, V128:v16i8:$Rm))  =>  (SABAv16i8:v16i8 V128:v16i8:$Rd, V128:v16i8:$Rn, V128:v16i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SABAv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 500: @32885
    GIM_Try, /*On fail goto*//*Label 501*/ 32975,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s16,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_sabd,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v4i16 V64:v4i16:$Rd, (intrinsic_wo_chain:v4i16 258:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm))  =>  (SABAv4i16:v4i16 V64:v4i16:$Rd, V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SABAv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 501: @32975
    GIM_Try, /*On fail goto*//*Label 502*/ 33065,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_sabd,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v8i16 V128:v8i16:$Rd, (intrinsic_wo_chain:v8i16 258:iPTR, V128:v8i16:$Rn, V128:v8i16:$Rm))  =>  (SABAv8i16:v8i16 V128:v8i16:$Rd, V128:v8i16:$Rn, V128:v8i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SABAv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 502: @33065
    GIM_Try, /*On fail goto*//*Label 503*/ 33155,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_sabd,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v2i32 V64:v2i32:$Rd, (intrinsic_wo_chain:v2i32 258:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm))  =>  (SABAv2i32:v2i32 V64:v2i32:$Rd, V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SABAv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 503: @33155
    GIM_Try, /*On fail goto*//*Label 504*/ 33245,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_sabd,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v4i32 V128:v4i32:$Rd, (intrinsic_wo_chain:v4i32 258:iPTR, V128:v4i32:$Rn, V128:v4i32:$Rm))  =>  (SABAv4i32:v4i32 V128:v4i32:$Rd, V128:v4i32:$Rn, V128:v4i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SABAv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 504: @33245
    GIM_Try, /*On fail goto*//*Label 505*/ 33335,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s8,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_uabd,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v8i8 V64:v8i8:$Rd, (intrinsic_wo_chain:v8i8 315:iPTR, V64:v8i8:$Rn, V64:v8i8:$Rm))  =>  (UABAv8i8:v8i8 V64:v8i8:$Rd, V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UABAv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 505: @33335
    GIM_Try, /*On fail goto*//*Label 506*/ 33425,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v16s8,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_uabd,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v16i8 V128:v16i8:$Rd, (intrinsic_wo_chain:v16i8 315:iPTR, V128:v16i8:$Rn, V128:v16i8:$Rm))  =>  (UABAv16i8:v16i8 V128:v16i8:$Rd, V128:v16i8:$Rn, V128:v16i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UABAv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 506: @33425
    GIM_Try, /*On fail goto*//*Label 507*/ 33515,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s16,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_uabd,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v4i16 V64:v4i16:$Rd, (intrinsic_wo_chain:v4i16 315:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm))  =>  (UABAv4i16:v4i16 V64:v4i16:$Rd, V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UABAv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 507: @33515
    GIM_Try, /*On fail goto*//*Label 508*/ 33605,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_uabd,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v8i16 V128:v8i16:$Rd, (intrinsic_wo_chain:v8i16 315:iPTR, V128:v8i16:$Rn, V128:v8i16:$Rm))  =>  (UABAv8i16:v8i16 V128:v8i16:$Rd, V128:v8i16:$Rn, V128:v8i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UABAv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 508: @33605
    GIM_Try, /*On fail goto*//*Label 509*/ 33695,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_uabd,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v2i32 V64:v2i32:$Rd, (intrinsic_wo_chain:v2i32 315:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm))  =>  (UABAv2i32:v2i32 V64:v2i32:$Rd, V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UABAv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 509: @33695
    GIM_Try, /*On fail goto*//*Label 510*/ 33785,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_uabd,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v4i32 V128:v4i32:$Rd, (intrinsic_wo_chain:v4i32 315:iPTR, V128:v4i32:$Rn, V128:v4i32:$Rm))  =>  (UABAv4i32:v4i32 V128:v4i32:$Rd, V128:v4i32:$Rn, V128:v4i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UABAv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 510: @33785
    GIM_Try, /*On fail goto*//*Label 511*/ 33895,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/1, /*OpIdx*/1, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Operand 1
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_INTRINSIC,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v8s8,
      // MIs[2] Operand 1
      GIM_CheckIntrinsicID, /*MI*/2, /*Op*/1, Intrinsic::aarch64_neon_sabd,
      // MIs[2] Rn
      GIM_CheckType, /*MI*/2, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[2] Rm
      GIM_CheckType, /*MI*/2, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (add:v8i16 V128:v8i16:$Rd, (zext:v8i16 (intrinsic_wo_chain:v8i8 258:iPTR, V64:v8i8:$Rn, V64:v8i8:$Rm)))  =>  (SABALv8i8_v8i16:v8i16 V128:v8i16:$Rd, V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SABALv8i8_v8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 511: @33895
    GIM_Try, /*On fail goto*//*Label 512*/ 34005,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/1, /*OpIdx*/1, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Operand 1
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_INTRINSIC,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v4s16,
      // MIs[2] Operand 1
      GIM_CheckIntrinsicID, /*MI*/2, /*Op*/1, Intrinsic::aarch64_neon_sabd,
      // MIs[2] Rn
      GIM_CheckType, /*MI*/2, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[2] Rm
      GIM_CheckType, /*MI*/2, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (add:v4i32 V128:v4i32:$Rd, (zext:v4i32 (intrinsic_wo_chain:v4i16 258:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm)))  =>  (SABALv4i16_v4i32:v4i32 V128:v4i32:$Rd, V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SABALv4i16_v4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 512: @34005
    GIM_Try, /*On fail goto*//*Label 513*/ 34115,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/1, /*OpIdx*/1, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[1] Operand 1
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_INTRINSIC,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v2s32,
      // MIs[2] Operand 1
      GIM_CheckIntrinsicID, /*MI*/2, /*Op*/1, Intrinsic::aarch64_neon_sabd,
      // MIs[2] Rn
      GIM_CheckType, /*MI*/2, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[2] Rm
      GIM_CheckType, /*MI*/2, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (add:v2i64 V128:v2i64:$Rd, (zext:v2i64 (intrinsic_wo_chain:v2i32 258:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm)))  =>  (SABALv2i32_v2i64:v2i64 V128:v2i64:$Rd, V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SABALv2i32_v2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 513: @34115
    GIM_Try, /*On fail goto*//*Label 514*/ 34189,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_SEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v8i16 V128:v8i16:$Rn, (sext:v8i16 V64:v8i8:$Rm))  =>  (SADDWv8i8_v8i16:v8i16 V128:v8i16:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SADDWv8i8_v8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 514: @34189
    GIM_Try, /*On fail goto*//*Label 515*/ 34263,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_SEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v4i32 V128:v4i32:$Rn, (sext:v4i32 V64:v4i16:$Rm))  =>  (SADDWv4i16_v4i32:v4i32 V128:v4i32:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SADDWv4i16_v4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 515: @34263
    GIM_Try, /*On fail goto*//*Label 516*/ 34337,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_SEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v2i64 V128:v2i64:$Rn, (sext:v2i64 V64:v2i32:$Rm))  =>  (SADDWv2i32_v2i64:v2i64 V128:v2i64:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SADDWv2i32_v2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 516: @34337
    GIM_Try, /*On fail goto*//*Label 517*/ 34427,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_smull,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v8i16 V128:v8i16:$Rd, (intrinsic_wo_chain:v8i16 274:iPTR, V64:v8i8:$Rn, V64:v8i8:$Rm))  =>  (SMLALv8i8_v8i16:v8i16 V128:v8i16:$Rd, V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SMLALv8i8_v8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 517: @34427
    GIM_Try, /*On fail goto*//*Label 518*/ 34517,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_smull,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v4i32 V128:v4i32:$Rd, (intrinsic_wo_chain:v4i32 274:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm))  =>  (SMLALv4i16_v4i32:v4i32 V128:v4i32:$Rd, V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SMLALv4i16_v4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 518: @34517
    GIM_Try, /*On fail goto*//*Label 519*/ 34607,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_smull,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v2i64 V128:v2i64:$Rd, (intrinsic_wo_chain:v2i64 274:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm))  =>  (SMLALv2i32_v2i64:v2i64 V128:v2i64:$Rd, V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SMLALv2i32_v2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 519: @34607
    GIM_Try, /*On fail goto*//*Label 520*/ 34717,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/1, /*OpIdx*/1, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Operand 1
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_INTRINSIC,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v8s8,
      // MIs[2] Operand 1
      GIM_CheckIntrinsicID, /*MI*/2, /*Op*/1, Intrinsic::aarch64_neon_uabd,
      // MIs[2] Rn
      GIM_CheckType, /*MI*/2, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[2] Rm
      GIM_CheckType, /*MI*/2, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (add:v8i16 V128:v8i16:$Rd, (zext:v8i16 (intrinsic_wo_chain:v8i8 315:iPTR, V64:v8i8:$Rn, V64:v8i8:$Rm)))  =>  (UABALv8i8_v8i16:v8i16 V128:v8i16:$Rd, V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UABALv8i8_v8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 520: @34717
    GIM_Try, /*On fail goto*//*Label 521*/ 34827,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/1, /*OpIdx*/1, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Operand 1
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_INTRINSIC,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v4s16,
      // MIs[2] Operand 1
      GIM_CheckIntrinsicID, /*MI*/2, /*Op*/1, Intrinsic::aarch64_neon_uabd,
      // MIs[2] Rn
      GIM_CheckType, /*MI*/2, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[2] Rm
      GIM_CheckType, /*MI*/2, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (add:v4i32 V128:v4i32:$Rd, (zext:v4i32 (intrinsic_wo_chain:v4i16 315:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm)))  =>  (UABALv4i16_v4i32:v4i32 V128:v4i32:$Rd, V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UABALv4i16_v4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 521: @34827
    GIM_Try, /*On fail goto*//*Label 522*/ 34937,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/1, /*OpIdx*/1, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[1] Operand 1
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_INTRINSIC,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v2s32,
      // MIs[2] Operand 1
      GIM_CheckIntrinsicID, /*MI*/2, /*Op*/1, Intrinsic::aarch64_neon_uabd,
      // MIs[2] Rn
      GIM_CheckType, /*MI*/2, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[2] Rm
      GIM_CheckType, /*MI*/2, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (add:v2i64 V128:v2i64:$Rd, (zext:v2i64 (intrinsic_wo_chain:v2i32 315:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm)))  =>  (UABALv2i32_v2i64:v2i64 V128:v2i64:$Rd, V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UABALv2i32_v2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 522: @34937
    GIM_Try, /*On fail goto*//*Label 523*/ 35011,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v8i16 V128:v8i16:$Rn, (zext:v8i16 V64:v8i8:$Rm))  =>  (UADDWv8i8_v8i16:v8i16 V128:v8i16:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UADDWv8i8_v8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 523: @35011
    GIM_Try, /*On fail goto*//*Label 524*/ 35085,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v4i32 V128:v4i32:$Rn, (zext:v4i32 V64:v4i16:$Rm))  =>  (UADDWv4i16_v4i32:v4i32 V128:v4i32:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UADDWv4i16_v4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 524: @35085
    GIM_Try, /*On fail goto*//*Label 525*/ 35159,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v2i64 V128:v2i64:$Rn, (zext:v2i64 V64:v2i32:$Rm))  =>  (UADDWv2i32_v2i64:v2i64 V128:v2i64:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UADDWv2i32_v2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 525: @35159
    GIM_Try, /*On fail goto*//*Label 526*/ 35249,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_umull,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v8i16 V128:v8i16:$Rd, (intrinsic_wo_chain:v8i16 327:iPTR, V64:v8i8:$Rn, V64:v8i8:$Rm))  =>  (UMLALv8i8_v8i16:v8i16 V128:v8i16:$Rd, V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UMLALv8i8_v8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 526: @35249
    GIM_Try, /*On fail goto*//*Label 527*/ 35339,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_umull,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v4i32 V128:v4i32:$Rd, (intrinsic_wo_chain:v4i32 327:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm))  =>  (UMLALv4i16_v4i32:v4i32 V128:v4i32:$Rd, V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UMLALv4i16_v4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 527: @35339
    GIM_Try, /*On fail goto*//*Label 528*/ 35429,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_umull,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v2i64 V128:v2i64:$Rd, (intrinsic_wo_chain:v2i64 327:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm))  =>  (UMLALv2i32_v2i64:v2i64 V128:v2i64:$Rd, V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UMLALv2i32_v2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 528: @35429
    GIM_Try, /*On fail goto*//*Label 529*/ 35468,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::GPR32RegClassID,
      // (add:i32 GPR32:i32:$Rn, GPR32:i32:$Rm)  =>  (ADDWrr:i32 GPR32:i32:$Rn, GPR32:i32:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::ADDWrr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 529: @35468
    GIM_Try, /*On fail goto*//*Label 530*/ 35507,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::GPR64RegClassID,
      // (add:i64 GPR64:i64:$Rn, GPR64:i64:$Rm)  =>  (ADDXrr:i64 GPR64:i64:$Rn, GPR64:i64:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::ADDXrr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 530: @35507
    GIM_Try, /*On fail goto*//*Label 531*/ 35548,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (add:v8i8 V64:v8i8:$Rn, V64:v8i8:$Rm)  =>  (ADDv8i8:v8i8 V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::ADDv8i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 531: @35548
    GIM_Try, /*On fail goto*//*Label 532*/ 35589,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (add:v16i8 V128:v16i8:$Rn, V128:v16i8:$Rm)  =>  (ADDv16i8:v16i8 V128:v16i8:$Rn, V128:v16i8:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::ADDv16i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 532: @35589
    GIM_Try, /*On fail goto*//*Label 533*/ 35630,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (add:v4i16 V64:v4i16:$Rn, V64:v4i16:$Rm)  =>  (ADDv4i16:v4i16 V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::ADDv4i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 533: @35630
    GIM_Try, /*On fail goto*//*Label 534*/ 35671,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (add:v8i16 V128:v8i16:$Rn, V128:v8i16:$Rm)  =>  (ADDv8i16:v8i16 V128:v8i16:$Rn, V128:v8i16:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::ADDv8i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 534: @35671
    GIM_Try, /*On fail goto*//*Label 535*/ 35712,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (add:v2i32 V64:v2i32:$Rn, V64:v2i32:$Rm)  =>  (ADDv2i32:v2i32 V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::ADDv2i32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 535: @35712
    GIM_Try, /*On fail goto*//*Label 536*/ 35753,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (add:v4i32 V128:v4i32:$Rn, V128:v4i32:$Rm)  =>  (ADDv4i32:v4i32 V128:v4i32:$Rn, V128:v4i32:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::ADDv4i32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 536: @35753
    GIM_Try, /*On fail goto*//*Label 537*/ 35794,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (add:v2i64 V128:v2i64:$Rn, V128:v2i64:$Rm)  =>  (ADDv2i64:v2i64 V128:v2i64:$Rn, V128:v2i64:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::ADDv2i64,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 537: @35794
    GIM_Try, /*On fail goto*//*Label 538*/ 35835,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (add:v1i64 FPR64:v1i64:$Rn, FPR64:v1i64:$Rm)  =>  (ADDv1i64:v1i64 FPR64:v1i64:$Rn, FPR64:v1i64:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::ADDv1i64,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 538: @35835
    GIM_Try, /*On fail goto*//*Label 539*/ 35915,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_AND,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // MIs[1] Operand 2
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/1, /*Op*/2, -1,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::GPR32RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (and:i32 (xor:i32 GPR32:i32:$Rm, -1:i32), GPR32:i32:$Rn)  =>  (BICWrr:i32 GPR32:i32:$Rn, GPR32:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::BICWrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 539: @35915
    GIM_Try, /*On fail goto*//*Label 540*/ 35995,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_AND,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::GPR64RegClassID,
      // MIs[1] Operand 2
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckConstantInt, /*MI*/1, /*Op*/2, -1,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::GPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (and:i64 (xor:i64 GPR64:i64:$Rm, -1:i64), GPR64:i64:$Rn)  =>  (BICXrr:i64 GPR64:i64:$Rn, GPR64:i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::BICXrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 540: @35995
    GIM_Try, /*On fail goto*//*Label 541*/ 36075,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_AND,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // MIs[1] Operand 2
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/1, /*Op*/2, -1,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (and:i32 GPR32:i32:$Rn, (xor:i32 GPR32:i32:$Rm, -1:i32))  =>  (BICWrr:i32 GPR32:i32:$Rn, GPR32:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::BICWrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 541: @36075
    GIM_Try, /*On fail goto*//*Label 542*/ 36155,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_AND,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::GPR64RegClassID,
      // MIs[1] Operand 2
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckConstantInt, /*MI*/1, /*Op*/2, -1,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (and:i64 GPR64:i64:$Rn, (xor:i64 GPR64:i64:$Rm, -1:i64))  =>  (BICXrr:i64 GPR64:i64:$Rn, GPR64:i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::BICXrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 542: @36155
    GIM_Try, /*On fail goto*//*Label 543*/ 36194,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_AND,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::GPR32RegClassID,
      // (and:i32 GPR32:i32:$Rn, GPR32:i32:$Rm)  =>  (ANDWrr:i32 GPR32:i32:$Rn, GPR32:i32:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::ANDWrr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 543: @36194
    GIM_Try, /*On fail goto*//*Label 544*/ 36233,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_AND,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::GPR64RegClassID,
      // (and:i64 GPR64:i64:$Rn, GPR64:i64:$Rm)  =>  (ANDXrr:i64 GPR64:i64:$Rn, GPR64:i64:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::ANDXrr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 544: @36233
    GIM_Try, /*On fail goto*//*Label 545*/ 36274,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_AND,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (and:v8i8 V64:v8i8:$Rn, V64:v8i8:$Rm)  =>  (ANDv8i8:v8i8 V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::ANDv8i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 545: @36274
    GIM_Try, /*On fail goto*//*Label 546*/ 36315,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_AND,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (and:v16i8 V128:v16i8:$Rn, V128:v16i8:$Rm)  =>  (ANDv16i8:v16i8 V128:v16i8:$Rn, V128:v16i8:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::ANDv16i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 546: @36315
    GIM_Try, /*On fail goto*//*Label 547*/ 36356,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_AND,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] LHS
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] RHS
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (and:v2i32 V64:v2i32:$LHS, V64:v2i32:$RHS)  =>  (ANDv8i8:v2i32 V64:v2i32:$LHS, V64:v2i32:$RHS)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::ANDv8i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 547: @36356
    GIM_Try, /*On fail goto*//*Label 548*/ 36397,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_AND,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] LHS
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] RHS
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (and:v1i64 V64:v1i64:$LHS, V64:v1i64:$RHS)  =>  (ANDv8i8:v1i64 V64:v1i64:$LHS, V64:v1i64:$RHS)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::ANDv8i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 548: @36397
    GIM_Try, /*On fail goto*//*Label 549*/ 36438,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_AND,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] LHS
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] RHS
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (and:v8i16 V128:v8i16:$LHS, V128:v8i16:$RHS)  =>  (ANDv16i8:v8i16 V128:v8i16:$LHS, V128:v8i16:$RHS)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::ANDv16i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 549: @36438
    GIM_Try, /*On fail goto*//*Label 550*/ 36479,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_AND,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] LHS
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] RHS
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (and:v4i32 V128:v4i32:$LHS, V128:v4i32:$RHS)  =>  (ANDv16i8:v4i32 V128:v4i32:$LHS, V128:v4i32:$RHS)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::ANDv16i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 550: @36479
    GIM_Try, /*On fail goto*//*Label 551*/ 36520,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_AND,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] LHS
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] RHS
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (and:v2i64 V128:v2i64:$LHS, V128:v2i64:$RHS)  =>  (ANDv16i8:v2i64 V128:v2i64:$LHS, V128:v2i64:$RHS)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::ANDv16i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 551: @36520
    GIM_Try, /*On fail goto*//*Label 552*/ 36561,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_AND,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] LHS
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] RHS
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (and:v4i16 V64:v4i16:$LHS, V64:v4i16:$RHS)  =>  (ANDv8i8:v4i16 V64:v4i16:$LHS, V64:v4i16:$RHS)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::ANDv8i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 552: @36561
    GIM_Try, /*On fail goto*//*Label 553*/ 36633,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ASHR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (sra:i32 GPR32:i32:$Rn, (zext:i64 GPR32:i32:$Rm))  =>  (ASRVWr:i32 GPR32:i32:$Rn, GPR32:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::ASRVWr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 553: @36633
    GIM_Try, /*On fail goto*//*Label 554*/ 36705,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ASHR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ANYEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (sra:i32 GPR32:i32:$Rn, (anyext:i64 GPR32:i32:$Rm))  =>  (ASRVWr:i32 GPR32:i32:$Rn, GPR32:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::ASRVWr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 554: @36705
    GIM_Try, /*On fail goto*//*Label 555*/ 36777,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ASHR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_SEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (sra:i32 GPR32:i32:$Rn, (sext:i64 GPR32:i32:$Rm))  =>  (ASRVWr:i32 GPR32:i32:$Rn, GPR32:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::ASRVWr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 555: @36777
    GIM_Try, /*On fail goto*//*Label 556*/ 36816,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ASHR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::GPR64RegClassID,
      // (sra:i64 GPR64:i64:$Rn, GPR64:i64:$Rm)  =>  (ASRVXr:i64 GPR64:i64:$Rn, GPR64:i64:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::ASRVXr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 556: @36816
    GIM_Try, /*On fail goto*//*Label 557*/ 36857,
      GIM_CheckFeatures, GIFBS_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR16RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR16RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR16RegClassID,
      // (fadd:f16 FPR16:f16:$Rn, FPR16:f16:$Rm)  =>  (FADDHrr:f16 FPR16:f16:$Rn, FPR16:f16:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FADDHrr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 557: @36857
    GIM_Try, /*On fail goto*//*Label 558*/ 36898,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // (fadd:f32 FPR32:f32:$Rn, FPR32:f32:$Rm)  =>  (FADDSrr:f32 FPR32:f32:$Rn, FPR32:f32:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FADDSrr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 558: @36898
    GIM_Try, /*On fail goto*//*Label 559*/ 36939,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (fadd:f64 FPR64:f64:$Rn, FPR64:f64:$Rm)  =>  (FADDDrr:f64 FPR64:f64:$Rn, FPR64:f64:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FADDDrr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 559: @36939
    GIM_Try, /*On fail goto*//*Label 560*/ 36980,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (fadd:v4f16 V64:v4f16:$Rn, V64:v4f16:$Rm)  =>  (FADDv4f16:v4f16 V64:v4f16:$Rn, V64:v4f16:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FADDv4f16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 560: @36980
    GIM_Try, /*On fail goto*//*Label 561*/ 37021,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (fadd:v8f16 V128:v8f16:$Rn, V128:v8f16:$Rm)  =>  (FADDv8f16:v8f16 V128:v8f16:$Rn, V128:v8f16:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FADDv8f16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 561: @37021
    GIM_Try, /*On fail goto*//*Label 562*/ 37062,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (fadd:v2f32 V64:v2f32:$Rn, V64:v2f32:$Rm)  =>  (FADDv2f32:v2f32 V64:v2f32:$Rn, V64:v2f32:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FADDv2f32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 562: @37062
    GIM_Try, /*On fail goto*//*Label 563*/ 37103,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (fadd:v4f32 V128:v4f32:$Rn, V128:v4f32:$Rm)  =>  (FADDv4f32:v4f32 V128:v4f32:$Rn, V128:v4f32:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FADDv4f32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 563: @37103
    GIM_Try, /*On fail goto*//*Label 564*/ 37144,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (fadd:v2f64 V128:v2f64:$Rn, V128:v2f64:$Rm)  =>  (FADDv2f64:v2f64 V128:v2f64:$Rn, V128:v2f64:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FADDv2f64,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 564: @37144
    GIM_Try, /*On fail goto*//*Label 565*/ 37185,
      GIM_CheckFeatures, GIFBS_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FDIV,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR16RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR16RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR16RegClassID,
      // (fdiv:f16 FPR16:f16:$Rn, FPR16:f16:$Rm)  =>  (FDIVHrr:f16 FPR16:f16:$Rn, FPR16:f16:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FDIVHrr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 565: @37185
    GIM_Try, /*On fail goto*//*Label 566*/ 37226,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FDIV,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // (fdiv:f32 FPR32:f32:$Rn, FPR32:f32:$Rm)  =>  (FDIVSrr:f32 FPR32:f32:$Rn, FPR32:f32:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FDIVSrr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 566: @37226
    GIM_Try, /*On fail goto*//*Label 567*/ 37267,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FDIV,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (fdiv:f64 FPR64:f64:$Rn, FPR64:f64:$Rm)  =>  (FDIVDrr:f64 FPR64:f64:$Rn, FPR64:f64:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FDIVDrr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 567: @37267
    GIM_Try, /*On fail goto*//*Label 568*/ 37308,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FDIV,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (fdiv:v4f16 V64:v4f16:$Rn, V64:v4f16:$Rm)  =>  (FDIVv4f16:v4f16 V64:v4f16:$Rn, V64:v4f16:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FDIVv4f16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 568: @37308
    GIM_Try, /*On fail goto*//*Label 569*/ 37349,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FDIV,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (fdiv:v8f16 V128:v8f16:$Rn, V128:v8f16:$Rm)  =>  (FDIVv8f16:v8f16 V128:v8f16:$Rn, V128:v8f16:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FDIVv8f16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 569: @37349
    GIM_Try, /*On fail goto*//*Label 570*/ 37390,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FDIV,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (fdiv:v2f32 V64:v2f32:$Rn, V64:v2f32:$Rm)  =>  (FDIVv2f32:v2f32 V64:v2f32:$Rn, V64:v2f32:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FDIVv2f32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 570: @37390
    GIM_Try, /*On fail goto*//*Label 571*/ 37431,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FDIV,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (fdiv:v4f32 V128:v4f32:$Rn, V128:v4f32:$Rm)  =>  (FDIVv4f32:v4f32 V128:v4f32:$Rn, V128:v4f32:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FDIVv4f32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 571: @37431
    GIM_Try, /*On fail goto*//*Label 572*/ 37472,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FDIV,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (fdiv:v2f64 V128:v2f64:$Rn, V128:v2f64:$Rm)  =>  (FDIVv2f64:v2f64 V128:v2f64:$Rn, V128:v2f64:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FDIVv2f64,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 572: @37472
    GIM_Try, /*On fail goto*//*Label 573*/ 37513,
      GIM_CheckFeatures, GIFBS_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMUL,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR16RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR16RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR16RegClassID,
      // (fmul:f16 FPR16:f16:$Rn, FPR16:f16:$Rm)  =>  (FMULHrr:f16 FPR16:f16:$Rn, FPR16:f16:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FMULHrr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 573: @37513
    GIM_Try, /*On fail goto*//*Label 574*/ 37554,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMUL,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // (fmul:f32 FPR32:f32:$Rn, FPR32:f32:$Rm)  =>  (FMULSrr:f32 FPR32:f32:$Rn, FPR32:f32:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FMULSrr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 574: @37554
    GIM_Try, /*On fail goto*//*Label 575*/ 37595,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMUL,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (fmul:f64 FPR64:f64:$Rn, FPR64:f64:$Rm)  =>  (FMULDrr:f64 FPR64:f64:$Rn, FPR64:f64:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FMULDrr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 575: @37595
    GIM_Try, /*On fail goto*//*Label 576*/ 37636,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMUL,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (fmul:v4f16 V64:v4f16:$Rn, V64:v4f16:$Rm)  =>  (FMULv4f16:v4f16 V64:v4f16:$Rn, V64:v4f16:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FMULv4f16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 576: @37636
    GIM_Try, /*On fail goto*//*Label 577*/ 37677,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMUL,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (fmul:v8f16 V128:v8f16:$Rn, V128:v8f16:$Rm)  =>  (FMULv8f16:v8f16 V128:v8f16:$Rn, V128:v8f16:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FMULv8f16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 577: @37677
    GIM_Try, /*On fail goto*//*Label 578*/ 37718,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMUL,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (fmul:v2f32 V64:v2f32:$Rn, V64:v2f32:$Rm)  =>  (FMULv2f32:v2f32 V64:v2f32:$Rn, V64:v2f32:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FMULv2f32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 578: @37718
    GIM_Try, /*On fail goto*//*Label 579*/ 37759,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMUL,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (fmul:v4f32 V128:v4f32:$Rn, V128:v4f32:$Rm)  =>  (FMULv4f32:v4f32 V128:v4f32:$Rn, V128:v4f32:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FMULv4f32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 579: @37759
    GIM_Try, /*On fail goto*//*Label 580*/ 37800,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMUL,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (fmul:v2f64 V128:v2f64:$Rn, V128:v2f64:$Rm)  =>  (FMULv2f64:v2f64 V128:v2f64:$Rn, V128:v2f64:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FMULv2f64,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 580: @37800
    GIM_Try, /*On fail goto*//*Label 581*/ 37841,
      GIM_CheckFeatures, GIFBS_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FSUB,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR16RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR16RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR16RegClassID,
      // (fsub:f16 FPR16:f16:$Rn, FPR16:f16:$Rm)  =>  (FSUBHrr:f16 FPR16:f16:$Rn, FPR16:f16:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FSUBHrr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 581: @37841
    GIM_Try, /*On fail goto*//*Label 582*/ 37882,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FSUB,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // (fsub:f32 FPR32:f32:$Rn, FPR32:f32:$Rm)  =>  (FSUBSrr:f32 FPR32:f32:$Rn, FPR32:f32:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FSUBSrr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 582: @37882
    GIM_Try, /*On fail goto*//*Label 583*/ 37923,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FSUB,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (fsub:f64 FPR64:f64:$Rn, FPR64:f64:$Rm)  =>  (FSUBDrr:f64 FPR64:f64:$Rn, FPR64:f64:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FSUBDrr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 583: @37923
    GIM_Try, /*On fail goto*//*Label 584*/ 37964,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FSUB,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (fsub:v4f16 V64:v4f16:$Rn, V64:v4f16:$Rm)  =>  (FSUBv4f16:v4f16 V64:v4f16:$Rn, V64:v4f16:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FSUBv4f16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 584: @37964
    GIM_Try, /*On fail goto*//*Label 585*/ 38005,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FSUB,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (fsub:v8f16 V128:v8f16:$Rn, V128:v8f16:$Rm)  =>  (FSUBv8f16:v8f16 V128:v8f16:$Rn, V128:v8f16:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FSUBv8f16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 585: @38005
    GIM_Try, /*On fail goto*//*Label 586*/ 38046,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FSUB,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (fsub:v2f32 V64:v2f32:$Rn, V64:v2f32:$Rm)  =>  (FSUBv2f32:v2f32 V64:v2f32:$Rn, V64:v2f32:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FSUBv2f32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 586: @38046
    GIM_Try, /*On fail goto*//*Label 587*/ 38087,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FSUB,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (fsub:v4f32 V128:v4f32:$Rn, V128:v4f32:$Rm)  =>  (FSUBv4f32:v4f32 V128:v4f32:$Rn, V128:v4f32:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FSUBv4f32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 587: @38087
    GIM_Try, /*On fail goto*//*Label 588*/ 38128,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FSUB,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (fsub:v2f64 V128:v2f64:$Rn, V128:v2f64:$Rm)  =>  (FSUBv2f64:v2f64 V128:v2f64:$Rn, V128:v2f64:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FSUBv2f64,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 588: @38128
    GIM_Try, /*On fail goto*//*Label 589*/ 38174,
      GIM_CheckFeatures, GIFBS_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtas,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR16RegClassID,
      // (intrinsic_wo_chain:i32 209:iPTR, FPR16:f16:$Rn)  =>  (FCVTASUWHr:i32 FPR16:f16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTASUWHr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 589: @38174
    GIM_Try, /*On fail goto*//*Label 590*/ 38220,
      GIM_CheckFeatures, GIFBS_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtas,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR16RegClassID,
      // (intrinsic_wo_chain:i64 209:iPTR, FPR16:f16:$Rn)  =>  (FCVTASUXHr:i64 FPR16:f16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTASUXHr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 590: @38220
    GIM_Try, /*On fail goto*//*Label 591*/ 38266,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtas,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // (intrinsic_wo_chain:i32 209:iPTR, FPR32:f32:$Rn)  =>  (FCVTASUWSr:i32 FPR32:f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTASUWSr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 591: @38266
    GIM_Try, /*On fail goto*//*Label 592*/ 38312,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtas,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // (intrinsic_wo_chain:i64 209:iPTR, FPR32:f32:$Rn)  =>  (FCVTASUXSr:i64 FPR32:f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTASUXSr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 592: @38312
    GIM_Try, /*On fail goto*//*Label 593*/ 38358,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtas,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:i32 209:iPTR, FPR64:f64:$Rn)  =>  (FCVTASUWDr:i32 FPR64:f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTASUWDr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 593: @38358
    GIM_Try, /*On fail goto*//*Label 594*/ 38404,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtas,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:i64 209:iPTR, FPR64:f64:$Rn)  =>  (FCVTASUXDr:i64 FPR64:f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTASUXDr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 594: @38404
    GIM_Try, /*On fail goto*//*Label 595*/ 38450,
      GIM_CheckFeatures, GIFBS_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtau,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR16RegClassID,
      // (intrinsic_wo_chain:i32 210:iPTR, FPR16:f16:$Rn)  =>  (FCVTAUUWHr:i32 FPR16:f16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTAUUWHr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 595: @38450
    GIM_Try, /*On fail goto*//*Label 596*/ 38496,
      GIM_CheckFeatures, GIFBS_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtau,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR16RegClassID,
      // (intrinsic_wo_chain:i64 210:iPTR, FPR16:f16:$Rn)  =>  (FCVTAUUXHr:i64 FPR16:f16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTAUUXHr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 596: @38496
    GIM_Try, /*On fail goto*//*Label 597*/ 38542,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtau,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // (intrinsic_wo_chain:i32 210:iPTR, FPR32:f32:$Rn)  =>  (FCVTAUUWSr:i32 FPR32:f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTAUUWSr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 597: @38542
    GIM_Try, /*On fail goto*//*Label 598*/ 38588,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtau,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // (intrinsic_wo_chain:i64 210:iPTR, FPR32:f32:$Rn)  =>  (FCVTAUUXSr:i64 FPR32:f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTAUUXSr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 598: @38588
    GIM_Try, /*On fail goto*//*Label 599*/ 38634,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtau,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:i32 210:iPTR, FPR64:f64:$Rn)  =>  (FCVTAUUWDr:i32 FPR64:f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTAUUWDr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 599: @38634
    GIM_Try, /*On fail goto*//*Label 600*/ 38680,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtau,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:i64 210:iPTR, FPR64:f64:$Rn)  =>  (FCVTAUUXDr:i64 FPR64:f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTAUUXDr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 600: @38680
    GIM_Try, /*On fail goto*//*Label 601*/ 38726,
      GIM_CheckFeatures, GIFBS_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtms,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR16RegClassID,
      // (intrinsic_wo_chain:i32 211:iPTR, FPR16:f16:$Rn)  =>  (FCVTMSUWHr:i32 FPR16:f16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTMSUWHr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 601: @38726
    GIM_Try, /*On fail goto*//*Label 602*/ 38772,
      GIM_CheckFeatures, GIFBS_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtms,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR16RegClassID,
      // (intrinsic_wo_chain:i64 211:iPTR, FPR16:f16:$Rn)  =>  (FCVTMSUXHr:i64 FPR16:f16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTMSUXHr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 602: @38772
    GIM_Try, /*On fail goto*//*Label 603*/ 38818,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtms,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // (intrinsic_wo_chain:i32 211:iPTR, FPR32:f32:$Rn)  =>  (FCVTMSUWSr:i32 FPR32:f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTMSUWSr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 603: @38818
    GIM_Try, /*On fail goto*//*Label 604*/ 38864,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtms,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // (intrinsic_wo_chain:i64 211:iPTR, FPR32:f32:$Rn)  =>  (FCVTMSUXSr:i64 FPR32:f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTMSUXSr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 604: @38864
    GIM_Try, /*On fail goto*//*Label 605*/ 38910,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtms,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:i32 211:iPTR, FPR64:f64:$Rn)  =>  (FCVTMSUWDr:i32 FPR64:f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTMSUWDr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 605: @38910
    GIM_Try, /*On fail goto*//*Label 606*/ 38956,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtms,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:i64 211:iPTR, FPR64:f64:$Rn)  =>  (FCVTMSUXDr:i64 FPR64:f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTMSUXDr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 606: @38956
    GIM_Try, /*On fail goto*//*Label 607*/ 39002,
      GIM_CheckFeatures, GIFBS_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtmu,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR16RegClassID,
      // (intrinsic_wo_chain:i32 212:iPTR, FPR16:f16:$Rn)  =>  (FCVTMUUWHr:i32 FPR16:f16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTMUUWHr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 607: @39002
    GIM_Try, /*On fail goto*//*Label 608*/ 39048,
      GIM_CheckFeatures, GIFBS_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtmu,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR16RegClassID,
      // (intrinsic_wo_chain:i64 212:iPTR, FPR16:f16:$Rn)  =>  (FCVTMUUXHr:i64 FPR16:f16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTMUUXHr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 608: @39048
    GIM_Try, /*On fail goto*//*Label 609*/ 39094,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtmu,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // (intrinsic_wo_chain:i32 212:iPTR, FPR32:f32:$Rn)  =>  (FCVTMUUWSr:i32 FPR32:f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTMUUWSr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 609: @39094
    GIM_Try, /*On fail goto*//*Label 610*/ 39140,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtmu,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // (intrinsic_wo_chain:i64 212:iPTR, FPR32:f32:$Rn)  =>  (FCVTMUUXSr:i64 FPR32:f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTMUUXSr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 610: @39140
    GIM_Try, /*On fail goto*//*Label 611*/ 39186,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtmu,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:i32 212:iPTR, FPR64:f64:$Rn)  =>  (FCVTMUUWDr:i32 FPR64:f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTMUUWDr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 611: @39186
    GIM_Try, /*On fail goto*//*Label 612*/ 39232,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtmu,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:i64 212:iPTR, FPR64:f64:$Rn)  =>  (FCVTMUUXDr:i64 FPR64:f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTMUUXDr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 612: @39232
    GIM_Try, /*On fail goto*//*Label 613*/ 39278,
      GIM_CheckFeatures, GIFBS_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtns,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR16RegClassID,
      // (intrinsic_wo_chain:i32 213:iPTR, FPR16:f16:$Rn)  =>  (FCVTNSUWHr:i32 FPR16:f16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTNSUWHr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 613: @39278
    GIM_Try, /*On fail goto*//*Label 614*/ 39324,
      GIM_CheckFeatures, GIFBS_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtns,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR16RegClassID,
      // (intrinsic_wo_chain:i64 213:iPTR, FPR16:f16:$Rn)  =>  (FCVTNSUXHr:i64 FPR16:f16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTNSUXHr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 614: @39324
    GIM_Try, /*On fail goto*//*Label 615*/ 39370,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtns,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // (intrinsic_wo_chain:i32 213:iPTR, FPR32:f32:$Rn)  =>  (FCVTNSUWSr:i32 FPR32:f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTNSUWSr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 615: @39370
    GIM_Try, /*On fail goto*//*Label 616*/ 39416,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtns,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // (intrinsic_wo_chain:i64 213:iPTR, FPR32:f32:$Rn)  =>  (FCVTNSUXSr:i64 FPR32:f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTNSUXSr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 616: @39416
    GIM_Try, /*On fail goto*//*Label 617*/ 39462,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtns,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:i32 213:iPTR, FPR64:f64:$Rn)  =>  (FCVTNSUWDr:i32 FPR64:f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTNSUWDr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 617: @39462
    GIM_Try, /*On fail goto*//*Label 618*/ 39508,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtns,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:i64 213:iPTR, FPR64:f64:$Rn)  =>  (FCVTNSUXDr:i64 FPR64:f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTNSUXDr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 618: @39508
    GIM_Try, /*On fail goto*//*Label 619*/ 39554,
      GIM_CheckFeatures, GIFBS_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtnu,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR16RegClassID,
      // (intrinsic_wo_chain:i32 214:iPTR, FPR16:f16:$Rn)  =>  (FCVTNUUWHr:i32 FPR16:f16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTNUUWHr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 619: @39554
    GIM_Try, /*On fail goto*//*Label 620*/ 39600,
      GIM_CheckFeatures, GIFBS_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtnu,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR16RegClassID,
      // (intrinsic_wo_chain:i64 214:iPTR, FPR16:f16:$Rn)  =>  (FCVTNUUXHr:i64 FPR16:f16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTNUUXHr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 620: @39600
    GIM_Try, /*On fail goto*//*Label 621*/ 39646,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtnu,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // (intrinsic_wo_chain:i32 214:iPTR, FPR32:f32:$Rn)  =>  (FCVTNUUWSr:i32 FPR32:f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTNUUWSr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 621: @39646
    GIM_Try, /*On fail goto*//*Label 622*/ 39692,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtnu,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // (intrinsic_wo_chain:i64 214:iPTR, FPR32:f32:$Rn)  =>  (FCVTNUUXSr:i64 FPR32:f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTNUUXSr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 622: @39692
    GIM_Try, /*On fail goto*//*Label 623*/ 39738,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtnu,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:i32 214:iPTR, FPR64:f64:$Rn)  =>  (FCVTNUUWDr:i32 FPR64:f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTNUUWDr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 623: @39738
    GIM_Try, /*On fail goto*//*Label 624*/ 39784,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtnu,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:i64 214:iPTR, FPR64:f64:$Rn)  =>  (FCVTNUUXDr:i64 FPR64:f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTNUUXDr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 624: @39784
    GIM_Try, /*On fail goto*//*Label 625*/ 39830,
      GIM_CheckFeatures, GIFBS_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtps,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR16RegClassID,
      // (intrinsic_wo_chain:i32 215:iPTR, FPR16:f16:$Rn)  =>  (FCVTPSUWHr:i32 FPR16:f16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTPSUWHr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 625: @39830
    GIM_Try, /*On fail goto*//*Label 626*/ 39876,
      GIM_CheckFeatures, GIFBS_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtps,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR16RegClassID,
      // (intrinsic_wo_chain:i64 215:iPTR, FPR16:f16:$Rn)  =>  (FCVTPSUXHr:i64 FPR16:f16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTPSUXHr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 626: @39876
    GIM_Try, /*On fail goto*//*Label 627*/ 39922,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtps,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // (intrinsic_wo_chain:i32 215:iPTR, FPR32:f32:$Rn)  =>  (FCVTPSUWSr:i32 FPR32:f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTPSUWSr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 627: @39922
    GIM_Try, /*On fail goto*//*Label 628*/ 39968,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtps,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // (intrinsic_wo_chain:i64 215:iPTR, FPR32:f32:$Rn)  =>  (FCVTPSUXSr:i64 FPR32:f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTPSUXSr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 628: @39968
    GIM_Try, /*On fail goto*//*Label 629*/ 40014,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtps,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:i32 215:iPTR, FPR64:f64:$Rn)  =>  (FCVTPSUWDr:i32 FPR64:f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTPSUWDr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 629: @40014
    GIM_Try, /*On fail goto*//*Label 630*/ 40060,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtps,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:i64 215:iPTR, FPR64:f64:$Rn)  =>  (FCVTPSUXDr:i64 FPR64:f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTPSUXDr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 630: @40060
    GIM_Try, /*On fail goto*//*Label 631*/ 40106,
      GIM_CheckFeatures, GIFBS_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtpu,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR16RegClassID,
      // (intrinsic_wo_chain:i32 216:iPTR, FPR16:f16:$Rn)  =>  (FCVTPUUWHr:i32 FPR16:f16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTPUUWHr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 631: @40106
    GIM_Try, /*On fail goto*//*Label 632*/ 40152,
      GIM_CheckFeatures, GIFBS_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtpu,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR16RegClassID,
      // (intrinsic_wo_chain:i64 216:iPTR, FPR16:f16:$Rn)  =>  (FCVTPUUXHr:i64 FPR16:f16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTPUUXHr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 632: @40152
    GIM_Try, /*On fail goto*//*Label 633*/ 40198,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtpu,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // (intrinsic_wo_chain:i32 216:iPTR, FPR32:f32:$Rn)  =>  (FCVTPUUWSr:i32 FPR32:f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTPUUWSr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 633: @40198
    GIM_Try, /*On fail goto*//*Label 634*/ 40244,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtpu,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // (intrinsic_wo_chain:i64 216:iPTR, FPR32:f32:$Rn)  =>  (FCVTPUUXSr:i64 FPR32:f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTPUUXSr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 634: @40244
    GIM_Try, /*On fail goto*//*Label 635*/ 40290,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtpu,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:i32 216:iPTR, FPR64:f64:$Rn)  =>  (FCVTPUUWDr:i32 FPR64:f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTPUUWDr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 635: @40290
    GIM_Try, /*On fail goto*//*Label 636*/ 40336,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtpu,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:i64 216:iPTR, FPR64:f64:$Rn)  =>  (FCVTPUUXDr:i64 FPR64:f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTPUUXDr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 636: @40336
    GIM_Try, /*On fail goto*//*Label 637*/ 40382,
      GIM_CheckFeatures, GIFBS_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR16RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_frintn,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR16RegClassID,
      // (intrinsic_wo_chain:f16 236:iPTR, FPR16:f16:$Rn)  =>  (FRINTNHr:f16 FPR16:f16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FRINTNHr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 637: @40382
    GIM_Try, /*On fail goto*//*Label 638*/ 40428,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_frintn,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // (intrinsic_wo_chain:f32 236:iPTR, FPR32:f32:$Rn)  =>  (FRINTNSr:f32 FPR32:f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FRINTNSr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 638: @40428
    GIM_Try, /*On fail goto*//*Label 639*/ 40474,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_frintn,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:f64 236:iPTR, FPR64:f64:$Rn)  =>  (FRINTNDr:f64 FPR64:f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FRINTNDr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 639: @40474
    GIM_Try, /*On fail goto*//*Label 640*/ 40520,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_cls,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v8i8 204:iPTR, V64:v8i8:$Rn)  =>  (CLSv8i8:v8i8 V64:v8i8:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::CLSv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 640: @40520
    GIM_Try, /*On fail goto*//*Label 641*/ 40566,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_cls,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v16i8 204:iPTR, V128:v16i8:$Rn)  =>  (CLSv16i8:v16i8 V128:v16i8:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::CLSv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 641: @40566
    GIM_Try, /*On fail goto*//*Label 642*/ 40612,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_cls,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4i16 204:iPTR, V64:v4i16:$Rn)  =>  (CLSv4i16:v4i16 V64:v4i16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::CLSv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 642: @40612
    GIM_Try, /*On fail goto*//*Label 643*/ 40658,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_cls,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i16 204:iPTR, V128:v8i16:$Rn)  =>  (CLSv8i16:v8i16 V128:v8i16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::CLSv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 643: @40658
    GIM_Try, /*On fail goto*//*Label 644*/ 40704,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_cls,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i32 204:iPTR, V64:v2i32:$Rn)  =>  (CLSv2i32:v2i32 V64:v2i32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::CLSv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 644: @40704
    GIM_Try, /*On fail goto*//*Label 645*/ 40750,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_cls,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 204:iPTR, V128:v4i32:$Rn)  =>  (CLSv4i32:v4i32 V128:v4i32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::CLSv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 645: @40750
    GIM_Try, /*On fail goto*//*Label 646*/ 40796,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtas,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4i16 209:iPTR, V64:v4f16:$Rn)  =>  (FCVTASv4f16:v4i16 V64:v4f16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTASv4f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 646: @40796
    GIM_Try, /*On fail goto*//*Label 647*/ 40842,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtas,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i16 209:iPTR, V128:v8f16:$Rn)  =>  (FCVTASv8f16:v8i16 V128:v8f16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTASv8f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 647: @40842
    GIM_Try, /*On fail goto*//*Label 648*/ 40888,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtas,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i32 209:iPTR, V64:v2f32:$Rn)  =>  (FCVTASv2f32:v2i32 V64:v2f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTASv2f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 648: @40888
    GIM_Try, /*On fail goto*//*Label 649*/ 40934,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtas,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 209:iPTR, V128:v4f32:$Rn)  =>  (FCVTASv4f32:v4i32 V128:v4f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTASv4f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 649: @40934
    GIM_Try, /*On fail goto*//*Label 650*/ 40980,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtas,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2i64 209:iPTR, V128:v2f64:$Rn)  =>  (FCVTASv2f64:v2i64 V128:v2f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTASv2f64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 650: @40980
    GIM_Try, /*On fail goto*//*Label 651*/ 41026,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtau,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4i16 210:iPTR, V64:v4f16:$Rn)  =>  (FCVTAUv4f16:v4i16 V64:v4f16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTAUv4f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 651: @41026
    GIM_Try, /*On fail goto*//*Label 652*/ 41072,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtau,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i16 210:iPTR, V128:v8f16:$Rn)  =>  (FCVTAUv8f16:v8i16 V128:v8f16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTAUv8f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 652: @41072
    GIM_Try, /*On fail goto*//*Label 653*/ 41118,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtau,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i32 210:iPTR, V64:v2f32:$Rn)  =>  (FCVTAUv2f32:v2i32 V64:v2f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTAUv2f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 653: @41118
    GIM_Try, /*On fail goto*//*Label 654*/ 41164,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtau,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 210:iPTR, V128:v4f32:$Rn)  =>  (FCVTAUv4f32:v4i32 V128:v4f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTAUv4f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 654: @41164
    GIM_Try, /*On fail goto*//*Label 655*/ 41210,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtau,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2i64 210:iPTR, V128:v2f64:$Rn)  =>  (FCVTAUv2f64:v2i64 V128:v2f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTAUv2f64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 655: @41210
    GIM_Try, /*On fail goto*//*Label 656*/ 41256,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtms,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4i16 211:iPTR, V64:v4f16:$Rn)  =>  (FCVTMSv4f16:v4i16 V64:v4f16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTMSv4f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 656: @41256
    GIM_Try, /*On fail goto*//*Label 657*/ 41302,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtms,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i16 211:iPTR, V128:v8f16:$Rn)  =>  (FCVTMSv8f16:v8i16 V128:v8f16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTMSv8f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 657: @41302
    GIM_Try, /*On fail goto*//*Label 658*/ 41348,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtms,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i32 211:iPTR, V64:v2f32:$Rn)  =>  (FCVTMSv2f32:v2i32 V64:v2f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTMSv2f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 658: @41348
    GIM_Try, /*On fail goto*//*Label 659*/ 41394,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtms,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 211:iPTR, V128:v4f32:$Rn)  =>  (FCVTMSv4f32:v4i32 V128:v4f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTMSv4f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 659: @41394
    GIM_Try, /*On fail goto*//*Label 660*/ 41440,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtms,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2i64 211:iPTR, V128:v2f64:$Rn)  =>  (FCVTMSv2f64:v2i64 V128:v2f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTMSv2f64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 660: @41440
    GIM_Try, /*On fail goto*//*Label 661*/ 41486,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtmu,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4i16 212:iPTR, V64:v4f16:$Rn)  =>  (FCVTMUv4f16:v4i16 V64:v4f16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTMUv4f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 661: @41486
    GIM_Try, /*On fail goto*//*Label 662*/ 41532,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtmu,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i16 212:iPTR, V128:v8f16:$Rn)  =>  (FCVTMUv8f16:v8i16 V128:v8f16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTMUv8f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 662: @41532
    GIM_Try, /*On fail goto*//*Label 663*/ 41578,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtmu,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i32 212:iPTR, V64:v2f32:$Rn)  =>  (FCVTMUv2f32:v2i32 V64:v2f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTMUv2f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 663: @41578
    GIM_Try, /*On fail goto*//*Label 664*/ 41624,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtmu,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 212:iPTR, V128:v4f32:$Rn)  =>  (FCVTMUv4f32:v4i32 V128:v4f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTMUv4f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 664: @41624
    GIM_Try, /*On fail goto*//*Label 665*/ 41670,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtmu,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2i64 212:iPTR, V128:v2f64:$Rn)  =>  (FCVTMUv2f64:v2i64 V128:v2f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTMUv2f64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 665: @41670
    GIM_Try, /*On fail goto*//*Label 666*/ 41716,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtns,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4i16 213:iPTR, V64:v4f16:$Rn)  =>  (FCVTNSv4f16:v4i16 V64:v4f16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTNSv4f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 666: @41716
    GIM_Try, /*On fail goto*//*Label 667*/ 41762,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtns,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i16 213:iPTR, V128:v8f16:$Rn)  =>  (FCVTNSv8f16:v8i16 V128:v8f16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTNSv8f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 667: @41762
    GIM_Try, /*On fail goto*//*Label 668*/ 41808,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtns,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i32 213:iPTR, V64:v2f32:$Rn)  =>  (FCVTNSv2f32:v2i32 V64:v2f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTNSv2f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 668: @41808
    GIM_Try, /*On fail goto*//*Label 669*/ 41854,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtns,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 213:iPTR, V128:v4f32:$Rn)  =>  (FCVTNSv4f32:v4i32 V128:v4f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTNSv4f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 669: @41854
    GIM_Try, /*On fail goto*//*Label 670*/ 41900,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtns,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2i64 213:iPTR, V128:v2f64:$Rn)  =>  (FCVTNSv2f64:v2i64 V128:v2f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTNSv2f64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 670: @41900
    GIM_Try, /*On fail goto*//*Label 671*/ 41946,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtnu,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4i16 214:iPTR, V64:v4f16:$Rn)  =>  (FCVTNUv4f16:v4i16 V64:v4f16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTNUv4f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 671: @41946
    GIM_Try, /*On fail goto*//*Label 672*/ 41992,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtnu,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i16 214:iPTR, V128:v8f16:$Rn)  =>  (FCVTNUv8f16:v8i16 V128:v8f16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTNUv8f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 672: @41992
    GIM_Try, /*On fail goto*//*Label 673*/ 42038,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtnu,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i32 214:iPTR, V64:v2f32:$Rn)  =>  (FCVTNUv2f32:v2i32 V64:v2f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTNUv2f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 673: @42038
    GIM_Try, /*On fail goto*//*Label 674*/ 42084,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtnu,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 214:iPTR, V128:v4f32:$Rn)  =>  (FCVTNUv4f32:v4i32 V128:v4f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTNUv4f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 674: @42084
    GIM_Try, /*On fail goto*//*Label 675*/ 42130,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtnu,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2i64 214:iPTR, V128:v2f64:$Rn)  =>  (FCVTNUv2f64:v2i64 V128:v2f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTNUv2f64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 675: @42130
    GIM_Try, /*On fail goto*//*Label 676*/ 42176,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtps,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4i16 215:iPTR, V64:v4f16:$Rn)  =>  (FCVTPSv4f16:v4i16 V64:v4f16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTPSv4f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 676: @42176
    GIM_Try, /*On fail goto*//*Label 677*/ 42222,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtps,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i16 215:iPTR, V128:v8f16:$Rn)  =>  (FCVTPSv8f16:v8i16 V128:v8f16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTPSv8f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 677: @42222
    GIM_Try, /*On fail goto*//*Label 678*/ 42268,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtps,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i32 215:iPTR, V64:v2f32:$Rn)  =>  (FCVTPSv2f32:v2i32 V64:v2f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTPSv2f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 678: @42268
    GIM_Try, /*On fail goto*//*Label 679*/ 42314,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtps,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 215:iPTR, V128:v4f32:$Rn)  =>  (FCVTPSv4f32:v4i32 V128:v4f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTPSv4f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 679: @42314
    GIM_Try, /*On fail goto*//*Label 680*/ 42360,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtps,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2i64 215:iPTR, V128:v2f64:$Rn)  =>  (FCVTPSv2f64:v2i64 V128:v2f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTPSv2f64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 680: @42360
    GIM_Try, /*On fail goto*//*Label 681*/ 42406,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtpu,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4i16 216:iPTR, V64:v4f16:$Rn)  =>  (FCVTPUv4f16:v4i16 V64:v4f16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTPUv4f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 681: @42406
    GIM_Try, /*On fail goto*//*Label 682*/ 42452,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtpu,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i16 216:iPTR, V128:v8f16:$Rn)  =>  (FCVTPUv8f16:v8i16 V128:v8f16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTPUv8f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 682: @42452
    GIM_Try, /*On fail goto*//*Label 683*/ 42498,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtpu,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i32 216:iPTR, V64:v2f32:$Rn)  =>  (FCVTPUv2f32:v2i32 V64:v2f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTPUv2f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 683: @42498
    GIM_Try, /*On fail goto*//*Label 684*/ 42544,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtpu,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 216:iPTR, V128:v4f32:$Rn)  =>  (FCVTPUv4f32:v4i32 V128:v4f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTPUv4f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 684: @42544
    GIM_Try, /*On fail goto*//*Label 685*/ 42590,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtpu,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2i64 216:iPTR, V128:v2f64:$Rn)  =>  (FCVTPUv2f64:v2i64 V128:v2f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTPUv2f64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 685: @42590
    GIM_Try, /*On fail goto*//*Label 686*/ 42636,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtxn,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2f32 217:iPTR, V128:v2f64:$Rn)  =>  (FCVTXNv2f32:v2f32 V128:v2f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTXNv2f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 686: @42636
    GIM_Try, /*On fail goto*//*Label 687*/ 42682,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_frecpe,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4f16 233:iPTR, V64:v4f16:$Rn)  =>  (FRECPEv4f16:v4f16 V64:v4f16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FRECPEv4f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 687: @42682
    GIM_Try, /*On fail goto*//*Label 688*/ 42728,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_frecpe,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8f16 233:iPTR, V128:v8f16:$Rn)  =>  (FRECPEv8f16:v8f16 V128:v8f16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FRECPEv8f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 688: @42728
    GIM_Try, /*On fail goto*//*Label 689*/ 42774,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_frecpe,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2f32 233:iPTR, V64:v2f32:$Rn)  =>  (FRECPEv2f32:v2f32 V64:v2f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FRECPEv2f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 689: @42774
    GIM_Try, /*On fail goto*//*Label 690*/ 42820,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_frecpe,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4f32 233:iPTR, V128:v4f32:$Rn)  =>  (FRECPEv4f32:v4f32 V128:v4f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FRECPEv4f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 690: @42820
    GIM_Try, /*On fail goto*//*Label 691*/ 42866,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_frecpe,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2f64 233:iPTR, V128:v2f64:$Rn)  =>  (FRECPEv2f64:v2f64 V128:v2f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FRECPEv2f64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 691: @42866
    GIM_Try, /*On fail goto*//*Label 692*/ 42912,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_frintn,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4f16 236:iPTR, V64:v4f16:$Rn)  =>  (FRINTNv4f16:v4f16 V64:v4f16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FRINTNv4f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 692: @42912
    GIM_Try, /*On fail goto*//*Label 693*/ 42958,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_frintn,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8f16 236:iPTR, V128:v8f16:$Rn)  =>  (FRINTNv8f16:v8f16 V128:v8f16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FRINTNv8f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 693: @42958
    GIM_Try, /*On fail goto*//*Label 694*/ 43004,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_frintn,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2f32 236:iPTR, V64:v2f32:$Rn)  =>  (FRINTNv2f32:v2f32 V64:v2f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FRINTNv2f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 694: @43004
    GIM_Try, /*On fail goto*//*Label 695*/ 43050,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_frintn,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4f32 236:iPTR, V128:v4f32:$Rn)  =>  (FRINTNv4f32:v4f32 V128:v4f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FRINTNv4f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 695: @43050
    GIM_Try, /*On fail goto*//*Label 696*/ 43096,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_frintn,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2f64 236:iPTR, V128:v2f64:$Rn)  =>  (FRINTNv2f64:v2f64 V128:v2f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FRINTNv2f64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 696: @43096
    GIM_Try, /*On fail goto*//*Label 697*/ 43142,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_frsqrte,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4f16 237:iPTR, V64:v4f16:$Rn)  =>  (FRSQRTEv4f16:v4f16 V64:v4f16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FRSQRTEv4f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 697: @43142
    GIM_Try, /*On fail goto*//*Label 698*/ 43188,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_frsqrte,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8f16 237:iPTR, V128:v8f16:$Rn)  =>  (FRSQRTEv8f16:v8f16 V128:v8f16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FRSQRTEv8f16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 698: @43188
    GIM_Try, /*On fail goto*//*Label 699*/ 43234,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_frsqrte,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2f32 237:iPTR, V64:v2f32:$Rn)  =>  (FRSQRTEv2f32:v2f32 V64:v2f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FRSQRTEv2f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 699: @43234
    GIM_Try, /*On fail goto*//*Label 700*/ 43280,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_frsqrte,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4f32 237:iPTR, V128:v4f32:$Rn)  =>  (FRSQRTEv4f32:v4f32 V128:v4f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FRSQRTEv4f32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 700: @43280
    GIM_Try, /*On fail goto*//*Label 701*/ 43326,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_frsqrte,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2f64 237:iPTR, V128:v2f64:$Rn)  =>  (FRSQRTEv2f64:v2f64 V128:v2f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FRSQRTEv2f64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 701: @43326
    GIM_Try, /*On fail goto*//*Label 702*/ 43372,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_rbit,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v8i8 255:iPTR, V64:v8i8:$Rn)  =>  (RBITv8i8:v8i8 V64:v8i8:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::RBITv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 702: @43372
    GIM_Try, /*On fail goto*//*Label 703*/ 43418,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_rbit,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v16i8 255:iPTR, V128:v16i8:$Rn)  =>  (RBITv16i8:v16i8 V128:v16i8:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::RBITv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 703: @43418
    GIM_Try, /*On fail goto*//*Label 704*/ 43464,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_saddlp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4i16 259:iPTR, V64:v8i8:$Rn)  =>  (SADDLPv8i8_v4i16:v4i16 V64:v8i8:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SADDLPv8i8_v4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 704: @43464
    GIM_Try, /*On fail goto*//*Label 705*/ 43510,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_saddlp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i16 259:iPTR, V128:v16i8:$Rn)  =>  (SADDLPv16i8_v8i16:v8i16 V128:v16i8:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SADDLPv16i8_v8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 705: @43510
    GIM_Try, /*On fail goto*//*Label 706*/ 43556,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_saddlp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i32 259:iPTR, V64:v4i16:$Rn)  =>  (SADDLPv4i16_v2i32:v2i32 V64:v4i16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SADDLPv4i16_v2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 706: @43556
    GIM_Try, /*On fail goto*//*Label 707*/ 43602,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_saddlp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 259:iPTR, V128:v8i16:$Rn)  =>  (SADDLPv8i16_v4i32:v4i32 V128:v8i16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SADDLPv8i16_v4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 707: @43602
    GIM_Try, /*On fail goto*//*Label 708*/ 43648,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_saddlp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v1i64 259:iPTR, V64:v2i32:$Rn)  =>  (SADDLPv2i32_v1i64:v1i64 V64:v2i32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SADDLPv2i32_v1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 708: @43648
    GIM_Try, /*On fail goto*//*Label 709*/ 43694,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_saddlp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2i64 259:iPTR, V128:v4i32:$Rn)  =>  (SADDLPv4i32_v2i64:v2i64 V128:v4i32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SADDLPv4i32_v2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 709: @43694
    GIM_Try, /*On fail goto*//*Label 710*/ 43740,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqabs,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v8i8 275:iPTR, V64:v8i8:$Rn)  =>  (SQABSv8i8:v8i8 V64:v8i8:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQABSv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 710: @43740
    GIM_Try, /*On fail goto*//*Label 711*/ 43786,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqabs,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v16i8 275:iPTR, V128:v16i8:$Rn)  =>  (SQABSv16i8:v16i8 V128:v16i8:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQABSv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 711: @43786
    GIM_Try, /*On fail goto*//*Label 712*/ 43832,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqabs,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4i16 275:iPTR, V64:v4i16:$Rn)  =>  (SQABSv4i16:v4i16 V64:v4i16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQABSv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 712: @43832
    GIM_Try, /*On fail goto*//*Label 713*/ 43878,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqabs,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i16 275:iPTR, V128:v8i16:$Rn)  =>  (SQABSv8i16:v8i16 V128:v8i16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQABSv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 713: @43878
    GIM_Try, /*On fail goto*//*Label 714*/ 43924,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqabs,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i32 275:iPTR, V64:v2i32:$Rn)  =>  (SQABSv2i32:v2i32 V64:v2i32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQABSv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 714: @43924
    GIM_Try, /*On fail goto*//*Label 715*/ 43970,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqabs,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 275:iPTR, V128:v4i32:$Rn)  =>  (SQABSv4i32:v4i32 V128:v4i32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQABSv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 715: @43970
    GIM_Try, /*On fail goto*//*Label 716*/ 44016,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqabs,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2i64 275:iPTR, V128:v2i64:$Rn)  =>  (SQABSv2i64:v2i64 V128:v2i64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQABSv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 716: @44016
    GIM_Try, /*On fail goto*//*Label 717*/ 44062,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqneg,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v8i8 280:iPTR, V64:v8i8:$Rn)  =>  (SQNEGv8i8:v8i8 V64:v8i8:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQNEGv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 717: @44062
    GIM_Try, /*On fail goto*//*Label 718*/ 44108,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqneg,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v16i8 280:iPTR, V128:v16i8:$Rn)  =>  (SQNEGv16i8:v16i8 V128:v16i8:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQNEGv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 718: @44108
    GIM_Try, /*On fail goto*//*Label 719*/ 44154,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqneg,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4i16 280:iPTR, V64:v4i16:$Rn)  =>  (SQNEGv4i16:v4i16 V64:v4i16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQNEGv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 719: @44154
    GIM_Try, /*On fail goto*//*Label 720*/ 44200,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqneg,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i16 280:iPTR, V128:v8i16:$Rn)  =>  (SQNEGv8i16:v8i16 V128:v8i16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQNEGv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 720: @44200
    GIM_Try, /*On fail goto*//*Label 721*/ 44246,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqneg,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i32 280:iPTR, V64:v2i32:$Rn)  =>  (SQNEGv2i32:v2i32 V64:v2i32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQNEGv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 721: @44246
    GIM_Try, /*On fail goto*//*Label 722*/ 44292,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqneg,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 280:iPTR, V128:v4i32:$Rn)  =>  (SQNEGv4i32:v4i32 V128:v4i32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQNEGv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 722: @44292
    GIM_Try, /*On fail goto*//*Label 723*/ 44338,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqneg,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2i64 280:iPTR, V128:v2i64:$Rn)  =>  (SQNEGv2i64:v2i64 V128:v2i64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQNEGv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 723: @44338
    GIM_Try, /*On fail goto*//*Label 724*/ 44384,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqxtn,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i8 290:iPTR, V128:v8i16:$Rn)  =>  (SQXTNv8i8:v8i8 V128:v8i16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQXTNv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 724: @44384
    GIM_Try, /*On fail goto*//*Label 725*/ 44430,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqxtn,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i16 290:iPTR, V128:v4i32:$Rn)  =>  (SQXTNv4i16:v4i16 V128:v4i32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQXTNv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 725: @44430
    GIM_Try, /*On fail goto*//*Label 726*/ 44476,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqxtn,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2i32 290:iPTR, V128:v2i64:$Rn)  =>  (SQXTNv2i32:v2i32 V128:v2i64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQXTNv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 726: @44476
    GIM_Try, /*On fail goto*//*Label 727*/ 44522,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqxtun,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i8 291:iPTR, V128:v8i16:$Rn)  =>  (SQXTUNv8i8:v8i8 V128:v8i16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQXTUNv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 727: @44522
    GIM_Try, /*On fail goto*//*Label 728*/ 44568,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqxtun,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i16 291:iPTR, V128:v4i32:$Rn)  =>  (SQXTUNv4i16:v4i16 V128:v4i32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQXTUNv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 728: @44568
    GIM_Try, /*On fail goto*//*Label 729*/ 44614,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqxtun,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2i32 291:iPTR, V128:v2i64:$Rn)  =>  (SQXTUNv2i32:v2i32 V128:v2i64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQXTUNv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 729: @44614
    GIM_Try, /*On fail goto*//*Label 730*/ 44660,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uaddlp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4i16 316:iPTR, V64:v8i8:$Rn)  =>  (UADDLPv8i8_v4i16:v4i16 V64:v8i8:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UADDLPv8i8_v4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 730: @44660
    GIM_Try, /*On fail goto*//*Label 731*/ 44706,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uaddlp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i16 316:iPTR, V128:v16i8:$Rn)  =>  (UADDLPv16i8_v8i16:v8i16 V128:v16i8:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UADDLPv16i8_v8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 731: @44706
    GIM_Try, /*On fail goto*//*Label 732*/ 44752,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uaddlp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i32 316:iPTR, V64:v4i16:$Rn)  =>  (UADDLPv4i16_v2i32:v2i32 V64:v4i16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UADDLPv4i16_v2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 732: @44752
    GIM_Try, /*On fail goto*//*Label 733*/ 44798,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uaddlp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 316:iPTR, V128:v8i16:$Rn)  =>  (UADDLPv8i16_v4i32:v4i32 V128:v8i16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UADDLPv8i16_v4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 733: @44798
    GIM_Try, /*On fail goto*//*Label 734*/ 44844,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uaddlp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v1i64 316:iPTR, V64:v2i32:$Rn)  =>  (UADDLPv2i32_v1i64:v1i64 V64:v2i32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UADDLPv2i32_v1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 734: @44844
    GIM_Try, /*On fail goto*//*Label 735*/ 44890,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uaddlp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2i64 316:iPTR, V128:v4i32:$Rn)  =>  (UADDLPv4i32_v2i64:v2i64 V128:v4i32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UADDLPv4i32_v2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 735: @44890
    GIM_Try, /*On fail goto*//*Label 736*/ 44936,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uqxtn,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v8i8 334:iPTR, V128:v8i16:$Rn)  =>  (UQXTNv8i8:v8i8 V128:v8i16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UQXTNv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 736: @44936
    GIM_Try, /*On fail goto*//*Label 737*/ 44982,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uqxtn,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i16 334:iPTR, V128:v4i32:$Rn)  =>  (UQXTNv4i16:v4i16 V128:v4i32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UQXTNv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 737: @44982
    GIM_Try, /*On fail goto*//*Label 738*/ 45028,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_uqxtn,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v2i32 334:iPTR, V128:v2i64:$Rn)  =>  (UQXTNv2i32:v2i32 V128:v2i64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UQXTNv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 738: @45028
    GIM_Try, /*On fail goto*//*Label 739*/ 45074,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_urecpe,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i32 335:iPTR, V64:v2i32:$Rn)  =>  (URECPEv2i32:v2i32 V64:v2i32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::URECPEv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 739: @45074
    GIM_Try, /*On fail goto*//*Label 740*/ 45120,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_urecpe,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 335:iPTR, V128:v4i32:$Rn)  =>  (URECPEv4i32:v4i32 V128:v4i32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::URECPEv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 740: @45120
    GIM_Try, /*On fail goto*//*Label 741*/ 45166,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_ursqrte,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v2i32 338:iPTR, V64:v2i32:$Rn)  =>  (URSQRTEv2i32:v2i32 V64:v2i32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::URSQRTEv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 741: @45166
    GIM_Try, /*On fail goto*//*Label 742*/ 45212,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_ursqrte,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i32 338:iPTR, V128:v4i32:$Rn)  =>  (URSQRTEv4i32:v4i32 V128:v4i32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::URSQRTEv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 742: @45212
    GIM_Try, /*On fail goto*//*Label 743*/ 45258,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_sisd_fcvtxn,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:f32 353:iPTR, FPR64:f64:$Rn)  =>  (FCVTXNv1i64:f32 FPR64:f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTXNv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 743: @45258
    GIM_Try, /*On fail goto*//*Label 744*/ 45304,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqabs,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:i64 275:iPTR, FPR64:i64:$Rn)  =>  (SQABSv1i64:i64 FPR64:i64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQABSv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 744: @45304
    GIM_Try, /*On fail goto*//*Label 745*/ 45350,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqabs,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // (intrinsic_wo_chain:i32 275:iPTR, FPR32:i32:$Rn)  =>  (SQABSv1i32:i32 FPR32:i32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQABSv1i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 745: @45350
    GIM_Try, /*On fail goto*//*Label 746*/ 45396,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqneg,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:i64 280:iPTR, FPR64:i64:$Rn)  =>  (SQNEGv1i64:i64 FPR64:i64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQNEGv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 746: @45396
    GIM_Try, /*On fail goto*//*Label 747*/ 45442,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqneg,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // (intrinsic_wo_chain:i32 280:iPTR, FPR32:i32:$Rn)  =>  (SQNEGv1i32:i32 FPR32:i32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQNEGv1i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 747: @45442
    GIM_Try, /*On fail goto*//*Label 748*/ 45488,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_scalar_sqxtn,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:i32 262:iPTR, FPR64:i64:$Rn)  =>  (SQXTNv1i32:i32 FPR64:i64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQXTNv1i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 748: @45488
    GIM_Try, /*On fail goto*//*Label 749*/ 45534,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_scalar_sqxtun,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:i32 263:iPTR, FPR64:i64:$Rn)  =>  (SQXTUNv1i32:i32 FPR64:i64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQXTUNv1i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 749: @45534
    GIM_Try, /*On fail goto*//*Label 750*/ 45580,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_scalar_uqxtn,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:i32 264:iPTR, FPR64:i64:$Rn)  =>  (UQXTNv1i32:i32 FPR64:i64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UQXTNv1i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 750: @45580
    GIM_Try, /*On fail goto*//*Label 751*/ 45626,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR16RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fmaxnmv,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:f16 223:iPTR, V64:v4f16:$Rn)  =>  (FMAXNMVv4i16v:f16 V64:v4f16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMAXNMVv4i16v,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 751: @45626
    GIM_Try, /*On fail goto*//*Label 752*/ 45672,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR16RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fmaxnmv,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:f16 223:iPTR, V128:v8f16:$Rn)  =>  (FMAXNMVv8i16v:f16 V128:v8f16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMAXNMVv8i16v,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 752: @45672
    GIM_Try, /*On fail goto*//*Label 753*/ 45718,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fmaxnmv,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:f32 223:iPTR, V128:v4f32:$Rn)  =>  (FMAXNMVv4i32v:f32 V128:v4f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMAXNMVv4i32v,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 753: @45718
    GIM_Try, /*On fail goto*//*Label 754*/ 45764,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR16RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fmaxv,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:f16 225:iPTR, V64:v4f16:$Rn)  =>  (FMAXVv4i16v:f16 V64:v4f16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMAXVv4i16v,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 754: @45764
    GIM_Try, /*On fail goto*//*Label 755*/ 45810,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR16RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fmaxv,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:f16 225:iPTR, V128:v8f16:$Rn)  =>  (FMAXVv8i16v:f16 V128:v8f16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMAXVv8i16v,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 755: @45810
    GIM_Try, /*On fail goto*//*Label 756*/ 45856,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fmaxv,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:f32 225:iPTR, V128:v4f32:$Rn)  =>  (FMAXVv4i32v:f32 V128:v4f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMAXVv4i32v,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 756: @45856
    GIM_Try, /*On fail goto*//*Label 757*/ 45902,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR16RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fminnmv,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:f16 229:iPTR, V64:v4f16:$Rn)  =>  (FMINNMVv4i16v:f16 V64:v4f16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMINNMVv4i16v,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 757: @45902
    GIM_Try, /*On fail goto*//*Label 758*/ 45948,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR16RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fminnmv,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:f16 229:iPTR, V128:v8f16:$Rn)  =>  (FMINNMVv8i16v:f16 V128:v8f16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMINNMVv8i16v,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 758: @45948
    GIM_Try, /*On fail goto*//*Label 759*/ 45994,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fminnmv,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:f32 229:iPTR, V128:v4f32:$Rn)  =>  (FMINNMVv4i32v:f32 V128:v4f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMINNMVv4i32v,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 759: @45994
    GIM_Try, /*On fail goto*//*Label 760*/ 46040,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR16RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fminv,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:f16 231:iPTR, V64:v4f16:$Rn)  =>  (FMINVv4i16v:f16 V64:v4f16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMINVv4i16v,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 760: @46040
    GIM_Try, /*On fail goto*//*Label 761*/ 46086,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR16RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fminv,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:f16 231:iPTR, V128:v8f16:$Rn)  =>  (FMINVv8i16v:f16 V128:v8f16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMINVv8i16v,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 761: @46086
    GIM_Try, /*On fail goto*//*Label 762*/ 46132,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fminv,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:f32 231:iPTR, V128:v4f32:$Rn)  =>  (FMINVv4i32v:f32 V128:v4f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMINVv4i32v,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 762: @46132
    GIM_Try, /*On fail goto*//*Label 763*/ 46178,
      GIM_CheckFeatures, GIFBS_HasCrypto,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_crypto_aesmc,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v16i8 182:iPTR, V128:v16i8:$Rn)  =>  (AESMCrr:v16i8 V128:v16i8:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::AESMCrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 763: @46178
    GIM_Try, /*On fail goto*//*Label 764*/ 46224,
      GIM_CheckFeatures, GIFBS_HasCrypto,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_crypto_aesimc,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v16i8 181:iPTR, V128:v16i8:$Rn)  =>  (AESIMCrr:v16i8 V128:v16i8:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::AESIMCrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 764: @46224
    GIM_Try, /*On fail goto*//*Label 765*/ 46270,
      GIM_CheckFeatures, GIFBS_HasCrypto,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_crypto_sha1h,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // (intrinsic_wo_chain:i32 184:iPTR, FPR32:i32:$Rn)  =>  (SHA1Hrr:i32 FPR32:i32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SHA1Hrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 765: @46270
    GIM_Try, /*On fail goto*//*Label 766*/ 46316,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqabs,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v1i64 275:iPTR, FPR64:v1i64:$Rn)  =>  (SQABSv1i64:v1i64 FPR64:v1i64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQABSv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 766: @46316
    GIM_Try, /*On fail goto*//*Label 767*/ 46362,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_sqneg,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v1i64 280:iPTR, FPR64:v1i64:$Rn)  =>  (SQNEGv1i64:v1i64 FPR64:v1i64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SQNEGv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 767: @46362
    GIM_Try, /*On fail goto*//*Label 768*/ 46406,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_frintn,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v1f64 236:iPTR, FPR64:v1f64:$Rn)  =>  (FRINTNDr:v1f64 FPR64:v1f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FRINTNDr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 768: @46406
    GIM_Try, /*On fail goto*//*Label 769*/ 46450,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_vcvthf2fp,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v4f32 348:iPTR, V64:v4i16:$Rn)  =>  (FCVTLv4i16:v4f32 V64:v4i16:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTLv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 769: @46450
    GIM_Try, /*On fail goto*//*Label 770*/ 46494,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_vcvtfp2hf,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:v4i16 345:iPTR, V128:v4f32:$Rn)  =>  (FCVTNv4i16:v4i16 V128:v4f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTNv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 770: @46494
    GIM_Try, /*On fail goto*//*Label 771*/ 46538,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtas,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v1i64 209:iPTR, FPR64:v1f64:$Rn)  =>  (FCVTASv1i64:v1i64 FPR64:v1f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTASv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 771: @46538
    GIM_Try, /*On fail goto*//*Label 772*/ 46582,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtau,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v1i64 210:iPTR, FPR64:v1f64:$Rn)  =>  (FCVTAUv1i64:v1i64 FPR64:v1f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTAUv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 772: @46582
    GIM_Try, /*On fail goto*//*Label 773*/ 46626,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtms,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v1i64 211:iPTR, FPR64:v1f64:$Rn)  =>  (FCVTMSv1i64:v1i64 FPR64:v1f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTMSv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 773: @46626
    GIM_Try, /*On fail goto*//*Label 774*/ 46670,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtmu,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v1i64 212:iPTR, FPR64:v1f64:$Rn)  =>  (FCVTMUv1i64:v1i64 FPR64:v1f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTMUv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 774: @46670
    GIM_Try, /*On fail goto*//*Label 775*/ 46714,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtns,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v1i64 213:iPTR, FPR64:v1f64:$Rn)  =>  (FCVTNSv1i64:v1i64 FPR64:v1f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTNSv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 775: @46714
    GIM_Try, /*On fail goto*//*Label 776*/ 46758,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtnu,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v1i64 214:iPTR, FPR64:v1f64:$Rn)  =>  (FCVTNUv1i64:v1i64 FPR64:v1f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTNUv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 776: @46758
    GIM_Try, /*On fail goto*//*Label 777*/ 46802,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtps,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v1i64 215:iPTR, FPR64:v1f64:$Rn)  =>  (FCVTPSv1i64:v1i64 FPR64:v1f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTPSv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 777: @46802
    GIM_Try, /*On fail goto*//*Label 778*/ 46846,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fcvtpu,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v1i64 216:iPTR, FPR64:v1f64:$Rn)  =>  (FCVTPUv1i64:v1i64 FPR64:v1f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FCVTPUv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 778: @46846
    GIM_Try, /*On fail goto*//*Label 779*/ 46890,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_frecpe,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // (intrinsic_wo_chain:f32 233:iPTR, FPR32:f32:$Rn)  =>  (FRECPEv1i32:f32 FPR32:f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FRECPEv1i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 779: @46890
    GIM_Try, /*On fail goto*//*Label 780*/ 46934,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_frecpe,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:f64 233:iPTR, FPR64:f64:$Rn)  =>  (FRECPEv1i64:f64 FPR64:f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FRECPEv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 780: @46934
    GIM_Try, /*On fail goto*//*Label 781*/ 46978,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_frecpe,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v1f64 233:iPTR, FPR64:v1f64:$Rn)  =>  (FRECPEv1i64:v1f64 FPR64:v1f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FRECPEv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 781: @46978
    GIM_Try, /*On fail goto*//*Label 782*/ 47022,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_frecpx,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // (intrinsic_wo_chain:f32 235:iPTR, FPR32:f32:$Rn)  =>  (FRECPXv1i32:f32 FPR32:f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FRECPXv1i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 782: @47022
    GIM_Try, /*On fail goto*//*Label 783*/ 47066,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_frecpx,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:f64 235:iPTR, FPR64:f64:$Rn)  =>  (FRECPXv1i64:f64 FPR64:f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FRECPXv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 783: @47066
    GIM_Try, /*On fail goto*//*Label 784*/ 47110,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_frsqrte,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // (intrinsic_wo_chain:f32 237:iPTR, FPR32:f32:$Rn)  =>  (FRSQRTEv1i32:f32 FPR32:f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FRSQRTEv1i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 784: @47110
    GIM_Try, /*On fail goto*//*Label 785*/ 47154,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_frsqrte,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:f64 237:iPTR, FPR64:f64:$Rn)  =>  (FRSQRTEv1i64:f64 FPR64:f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FRSQRTEv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 785: @47154
    GIM_Try, /*On fail goto*//*Label 786*/ 47198,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_frsqrte,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:v1f64 237:iPTR, FPR64:v1f64:$Rn)  =>  (FRSQRTEv1i64:v1f64 FPR64:v1f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FRSQRTEv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 786: @47198
    GIM_Try, /*On fail goto*//*Label 787*/ 47242,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_faddv,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:f32 208:iPTR, V64:v2f32:$Rn)  =>  (FADDPv2i32p:f32 V64:v2f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FADDPv2i32p,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 787: @47242
    GIM_Try, /*On fail goto*//*Label 788*/ 47286,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_faddv,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:f64 208:iPTR, V128:v2f64:$Rn)  =>  (FADDPv2i64p:f64 V128:v2f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FADDPv2i64p,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 788: @47286
    GIM_Try, /*On fail goto*//*Label 789*/ 47330,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fmaxnmv,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:f32 223:iPTR, V64:v2f32:$Rn)  =>  (FMAXNMPv2i32p:f32 V64:v2f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMAXNMPv2i32p,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 789: @47330
    GIM_Try, /*On fail goto*//*Label 790*/ 47374,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fmaxnmv,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:f64 223:iPTR, V128:v2f64:$Rn)  =>  (FMAXNMPv2i64p:f64 V128:v2f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMAXNMPv2i64p,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 790: @47374
    GIM_Try, /*On fail goto*//*Label 791*/ 47418,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fmaxv,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:f32 225:iPTR, V64:v2f32:$Rn)  =>  (FMAXPv2i32p:f32 V64:v2f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMAXPv2i32p,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 791: @47418
    GIM_Try, /*On fail goto*//*Label 792*/ 47462,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fmaxv,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:f64 225:iPTR, V128:v2f64:$Rn)  =>  (FMAXPv2i64p:f64 V128:v2f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMAXPv2i64p,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 792: @47462
    GIM_Try, /*On fail goto*//*Label 793*/ 47506,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fminnmv,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:f32 229:iPTR, V64:v2f32:$Rn)  =>  (FMINNMPv2i32p:f32 V64:v2f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMINNMPv2i32p,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 793: @47506
    GIM_Try, /*On fail goto*//*Label 794*/ 47550,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fminnmv,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:f64 229:iPTR, V128:v2f64:$Rn)  =>  (FMINNMPv2i64p:f64 V128:v2f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMINNMPv2i64p,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 794: @47550
    GIM_Try, /*On fail goto*//*Label 795*/ 47594,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fminv,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (intrinsic_wo_chain:f32 231:iPTR, V64:v2f32:$Rn)  =>  (FMINPv2i32p:f32 V64:v2f32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMINPv2i32p,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 795: @47594
    GIM_Try, /*On fail goto*//*Label 796*/ 47638,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::aarch64_neon_fminv,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (intrinsic_wo_chain:f64 231:iPTR, V128:v2f64:$Rn)  =>  (FMINPv2i64p:f64 V128:v2f64:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FMINPv2i64p,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 796: @47638
    GIM_Try, /*On fail goto*//*Label 797*/ 47710,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_LSHR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (srl:i32 GPR32:i32:$Rn, (zext:i64 GPR32:i32:$Rm))  =>  (LSRVWr:i32 GPR32:i32:$Rn, GPR32:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::LSRVWr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 797: @47710
    GIM_Try, /*On fail goto*//*Label 798*/ 47782,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_LSHR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ANYEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (srl:i32 GPR32:i32:$Rn, (anyext:i64 GPR32:i32:$Rm))  =>  (LSRVWr:i32 GPR32:i32:$Rn, GPR32:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::LSRVWr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 798: @47782
    GIM_Try, /*On fail goto*//*Label 799*/ 47854,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_LSHR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_SEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (srl:i32 GPR32:i32:$Rn, (sext:i64 GPR32:i32:$Rm))  =>  (LSRVWr:i32 GPR32:i32:$Rn, GPR32:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::LSRVWr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 799: @47854
    GIM_Try, /*On fail goto*//*Label 800*/ 47893,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_LSHR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::GPR64RegClassID,
      // (srl:i64 GPR64:i64:$Rn, GPR64:i64:$Rm)  =>  (LSRVXr:i64 GPR64:i64:$Rn, GPR64:i64:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::LSRVXr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 800: @47893
    GIM_Try, /*On fail goto*//*Label 801*/ 47988,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/0, /*OpIdx*/2, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_MUL,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_SEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_SEXT,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[2] Rm
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (mul:i64 (sext:i64 GPR32:i32:$Rn), (sext:i64 GPR32:i32:$Rm))  =>  (SMADDLrrr:i64 GPR32:i32:$Rn, GPR32:i32:$Rm, XZR:i64)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SMADDLrrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Rm
      GIR_AddRegister, /*InsnID*/0, AArch64::XZR,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 801: @47988
    GIM_Try, /*On fail goto*//*Label 802*/ 48083,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/0, /*OpIdx*/2, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_MUL,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_ZEXT,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[2] Rm
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (mul:i64 (zext:i64 GPR32:i32:$Rn), (zext:i64 GPR32:i32:$Rm))  =>  (UMADDLrrr:i64 GPR32:i32:$Rn, GPR32:i32:$Rm, XZR:i64)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UMADDLrrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Rm
      GIR_AddRegister, /*InsnID*/0, AArch64::XZR,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 802: @48083
    GIM_Try, /*On fail goto*//*Label 803*/ 48166,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_MUL,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_SUB,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/1, /*Op*/1, 0,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::GPR32RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (mul:i32 (sub:i32 0:i32, GPR32:i32:$Rn), GPR32:i32:$Rm)  =>  (MSUBWrrr:i32 GPR32:i32:$Rn, GPR32:i32:$Rm, WZR:i32)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::MSUBWrrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rm
      GIR_AddRegister, /*InsnID*/0, AArch64::WZR,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 803: @48166
    GIM_Try, /*On fail goto*//*Label 804*/ 48249,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_MUL,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_SUB,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Operand 1
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckConstantInt, /*MI*/1, /*Op*/1, 0,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::GPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (mul:i64 (sub:i64 0:i64, GPR64:i64:$Rn), GPR64:i64:$Rm)  =>  (MSUBXrrr:i64 GPR64:i64:$Rn, GPR64:i64:$Rm, XZR:i64)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::MSUBXrrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rm
      GIR_AddRegister, /*InsnID*/0, AArch64::XZR,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 804: @48249
    GIM_Try, /*On fail goto*//*Label 805*/ 48332,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_MUL,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_SUB,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/1, /*Op*/1, 0,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::GPR32RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (mul:i32 GPR32:i32:$Rm, (sub:i32 0:i32, GPR32:i32:$Rn))  =>  (MSUBWrrr:i32 GPR32:i32:$Rn, GPR32:i32:$Rm, WZR:i32)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::MSUBWrrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rm
      GIR_AddRegister, /*InsnID*/0, AArch64::WZR,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 805: @48332
    GIM_Try, /*On fail goto*//*Label 806*/ 48415,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_MUL,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_SUB,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Operand 1
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckConstantInt, /*MI*/1, /*Op*/1, 0,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::GPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (mul:i64 GPR64:i64:$Rm, (sub:i64 0:i64, GPR64:i64:$Rn))  =>  (MSUBXrrr:i64 GPR64:i64:$Rn, GPR64:i64:$Rm, XZR:i64)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::MSUBXrrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rm
      GIR_AddRegister, /*InsnID*/0, AArch64::XZR,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 806: @48415
    GIM_Try, /*On fail goto*//*Label 807*/ 48456,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_MUL,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (mul:v8i8 V64:v8i8:$Rn, V64:v8i8:$Rm)  =>  (MULv8i8:v8i8 V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::MULv8i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 807: @48456
    GIM_Try, /*On fail goto*//*Label 808*/ 48497,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_MUL,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (mul:v16i8 V128:v16i8:$Rn, V128:v16i8:$Rm)  =>  (MULv16i8:v16i8 V128:v16i8:$Rn, V128:v16i8:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::MULv16i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 808: @48497
    GIM_Try, /*On fail goto*//*Label 809*/ 48538,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_MUL,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (mul:v4i16 V64:v4i16:$Rn, V64:v4i16:$Rm)  =>  (MULv4i16:v4i16 V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::MULv4i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 809: @48538
    GIM_Try, /*On fail goto*//*Label 810*/ 48579,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_MUL,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (mul:v8i16 V128:v8i16:$Rn, V128:v8i16:$Rm)  =>  (MULv8i16:v8i16 V128:v8i16:$Rn, V128:v8i16:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::MULv8i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 810: @48579
    GIM_Try, /*On fail goto*//*Label 811*/ 48620,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_MUL,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (mul:v2i32 V64:v2i32:$Rn, V64:v2i32:$Rm)  =>  (MULv2i32:v2i32 V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::MULv2i32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 811: @48620
    GIM_Try, /*On fail goto*//*Label 812*/ 48661,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_MUL,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (mul:v4i32 V128:v4i32:$Rn, V128:v4i32:$Rm)  =>  (MULv4i32:v4i32 V128:v4i32:$Rn, V128:v4i32:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::MULv4i32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 812: @48661
    GIM_Try, /*On fail goto*//*Label 813*/ 48716,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_MUL,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::GPR32RegClassID,
      // (mul:i32 GPR32:i32:$Rn, GPR32:i32:$Rm)  =>  (MADDWrrr:i32 GPR32:i32:$Rn, GPR32:i32:$Rm, WZR:i32)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::MADDWrrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rm
      GIR_AddRegister, /*InsnID*/0, AArch64::WZR,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 813: @48716
    GIM_Try, /*On fail goto*//*Label 814*/ 48771,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_MUL,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::GPR64RegClassID,
      // (mul:i64 GPR64:i64:$Rn, GPR64:i64:$Rm)  =>  (MADDXrrr:i64 GPR64:i64:$Rn, GPR64:i64:$Rm, XZR:i64)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::MADDXrrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rm
      GIR_AddRegister, /*InsnID*/0, AArch64::XZR,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 814: @48771
    GIM_Try, /*On fail goto*//*Label 815*/ 48851,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_OR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // MIs[1] Operand 2
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/1, /*Op*/2, -1,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::GPR32RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (or:i32 (xor:i32 GPR32:i32:$Rm, -1:i32), GPR32:i32:$Rn)  =>  (ORNWrr:i32 GPR32:i32:$Rn, GPR32:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::ORNWrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 815: @48851
    GIM_Try, /*On fail goto*//*Label 816*/ 48931,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_OR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::GPR64RegClassID,
      // MIs[1] Operand 2
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckConstantInt, /*MI*/1, /*Op*/2, -1,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::GPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (or:i64 (xor:i64 GPR64:i64:$Rm, -1:i64), GPR64:i64:$Rn)  =>  (ORNXrr:i64 GPR64:i64:$Rn, GPR64:i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::ORNXrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 816: @48931
    GIM_Try, /*On fail goto*//*Label 817*/ 49011,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_OR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // MIs[1] Operand 2
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/1, /*Op*/2, -1,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (or:i32 GPR32:i32:$Rn, (xor:i32 GPR32:i32:$Rm, -1:i32))  =>  (ORNWrr:i32 GPR32:i32:$Rn, GPR32:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::ORNWrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 817: @49011
    GIM_Try, /*On fail goto*//*Label 818*/ 49091,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_OR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::GPR64RegClassID,
      // MIs[1] Operand 2
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckConstantInt, /*MI*/1, /*Op*/2, -1,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (or:i64 GPR64:i64:$Rn, (xor:i64 GPR64:i64:$Rm, -1:i64))  =>  (ORNXrr:i64 GPR64:i64:$Rn, GPR64:i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::ORNXrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 818: @49091
    GIM_Try, /*On fail goto*//*Label 819*/ 49130,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_OR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::GPR32RegClassID,
      // (or:i32 GPR32:i32:$Rn, GPR32:i32:$Rm)  =>  (ORRWrr:i32 GPR32:i32:$Rn, GPR32:i32:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::ORRWrr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 819: @49130
    GIM_Try, /*On fail goto*//*Label 820*/ 49169,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_OR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::GPR64RegClassID,
      // (or:i64 GPR64:i64:$Rn, GPR64:i64:$Rm)  =>  (ORRXrr:i64 GPR64:i64:$Rn, GPR64:i64:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::ORRXrr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 820: @49169
    GIM_Try, /*On fail goto*//*Label 821*/ 49210,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_OR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (or:v8i8 V64:v8i8:$Rn, V64:v8i8:$Rm)  =>  (ORRv8i8:v8i8 V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::ORRv8i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 821: @49210
    GIM_Try, /*On fail goto*//*Label 822*/ 49251,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_OR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (or:v16i8 V128:v16i8:$Rn, V128:v16i8:$Rm)  =>  (ORRv16i8:v16i8 V128:v16i8:$Rn, V128:v16i8:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::ORRv16i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 822: @49251
    GIM_Try, /*On fail goto*//*Label 823*/ 49292,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_OR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] LHS
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] RHS
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (or:v2i32 V64:v2i32:$LHS, V64:v2i32:$RHS)  =>  (ORRv8i8:v2i32 V64:v2i32:$LHS, V64:v2i32:$RHS)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::ORRv8i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 823: @49292
    GIM_Try, /*On fail goto*//*Label 824*/ 49333,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_OR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] LHS
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] RHS
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (or:v1i64 V64:v1i64:$LHS, V64:v1i64:$RHS)  =>  (ORRv8i8:v1i64 V64:v1i64:$LHS, V64:v1i64:$RHS)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::ORRv8i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 824: @49333
    GIM_Try, /*On fail goto*//*Label 825*/ 49374,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_OR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] LHS
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] RHS
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (or:v8i16 V128:v8i16:$LHS, V128:v8i16:$RHS)  =>  (ORRv16i8:v8i16 V128:v8i16:$LHS, V128:v8i16:$RHS)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::ORRv16i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 825: @49374
    GIM_Try, /*On fail goto*//*Label 826*/ 49415,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_OR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] LHS
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] RHS
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (or:v4i32 V128:v4i32:$LHS, V128:v4i32:$RHS)  =>  (ORRv16i8:v4i32 V128:v4i32:$LHS, V128:v4i32:$RHS)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::ORRv16i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 826: @49415
    GIM_Try, /*On fail goto*//*Label 827*/ 49456,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_OR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] LHS
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] RHS
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (or:v2i64 V128:v2i64:$LHS, V128:v2i64:$RHS)  =>  (ORRv16i8:v2i64 V128:v2i64:$LHS, V128:v2i64:$RHS)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::ORRv16i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 827: @49456
    GIM_Try, /*On fail goto*//*Label 828*/ 49497,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_OR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] LHS
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] RHS
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (or:v4i16 V64:v4i16:$LHS, V64:v4i16:$RHS)  =>  (ORRv8i8:v4i16 V64:v4i16:$LHS, V64:v4i16:$RHS)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::ORRv8i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 828: @49497
    GIM_Try, /*On fail goto*//*Label 829*/ 49536,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SDIV,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::GPR32RegClassID,
      // (sdiv:i32 GPR32:i32:$Rn, GPR32:i32:$Rm)  =>  (SDIVWr:i32 GPR32:i32:$Rn, GPR32:i32:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::SDIVWr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 829: @49536
    GIM_Try, /*On fail goto*//*Label 830*/ 49575,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SDIV,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::GPR64RegClassID,
      // (sdiv:i64 GPR64:i64:$Rn, GPR64:i64:$Rm)  =>  (SDIVXr:i64 GPR64:i64:$Rn, GPR64:i64:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::SDIVXr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 830: @49575
    GIM_Try, /*On fail goto*//*Label 831*/ 49647,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SHL,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (shl:i32 GPR32:i32:$Rn, (zext:i64 GPR32:i32:$Rm))  =>  (LSLVWr:i32 GPR32:i32:$Rn, GPR32:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::LSLVWr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 831: @49647
    GIM_Try, /*On fail goto*//*Label 832*/ 49719,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SHL,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ANYEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (shl:i32 GPR32:i32:$Rn, (anyext:i64 GPR32:i32:$Rm))  =>  (LSLVWr:i32 GPR32:i32:$Rn, GPR32:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::LSLVWr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 832: @49719
    GIM_Try, /*On fail goto*//*Label 833*/ 49791,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SHL,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_SEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (shl:i32 GPR32:i32:$Rn, (sext:i64 GPR32:i32:$Rm))  =>  (LSLVWr:i32 GPR32:i32:$Rn, GPR32:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::LSLVWr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 833: @49791
    GIM_Try, /*On fail goto*//*Label 834*/ 49830,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SHL,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::GPR64RegClassID,
      // (shl:i64 GPR64:i64:$Rn, GPR64:i64:$Rm)  =>  (LSLVXr:i64 GPR64:i64:$Rn, GPR64:i64:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::LSLVXr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 834: @49830
    GIM_Try, /*On fail goto*//*Label 835*/ 49924,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/0, /*OpIdx*/2, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_SEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_SEXT,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[2] Rm
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (sub:v8i16 (sext:v8i16 V64:v8i8:$Rn), (sext:v8i16 V64:v8i8:$Rm))  =>  (SSUBLv8i8_v8i16:v8i16 V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SSUBLv8i8_v8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 835: @49924
    GIM_Try, /*On fail goto*//*Label 836*/ 50018,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/0, /*OpIdx*/2, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_SEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_SEXT,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[2] Rm
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (sub:v4i32 (sext:v4i32 V64:v4i16:$Rn), (sext:v4i32 V64:v4i16:$Rm))  =>  (SSUBLv4i16_v4i32:v4i32 V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SSUBLv4i16_v4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 836: @50018
    GIM_Try, /*On fail goto*//*Label 837*/ 50112,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/0, /*OpIdx*/2, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_SEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_SEXT,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[2] Rm
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (sub:v2i64 (sext:v2i64 V64:v2i32:$Rn), (sext:v2i64 V64:v2i32:$Rm))  =>  (SSUBLv2i32_v2i64:v2i64 V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SSUBLv2i32_v2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 837: @50112
    GIM_Try, /*On fail goto*//*Label 838*/ 50206,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/0, /*OpIdx*/2, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_ZEXT,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[2] Rm
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (sub:v8i16 (zext:v8i16 V64:v8i8:$Rn), (zext:v8i16 V64:v8i8:$Rm))  =>  (USUBLv8i8_v8i16:v8i16 V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::USUBLv8i8_v8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 838: @50206
    GIM_Try, /*On fail goto*//*Label 839*/ 50300,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/0, /*OpIdx*/2, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_ZEXT,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[2] Rm
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (sub:v4i32 (zext:v4i32 V64:v4i16:$Rn), (zext:v4i32 V64:v4i16:$Rm))  =>  (USUBLv4i16_v4i32:v4i32 V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::USUBLv4i16_v4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 839: @50300
    GIM_Try, /*On fail goto*//*Label 840*/ 50394,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/0, /*OpIdx*/2, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_ZEXT,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[2] Rm
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (sub:v2i64 (zext:v2i64 V64:v2i32:$Rn), (zext:v2i64 V64:v2i32:$Rm))  =>  (USUBLv2i32_v2i64:v2i64 V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::USUBLv2i32_v2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 840: @50394
    GIM_Try, /*On fail goto*//*Label 841*/ 50477,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/0, /*Op*/1, 0,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::GPR32RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (sub:i32 0:i32, (mul:i32 GPR32:i32:$Rn, GPR32:i32:$Rm))  =>  (MSUBWrrr:i32 GPR32:i32:$Rn, GPR32:i32:$Rm, WZR:i32)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::MSUBWrrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rm
      GIR_AddRegister, /*InsnID*/0, AArch64::WZR,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 841: @50477
    GIM_Try, /*On fail goto*//*Label 842*/ 50560,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckConstantInt, /*MI*/0, /*Op*/1, 0,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::GPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::GPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (sub:i64 0:i64, (mul:i64 GPR64:i64:$Rn, GPR64:i64:$Rm))  =>  (MSUBXrrr:i64 GPR64:i64:$Rn, GPR64:i64:$Rm, XZR:i64)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::MSUBXrrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rm
      GIR_AddRegister, /*InsnID*/0, AArch64::XZR,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 842: @50560
    GIM_Try, /*On fail goto*//*Label 843*/ 50683,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/1, /*OpIdx*/1, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/3, /*MI*/1, /*OpIdx*/2, // MIs[3]
      GIM_CheckNumOperands, /*MI*/3, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckConstantInt, /*MI*/0, /*Op*/1, 0,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Operand 1
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_SEXT,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[2] Rn
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // MIs[1] Operand 2
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/3, TargetOpcode::G_SEXT,
      // MIs[3] Operand 0
      GIM_CheckType, /*MI*/3, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[3] Rm
      GIM_CheckType, /*MI*/3, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/3, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      GIM_CheckIsSafeToFold, /*InsnID*/3,
      // (sub:i64 0:i64, (mul:i64 (sext:i64 GPR32:i32:$Rn), (sext:i64 GPR32:i32:$Rm)))  =>  (SMSUBLrrr:i64 GPR32:i32:$Rn, GPR32:i32:$Rm, XZR:i64)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SMSUBLrrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/3, /*OpIdx*/1, // Rm
      GIR_AddRegister, /*InsnID*/0, AArch64::XZR,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 843: @50683
    GIM_Try, /*On fail goto*//*Label 844*/ 50806,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/1, /*OpIdx*/1, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/3, /*MI*/1, /*OpIdx*/2, // MIs[3]
      GIM_CheckNumOperands, /*MI*/3, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckConstantInt, /*MI*/0, /*Op*/1, 0,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Operand 1
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_ZEXT,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[2] Rn
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // MIs[1] Operand 2
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/3, TargetOpcode::G_ZEXT,
      // MIs[3] Operand 0
      GIM_CheckType, /*MI*/3, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[3] Rm
      GIM_CheckType, /*MI*/3, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/3, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      GIM_CheckIsSafeToFold, /*InsnID*/3,
      // (sub:i64 0:i64, (mul:i64 (zext:i64 GPR32:i32:$Rn), (zext:i64 GPR32:i32:$Rm)))  =>  (UMSUBLrrr:i64 GPR32:i32:$Rn, GPR32:i32:$Rm, XZR:i64)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UMSUBLrrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/3, /*OpIdx*/1, // Rm
      GIR_AddRegister, /*InsnID*/0, AArch64::XZR,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 844: @50806
    GIM_Try, /*On fail goto*//*Label 845*/ 50858,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR32spRegClassID,
      // MIs[0] imm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckComplexPattern, /*MI*/0, /*Op*/2, /*Renderer*/0, GICP_gi_addsub_shifted_imm32,
      // (sub:i32 GPR32sp:i32:$Rn, addsub_shifted_imm32:i32:$imm)  =>  (SUBSWri:i32:i32 GPR32sp:i32:$Rn, addsub_shifted_imm32:i32:$imm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SUBSWri,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_ComplexRenderer, /*InsnID*/0, /*RendererID*/0,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 845: @50858
    GIM_Try, /*On fail goto*//*Label 846*/ 50910,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR64spRegClassID,
      // MIs[0] imm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckComplexPattern, /*MI*/0, /*Op*/2, /*Renderer*/0, GICP_gi_addsub_shifted_imm64,
      // (sub:i64 GPR64sp:i64:$Rn, addsub_shifted_imm64:i64:$imm)  =>  (SUBSXri:i64:i32 GPR64sp:i64:$Rn, addsub_shifted_imm64:i64:$imm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SUBSXri,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_ComplexRenderer, /*InsnID*/0, /*RendererID*/0,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 846: @50910
    GIM_Try, /*On fail goto*//*Label 847*/ 51034,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/1, /*OpIdx*/1, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/3, /*MI*/1, /*OpIdx*/2, // MIs[3]
      GIM_CheckNumOperands, /*MI*/3, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Ra
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Operand 1
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_SEXT,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[2] Rn
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // MIs[1] Operand 2
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/3, TargetOpcode::G_SEXT,
      // MIs[3] Operand 0
      GIM_CheckType, /*MI*/3, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[3] Rm
      GIM_CheckType, /*MI*/3, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/3, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      GIM_CheckIsSafeToFold, /*InsnID*/3,
      // (sub:i64 GPR64:i64:$Ra, (mul:i64 (sext:i64 GPR32:i32:$Rn), (sext:i64 GPR32:i32:$Rm)))  =>  (SMSUBLrrr:i64 GPR32:i32:$Rn, GPR32:i32:$Rm, GPR64:i64:$Ra)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SMSUBLrrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/3, /*OpIdx*/1, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Ra
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 847: @51034
    GIM_Try, /*On fail goto*//*Label 848*/ 51158,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/1, /*OpIdx*/1, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/3, /*MI*/1, /*OpIdx*/2, // MIs[3]
      GIM_CheckNumOperands, /*MI*/3, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Ra
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Operand 1
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_ZEXT,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[2] Rn
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // MIs[1] Operand 2
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/3, TargetOpcode::G_ZEXT,
      // MIs[3] Operand 0
      GIM_CheckType, /*MI*/3, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[3] Rm
      GIM_CheckType, /*MI*/3, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/3, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      GIM_CheckIsSafeToFold, /*InsnID*/3,
      // (sub:i64 GPR64:i64:$Ra, (mul:i64 (zext:i64 GPR32:i32:$Rn), (zext:i64 GPR32:i32:$Rm)))  =>  (UMSUBLrrr:i64 GPR32:i32:$Rn, GPR32:i32:$Rm, GPR64:i64:$Ra)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UMSUBLrrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/3, /*OpIdx*/1, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Ra
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 848: @51158
    GIM_Try, /*On fail goto*//*Label 849*/ 51244,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s8,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (sub:v8i8 V64:v8i8:$Rd, (mul:v8i8 V64:v8i8:$Rn, V64:v8i8:$Rm))  =>  (MLSv8i8:v8i8 V64:v8i8:$Rd, V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::MLSv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 849: @51244
    GIM_Try, /*On fail goto*//*Label 850*/ 51330,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v16s8,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (sub:v16i8 V128:v16i8:$Rd, (mul:v16i8 V128:v16i8:$Rn, V128:v16i8:$Rm))  =>  (MLSv16i8:v16i8 V128:v16i8:$Rd, V128:v16i8:$Rn, V128:v16i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::MLSv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 850: @51330
    GIM_Try, /*On fail goto*//*Label 851*/ 51416,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s16,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (sub:v4i16 V64:v4i16:$Rd, (mul:v4i16 V64:v4i16:$Rn, V64:v4i16:$Rm))  =>  (MLSv4i16:v4i16 V64:v4i16:$Rd, V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::MLSv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 851: @51416
    GIM_Try, /*On fail goto*//*Label 852*/ 51502,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (sub:v8i16 V128:v8i16:$Rd, (mul:v8i16 V128:v8i16:$Rn, V128:v8i16:$Rm))  =>  (MLSv8i16:v8i16 V128:v8i16:$Rd, V128:v8i16:$Rn, V128:v8i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::MLSv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 852: @51502
    GIM_Try, /*On fail goto*//*Label 853*/ 51588,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s32,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (sub:v2i32 V64:v2i32:$Rd, (mul:v2i32 V64:v2i32:$Rn, V64:v2i32:$Rm))  =>  (MLSv2i32:v2i32 V64:v2i32:$Rd, V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::MLSv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 853: @51588
    GIM_Try, /*On fail goto*//*Label 854*/ 51674,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (sub:v4i32 V128:v4i32:$Rd, (mul:v4i32 V128:v4i32:$Rn, V128:v4i32:$Rm))  =>  (MLSv4i32:v4i32 V128:v4i32:$Rd, V128:v4i32:$Rn, V128:v4i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::MLSv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 854: @51674
    GIM_Try, /*On fail goto*//*Label 855*/ 51764,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_smull,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (sub:v8i16 V128:v8i16:$Rd, (intrinsic_wo_chain:v8i16 274:iPTR, V64:v8i8:$Rn, V64:v8i8:$Rm))  =>  (SMLSLv8i8_v8i16:v8i16 V128:v8i16:$Rd, V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SMLSLv8i8_v8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 855: @51764
    GIM_Try, /*On fail goto*//*Label 856*/ 51854,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_smull,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (sub:v4i32 V128:v4i32:$Rd, (intrinsic_wo_chain:v4i32 274:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm))  =>  (SMLSLv4i16_v4i32:v4i32 V128:v4i32:$Rd, V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SMLSLv4i16_v4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 856: @51854
    GIM_Try, /*On fail goto*//*Label 857*/ 51944,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_smull,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (sub:v2i64 V128:v2i64:$Rd, (intrinsic_wo_chain:v2i64 274:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm))  =>  (SMLSLv2i32_v2i64:v2i64 V128:v2i64:$Rd, V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SMLSLv2i32_v2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 857: @51944
    GIM_Try, /*On fail goto*//*Label 858*/ 52018,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_SEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (sub:v8i16 V128:v8i16:$Rn, (sext:v8i16 V64:v8i8:$Rm))  =>  (SSUBWv8i8_v8i16:v8i16 V128:v8i16:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SSUBWv8i8_v8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 858: @52018
    GIM_Try, /*On fail goto*//*Label 859*/ 52092,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_SEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (sub:v4i32 V128:v4i32:$Rn, (sext:v4i32 V64:v4i16:$Rm))  =>  (SSUBWv4i16_v4i32:v4i32 V128:v4i32:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SSUBWv4i16_v4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 859: @52092
    GIM_Try, /*On fail goto*//*Label 860*/ 52166,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_SEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (sub:v2i64 V128:v2i64:$Rn, (sext:v2i64 V64:v2i32:$Rm))  =>  (SSUBWv2i32_v2i64:v2i64 V128:v2i64:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SSUBWv2i32_v2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 860: @52166
    GIM_Try, /*On fail goto*//*Label 861*/ 52256,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_umull,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (sub:v8i16 V128:v8i16:$Rd, (intrinsic_wo_chain:v8i16 327:iPTR, V64:v8i8:$Rn, V64:v8i8:$Rm))  =>  (UMLSLv8i8_v8i16:v8i16 V128:v8i16:$Rd, V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UMLSLv8i8_v8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 861: @52256
    GIM_Try, /*On fail goto*//*Label 862*/ 52346,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_umull,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (sub:v4i32 V128:v4i32:$Rd, (intrinsic_wo_chain:v4i32 327:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm))  =>  (UMLSLv4i16_v4i32:v4i32 V128:v4i32:$Rd, V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UMLSLv4i16_v4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 862: @52346
    GIM_Try, /*On fail goto*//*Label 863*/ 52436,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_umull,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (sub:v2i64 V128:v2i64:$Rd, (intrinsic_wo_chain:v2i64 327:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm))  =>  (UMLSLv2i32_v2i64:v2i64 V128:v2i64:$Rd, V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UMLSLv2i32_v2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 863: @52436
    GIM_Try, /*On fail goto*//*Label 864*/ 52510,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (sub:v8i16 V128:v8i16:$Rn, (zext:v8i16 V64:v8i8:$Rm))  =>  (USUBWv8i8_v8i16:v8i16 V128:v8i16:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::USUBWv8i8_v8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 864: @52510
    GIM_Try, /*On fail goto*//*Label 865*/ 52584,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (sub:v4i32 V128:v4i32:$Rn, (zext:v4i32 V64:v4i16:$Rm))  =>  (USUBWv4i16_v4i32:v4i32 V128:v4i32:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::USUBWv4i16_v4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 865: @52584
    GIM_Try, /*On fail goto*//*Label 866*/ 52658,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (sub:v2i64 V128:v2i64:$Rn, (zext:v2i64 V64:v2i32:$Rm))  =>  (USUBWv2i32_v2i64:v2i64 V128:v2i64:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::USUBWv2i32_v2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 866: @52658
    GIM_Try, /*On fail goto*//*Label 867*/ 52699,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (sub:v8i8 V64:v8i8:$Rn, V64:v8i8:$Rm)  =>  (SUBv8i8:v8i8 V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::SUBv8i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 867: @52699
    GIM_Try, /*On fail goto*//*Label 868*/ 52740,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (sub:v16i8 V128:v16i8:$Rn, V128:v16i8:$Rm)  =>  (SUBv16i8:v16i8 V128:v16i8:$Rn, V128:v16i8:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::SUBv16i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 868: @52740
    GIM_Try, /*On fail goto*//*Label 869*/ 52781,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (sub:v4i16 V64:v4i16:$Rn, V64:v4i16:$Rm)  =>  (SUBv4i16:v4i16 V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::SUBv4i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 869: @52781
    GIM_Try, /*On fail goto*//*Label 870*/ 52822,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (sub:v8i16 V128:v8i16:$Rn, V128:v8i16:$Rm)  =>  (SUBv8i16:v8i16 V128:v8i16:$Rn, V128:v8i16:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::SUBv8i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 870: @52822
    GIM_Try, /*On fail goto*//*Label 871*/ 52863,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (sub:v2i32 V64:v2i32:$Rn, V64:v2i32:$Rm)  =>  (SUBv2i32:v2i32 V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::SUBv2i32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 871: @52863
    GIM_Try, /*On fail goto*//*Label 872*/ 52904,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (sub:v4i32 V128:v4i32:$Rn, V128:v4i32:$Rm)  =>  (SUBv4i32:v4i32 V128:v4i32:$Rn, V128:v4i32:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::SUBv4i32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 872: @52904
    GIM_Try, /*On fail goto*//*Label 873*/ 52945,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (sub:v2i64 V128:v2i64:$Rn, V128:v2i64:$Rm)  =>  (SUBv2i64:v2i64 V128:v2i64:$Rn, V128:v2i64:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::SUBv2i64,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 873: @52945
    GIM_Try, /*On fail goto*//*Label 874*/ 52986,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (sub:v1i64 FPR64:v1i64:$Rn, FPR64:v1i64:$Rm)  =>  (SUBv1i64:v1i64 FPR64:v1i64:$Rn, FPR64:v1i64:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::SUBv1i64,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 874: @52986
    GIM_Try, /*On fail goto*//*Label 875*/ 53028,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::GPR32RegClassID,
      // (sub:i32 GPR32:i32:$Rn, GPR32:i32:$Rm)  =>  (SUBSWrr:i32:i32 GPR32:i32:$Rn, GPR32:i32:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::SUBSWrr,
      GIR_AddImplicitDef, /*InsnID*/0, AArch64::NZCV,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 875: @53028
    GIM_Try, /*On fail goto*//*Label 876*/ 53070,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::GPR64RegClassID,
      // (sub:i64 GPR64:i64:$Rn, GPR64:i64:$Rm)  =>  (SUBSXrr:i64:i32 GPR64:i64:$Rn, GPR64:i64:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::SUBSXrr,
      GIR_AddImplicitDef, /*InsnID*/0, AArch64::NZCV,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 876: @53070
    GIM_Try, /*On fail goto*//*Label 877*/ 53109,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_UDIV,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::GPR32RegClassID,
      // (udiv:i32 GPR32:i32:$Rn, GPR32:i32:$Rm)  =>  (UDIVWr:i32 GPR32:i32:$Rn, GPR32:i32:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::UDIVWr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 877: @53109
    GIM_Try, /*On fail goto*//*Label 878*/ 53148,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_UDIV,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::GPR64RegClassID,
      // (udiv:i64 GPR64:i64:$Rn, GPR64:i64:$Rm)  =>  (UDIVXr:i64 GPR64:i64:$Rn, GPR64:i64:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::UDIVXr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 878: @53148
    GIM_Try, /*On fail goto*//*Label 879*/ 53228,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_XOR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/0, /*Op*/2, -1,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (xor:i32 (xor:i32 GPR32:i32:$Rn, GPR32:i32:$Rm), -1:i32)  =>  (EONWrr:i32 GPR32:i32:$Rn, GPR32:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::EONWrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 879: @53228
    GIM_Try, /*On fail goto*//*Label 880*/ 53308,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_XOR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::GPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckConstantInt, /*MI*/0, /*Op*/2, -1,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (xor:i64 (xor:i64 GPR64:i64:$Rn, GPR64:i64:$Rm), -1:i64)  =>  (EONXrr:i64 GPR64:i64:$Rn, GPR64:i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::EONXrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 880: @53308
    GIM_Try, /*On fail goto*//*Label 881*/ 53388,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_XOR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // MIs[1] Operand 2
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/1, /*Op*/2, -1,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::GPR32RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (xor:i32 (xor:i32 GPR32:i32:$Rn, -1:i32), GPR32:i32:$Rm)  =>  (EONWrr:i32 GPR32:i32:$Rn, GPR32:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::EONWrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 881: @53388
    GIM_Try, /*On fail goto*//*Label 882*/ 53468,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_XOR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::GPR64RegClassID,
      // MIs[1] Operand 2
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckConstantInt, /*MI*/1, /*Op*/2, -1,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::GPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (xor:i64 (xor:i64 GPR64:i64:$Rn, -1:i64), GPR64:i64:$Rm)  =>  (EONXrr:i64 GPR64:i64:$Rn, GPR64:i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::EONXrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 882: @53468
    GIM_Try, /*On fail goto*//*Label 883*/ 53548,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_XOR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // MIs[1] Operand 2
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/1, /*Op*/2, -1,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (xor:i32 GPR32:i32:$Rm, (xor:i32 GPR32:i32:$Rn, -1:i32))  =>  (EONWrr:i32 GPR32:i32:$Rn, GPR32:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::EONWrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 883: @53548
    GIM_Try, /*On fail goto*//*Label 884*/ 53628,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_XOR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::GPR64RegClassID,
      // MIs[1] Operand 2
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckConstantInt, /*MI*/1, /*Op*/2, -1,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (xor:i64 GPR64:i64:$Rm, (xor:i64 GPR64:i64:$Rn, -1:i64))  =>  (EONXrr:i64 GPR64:i64:$Rn, GPR64:i64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::EONXrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 884: @53628
    GIM_Try, /*On fail goto*//*Label 885*/ 53679,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_XOR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Wm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/0, /*Op*/2, -1,
      // (xor:i32 GPR32:i32:$Wm, -1:i32)  =>  (ORNWrr:i32 WZR:i32, GPR32:i32:$Wm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::ORNWrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_AddRegister, /*InsnID*/0, AArch64::WZR,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Wm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 885: @53679
    GIM_Try, /*On fail goto*//*Label 886*/ 53730,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_XOR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Xm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckConstantInt, /*MI*/0, /*Op*/2, -1,
      // (xor:i64 GPR64:i64:$Xm, -1:i64)  =>  (ORNXrr:i64 XZR:i64, GPR64:i64:$Xm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::ORNXrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_AddRegister, /*InsnID*/0, AArch64::XZR,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Xm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 886: @53730
    GIM_Try, /*On fail goto*//*Label 887*/ 53769,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_XOR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::GPR32RegClassID,
      // (xor:i32 GPR32:i32:$Rn, GPR32:i32:$Rm)  =>  (EORWrr:i32 GPR32:i32:$Rn, GPR32:i32:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::EORWrr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 887: @53769
    GIM_Try, /*On fail goto*//*Label 888*/ 53808,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_XOR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::GPR64RegClassID,
      // (xor:i64 GPR64:i64:$Rn, GPR64:i64:$Rm)  =>  (EORXrr:i64 GPR64:i64:$Rn, GPR64:i64:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::EORXrr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 888: @53808
    GIM_Try, /*On fail goto*//*Label 889*/ 53849,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_XOR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (xor:v8i8 V64:v8i8:$Rn, V64:v8i8:$Rm)  =>  (EORv8i8:v8i8 V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::EORv8i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 889: @53849
    GIM_Try, /*On fail goto*//*Label 890*/ 53890,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_XOR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (xor:v16i8 V128:v16i8:$Rn, V128:v16i8:$Rm)  =>  (EORv16i8:v16i8 V128:v16i8:$Rn, V128:v16i8:$Rm)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::EORv16i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 890: @53890
    GIM_Try, /*On fail goto*//*Label 891*/ 53931,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_XOR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] LHS
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] RHS
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (xor:v2i32 V64:v2i32:$LHS, V64:v2i32:$RHS)  =>  (EORv8i8:v2i32 V64:v2i32:$LHS, V64:v2i32:$RHS)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::EORv8i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 891: @53931
    GIM_Try, /*On fail goto*//*Label 892*/ 53972,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_XOR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] LHS
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] RHS
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (xor:v1i64 V64:v1i64:$LHS, V64:v1i64:$RHS)  =>  (EORv8i8:v1i64 V64:v1i64:$LHS, V64:v1i64:$RHS)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::EORv8i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 892: @53972
    GIM_Try, /*On fail goto*//*Label 893*/ 54013,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_XOR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] LHS
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] RHS
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (xor:v8i16 V128:v8i16:$LHS, V128:v8i16:$RHS)  =>  (EORv16i8:v8i16 V128:v8i16:$LHS, V128:v8i16:$RHS)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::EORv16i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 893: @54013
    GIM_Try, /*On fail goto*//*Label 894*/ 54054,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_XOR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] LHS
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] RHS
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (xor:v4i32 V128:v4i32:$LHS, V128:v4i32:$RHS)  =>  (EORv16i8:v4i32 V128:v4i32:$LHS, V128:v4i32:$RHS)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::EORv16i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 894: @54054
    GIM_Try, /*On fail goto*//*Label 895*/ 54095,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_XOR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] LHS
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] RHS
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR128RegClassID,
      // (xor:v2i64 V128:v2i64:$LHS, V128:v2i64:$RHS)  =>  (EORv16i8:v2i64 V128:v2i64:$LHS, V128:v2i64:$RHS)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::EORv16i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 895: @54095
    GIM_Try, /*On fail goto*//*Label 896*/ 54136,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_XOR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] LHS
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] RHS
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // (xor:v4i16 V64:v4i16:$LHS, V64:v4i16:$RHS)  =>  (EORv8i8:v4i16 V64:v4i16:$LHS, V64:v4i16:$RHS)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::EORv8i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 896: @54136
    GIM_Try, /*On fail goto*//*Label 897*/ 54171,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Xn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR64RegClassID,
      // (bitconvert:v8i8 GPR64:i64:$Xn)  =>  (COPY_TO_REGCLASS:v8i8 GPR64:i64:$Xn, FPR64:i32)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 897: @54171
    GIM_Try, /*On fail goto*//*Label 898*/ 54206,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Xn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR64RegClassID,
      // (bitconvert:v4i16 GPR64:i64:$Xn)  =>  (COPY_TO_REGCLASS:v4i16 GPR64:i64:$Xn, FPR64:i32)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 898: @54206
    GIM_Try, /*On fail goto*//*Label 899*/ 54241,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Xn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR64RegClassID,
      // (bitconvert:v2i32 GPR64:i64:$Xn)  =>  (COPY_TO_REGCLASS:v2i32 GPR64:i64:$Xn, FPR64:i32)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 899: @54241
    GIM_Try, /*On fail goto*//*Label 900*/ 54276,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Xn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR64RegClassID,
      // (bitconvert:v4f16 GPR64:i64:$Xn)  =>  (COPY_TO_REGCLASS:v4f16 GPR64:i64:$Xn, FPR64:i32)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 900: @54276
    GIM_Try, /*On fail goto*//*Label 901*/ 54311,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Xn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR64RegClassID,
      // (bitconvert:v2f32 GPR64:i64:$Xn)  =>  (COPY_TO_REGCLASS:v2f32 GPR64:i64:$Xn, FPR64:i32)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 901: @54311
    GIM_Try, /*On fail goto*//*Label 902*/ 54346,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:i64 V64:v8i8:$Vn)  =>  (COPY_TO_REGCLASS:i64 V64:v8i8:$Vn, GPR64:i32)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC GPR64*/15,
      GIR_Done,
    // Label 902: @54346
    GIM_Try, /*On fail goto*//*Label 903*/ 54381,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:i64 V64:v4i16:$Vn)  =>  (COPY_TO_REGCLASS:i64 V64:v4i16:$Vn, GPR64:i32)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC GPR64*/15,
      GIR_Done,
    // Label 903: @54381
    GIM_Try, /*On fail goto*//*Label 904*/ 54416,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:i64 V64:v2i32:$Vn)  =>  (COPY_TO_REGCLASS:i64 V64:v2i32:$Vn, GPR64:i32)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC GPR64*/15,
      GIR_Done,
    // Label 904: @54416
    GIM_Try, /*On fail goto*//*Label 905*/ 54451,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:i64 V64:v4f16:$Vn)  =>  (COPY_TO_REGCLASS:i64 V64:v4f16:$Vn, GPR64:i32)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC GPR64*/15,
      GIR_Done,
    // Label 905: @54451
    GIM_Try, /*On fail goto*//*Label 906*/ 54486,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:i64 V64:v2f32:$Vn)  =>  (COPY_TO_REGCLASS:i64 V64:v2f32:$Vn, GPR64:i32)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC GPR64*/15,
      GIR_Done,
    // Label 906: @54486
    GIM_Try, /*On fail goto*//*Label 907*/ 54521,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:i64 V64:v1f64:$Vn)  =>  (COPY_TO_REGCLASS:i64 V64:v1f64:$Vn, GPR64:i32)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC GPR64*/15,
      GIR_Done,
    // Label 907: @54521
    GIM_Try, /*On fail goto*//*Label 908*/ 54554,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Xn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR64RegClassID,
      // (bitconvert:v1i64 GPR64:i64:$Xn)  =>  (COPY_TO_REGCLASS:v1i64 GPR64:i64:$Xn, FPR64:i32)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 908: @54554
    GIM_Try, /*On fail goto*//*Label 909*/ 54587,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Xn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR64RegClassID,
      // (bitconvert:v1f64 GPR64:i64:$Xn)  =>  (COPY_TO_REGCLASS:v1f64 GPR64:i64:$Xn, FPR64:i32)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 909: @54587
    GIM_Try, /*On fail goto*//*Label 910*/ 54620,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:i64 V64:v1i64:$Vn)  =>  (COPY_TO_REGCLASS:i64 V64:v1i64:$Vn, GPR64:i32)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC GPR64*/15,
      GIR_Done,
    // Label 910: @54620
    GIM_Try, /*On fail goto*//*Label 911*/ 54653,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Xn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // (bitconvert:f32 GPR32:i32:$Xn)  =>  (COPY_TO_REGCLASS:f32 GPR32:i32:$Xn, FPR32:i32)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR32*/3,
      GIR_Done,
    // Label 911: @54653
    GIM_Try, /*On fail goto*//*Label 912*/ 54686,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Xn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR32RegClassID,
      // (bitconvert:i32 FPR32:f32:$Xn)  =>  (COPY_TO_REGCLASS:i32 FPR32:f32:$Xn, GPR32:i32)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC GPR32*/4,
      GIR_Done,
    // Label 912: @54686
    GIM_Try, /*On fail goto*//*Label 913*/ 54719,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Xn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR64RegClassID,
      // (bitconvert:f64 GPR64:i64:$Xn)  =>  (COPY_TO_REGCLASS:f64 GPR64:i64:$Xn, FPR64:i32)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 913: @54719
    GIM_Try, /*On fail goto*//*Label 914*/ 54752,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Xn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:i64 FPR64:f64:$Xn)  =>  (COPY_TO_REGCLASS:i64 FPR64:f64:$Xn, GPR64:i32)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC GPR64*/15,
      GIR_Done,
    // Label 914: @54752
    GIM_Try, /*On fail goto*//*Label 915*/ 54785,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:i64 V64:v1f64:$Vn)  =>  (COPY_TO_REGCLASS:i64 V64:v1f64:$Vn, GPR64:i32)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC GPR64*/15,
      GIR_Done,
    // Label 915: @54785
    GIM_Try, /*On fail goto*//*Label 916*/ 54820,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v1i64 FPR64:v2i32:$src)  =>  FPR64:v1i64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 916: @54820
    GIM_Try, /*On fail goto*//*Label 917*/ 54855,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v1i64 FPR64:v4i16:$src)  =>  FPR64:v1i64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 917: @54855
    GIM_Try, /*On fail goto*//*Label 918*/ 54890,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v1i64 FPR64:v8i8:$src)  =>  FPR64:v1i64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 918: @54890
    GIM_Try, /*On fail goto*//*Label 919*/ 54925,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v1i64 FPR64:v4f16:$src)  =>  FPR64:v1i64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 919: @54925
    GIM_Try, /*On fail goto*//*Label 920*/ 54960,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v1i64 FPR64:v2f32:$src)  =>  FPR64:v1i64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 920: @54960
    GIM_Try, /*On fail goto*//*Label 921*/ 54993,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v1i64 FPR64:v2i32:$src)  =>  (REV64v2i32:v1i64 FPR64:v2i32:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v2i32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 921: @54993
    GIM_Try, /*On fail goto*//*Label 922*/ 55026,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v1i64 FPR64:v4i16:$src)  =>  (REV64v4i16:v1i64 FPR64:v4i16:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v4i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 922: @55026
    GIM_Try, /*On fail goto*//*Label 923*/ 55059,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v1i64 FPR64:v8i8:$src)  =>  (REV64v8i8:v1i64 FPR64:v8i8:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v8i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 923: @55059
    GIM_Try, /*On fail goto*//*Label 924*/ 55092,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v1i64 FPR64:v4f16:$src)  =>  (REV64v4i16:v1i64 FPR64:v4f16:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v4i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 924: @55092
    GIM_Try, /*On fail goto*//*Label 925*/ 55125,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v1i64 FPR64:v2f32:$src)  =>  (REV64v2i32:v1i64 FPR64:v2f32:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v2i32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 925: @55125
    GIM_Try, /*On fail goto*//*Label 926*/ 55158,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v1i64 FPR64:v1f64:$src)  =>  FPR64:v1i64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 926: @55158
    GIM_Try, /*On fail goto*//*Label 927*/ 55191,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v1i64 FPR64:f64:$src)  =>  FPR64:v1i64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 927: @55191
    GIM_Try, /*On fail goto*//*Label 928*/ 55226,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v2i32 FPR64:v1i64:$src)  =>  FPR64:v2i32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 928: @55226
    GIM_Try, /*On fail goto*//*Label 929*/ 55261,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v2i32 FPR64:v4i16:$src)  =>  FPR64:v2i32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 929: @55261
    GIM_Try, /*On fail goto*//*Label 930*/ 55296,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v2i32 FPR64:v8i8:$src)  =>  FPR64:v2i32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 930: @55296
    GIM_Try, /*On fail goto*//*Label 931*/ 55331,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v2i32 FPR64:f64:$src)  =>  FPR64:v2i32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 931: @55331
    GIM_Try, /*On fail goto*//*Label 932*/ 55366,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v2i32 FPR64:v1f64:$src)  =>  FPR64:v2i32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 932: @55366
    GIM_Try, /*On fail goto*//*Label 933*/ 55401,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v2i32 FPR64:v4f16:$src)  =>  FPR64:v2i32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 933: @55401
    GIM_Try, /*On fail goto*//*Label 934*/ 55434,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v2i32 FPR64:v1i64:$src)  =>  (REV64v2i32:v2i32 FPR64:v1i64:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v2i32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 934: @55434
    GIM_Try, /*On fail goto*//*Label 935*/ 55467,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v2i32 FPR64:v4i16:$src)  =>  (REV32v4i16:v2i32 FPR64:v4i16:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV32v4i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 935: @55467
    GIM_Try, /*On fail goto*//*Label 936*/ 55500,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v2i32 FPR64:v8i8:$src)  =>  (REV32v8i8:v2i32 FPR64:v8i8:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV32v8i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 936: @55500
    GIM_Try, /*On fail goto*//*Label 937*/ 55533,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v2i32 FPR64:f64:$src)  =>  (REV64v2i32:v2i32 FPR64:f64:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v2i32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 937: @55533
    GIM_Try, /*On fail goto*//*Label 938*/ 55566,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v2i32 FPR64:v1f64:$src)  =>  (REV64v2i32:v2i32 FPR64:v1f64:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v2i32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 938: @55566
    GIM_Try, /*On fail goto*//*Label 939*/ 55599,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v2i32 FPR64:v4f16:$src)  =>  (REV64v4i16:v2i32 FPR64:v4f16:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v4i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 939: @55599
    GIM_Try, /*On fail goto*//*Label 940*/ 55632,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v2i32 FPR64:v2f32:$src)  =>  FPR64:v2i32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 940: @55632
    GIM_Try, /*On fail goto*//*Label 941*/ 55667,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v4i16 FPR64:v1i64:$src)  =>  FPR64:v4i16:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 941: @55667
    GIM_Try, /*On fail goto*//*Label 942*/ 55702,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v4i16 FPR64:v2i32:$src)  =>  FPR64:v4i16:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 942: @55702
    GIM_Try, /*On fail goto*//*Label 943*/ 55737,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v4i16 FPR64:v8i8:$src)  =>  FPR64:v4i16:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 943: @55737
    GIM_Try, /*On fail goto*//*Label 944*/ 55772,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v4i16 FPR64:f64:$src)  =>  FPR64:v4i16:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 944: @55772
    GIM_Try, /*On fail goto*//*Label 945*/ 55807,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v4i16 FPR64:v4f16:$src)  =>  FPR64:v4i16:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 945: @55807
    GIM_Try, /*On fail goto*//*Label 946*/ 55842,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v4i16 FPR64:v2f32:$src)  =>  FPR64:v4i16:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 946: @55842
    GIM_Try, /*On fail goto*//*Label 947*/ 55877,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v4i16 FPR64:v1f64:$src)  =>  FPR64:v4i16:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 947: @55877
    GIM_Try, /*On fail goto*//*Label 948*/ 55910,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v4i16 FPR64:v1i64:$src)  =>  (REV64v4i16:v4i16 FPR64:v1i64:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v4i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 948: @55910
    GIM_Try, /*On fail goto*//*Label 949*/ 55943,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v4i16 FPR64:v2i32:$src)  =>  (REV32v4i16:v4i16 FPR64:v2i32:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV32v4i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 949: @55943
    GIM_Try, /*On fail goto*//*Label 950*/ 55976,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v4i16 FPR64:v8i8:$src)  =>  (REV16v8i8:v4i16 FPR64:v8i8:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV16v8i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 950: @55976
    GIM_Try, /*On fail goto*//*Label 951*/ 56009,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v4i16 FPR64:f64:$src)  =>  (REV64v4i16:v4i16 FPR64:f64:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v4i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 951: @56009
    GIM_Try, /*On fail goto*//*Label 952*/ 56042,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v4i16 FPR64:v4f16:$src)  =>  (REV32v4i16:v4i16 FPR64:v4f16:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV32v4i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 952: @56042
    GIM_Try, /*On fail goto*//*Label 953*/ 56075,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v4i16 FPR64:v2f32:$src)  =>  (REV32v4i16:v4i16 FPR64:v2f32:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV32v4i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 953: @56075
    GIM_Try, /*On fail goto*//*Label 954*/ 56108,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v4i16 FPR64:v1f64:$src)  =>  (REV64v4i16:v4i16 FPR64:v1f64:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v4i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 954: @56108
    GIM_Try, /*On fail goto*//*Label 955*/ 56143,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v4f16 FPR64:v1i64:$src)  =>  FPR64:v4f16:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 955: @56143
    GIM_Try, /*On fail goto*//*Label 956*/ 56178,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v4f16 FPR64:v2i32:$src)  =>  FPR64:v4f16:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 956: @56178
    GIM_Try, /*On fail goto*//*Label 957*/ 56213,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v4f16 FPR64:v4i16:$src)  =>  FPR64:v4f16:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 957: @56213
    GIM_Try, /*On fail goto*//*Label 958*/ 56248,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v4f16 FPR64:v8i8:$src)  =>  FPR64:v4f16:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 958: @56248
    GIM_Try, /*On fail goto*//*Label 959*/ 56283,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v4f16 FPR64:f64:$src)  =>  FPR64:v4f16:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 959: @56283
    GIM_Try, /*On fail goto*//*Label 960*/ 56318,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v4f16 FPR64:v2f32:$src)  =>  FPR64:v4f16:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 960: @56318
    GIM_Try, /*On fail goto*//*Label 961*/ 56353,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v4f16 FPR64:v1f64:$src)  =>  FPR64:v4f16:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 961: @56353
    GIM_Try, /*On fail goto*//*Label 962*/ 56386,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v4f16 FPR64:v1i64:$src)  =>  (REV64v4i16:v4f16 FPR64:v1i64:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v4i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 962: @56386
    GIM_Try, /*On fail goto*//*Label 963*/ 56419,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v4f16 FPR64:v2i32:$src)  =>  (REV64v4i16:v4f16 FPR64:v2i32:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v4i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 963: @56419
    GIM_Try, /*On fail goto*//*Label 964*/ 56452,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v4f16 FPR64:v4i16:$src)  =>  (REV64v4i16:v4f16 FPR64:v4i16:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v4i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 964: @56452
    GIM_Try, /*On fail goto*//*Label 965*/ 56485,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v4f16 FPR64:v8i8:$src)  =>  (REV16v8i8:v4f16 FPR64:v8i8:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV16v8i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 965: @56485
    GIM_Try, /*On fail goto*//*Label 966*/ 56518,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v4f16 FPR64:f64:$src)  =>  (REV64v4i16:v4f16 FPR64:f64:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v4i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 966: @56518
    GIM_Try, /*On fail goto*//*Label 967*/ 56551,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v4f16 FPR64:v2f32:$src)  =>  (REV64v4i16:v4f16 FPR64:v2f32:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v4i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 967: @56551
    GIM_Try, /*On fail goto*//*Label 968*/ 56584,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v4f16 FPR64:v1f64:$src)  =>  (REV64v4i16:v4f16 FPR64:v1f64:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v4i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 968: @56584
    GIM_Try, /*On fail goto*//*Label 969*/ 56619,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v8i8 FPR64:v1i64:$src)  =>  FPR64:v8i8:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 969: @56619
    GIM_Try, /*On fail goto*//*Label 970*/ 56654,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v8i8 FPR64:v2i32:$src)  =>  FPR64:v8i8:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 970: @56654
    GIM_Try, /*On fail goto*//*Label 971*/ 56689,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v8i8 FPR64:v4i16:$src)  =>  FPR64:v8i8:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 971: @56689
    GIM_Try, /*On fail goto*//*Label 972*/ 56724,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v8i8 FPR64:f64:$src)  =>  FPR64:v8i8:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 972: @56724
    GIM_Try, /*On fail goto*//*Label 973*/ 56759,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v8i8 FPR64:v2f32:$src)  =>  FPR64:v8i8:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 973: @56759
    GIM_Try, /*On fail goto*//*Label 974*/ 56794,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v8i8 FPR64:v1f64:$src)  =>  FPR64:v8i8:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 974: @56794
    GIM_Try, /*On fail goto*//*Label 975*/ 56829,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v8i8 FPR64:v4f16:$src)  =>  FPR64:v8i8:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 975: @56829
    GIM_Try, /*On fail goto*//*Label 976*/ 56862,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v8i8 FPR64:v1i64:$src)  =>  (REV64v8i8:v8i8 FPR64:v1i64:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v8i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 976: @56862
    GIM_Try, /*On fail goto*//*Label 977*/ 56895,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v8i8 FPR64:v2i32:$src)  =>  (REV32v8i8:v8i8 FPR64:v2i32:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV32v8i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 977: @56895
    GIM_Try, /*On fail goto*//*Label 978*/ 56928,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v8i8 FPR64:v4i16:$src)  =>  (REV16v8i8:v8i8 FPR64:v4i16:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV16v8i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 978: @56928
    GIM_Try, /*On fail goto*//*Label 979*/ 56961,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v8i8 FPR64:f64:$src)  =>  (REV64v8i8:v8i8 FPR64:f64:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v8i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 979: @56961
    GIM_Try, /*On fail goto*//*Label 980*/ 56994,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v8i8 FPR64:v2f32:$src)  =>  (REV32v8i8:v8i8 FPR64:v2f32:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV32v8i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 980: @56994
    GIM_Try, /*On fail goto*//*Label 981*/ 57027,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v8i8 FPR64:v1f64:$src)  =>  (REV64v8i8:v8i8 FPR64:v1f64:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v8i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 981: @57027
    GIM_Try, /*On fail goto*//*Label 982*/ 57060,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v8i8 FPR64:v4f16:$src)  =>  (REV16v8i8:v8i8 FPR64:v4f16:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV16v8i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 982: @57060
    GIM_Try, /*On fail goto*//*Label 983*/ 57095,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:f64 FPR64:v2i32:$src)  =>  FPR64:f64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 983: @57095
    GIM_Try, /*On fail goto*//*Label 984*/ 57130,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:f64 FPR64:v4i16:$src)  =>  FPR64:f64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 984: @57130
    GIM_Try, /*On fail goto*//*Label 985*/ 57165,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:f64 FPR64:v2f32:$src)  =>  FPR64:f64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 985: @57165
    GIM_Try, /*On fail goto*//*Label 986*/ 57200,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:f64 FPR64:v8i8:$src)  =>  FPR64:f64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 986: @57200
    GIM_Try, /*On fail goto*//*Label 987*/ 57235,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:f64 FPR64:v4f16:$src)  =>  FPR64:f64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 987: @57235
    GIM_Try, /*On fail goto*//*Label 988*/ 57268,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:f64 FPR64:v2i32:$src)  =>  (REV64v2i32:f64 FPR64:v2i32:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v2i32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 988: @57268
    GIM_Try, /*On fail goto*//*Label 989*/ 57301,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:f64 FPR64:v4i16:$src)  =>  (REV64v4i16:f64 FPR64:v4i16:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v4i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 989: @57301
    GIM_Try, /*On fail goto*//*Label 990*/ 57334,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:f64 FPR64:v2f32:$src)  =>  (REV64v2i32:f64 FPR64:v2f32:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v2i32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 990: @57334
    GIM_Try, /*On fail goto*//*Label 991*/ 57367,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:f64 FPR64:v8i8:$src)  =>  (REV64v8i8:f64 FPR64:v8i8:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v8i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 991: @57367
    GIM_Try, /*On fail goto*//*Label 992*/ 57400,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:f64 FPR64:v4f16:$src)  =>  (REV64v4i16:f64 FPR64:v4f16:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v4i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 992: @57400
    GIM_Try, /*On fail goto*//*Label 993*/ 57433,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:f64 FPR64:v1i64:$src)  =>  FPR64:f64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 993: @57433
    GIM_Try, /*On fail goto*//*Label 994*/ 57466,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:f64 FPR64:v1f64:$src)  =>  FPR64:f64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 994: @57466
    GIM_Try, /*On fail goto*//*Label 995*/ 57501,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v1f64 FPR64:v2i32:$src)  =>  FPR64:v1f64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 995: @57501
    GIM_Try, /*On fail goto*//*Label 996*/ 57536,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v1f64 FPR64:v4i16:$src)  =>  FPR64:v1f64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 996: @57536
    GIM_Try, /*On fail goto*//*Label 997*/ 57571,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v1f64 FPR64:v8i8:$src)  =>  FPR64:v1f64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 997: @57571
    GIM_Try, /*On fail goto*//*Label 998*/ 57606,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v1f64 FPR64:v2f32:$src)  =>  FPR64:v1f64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 998: @57606
    GIM_Try, /*On fail goto*//*Label 999*/ 57641,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v1f64 FPR64:v4f16:$src)  =>  FPR64:v1f64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 999: @57641
    GIM_Try, /*On fail goto*//*Label 1000*/ 57674,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v1f64 FPR64:v2i32:$src)  =>  (REV64v2i32:v1f64 FPR64:v2i32:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v2i32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1000: @57674
    GIM_Try, /*On fail goto*//*Label 1001*/ 57707,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v1f64 FPR64:v4i16:$src)  =>  (REV64v4i16:v1f64 FPR64:v4i16:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v4i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1001: @57707
    GIM_Try, /*On fail goto*//*Label 1002*/ 57740,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v1f64 FPR64:v8i8:$src)  =>  (REV64v8i8:v1f64 FPR64:v8i8:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v8i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1002: @57740
    GIM_Try, /*On fail goto*//*Label 1003*/ 57773,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v1f64 FPR64:v2f32:$src)  =>  (REV64v2i32:v1f64 FPR64:v2f32:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v2i32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1003: @57773
    GIM_Try, /*On fail goto*//*Label 1004*/ 57806,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v1f64 FPR64:v4f16:$src)  =>  (REV64v4i16:v1f64 FPR64:v4f16:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v4i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1004: @57806
    GIM_Try, /*On fail goto*//*Label 1005*/ 57839,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v1f64 FPR64:v1i64:$src)  =>  FPR64:v1f64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 1005: @57839
    GIM_Try, /*On fail goto*//*Label 1006*/ 57872,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v1f64 FPR64:f64:$src)  =>  FPR64:v1f64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 1006: @57872
    GIM_Try, /*On fail goto*//*Label 1007*/ 57907,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v2f32 FPR64:v1i64:$src)  =>  FPR64:v2f32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 1007: @57907
    GIM_Try, /*On fail goto*//*Label 1008*/ 57942,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v2f32 FPR64:v4i16:$src)  =>  FPR64:v2f32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 1008: @57942
    GIM_Try, /*On fail goto*//*Label 1009*/ 57977,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v2f32 FPR64:v8i8:$src)  =>  FPR64:v2f32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 1009: @57977
    GIM_Try, /*On fail goto*//*Label 1010*/ 58012,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v2f32 FPR64:v1f64:$src)  =>  FPR64:v2f32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 1010: @58012
    GIM_Try, /*On fail goto*//*Label 1011*/ 58047,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v2f32 FPR64:f64:$src)  =>  FPR64:v2f32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 1011: @58047
    GIM_Try, /*On fail goto*//*Label 1012*/ 58082,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v2f32 FPR64:v4f16:$src)  =>  FPR64:v2f32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 1012: @58082
    GIM_Try, /*On fail goto*//*Label 1013*/ 58115,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v2f32 FPR64:v1i64:$src)  =>  (REV64v2i32:v2f32 FPR64:v1i64:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v2i32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1013: @58115
    GIM_Try, /*On fail goto*//*Label 1014*/ 58148,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v2f32 FPR64:v4i16:$src)  =>  (REV32v4i16:v2f32 FPR64:v4i16:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV32v4i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1014: @58148
    GIM_Try, /*On fail goto*//*Label 1015*/ 58181,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v2f32 FPR64:v8i8:$src)  =>  (REV32v8i8:v2f32 FPR64:v8i8:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV32v8i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1015: @58181
    GIM_Try, /*On fail goto*//*Label 1016*/ 58214,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v2f32 FPR64:v1f64:$src)  =>  (REV64v2i32:v2f32 FPR64:v1f64:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v2i32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1016: @58214
    GIM_Try, /*On fail goto*//*Label 1017*/ 58247,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v2f32 FPR64:f64:$src)  =>  (REV64v2i32:v2f32 FPR64:f64:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v2i32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1017: @58247
    GIM_Try, /*On fail goto*//*Label 1018*/ 58280,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v2f32 FPR64:v4f16:$src)  =>  (REV64v4i16:v2f32 FPR64:v4f16:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v4i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1018: @58280
    GIM_Try, /*On fail goto*//*Label 1019*/ 58313,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (bitconvert:v2f32 FPR64:v2i32:$src)  =>  FPR64:v2f32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR64*/14,
      GIR_Done,
    // Label 1019: @58313
    GIM_Try, /*On fail goto*//*Label 1020*/ 58348,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s128,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:f128 FPR128:v2i64:$src)  =>  FPR128:f128:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1020: @58348
    GIM_Try, /*On fail goto*//*Label 1021*/ 58383,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s128,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:f128 FPR128:v4i32:$src)  =>  FPR128:f128:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1021: @58383
    GIM_Try, /*On fail goto*//*Label 1022*/ 58418,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s128,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:f128 FPR128:v8i16:$src)  =>  FPR128:f128:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1022: @58418
    GIM_Try, /*On fail goto*//*Label 1023*/ 58453,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s128,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:f128 FPR128:v2f64:$src)  =>  FPR128:f128:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1023: @58453
    GIM_Try, /*On fail goto*//*Label 1024*/ 58488,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s128,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:f128 FPR128:v4f32:$src)  =>  FPR128:f128:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1024: @58488
    GIM_Try, /*On fail goto*//*Label 1025*/ 58523,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s128,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:f128 FPR128:v8f16:$src)  =>  FPR128:f128:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1025: @58523
    GIM_Try, /*On fail goto*//*Label 1026*/ 58558,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s128,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:f128 FPR128:v16i8:$src)  =>  FPR128:f128:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1026: @58558
    GIM_Try, /*On fail goto*//*Label 1027*/ 58593,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s128,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v2f64 FPR128:f128:$src)  =>  FPR128:v2f64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1027: @58593
    GIM_Try, /*On fail goto*//*Label 1028*/ 58628,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v2f64 FPR128:v4i32:$src)  =>  FPR128:v2f64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1028: @58628
    GIM_Try, /*On fail goto*//*Label 1029*/ 58663,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v2f64 FPR128:v8i16:$src)  =>  FPR128:v2f64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1029: @58663
    GIM_Try, /*On fail goto*//*Label 1030*/ 58698,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v2f64 FPR128:v8f16:$src)  =>  FPR128:v2f64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1030: @58698
    GIM_Try, /*On fail goto*//*Label 1031*/ 58733,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v2f64 FPR128:v16i8:$src)  =>  FPR128:v2f64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1031: @58733
    GIM_Try, /*On fail goto*//*Label 1032*/ 58768,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v2f64 FPR128:v4f32:$src)  =>  FPR128:v2f64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1032: @58768
    GIM_Try, /*On fail goto*//*Label 1033*/ 58801,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v2f64 FPR128:v4i32:$src)  =>  (REV64v4i32:v2f64 FPR128:v4i32:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v4i32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1033: @58801
    GIM_Try, /*On fail goto*//*Label 1034*/ 58834,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v2f64 FPR128:v8i16:$src)  =>  (REV64v8i16:v2f64 FPR128:v8i16:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v8i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1034: @58834
    GIM_Try, /*On fail goto*//*Label 1035*/ 58867,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v2f64 FPR128:v8f16:$src)  =>  (REV64v8i16:v2f64 FPR128:v8f16:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v8i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1035: @58867
    GIM_Try, /*On fail goto*//*Label 1036*/ 58900,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v2f64 FPR128:v16i8:$src)  =>  (REV64v16i8:v2f64 FPR128:v16i8:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v16i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1036: @58900
    GIM_Try, /*On fail goto*//*Label 1037*/ 58933,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v2f64 FPR128:v4f32:$src)  =>  (REV64v4i32:v2f64 FPR128:v4f32:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v4i32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1037: @58933
    GIM_Try, /*On fail goto*//*Label 1038*/ 58966,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v2f64 FPR128:v2i64:$src)  =>  FPR128:v2f64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1038: @58966
    GIM_Try, /*On fail goto*//*Label 1039*/ 59001,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s128,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v4f32 FPR128:f128:$src)  =>  FPR128:v4f32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1039: @59001
    GIM_Try, /*On fail goto*//*Label 1040*/ 59036,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v4f32 FPR128:v8i16:$src)  =>  FPR128:v4f32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1040: @59036
    GIM_Try, /*On fail goto*//*Label 1041*/ 59071,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v4f32 FPR128:v8f16:$src)  =>  FPR128:v4f32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1041: @59071
    GIM_Try, /*On fail goto*//*Label 1042*/ 59106,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v4f32 FPR128:v16i8:$src)  =>  FPR128:v4f32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1042: @59106
    GIM_Try, /*On fail goto*//*Label 1043*/ 59141,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v4f32 FPR128:v2i64:$src)  =>  FPR128:v4f32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1043: @59141
    GIM_Try, /*On fail goto*//*Label 1044*/ 59176,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v4f32 FPR128:v2f64:$src)  =>  FPR128:v4f32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1044: @59176
    GIM_Try, /*On fail goto*//*Label 1045*/ 59209,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v4f32 FPR128:v8i16:$src)  =>  (REV32v8i16:v4f32 FPR128:v8i16:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV32v8i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1045: @59209
    GIM_Try, /*On fail goto*//*Label 1046*/ 59242,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v4f32 FPR128:v8f16:$src)  =>  (REV32v8i16:v4f32 FPR128:v8f16:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV32v8i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1046: @59242
    GIM_Try, /*On fail goto*//*Label 1047*/ 59275,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v4f32 FPR128:v16i8:$src)  =>  (REV32v16i8:v4f32 FPR128:v16i8:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV32v16i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1047: @59275
    GIM_Try, /*On fail goto*//*Label 1048*/ 59308,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v4f32 FPR128:v2i64:$src)  =>  (REV64v4i32:v4f32 FPR128:v2i64:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v4i32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1048: @59308
    GIM_Try, /*On fail goto*//*Label 1049*/ 59341,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v4f32 FPR128:v2f64:$src)  =>  (REV64v4i32:v4f32 FPR128:v2f64:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v4i32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1049: @59341
    GIM_Try, /*On fail goto*//*Label 1050*/ 59374,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v4f32 FPR128:v4i32:$src)  =>  FPR128:v4f32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1050: @59374
    GIM_Try, /*On fail goto*//*Label 1051*/ 59409,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s128,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v2i64 FPR128:f128:$src)  =>  FPR128:v2i64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1051: @59409
    GIM_Try, /*On fail goto*//*Label 1052*/ 59444,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v2i64 FPR128:v4i32:$src)  =>  FPR128:v2i64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1052: @59444
    GIM_Try, /*On fail goto*//*Label 1053*/ 59479,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v2i64 FPR128:v8i16:$src)  =>  FPR128:v2i64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1053: @59479
    GIM_Try, /*On fail goto*//*Label 1054*/ 59514,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v2i64 FPR128:v16i8:$src)  =>  FPR128:v2i64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1054: @59514
    GIM_Try, /*On fail goto*//*Label 1055*/ 59549,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v2i64 FPR128:v4f32:$src)  =>  FPR128:v2i64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1055: @59549
    GIM_Try, /*On fail goto*//*Label 1056*/ 59584,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v2i64 FPR128:v8f16:$src)  =>  FPR128:v2i64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1056: @59584
    GIM_Try, /*On fail goto*//*Label 1057*/ 59617,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v2i64 FPR128:v4i32:$src)  =>  (REV64v4i32:v2i64 FPR128:v4i32:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v4i32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1057: @59617
    GIM_Try, /*On fail goto*//*Label 1058*/ 59650,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v2i64 FPR128:v8i16:$src)  =>  (REV64v8i16:v2i64 FPR128:v8i16:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v8i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1058: @59650
    GIM_Try, /*On fail goto*//*Label 1059*/ 59683,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v2i64 FPR128:v16i8:$src)  =>  (REV64v16i8:v2i64 FPR128:v16i8:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v16i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1059: @59683
    GIM_Try, /*On fail goto*//*Label 1060*/ 59716,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v2i64 FPR128:v4f32:$src)  =>  (REV64v4i32:v2i64 FPR128:v4f32:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v4i32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1060: @59716
    GIM_Try, /*On fail goto*//*Label 1061*/ 59749,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v2i64 FPR128:v8f16:$src)  =>  (REV64v8i16:v2i64 FPR128:v8f16:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v8i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1061: @59749
    GIM_Try, /*On fail goto*//*Label 1062*/ 59782,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v2i64 FPR128:v2f64:$src)  =>  FPR128:v2i64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1062: @59782
    GIM_Try, /*On fail goto*//*Label 1063*/ 59817,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s128,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v4i32 FPR128:f128:$src)  =>  FPR128:v4i32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1063: @59817
    GIM_Try, /*On fail goto*//*Label 1064*/ 59852,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v4i32 FPR128:v2i64:$src)  =>  FPR128:v4i32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1064: @59852
    GIM_Try, /*On fail goto*//*Label 1065*/ 59887,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v4i32 FPR128:v8i16:$src)  =>  FPR128:v4i32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1065: @59887
    GIM_Try, /*On fail goto*//*Label 1066*/ 59922,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v4i32 FPR128:v16i8:$src)  =>  FPR128:v4i32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1066: @59922
    GIM_Try, /*On fail goto*//*Label 1067*/ 59957,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v4i32 FPR128:v2f64:$src)  =>  FPR128:v4i32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1067: @59957
    GIM_Try, /*On fail goto*//*Label 1068*/ 59992,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v4i32 FPR128:v8f16:$src)  =>  FPR128:v4i32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1068: @59992
    GIM_Try, /*On fail goto*//*Label 1069*/ 60025,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v4i32 FPR128:v2i64:$src)  =>  (REV64v4i32:v4i32 FPR128:v2i64:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v4i32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1069: @60025
    GIM_Try, /*On fail goto*//*Label 1070*/ 60058,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v4i32 FPR128:v8i16:$src)  =>  (REV32v8i16:v4i32 FPR128:v8i16:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV32v8i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1070: @60058
    GIM_Try, /*On fail goto*//*Label 1071*/ 60091,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v4i32 FPR128:v16i8:$src)  =>  (REV32v16i8:v4i32 FPR128:v16i8:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV32v16i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1071: @60091
    GIM_Try, /*On fail goto*//*Label 1072*/ 60124,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v4i32 FPR128:v2f64:$src)  =>  (REV64v4i32:v4i32 FPR128:v2f64:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v4i32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1072: @60124
    GIM_Try, /*On fail goto*//*Label 1073*/ 60157,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v4i32 FPR128:v8f16:$src)  =>  (REV32v8i16:v4i32 FPR128:v8f16:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV32v8i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1073: @60157
    GIM_Try, /*On fail goto*//*Label 1074*/ 60190,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v4i32 FPR128:v4f32:$src)  =>  FPR128:v4i32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1074: @60190
    GIM_Try, /*On fail goto*//*Label 1075*/ 60225,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s128,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v8i16 FPR128:f128:$src)  =>  FPR128:v8i16:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1075: @60225
    GIM_Try, /*On fail goto*//*Label 1076*/ 60260,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v8i16 FPR128:v2i64:$src)  =>  FPR128:v8i16:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1076: @60260
    GIM_Try, /*On fail goto*//*Label 1077*/ 60295,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v8i16 FPR128:v4i32:$src)  =>  FPR128:v8i16:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1077: @60295
    GIM_Try, /*On fail goto*//*Label 1078*/ 60330,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v8i16 FPR128:v16i8:$src)  =>  FPR128:v8i16:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1078: @60330
    GIM_Try, /*On fail goto*//*Label 1079*/ 60365,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v8i16 FPR128:v2f64:$src)  =>  FPR128:v8i16:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1079: @60365
    GIM_Try, /*On fail goto*//*Label 1080*/ 60400,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v8i16 FPR128:v4f32:$src)  =>  FPR128:v8i16:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1080: @60400
    GIM_Try, /*On fail goto*//*Label 1081*/ 60435,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v8i16 FPR128:v8f16:$src)  =>  FPR128:v8i16:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1081: @60435
    GIM_Try, /*On fail goto*//*Label 1082*/ 60468,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v8i16 FPR128:v2i64:$src)  =>  (REV64v8i16:v8i16 FPR128:v2i64:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v8i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1082: @60468
    GIM_Try, /*On fail goto*//*Label 1083*/ 60501,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v8i16 FPR128:v4i32:$src)  =>  (REV32v8i16:v8i16 FPR128:v4i32:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV32v8i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1083: @60501
    GIM_Try, /*On fail goto*//*Label 1084*/ 60534,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v8i16 FPR128:v16i8:$src)  =>  (REV16v16i8:v8i16 FPR128:v16i8:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV16v16i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1084: @60534
    GIM_Try, /*On fail goto*//*Label 1085*/ 60567,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v8i16 FPR128:v2f64:$src)  =>  (REV64v8i16:v8i16 FPR128:v2f64:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v8i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1085: @60567
    GIM_Try, /*On fail goto*//*Label 1086*/ 60600,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v8i16 FPR128:v4f32:$src)  =>  (REV32v8i16:v8i16 FPR128:v4f32:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV32v8i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1086: @60600
    GIM_Try, /*On fail goto*//*Label 1087*/ 60633,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v8i16 FPR128:v8f16:$src)  =>  (REV32v8i16:v8i16 FPR128:v8f16:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV32v8i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1087: @60633
    GIM_Try, /*On fail goto*//*Label 1088*/ 60668,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s128,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v8f16 FPR128:f128:$src)  =>  FPR128:v8f16:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1088: @60668
    GIM_Try, /*On fail goto*//*Label 1089*/ 60703,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v8f16 FPR128:v2i64:$src)  =>  FPR128:v8f16:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1089: @60703
    GIM_Try, /*On fail goto*//*Label 1090*/ 60738,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v8f16 FPR128:v4i32:$src)  =>  FPR128:v8f16:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1090: @60738
    GIM_Try, /*On fail goto*//*Label 1091*/ 60773,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v8f16 FPR128:v8i16:$src)  =>  FPR128:v8f16:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1091: @60773
    GIM_Try, /*On fail goto*//*Label 1092*/ 60808,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v8f16 FPR128:v16i8:$src)  =>  FPR128:v8f16:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1092: @60808
    GIM_Try, /*On fail goto*//*Label 1093*/ 60843,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v8f16 FPR128:v2f64:$src)  =>  FPR128:v8f16:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1093: @60843
    GIM_Try, /*On fail goto*//*Label 1094*/ 60878,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v8f16 FPR128:v4f32:$src)  =>  FPR128:v8f16:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1094: @60878
    GIM_Try, /*On fail goto*//*Label 1095*/ 60911,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v8f16 FPR128:v2i64:$src)  =>  (REV64v8i16:v8f16 FPR128:v2i64:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v8i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1095: @60911
    GIM_Try, /*On fail goto*//*Label 1096*/ 60944,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v8f16 FPR128:v4i32:$src)  =>  (REV32v8i16:v8f16 FPR128:v4i32:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV32v8i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1096: @60944
    GIM_Try, /*On fail goto*//*Label 1097*/ 60977,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v8f16 FPR128:v8i16:$src)  =>  (REV64v8i16:v8f16 FPR128:v8i16:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v8i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1097: @60977
    GIM_Try, /*On fail goto*//*Label 1098*/ 61010,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v8f16 FPR128:v16i8:$src)  =>  (REV16v16i8:v8f16 FPR128:v16i8:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV16v16i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1098: @61010
    GIM_Try, /*On fail goto*//*Label 1099*/ 61043,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v8f16 FPR128:v2f64:$src)  =>  (REV64v8i16:v8f16 FPR128:v2f64:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v8i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1099: @61043
    GIM_Try, /*On fail goto*//*Label 1100*/ 61076,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v8f16 FPR128:v4f32:$src)  =>  (REV32v8i16:v8f16 FPR128:v4f32:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV32v8i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1100: @61076
    GIM_Try, /*On fail goto*//*Label 1101*/ 61111,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s128,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v16i8 FPR128:f128:$src)  =>  FPR128:v16i8:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1101: @61111
    GIM_Try, /*On fail goto*//*Label 1102*/ 61146,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v16i8 FPR128:v2i64:$src)  =>  FPR128:v16i8:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1102: @61146
    GIM_Try, /*On fail goto*//*Label 1103*/ 61181,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v16i8 FPR128:v4i32:$src)  =>  FPR128:v16i8:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1103: @61181
    GIM_Try, /*On fail goto*//*Label 1104*/ 61216,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v16i8 FPR128:v8i16:$src)  =>  FPR128:v16i8:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1104: @61216
    GIM_Try, /*On fail goto*//*Label 1105*/ 61251,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v16i8 FPR128:v2f64:$src)  =>  FPR128:v16i8:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1105: @61251
    GIM_Try, /*On fail goto*//*Label 1106*/ 61286,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v16i8 FPR128:v4f32:$src)  =>  FPR128:v16i8:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1106: @61286
    GIM_Try, /*On fail goto*//*Label 1107*/ 61321,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v16i8 FPR128:v8f16:$src)  =>  FPR128:v16i8:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC FPR128*/28,
      GIR_Done,
    // Label 1107: @61321
    GIM_Try, /*On fail goto*//*Label 1108*/ 61354,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v16i8 FPR128:v2i64:$src)  =>  (REV64v16i8:v16i8 FPR128:v2i64:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v16i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1108: @61354
    GIM_Try, /*On fail goto*//*Label 1109*/ 61387,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v16i8 FPR128:v4i32:$src)  =>  (REV32v16i8:v16i8 FPR128:v4i32:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV32v16i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1109: @61387
    GIM_Try, /*On fail goto*//*Label 1110*/ 61420,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v16i8 FPR128:v8i16:$src)  =>  (REV16v16i8:v16i8 FPR128:v8i16:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV16v16i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1110: @61420
    GIM_Try, /*On fail goto*//*Label 1111*/ 61453,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v16i8 FPR128:v2f64:$src)  =>  (REV64v16i8:v16i8 FPR128:v2f64:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV64v16i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1111: @61453
    GIM_Try, /*On fail goto*//*Label 1112*/ 61486,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v16i8 FPR128:v4f32:$src)  =>  (REV32v16i8:v16i8 FPR128:v4f32:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV32v16i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1112: @61486
    GIM_Try, /*On fail goto*//*Label 1113*/ 61519,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (bitconvert:v16i8 FPR128:v8f16:$src)  =>  (REV16v16i8:v16i8 FPR128:v8f16:$src)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::REV16v16i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1113: @61519
    GIM_Try, /*On fail goto*//*Label 1114*/ 61550,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_CONSTANT,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Operand 1
      // No predicates
      // (imm:i32):$src  =>  (MOVi32imm:i32 (imm:i32):$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::MOVi32imm,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_CopyConstantAsSImm, /*NewInsnID*/0, /*OldInsnID*/0, // src
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1114: @61550
    GIM_Try, /*On fail goto*//*Label 1115*/ 61581,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_CONSTANT,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Operand 1
      // No predicates
      // (imm:i64):$src  =>  (MOVi64imm:i64 (imm:i64):$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::MOVi64imm,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_CopyConstantAsSImm, /*NewInsnID*/0, /*OldInsnID*/0, // src
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1115: @61581
    GIM_Try, /*On fail goto*//*Label 1116*/ 61655,
      GIM_CheckFeatures, GIFBS_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FNEG,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR16RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FMUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s16,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR16RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR16RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (fneg:f16 (fmul:f16 FPR16:f16:$Rn, FPR16:f16:$Rm))  =>  (FNMULHrr:f16 FPR16:f16:$Rn, FPR16:f16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FNMULHrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1116: @61655
    GIM_Try, /*On fail goto*//*Label 1117*/ 61729,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FNEG,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FMUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR32RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (fneg:f32 (fmul:f32 FPR32:f32:$Rn, FPR32:f32:$Rm))  =>  (FNMULSrr:f32 FPR32:f32:$Rn, FPR32:f32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FNMULSrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1117: @61729
    GIM_Try, /*On fail goto*//*Label 1118*/ 61803,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FNEG,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FMUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (fneg:f64 (fmul:f64 FPR64:f64:$Rn, FPR64:f64:$Rm))  =>  (FNMULDrr:f64 FPR64:f64:$Rn, FPR64:f64:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FNMULDrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1118: @61803
    GIM_Try, /*On fail goto*//*Label 1119*/ 61889,
      GIM_CheckFeatures, GIFBS_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FNEG,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR16RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FMA,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s16,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR16RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR16RegClassID,
      // MIs[1] Ra
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR16RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (fneg:f16 (fma:f16 FPR16:f16:$Rn, FPR16:f16:$Rm, FPR16:f16:$Ra))  =>  (FNMADDHrrr:f16 FPR16:f16:$Rn, FPR16:f16:$Rm, FPR16:f16:$Ra)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FNMADDHrrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Ra
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1119: @61889
    GIM_Try, /*On fail goto*//*Label 1120*/ 61975,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FNEG,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FMA,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR32RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR32RegClassID,
      // MIs[1] Ra
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR32RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (fneg:f32 (fma:f32 FPR32:f32:$Rn, FPR32:f32:$Rm, FPR32:f32:$Ra))  =>  (FNMADDSrrr:f32 FPR32:f32:$Rn, FPR32:f32:$Rm, FPR32:f32:$Ra)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FNMADDSrrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Ra
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1120: @61975
    GIM_Try, /*On fail goto*//*Label 1121*/ 62061,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FNEG,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FMA,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Ra
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (fneg:f64 (fma:f64 FPR64:f64:$Rn, FPR64:f64:$Rm, FPR64:f64:$Ra))  =>  (FNMADDDrrr:f64 FPR64:f64:$Rn, FPR64:f64:$Rm, FPR64:f64:$Ra)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::FNMADDDrrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Ra
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1121: @62061
    GIM_Try, /*On fail goto*//*Label 1122*/ 62094,
      GIM_CheckFeatures, GIFBS_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FNEG,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR16RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR16RegClassID,
      // (fneg:f16 FPR16:f16:$Rn)  =>  (FNEGHr:f16 FPR16:f16:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FNEGHr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1122: @62094
    GIM_Try, /*On fail goto*//*Label 1123*/ 62127,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FNEG,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR32RegClassID,
      // (fneg:f32 FPR32:f32:$Rn)  =>  (FNEGSr:f32 FPR32:f32:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FNEGSr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1123: @62127
    GIM_Try, /*On fail goto*//*Label 1124*/ 62160,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FNEG,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (fneg:f64 FPR64:f64:$Rn)  =>  (FNEGDr:f64 FPR64:f64:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FNEGDr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1124: @62160
    GIM_Try, /*On fail goto*//*Label 1125*/ 62193,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FNEG,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (fneg:v4f16 V64:v4f16:$Rn)  =>  (FNEGv4f16:v4f16 V64:v4f16:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FNEGv4f16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1125: @62193
    GIM_Try, /*On fail goto*//*Label 1126*/ 62226,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FNEG,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (fneg:v8f16 V128:v8f16:$Rn)  =>  (FNEGv8f16:v8f16 V128:v8f16:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FNEGv8f16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1126: @62226
    GIM_Try, /*On fail goto*//*Label 1127*/ 62259,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FNEG,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (fneg:v2f32 V64:v2f32:$Rn)  =>  (FNEGv2f32:v2f32 V64:v2f32:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FNEGv2f32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1127: @62259
    GIM_Try, /*On fail goto*//*Label 1128*/ 62292,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FNEG,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (fneg:v4f32 V128:v4f32:$Rn)  =>  (FNEGv4f32:v4f32 V128:v4f32:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FNEGv4f32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1128: @62292
    GIM_Try, /*On fail goto*//*Label 1129*/ 62325,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FNEG,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (fneg:v2f64 V128:v2f64:$Rn)  =>  (FNEGv2f64:v2f64 V128:v2f64:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FNEGv2f64,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1129: @62325
    GIM_Try, /*On fail goto*//*Label 1130*/ 62358,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FPEXT,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR16RegClassID,
      // (fpextend:f64 FPR16:f16:$Rn)  =>  (FCVTDHr:f64 FPR16:f16:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FCVTDHr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1130: @62358
    GIM_Try, /*On fail goto*//*Label 1131*/ 62391,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FPEXT,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR16RegClassID,
      // (fpextend:f32 FPR16:f16:$Rn)  =>  (FCVTSHr:f32 FPR16:f16:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FCVTSHr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1131: @62391
    GIM_Try, /*On fail goto*//*Label 1132*/ 62424,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FPEXT,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR32RegClassID,
      // (fpextend:f64 FPR32:f32:$Rn)  =>  (FCVTDSr:f64 FPR32:f32:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FCVTDSr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1132: @62424
    GIM_Try, /*On fail goto*//*Label 1133*/ 62455,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FPEXT,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (fpextend:v2f64 V64:v2f32:$Rn)  =>  (FCVTLv2i32:v2f64 V64:v2f32:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FCVTLv2i32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1133: @62455
    GIM_Try, /*On fail goto*//*Label 1134*/ 62486,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FPEXT,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (fpextend:v4f32 V64:v4f16:$Rn)  =>  (FCVTLv4i16:v4f32 V64:v4f16:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FCVTLv4i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1134: @62486
    GIM_Try, /*On fail goto*//*Label 1135*/ 62519,
      GIM_CheckFeatures, GIFBS_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FPTOSI,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR16RegClassID,
      // (fp_to_sint:i32 FPR16:f16:$Rn)  =>  (FCVTZSUWHr:i32 FPR16:f16:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FCVTZSUWHr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1135: @62519
    GIM_Try, /*On fail goto*//*Label 1136*/ 62552,
      GIM_CheckFeatures, GIFBS_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FPTOSI,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR16RegClassID,
      // (fp_to_sint:i64 FPR16:f16:$Rn)  =>  (FCVTZSUXHr:i64 FPR16:f16:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FCVTZSUXHr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1136: @62552
    GIM_Try, /*On fail goto*//*Label 1137*/ 62585,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FPTOSI,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR32RegClassID,
      // (fp_to_sint:i32 FPR32:f32:$Rn)  =>  (FCVTZSUWSr:i32 FPR32:f32:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FCVTZSUWSr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1137: @62585
    GIM_Try, /*On fail goto*//*Label 1138*/ 62618,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FPTOSI,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR32RegClassID,
      // (fp_to_sint:i64 FPR32:f32:$Rn)  =>  (FCVTZSUXSr:i64 FPR32:f32:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FCVTZSUXSr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1138: @62618
    GIM_Try, /*On fail goto*//*Label 1139*/ 62651,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FPTOSI,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (fp_to_sint:i32 FPR64:f64:$Rn)  =>  (FCVTZSUWDr:i32 FPR64:f64:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FCVTZSUWDr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1139: @62651
    GIM_Try, /*On fail goto*//*Label 1140*/ 62684,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FPTOSI,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (fp_to_sint:i64 FPR64:f64:$Rn)  =>  (FCVTZSUXDr:i64 FPR64:f64:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FCVTZSUXDr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1140: @62684
    GIM_Try, /*On fail goto*//*Label 1141*/ 62717,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FPTOSI,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (fp_to_sint:v4i16 V64:v4f16:$Rn)  =>  (FCVTZSv4f16:v4i16 V64:v4f16:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FCVTZSv4f16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1141: @62717
    GIM_Try, /*On fail goto*//*Label 1142*/ 62750,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FPTOSI,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (fp_to_sint:v8i16 V128:v8f16:$Rn)  =>  (FCVTZSv8f16:v8i16 V128:v8f16:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FCVTZSv8f16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1142: @62750
    GIM_Try, /*On fail goto*//*Label 1143*/ 62783,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FPTOSI,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (fp_to_sint:v2i32 V64:v2f32:$Rn)  =>  (FCVTZSv2f32:v2i32 V64:v2f32:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FCVTZSv2f32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1143: @62783
    GIM_Try, /*On fail goto*//*Label 1144*/ 62816,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FPTOSI,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (fp_to_sint:v4i32 V128:v4f32:$Rn)  =>  (FCVTZSv4f32:v4i32 V128:v4f32:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FCVTZSv4f32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1144: @62816
    GIM_Try, /*On fail goto*//*Label 1145*/ 62849,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FPTOSI,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (fp_to_sint:v2i64 V128:v2f64:$Rn)  =>  (FCVTZSv2f64:v2i64 V128:v2f64:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FCVTZSv2f64,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1145: @62849
    GIM_Try, /*On fail goto*//*Label 1146*/ 62882,
      GIM_CheckFeatures, GIFBS_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FPTOUI,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR16RegClassID,
      // (fp_to_uint:i32 FPR16:f16:$Rn)  =>  (FCVTZUUWHr:i32 FPR16:f16:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FCVTZUUWHr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1146: @62882
    GIM_Try, /*On fail goto*//*Label 1147*/ 62915,
      GIM_CheckFeatures, GIFBS_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FPTOUI,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR16RegClassID,
      // (fp_to_uint:i64 FPR16:f16:$Rn)  =>  (FCVTZUUXHr:i64 FPR16:f16:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FCVTZUUXHr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1147: @62915
    GIM_Try, /*On fail goto*//*Label 1148*/ 62948,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FPTOUI,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR32RegClassID,
      // (fp_to_uint:i32 FPR32:f32:$Rn)  =>  (FCVTZUUWSr:i32 FPR32:f32:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FCVTZUUWSr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1148: @62948
    GIM_Try, /*On fail goto*//*Label 1149*/ 62981,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FPTOUI,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR32RegClassID,
      // (fp_to_uint:i64 FPR32:f32:$Rn)  =>  (FCVTZUUXSr:i64 FPR32:f32:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FCVTZUUXSr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1149: @62981
    GIM_Try, /*On fail goto*//*Label 1150*/ 63014,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FPTOUI,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR32RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (fp_to_uint:i32 FPR64:f64:$Rn)  =>  (FCVTZUUWDr:i32 FPR64:f64:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FCVTZUUWDr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1150: @63014
    GIM_Try, /*On fail goto*//*Label 1151*/ 63047,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FPTOUI,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (fp_to_uint:i64 FPR64:f64:$Rn)  =>  (FCVTZUUXDr:i64 FPR64:f64:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FCVTZUUXDr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1151: @63047
    GIM_Try, /*On fail goto*//*Label 1152*/ 63080,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FPTOUI,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (fp_to_uint:v4i16 V64:v4f16:$Rn)  =>  (FCVTZUv4f16:v4i16 V64:v4f16:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FCVTZUv4f16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1152: @63080
    GIM_Try, /*On fail goto*//*Label 1153*/ 63113,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FPTOUI,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (fp_to_uint:v8i16 V128:v8f16:$Rn)  =>  (FCVTZUv8f16:v8i16 V128:v8f16:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FCVTZUv8f16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1153: @63113
    GIM_Try, /*On fail goto*//*Label 1154*/ 63146,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FPTOUI,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (fp_to_uint:v2i32 V64:v2f32:$Rn)  =>  (FCVTZUv2f32:v2i32 V64:v2f32:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FCVTZUv2f32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1154: @63146
    GIM_Try, /*On fail goto*//*Label 1155*/ 63179,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FPTOUI,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (fp_to_uint:v4i32 V128:v4f32:$Rn)  =>  (FCVTZUv4f32:v4i32 V128:v4f32:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FCVTZUv4f32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1155: @63179
    GIM_Try, /*On fail goto*//*Label 1156*/ 63212,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FPTOUI,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (fp_to_uint:v2i64 V128:v2f64:$Rn)  =>  (FCVTZUv2f64:v2i64 V128:v2f64:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FCVTZUv2f64,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1156: @63212
    GIM_Try, /*On fail goto*//*Label 1157*/ 63245,
      GIM_CheckFeatures, GIFBS_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FPTRUNC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR16RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR16RegClassID,
      // (ftrunc:f16 FPR16:f16:$Rn)  =>  (FRINTZHr:f16 FPR16:f16:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FRINTZHr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1157: @63245
    GIM_Try, /*On fail goto*//*Label 1158*/ 63278,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FPTRUNC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR32RegClassID,
      // (ftrunc:f32 FPR32:f32:$Rn)  =>  (FRINTZSr:f32 FPR32:f32:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FRINTZSr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1158: @63278
    GIM_Try, /*On fail goto*//*Label 1159*/ 63311,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FPTRUNC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (ftrunc:f64 FPR64:f64:$Rn)  =>  (FRINTZDr:f64 FPR64:f64:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FRINTZDr,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1159: @63311
    GIM_Try, /*On fail goto*//*Label 1160*/ 63344,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FPTRUNC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (ftrunc:v4f16 V64:v4f16:$Rn)  =>  (FRINTZv4f16:v4f16 V64:v4f16:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FRINTZv4f16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1160: @63344
    GIM_Try, /*On fail goto*//*Label 1161*/ 63377,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FPTRUNC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (ftrunc:v8f16 V128:v8f16:$Rn)  =>  (FRINTZv8f16:v8f16 V128:v8f16:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FRINTZv8f16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1161: @63377
    GIM_Try, /*On fail goto*//*Label 1162*/ 63410,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FPTRUNC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (ftrunc:v2f32 V64:v2f32:$Rn)  =>  (FRINTZv2f32:v2f32 V64:v2f32:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FRINTZv2f32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1162: @63410
    GIM_Try, /*On fail goto*//*Label 1163*/ 63443,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FPTRUNC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (ftrunc:v4f32 V128:v4f32:$Rn)  =>  (FRINTZv4f32:v4f32 V128:v4f32:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FRINTZv4f32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1163: @63443
    GIM_Try, /*On fail goto*//*Label 1164*/ 63476,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FPTRUNC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (ftrunc:v2f64 V128:v2f64:$Rn)  =>  (FRINTZv2f64:v2f64 V128:v2f64:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::FRINTZv2f64,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1164: @63476
    GIM_Try, /*On fail goto*//*Label 1165*/ 63509,
      GIM_CheckFeatures, GIFBS_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SITOFP,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR16RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // (sint_to_fp:f16 GPR32:i32:$Rn)  =>  (SCVTFUWHri:f16 GPR32:i32:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::SCVTFUWHri,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1165: @63509
    GIM_Try, /*On fail goto*//*Label 1166*/ 63542,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SITOFP,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // (sint_to_fp:f32 GPR32:i32:$Rn)  =>  (SCVTFUWSri:f32 GPR32:i32:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::SCVTFUWSri,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1166: @63542
    GIM_Try, /*On fail goto*//*Label 1167*/ 63575,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SITOFP,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // (sint_to_fp:f64 GPR32:i32:$Rn)  =>  (SCVTFUWDri:f64 GPR32:i32:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::SCVTFUWDri,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1167: @63575
    GIM_Try, /*On fail goto*//*Label 1168*/ 63608,
      GIM_CheckFeatures, GIFBS_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SITOFP,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR16RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR64RegClassID,
      // (sint_to_fp:f16 GPR64:i64:$Rn)  =>  (SCVTFUXHri:f16 GPR64:i64:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::SCVTFUXHri,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1168: @63608
    GIM_Try, /*On fail goto*//*Label 1169*/ 63641,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SITOFP,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR64RegClassID,
      // (sint_to_fp:f32 GPR64:i64:$Rn)  =>  (SCVTFUXSri:f32 GPR64:i64:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::SCVTFUXSri,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1169: @63641
    GIM_Try, /*On fail goto*//*Label 1170*/ 63674,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SITOFP,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR64RegClassID,
      // (sint_to_fp:f64 GPR64:i64:$Rn)  =>  (SCVTFUXDri:f64 GPR64:i64:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::SCVTFUXDri,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1170: @63674
    GIM_Try, /*On fail goto*//*Label 1171*/ 63707,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SITOFP,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (sint_to_fp:v4f16 V64:v4i16:$Rn)  =>  (SCVTFv4f16:v4f16 V64:v4i16:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::SCVTFv4f16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1171: @63707
    GIM_Try, /*On fail goto*//*Label 1172*/ 63740,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SITOFP,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (sint_to_fp:v8f16 V128:v8i16:$Rn)  =>  (SCVTFv8f16:v8f16 V128:v8i16:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::SCVTFv8f16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1172: @63740
    GIM_Try, /*On fail goto*//*Label 1173*/ 63773,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SITOFP,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (sint_to_fp:v2f32 V64:v2i32:$Rn)  =>  (SCVTFv2f32:v2f32 V64:v2i32:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::SCVTFv2f32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1173: @63773
    GIM_Try, /*On fail goto*//*Label 1174*/ 63806,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SITOFP,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (sint_to_fp:v4f32 V128:v4i32:$Rn)  =>  (SCVTFv4f32:v4f32 V128:v4i32:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::SCVTFv4f32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1174: @63806
    GIM_Try, /*On fail goto*//*Label 1175*/ 63839,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SITOFP,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (sint_to_fp:v2f64 V128:v2i64:$Rn)  =>  (SCVTFv2f64:v2f64 V128:v2i64:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::SCVTFv2f64,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1175: @63839
    GIM_Try, /*On fail goto*//*Label 1176*/ 63872,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_TRUNC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (trunc:v8i8 V128:v8i16:$Rn)  =>  (XTNv8i8:v8i8 V128:v8i16:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::XTNv8i8,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1176: @63872
    GIM_Try, /*On fail goto*//*Label 1177*/ 63905,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_TRUNC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (trunc:v4i16 V128:v4i32:$Rn)  =>  (XTNv4i16:v4i16 V128:v4i32:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::XTNv4i16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1177: @63905
    GIM_Try, /*On fail goto*//*Label 1178*/ 63938,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_TRUNC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (trunc:v2i32 V128:v2i64:$Rn)  =>  (XTNv2i32:v2i32 V128:v2i64:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::XTNv2i32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1178: @63938
    GIM_Try, /*On fail goto*//*Label 1179*/ 63985,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_TRUNC,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::GPR64spRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR64spRegClassID,
      // (trunc:i32 GPR64sp:i64:$src)  =>  (EXTRACT_SUBREG:i32 GPR64sp:i64:$src, sub_32:i32)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_CopySubReg, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, /*SubRegIdx*/15, // src
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC GPR32sp*/5,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/1, /*RC GPR64sp*/16,
      GIR_Done,
    // Label 1179: @63985
    GIM_Try, /*On fail goto*//*Label 1180*/ 64018,
      GIM_CheckFeatures, GIFBS_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_UITOFP,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR16RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // (uint_to_fp:f16 GPR32:i32:$Rn)  =>  (UCVTFUWHri:f16 GPR32:i32:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::UCVTFUWHri,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1180: @64018
    GIM_Try, /*On fail goto*//*Label 1181*/ 64051,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_UITOFP,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // (uint_to_fp:f32 GPR32:i32:$Rn)  =>  (UCVTFUWSri:f32 GPR32:i32:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::UCVTFUWSri,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1181: @64051
    GIM_Try, /*On fail goto*//*Label 1182*/ 64084,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_UITOFP,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR32RegClassID,
      // (uint_to_fp:f64 GPR32:i32:$Rn)  =>  (UCVTFUWDri:f64 GPR32:i32:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::UCVTFUWDri,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1182: @64084
    GIM_Try, /*On fail goto*//*Label 1183*/ 64117,
      GIM_CheckFeatures, GIFBS_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_UITOFP,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR16RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR64RegClassID,
      // (uint_to_fp:f16 GPR64:i64:$Rn)  =>  (UCVTFUXHri:f16 GPR64:i64:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::UCVTFUXHri,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1183: @64117
    GIM_Try, /*On fail goto*//*Label 1184*/ 64150,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_UITOFP,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR32RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR64RegClassID,
      // (uint_to_fp:f32 GPR64:i64:$Rn)  =>  (UCVTFUXSri:f32 GPR64:i64:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::UCVTFUXSri,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1184: @64150
    GIM_Try, /*On fail goto*//*Label 1185*/ 64183,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_UITOFP,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::GPR64RegClassID,
      // (uint_to_fp:f64 GPR64:i64:$Rn)  =>  (UCVTFUXDri:f64 GPR64:i64:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::UCVTFUXDri,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1185: @64183
    GIM_Try, /*On fail goto*//*Label 1186*/ 64216,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_UITOFP,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (uint_to_fp:v4f16 V64:v4i16:$Rn)  =>  (UCVTFv4f16:v4f16 V64:v4i16:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::UCVTFv4f16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1186: @64216
    GIM_Try, /*On fail goto*//*Label 1187*/ 64249,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_UITOFP,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (uint_to_fp:v8f16 V128:v8i16:$Rn)  =>  (UCVTFv8f16:v8f16 V128:v8i16:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::UCVTFv8f16,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1187: @64249
    GIM_Try, /*On fail goto*//*Label 1188*/ 64282,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_UITOFP,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR64RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR64RegClassID,
      // (uint_to_fp:v2f32 V64:v2i32:$Rn)  =>  (UCVTFv2f32:v2f32 V64:v2i32:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::UCVTFv2f32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1188: @64282
    GIM_Try, /*On fail goto*//*Label 1189*/ 64315,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_UITOFP,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (uint_to_fp:v4f32 V128:v4i32:$Rn)  =>  (UCVTFv4f32:v4f32 V128:v4i32:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::UCVTFv4f32,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1189: @64315
    GIM_Try, /*On fail goto*//*Label 1190*/ 64348,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_UITOFP,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/AArch64::FPR128RegClassID,
      // (uint_to_fp:v2f64 V128:v2i64:$Rn)  =>  (UCVTFv2f64:v2f64 V128:v2i64:$Rn)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::UCVTFv2f64,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1190: @64348
    GIM_Try, /*On fail goto*//*Label 1191*/ 64426,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ZEXT,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s8,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_uabd,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (zext:v8i16 (intrinsic_wo_chain:v8i8 315:iPTR, V64:v8i8:$Rn, V64:v8i8:$Rm))  =>  (UABDLv8i8_v8i16:v8i16 V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UABDLv8i8_v8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1191: @64426
    GIM_Try, /*On fail goto*//*Label 1192*/ 64504,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ZEXT,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s16,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_uabd,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (zext:v4i32 (intrinsic_wo_chain:v4i16 315:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm))  =>  (UABDLv4i16_v4i32:v4i32 V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UABDLv4i16_v4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1192: @64504
    GIM_Try, /*On fail goto*//*Label 1193*/ 64582,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ZEXT,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_uabd,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (zext:v2i64 (intrinsic_wo_chain:v2i32 315:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm))  =>  (UABDLv2i32_v2i64:v2i64 V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UABDLv2i32_v2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1193: @64582
    GIM_Try, /*On fail goto*//*Label 1194*/ 64660,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ZEXT,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s8,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_sabd,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (zext:v8i16 (intrinsic_wo_chain:v8i8 258:iPTR, V64:v8i8:$Rn, V64:v8i8:$Rm))  =>  (SABDLv8i8_v8i16:v8i16 V64:v8i8:$Rn, V64:v8i8:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SABDLv8i8_v8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1194: @64660
    GIM_Try, /*On fail goto*//*Label 1195*/ 64738,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ZEXT,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s16,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_sabd,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (zext:v4i32 (intrinsic_wo_chain:v4i16 258:iPTR, V64:v4i16:$Rn, V64:v4i16:$Rm))  =>  (SABDLv4i16_v4i32:v4i32 V64:v4i16:$Rn, V64:v4i16:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SABDLv4i16_v4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1195: @64738
    GIM_Try, /*On fail goto*//*Label 1196*/ 64816,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ZEXT,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/AArch64::FPR128RegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::aarch64_neon_sabd,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/AArch64::FPR64RegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/AArch64::FPR64RegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (zext:v2i64 (intrinsic_wo_chain:v2i32 258:iPTR, V64:v2i32:$Rn, V64:v2i32:$Rm))  =>  (SABDLv2i32_v2i64:v2i64 V64:v2i32:$Rn, V64:v2i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SABDLv2i32_v2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1196: @64816
    GIM_Try, /*On fail goto*//*Label 1197*/ 64834,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/1,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BR,
      // MIs[0] addr
      GIM_CheckIsMBB, /*MI*/0, /*Op*/0,
      // (br (bb:Other):$addr)  =>  (B (bb:Other):$addr)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::B,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1197: @64834
    GIM_Reject,
    };
  if (executeMatchTable(*this, OutMIs, State, MatcherInfo, MatchTable0, TII, MRI, TRI, RBI, AvailableFeatures)) {
    return true;
  }

  return false;
}
#endif // ifdef GET_GLOBALISEL_IMPL
#ifdef GET_GLOBALISEL_PREDICATES_DECL
PredicateBitset AvailableModuleFeatures;
mutable PredicateBitset AvailableFunctionFeatures;
PredicateBitset getAvailableFeatures() const {
  return AvailableModuleFeatures | AvailableFunctionFeatures;
}
PredicateBitset
computeAvailableModuleFeatures(const AArch64Subtarget *Subtarget) const;
PredicateBitset
computeAvailableFunctionFeatures(const AArch64Subtarget *Subtarget,
                                 const MachineFunction *MF) const;
#endif // ifdef GET_GLOBALISEL_PREDICATES_DECL
#ifdef GET_GLOBALISEL_PREDICATES_INIT
AvailableModuleFeatures(computeAvailableModuleFeatures(&STI)),
AvailableFunctionFeatures()
#endif // ifdef GET_GLOBALISEL_PREDICATES_INIT
