// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pynq_filters_operator_s (
        ap_clk,
        ap_rst,
        v,
        ap_return,
        ap_ce
);

parameter    ap_const_lv32_34 = 32'b110100;
parameter    ap_const_lv32_3E = 32'b111110;
parameter    ap_const_lv11_7FF = 11'b11111111111;
parameter    ap_const_lv52_0 = 52'b0000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv54_0 = 54'b000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv63_0 = 63'b000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv12_433 = 12'b10000110011;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv11_433 = 11'b10000110011;
parameter    ap_const_lv12_36 = 12'b110110;
parameter    ap_const_lv11_601 = 11'b11000000001;
parameter    ap_const_lv12_9 = 12'b1001;
parameter    ap_const_lv12_A = 12'b1010;
parameter    ap_const_lv10_3FF = 10'b1111111111;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv12_FFF = 12'b111111111111;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv12_B = 12'b1011;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv54_3FFFFFFFFFFFFF = 54'b111111111111111111111111111111111111111111111111111111;
parameter    ap_const_lv10_1FF = 10'b111111111;
parameter    ap_const_lv10_200 = 10'b1000000000;

input   ap_clk;
input   ap_rst;
input  [63:0] v;
output  [9:0] ap_return;
input   ap_ce;

reg   [0:0] isneg_reg_882;
reg   [0:0] ap_reg_ppstg_isneg_reg_882_pp0_iter1;
wire   [53:0] p_Result_s_fu_132_p1;
reg   [53:0] p_Result_s_reg_892;
wire   [53:0] man_V_1_fu_136_p2;
reg   [53:0] man_V_1_reg_897;
wire   [11:0] F2_fu_148_p2;
reg   [11:0] F2_reg_902;
wire   [0:0] QUAN_INC_fu_154_p2;
reg   [0:0] QUAN_INC_reg_910;
wire   [11:0] F2_2_fu_166_p3;
reg   [11:0] F2_2_reg_916;
reg   [11:0] ap_reg_ppstg_F2_2_reg_916_pp0_iter1;
wire   [0:0] tmp_2_fu_174_p2;
reg   [0:0] tmp_2_reg_923;
reg   [0:0] ap_reg_ppstg_tmp_2_reg_923_pp0_iter1;
wire   [0:0] tmp_4_fu_180_p2;
reg   [0:0] tmp_4_reg_930;
wire   [0:0] tmp_16_fu_200_p2;
reg   [0:0] tmp_16_reg_935;
reg   [0:0] ap_reg_ppstg_tmp_16_reg_935_pp0_iter1;
reg   [0:0] ap_reg_ppstg_tmp_16_reg_935_pp0_iter2;
wire   [0:0] tmp_27_fu_224_p2;
reg   [0:0] tmp_27_reg_941;
reg   [0:0] ap_reg_ppstg_tmp_27_reg_941_pp0_iter1;
reg   [0:0] ap_reg_ppstg_tmp_27_reg_941_pp0_iter2;
wire   [0:0] sel_tmp60_demorgan_fu_230_p2;
reg   [0:0] sel_tmp60_demorgan_reg_947;
reg   [0:0] ap_reg_ppstg_sel_tmp60_demorgan_reg_947_pp0_iter1;
reg   [0:0] ap_reg_ppstg_sel_tmp60_demorgan_reg_947_pp0_iter2;
wire   [9:0] tmp_20_fu_244_p1;
reg   [9:0] tmp_20_reg_953;
wire   [0:0] tmp_7_fu_248_p2;
reg   [0:0] tmp_7_reg_959;
wire   [0:0] tmp_34_fu_310_p3;
reg   [0:0] tmp_34_reg_964;
wire   [9:0] p_Val2_4_fu_322_p2;
reg   [9:0] p_Val2_4_reg_969;
wire   [0:0] sel_tmp2_fu_347_p2;
reg   [0:0] sel_tmp2_reg_975;
wire   [0:0] sel_tmp3_fu_352_p2;
reg   [0:0] sel_tmp3_reg_980;
wire   [0:0] sel_tmp12_demorgan_fu_358_p2;
reg   [0:0] sel_tmp12_demorgan_reg_985;
wire   [0:0] carry_1_i_fu_380_p2;
reg   [0:0] carry_1_i_reg_990;
wire   [11:0] pos1_fu_386_p2;
reg   [11:0] pos1_reg_997;
wire   [0:0] tmp_17_fu_404_p2;
reg   [0:0] tmp_17_reg_1002;
wire   [0:0] rev_fu_418_p2;
reg   [0:0] rev_reg_1009;
wire   [0:0] Range1_all_ones_1_fu_444_p2;
reg   [0:0] Range1_all_ones_1_reg_1016;
reg   [0:0] tmp_39_reg_1023;
wire   [0:0] tmp_21_fu_458_p2;
reg   [0:0] tmp_21_reg_1028;
wire   [0:0] Range2_all_ones_fu_480_p2;
reg   [0:0] Range2_all_ones_reg_1034;
wire   [0:0] tmp_24_fu_486_p2;
reg   [0:0] tmp_24_reg_1039;
wire   [0:0] Range1_all_zeros_1_fu_498_p2;
reg   [0:0] Range1_all_zeros_1_reg_1044;
wire   [0:0] sel_tmp11_fu_516_p2;
reg   [0:0] sel_tmp11_reg_1049;
wire   [9:0] p_Val2_5_fu_577_p3;
reg   [9:0] p_Val2_5_reg_1055;
wire   [0:0] sign_assign_fu_749_p3;
reg   [0:0] sign_assign_reg_1062;
wire   [0:0] overflow_fu_779_p2;
reg   [0:0] overflow_reg_1068;
wire   [0:0] brmerge121_demorgan_i_fu_785_p2;
reg   [0:0] brmerge121_demorgan_i_reg_1074;
wire   [63:0] p_Val2_2_fu_72_p1;
wire   [10:0] loc_V_fu_76_p4;
wire   [51:0] loc_V_1_fu_86_p1;
wire   [0:0] tmp_i_fu_90_p2;
wire   [0:0] tmp_i_54_fu_96_p2;
wire   [52:0] tmp_1_fu_124_p3;
wire   [62:0] tmp_10_fu_108_p1;
wire   [11:0] tmp_6_fu_120_p1;
wire   [11:0] tmp_s_fu_160_p2;
wire   [11:0] tmp6_fu_186_p3;
wire   [11:0] tmp_15_fu_194_p2;
wire   [0:0] sel_tmp17_demorgan_fu_206_p2;
wire   [0:0] tmp_8_fu_142_p2;
wire   [0:0] sel_tmp17_fu_212_p2;
wire   [0:0] sel_tmp18_fu_218_p2;
wire   [0:0] tmp_demorgan_fu_102_p2;
wire   [53:0] p_Val2_s_fu_236_p3;
wire  signed [31:0] F2_2_cast_fu_241_p1;
wire   [53:0] tmp_9_fu_253_p1;
wire   [53:0] tmp_5_fu_257_p2;
wire   [9:0] tmp_23_fu_263_p1;
wire   [9:0] p_s_fu_267_p3;
wire   [11:0] tmp_12_fu_286_p2;
wire   [31:0] tmp_23_cast_fu_291_p1;
wire   [0:0] tmp_11_fu_281_p2;
wire   [0:0] tmp_33_fu_295_p3;
wire   [9:0] p_Val2_3_fu_274_p3;
wire   [0:0] qb_fu_303_p3;
wire   [9:0] tmp_13_fu_318_p1;
wire   [0:0] tmp_35_fu_328_p3;
wire   [0:0] sel_tmp1_fu_342_p2;
wire   [0:0] tmp_7_not_fu_362_p2;
wire   [0:0] not_sel_tmp_fu_368_p2;
wire   [0:0] tmp_14_fu_336_p2;
wire   [0:0] tmp_fu_374_p2;
wire   [11:0] pos2_fu_395_p2;
wire   [0:0] tmp_37_fu_410_p3;
wire  signed [31:0] pos1_cast_fu_391_p1;
wire   [53:0] tmp_18_fu_424_p1;
wire   [53:0] tmp_19_fu_428_p2;
wire   [0:0] lD_fu_434_p1;
wire   [0:0] tmp7_fu_438_p2;
wire  signed [31:0] pos2_cast_fu_400_p1;
wire   [53:0] tmp_22_fu_464_p1;
wire   [53:0] Range2_V_1_fu_468_p2;
wire   [53:0] r_V_fu_474_p2;
wire   [0:0] tmp_24_not_fu_504_p2;
wire   [0:0] tmp_25_fu_492_p2;
wire   [0:0] sel_tmp10_fu_510_p2;
wire  signed [18:0] tmp_19_cast_fu_525_p1;
wire  signed [18:0] F2_2_cast3_fu_522_p1;
wire   [18:0] tmp_3_fu_528_p2;
wire   [9:0] sel_tmp_fu_538_p3;
wire   [0:0] sel_tmp7_fu_550_p2;
wire   [0:0] sel_tmp8_fu_555_p2;
wire   [9:0] sel_tmp4_fu_544_p3;
wire   [0:0] sel_tmp5_fu_567_p2;
wire   [0:0] sel_tmp6_fu_572_p2;
wire   [9:0] tmp_29_fu_534_p1;
wire   [9:0] sel_tmp9_fu_560_p3;
wire   [0:0] rev5_fu_593_p2;
wire   [0:0] or_cond115_i_fu_598_p2;
wire   [0:0] Range2_all_ones_1_i_fu_603_p3;
wire   [0:0] Range1_all_zeros_fu_619_p2;
wire   [0:0] or_cond117_i_fu_610_p2;
wire   [0:0] Range1_all_ones_fu_614_p2;
wire   [0:0] sel_tmp12_fu_633_p3;
wire   [0:0] p_119_i_fu_629_p2;
wire   [0:0] p_122_i_fu_624_p2;
wire   [0:0] sel_tmp13_fu_646_p3;
wire   [0:0] Range1_all_ones_2_i_fu_638_p3;
wire   [0:0] Range1_all_zeros_2_i_fu_653_p3;
wire   [0:0] carry_1_not_i_fu_668_p2;
wire   [0:0] Range2_all_ones_1_not_i_fu_673_p2;
wire   [0:0] tmp_40_fu_691_p3;
wire   [0:0] brmerge123_i_fu_679_p2;
wire   [0:0] Range1_all_ones_2_mux_i_fu_685_p2;
wire   [0:0] p_120_i_fu_698_p2;
wire   [0:0] Range1_all_ones_2_i_55_fu_712_p2;
wire   [0:0] deleted_ones_fu_704_p3;
wire   [0:0] sel_tmp14_fu_723_p2;
wire   [0:0] newsignbit_fu_585_p3;
wire   [0:0] tmp8_fu_734_p2;
wire   [0:0] sel_tmp16_fu_745_p2;
wire   [0:0] tmp_26_fu_717_p2;
wire   [0:0] sel_tmp15_fu_740_p2;
wire   [0:0] deleted_zeros_fu_661_p3;
wire   [0:0] deleted_zeros_not_fu_757_p2;
wire   [0:0] deleted_zeros_0_not_i_fu_763_p2;
wire   [0:0] brmerge_i_fu_768_p2;
wire   [0:0] tmp_28_fu_774_p2;
wire   [0:0] deleted_ones_0_i_fu_728_p2;
wire   [0:0] brmerge121_i_fu_791_p2;
wire   [0:0] underflow_fu_796_p2;
wire   [0:0] sign_assign_not_fu_806_p2;
wire   [0:0] tmp9_fu_811_p2;
wire   [0:0] brmerge_i_i_fu_801_p2;
wire   [0:0] tmp_30_fu_835_p2;
wire   [9:0] p_Val2_s_56_fu_828_p3;
wire   [0:0] sel_tmp62_demorgan_fu_847_p2;
wire   [9:0] sel_tmp19_fu_840_p3;
wire   [0:0] brmerge_fu_816_p2;
wire   [0:0] sel_tmp21_fu_858_p2;
wire   [0:0] tmp28_fu_863_p2;
wire   [0:0] sel_tmp22_fu_869_p2;
wire   [9:0] p_Val2_16_mux_fu_821_p3;
wire   [9:0] sel_tmp20_fu_851_p3;

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        F2_2_reg_916 <= F2_2_fu_166_p3;
        F2_reg_902 <= F2_fu_148_p2;
        QUAN_INC_reg_910 <= QUAN_INC_fu_154_p2;
        Range1_all_ones_1_reg_1016 <= Range1_all_ones_1_fu_444_p2;
        Range1_all_zeros_1_reg_1044 <= Range1_all_zeros_1_fu_498_p2;
        Range2_all_ones_reg_1034 <= Range2_all_ones_fu_480_p2;
        ap_reg_ppstg_F2_2_reg_916_pp0_iter1 <= F2_2_reg_916;
        ap_reg_ppstg_isneg_reg_882_pp0_iter1 <= isneg_reg_882;
        ap_reg_ppstg_sel_tmp60_demorgan_reg_947_pp0_iter1 <= sel_tmp60_demorgan_reg_947;
        ap_reg_ppstg_sel_tmp60_demorgan_reg_947_pp0_iter2 <= ap_reg_ppstg_sel_tmp60_demorgan_reg_947_pp0_iter1;
        ap_reg_ppstg_tmp_16_reg_935_pp0_iter1 <= tmp_16_reg_935;
        ap_reg_ppstg_tmp_16_reg_935_pp0_iter2 <= ap_reg_ppstg_tmp_16_reg_935_pp0_iter1;
        ap_reg_ppstg_tmp_27_reg_941_pp0_iter1 <= tmp_27_reg_941;
        ap_reg_ppstg_tmp_27_reg_941_pp0_iter2 <= ap_reg_ppstg_tmp_27_reg_941_pp0_iter1;
        ap_reg_ppstg_tmp_2_reg_923_pp0_iter1 <= tmp_2_reg_923;
        brmerge121_demorgan_i_reg_1074 <= brmerge121_demorgan_i_fu_785_p2;
        carry_1_i_reg_990 <= carry_1_i_fu_380_p2;
        isneg_reg_882 <= p_Val2_2_fu_72_p1[ap_const_lv32_3F];
        man_V_1_reg_897 <= man_V_1_fu_136_p2;
        overflow_reg_1068 <= overflow_fu_779_p2;
        p_Result_s_reg_892[51 : 0] <= p_Result_s_fu_132_p1[51 : 0];
        p_Val2_4_reg_969 <= p_Val2_4_fu_322_p2;
        p_Val2_5_reg_1055 <= p_Val2_5_fu_577_p3;
        pos1_reg_997 <= pos1_fu_386_p2;
        rev_reg_1009 <= rev_fu_418_p2;
        sel_tmp11_reg_1049 <= sel_tmp11_fu_516_p2;
        sel_tmp12_demorgan_reg_985 <= sel_tmp12_demorgan_fu_358_p2;
        sel_tmp2_reg_975 <= sel_tmp2_fu_347_p2;
        sel_tmp3_reg_980 <= sel_tmp3_fu_352_p2;
        sel_tmp60_demorgan_reg_947 <= sel_tmp60_demorgan_fu_230_p2;
        sign_assign_reg_1062 <= sign_assign_fu_749_p3;
        tmp_16_reg_935 <= tmp_16_fu_200_p2;
        tmp_17_reg_1002 <= tmp_17_fu_404_p2;
        tmp_20_reg_953 <= tmp_20_fu_244_p1;
        tmp_21_reg_1028 <= tmp_21_fu_458_p2;
        tmp_24_reg_1039 <= tmp_24_fu_486_p2;
        tmp_27_reg_941 <= tmp_27_fu_224_p2;
        tmp_2_reg_923 <= tmp_2_fu_174_p2;
        tmp_34_reg_964 <= p_Val2_3_fu_274_p3[ap_const_lv32_9];
        tmp_39_reg_1023 <= pos2_fu_395_p2[ap_const_lv32_B];
        tmp_4_reg_930 <= tmp_4_fu_180_p2;
        tmp_7_reg_959 <= tmp_7_fu_248_p2;
    end
end

assign F2_2_cast3_fu_522_p1 = $signed(ap_reg_ppstg_F2_2_reg_916_pp0_iter1);

assign F2_2_cast_fu_241_p1 = $signed(F2_2_reg_916);

assign F2_2_fu_166_p3 = ((QUAN_INC_fu_154_p2[0:0] === 1'b1) ? F2_fu_148_p2 : tmp_s_fu_160_p2);

assign F2_fu_148_p2 = (ap_const_lv12_433 - tmp_6_fu_120_p1);

assign QUAN_INC_fu_154_p2 = (($signed(F2_fu_148_p2) > $signed(12'b000000000000)) ? 1'b1 : 1'b0);

assign Range1_all_ones_1_fu_444_p2 = (tmp7_fu_438_p2 & tmp_17_fu_404_p2);

assign Range1_all_ones_2_i_55_fu_712_p2 = (carry_1_i_reg_990 & Range1_all_ones_2_i_fu_638_p3);

assign Range1_all_ones_2_i_fu_638_p3 = ((or_cond117_i_fu_610_p2[0:0] === 1'b1) ? Range1_all_ones_fu_614_p2 : sel_tmp12_fu_633_p3);

assign Range1_all_ones_2_mux_i_fu_685_p2 = (Range1_all_ones_2_i_fu_638_p3 & carry_1_not_i_fu_668_p2);

assign Range1_all_ones_fu_614_p2 = (Range2_all_ones_1_i_fu_603_p3 & Range1_all_ones_1_reg_1016);

assign Range1_all_zeros_1_fu_498_p2 = ((p_Val2_s_fu_236_p3 == ap_const_lv54_0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_2_i_fu_653_p3 = ((or_cond117_i_fu_610_p2[0:0] === 1'b1) ? p_122_i_fu_624_p2 : sel_tmp13_fu_646_p3);

assign Range1_all_zeros_fu_619_p2 = (Range1_all_ones_1_reg_1016 ^ 1'b1);

assign Range2_V_1_fu_468_p2 = p_Val2_s_fu_236_p3 >> tmp_22_fu_464_p1;

assign Range2_all_ones_1_i_fu_603_p3 = ((or_cond115_i_fu_598_p2[0:0] === 1'b1) ? Range2_all_ones_reg_1034 : rev5_fu_593_p2);

assign Range2_all_ones_1_not_i_fu_673_p2 = (Range2_all_ones_1_i_fu_603_p3 ^ 1'b1);

assign Range2_all_ones_fu_480_p2 = ((Range2_V_1_fu_468_p2 == r_V_fu_474_p2) ? 1'b1 : 1'b0);

assign ap_return = ((sel_tmp22_fu_869_p2[0:0] === 1'b1) ? p_Val2_16_mux_fu_821_p3 : sel_tmp20_fu_851_p3);

assign brmerge121_demorgan_i_fu_785_p2 = (newsignbit_fu_585_p3 & deleted_ones_0_i_fu_728_p2);

assign brmerge121_i_fu_791_p2 = (brmerge121_demorgan_i_reg_1074 ^ 1'b1);

assign brmerge123_i_fu_679_p2 = (carry_1_not_i_fu_668_p2 | Range2_all_ones_1_not_i_fu_673_p2);

assign brmerge_fu_816_p2 = (tmp9_fu_811_p2 | brmerge121_demorgan_i_reg_1074);

assign brmerge_i_fu_768_p2 = (newsignbit_fu_585_p3 | deleted_zeros_0_not_i_fu_763_p2);

assign brmerge_i_i_fu_801_p2 = (underflow_fu_796_p2 | overflow_reg_1068);

assign carry_1_i_fu_380_p2 = (tmp_fu_374_p2 & sel_tmp3_fu_352_p2);

assign carry_1_not_i_fu_668_p2 = (carry_1_i_reg_990 ^ 1'b1);

assign deleted_ones_0_i_fu_728_p2 = (deleted_ones_fu_704_p3 | sel_tmp14_fu_723_p2);

assign deleted_ones_fu_704_p3 = ((brmerge123_i_fu_679_p2[0:0] === 1'b1) ? Range1_all_ones_2_mux_i_fu_685_p2 : p_120_i_fu_698_p2);

assign deleted_zeros_0_not_i_fu_763_p2 = (tmp_17_reg_1002 & deleted_zeros_not_fu_757_p2);

assign deleted_zeros_fu_661_p3 = ((carry_1_i_reg_990[0:0] === 1'b1) ? Range1_all_ones_2_i_fu_638_p3 : Range1_all_zeros_2_i_fu_653_p3);

assign deleted_zeros_not_fu_757_p2 = (deleted_zeros_fu_661_p3 ^ 1'b1);

assign lD_fu_434_p1 = tmp_19_fu_428_p2[0:0];

assign loc_V_1_fu_86_p1 = p_Val2_2_fu_72_p1[51:0];

assign loc_V_fu_76_p4 = {{p_Val2_2_fu_72_p1[ap_const_lv32_3E : ap_const_lv32_34]}};

assign man_V_1_fu_136_p2 = (ap_const_lv54_0 - p_Result_s_fu_132_p1);

assign newsignbit_fu_585_p3 = p_Val2_5_fu_577_p3[ap_const_lv32_9];

assign not_sel_tmp_fu_368_p2 = (sel_tmp12_demorgan_fu_358_p2 | tmp_7_not_fu_362_p2);

assign or_cond115_i_fu_598_p2 = (tmp_21_reg_1028 & rev5_fu_593_p2);

assign or_cond117_i_fu_610_p2 = (tmp_21_reg_1028 & rev_reg_1009);

assign overflow_fu_779_p2 = (brmerge_i_fu_768_p2 & tmp_28_fu_774_p2);

assign p_119_i_fu_629_p2 = (Range1_all_zeros_1_reg_1044 | rev_reg_1009);

assign p_120_i_fu_698_p2 = (tmp_40_fu_691_p3 | Range1_all_zeros_fu_619_p2);

assign p_122_i_fu_624_p2 = (tmp_24_reg_1039 & Range1_all_zeros_fu_619_p2);

assign p_Result_s_fu_132_p1 = tmp_1_fu_124_p3;

assign p_Val2_16_mux_fu_821_p3 = ((brmerge_i_i_fu_801_p2[0:0] === 1'b1) ? ap_const_lv10_1FF : p_Val2_5_reg_1055);

assign p_Val2_2_fu_72_p1 = v;

assign p_Val2_3_fu_274_p3 = ((tmp_4_reg_930[0:0] === 1'b1) ? tmp_23_fu_263_p1 : p_s_fu_267_p3);

assign p_Val2_4_fu_322_p2 = (p_Val2_3_fu_274_p3 + tmp_13_fu_318_p1);

assign p_Val2_5_fu_577_p3 = ((sel_tmp6_fu_572_p2[0:0] === 1'b1) ? tmp_29_fu_534_p1 : sel_tmp9_fu_560_p3);

assign p_Val2_s_56_fu_828_p3 = ((ap_reg_ppstg_tmp_27_reg_941_pp0_iter2[0:0] === 1'b1) ? ap_const_lv10_0 : ap_const_lv10_200);

assign p_Val2_s_fu_236_p3 = ((isneg_reg_882[0:0] === 1'b1) ? man_V_1_reg_897 : p_Result_s_reg_892);

assign p_s_fu_267_p3 = ((isneg_reg_882[0:0] === 1'b1) ? ap_const_lv10_3FF : ap_const_lv10_0);

assign pos1_cast_fu_391_p1 = $signed(pos1_fu_386_p2);

assign pos1_fu_386_p2 = (ap_const_lv12_A + F2_reg_902);

assign pos2_cast_fu_400_p1 = $signed(pos2_fu_395_p2);

assign pos2_fu_395_p2 = (ap_const_lv12_B + F2_reg_902);

assign qb_fu_303_p3 = ((tmp_11_fu_281_p2[0:0] === 1'b1) ? isneg_reg_882 : tmp_33_fu_295_p3);

assign r_V_fu_474_p2 = ap_const_lv54_3FFFFFFFFFFFFF >> tmp_22_fu_464_p1;

assign rev5_fu_593_p2 = (tmp_39_reg_1023 ^ 1'b1);

assign rev_fu_418_p2 = (tmp_37_fu_410_p3 ^ 1'b1);

assign sel_tmp10_fu_510_p2 = (tmp_37_fu_410_p3 | tmp_24_not_fu_504_p2);

assign sel_tmp11_fu_516_p2 = (tmp_25_fu_492_p2 & sel_tmp10_fu_510_p2);

assign sel_tmp12_demorgan_fu_358_p2 = (tmp_2_reg_923 | QUAN_INC_reg_910);

assign sel_tmp12_fu_633_p3 = ((sel_tmp11_reg_1049[0:0] === 1'b1) ? Range1_all_ones_1_reg_1016 : rev_reg_1009);

assign sel_tmp13_fu_646_p3 = ((sel_tmp11_reg_1049[0:0] === 1'b1) ? Range1_all_zeros_fu_619_p2 : p_119_i_fu_629_p2);

assign sel_tmp14_fu_723_p2 = (tmp_17_reg_1002 ^ 1'b1);

assign sel_tmp15_fu_740_p2 = (tmp8_fu_734_p2 & ap_reg_ppstg_isneg_reg_882_pp0_iter1);

assign sel_tmp16_fu_745_p2 = (tmp_17_reg_1002 & ap_reg_ppstg_isneg_reg_882_pp0_iter1);

assign sel_tmp17_demorgan_fu_206_p2 = (tmp_i_fu_90_p2 & tmp_i_54_fu_96_p2);

assign sel_tmp17_fu_212_p2 = (sel_tmp17_demorgan_fu_206_p2 ^ 1'b1);

assign sel_tmp18_fu_218_p2 = (tmp_8_fu_142_p2 & sel_tmp17_fu_212_p2);

assign sel_tmp19_fu_840_p3 = ((tmp_30_fu_835_p2[0:0] === 1'b1) ? p_Val2_s_56_fu_828_p3 : p_Val2_5_reg_1055);

assign sel_tmp1_fu_342_p2 = (tmp_2_reg_923 ^ 1'b1);

assign sel_tmp20_fu_851_p3 = ((sel_tmp62_demorgan_fu_847_p2[0:0] === 1'b1) ? sel_tmp19_fu_840_p3 : p_Val2_5_reg_1055);

assign sel_tmp21_fu_858_p2 = (ap_reg_ppstg_sel_tmp60_demorgan_reg_947_pp0_iter2 ^ 1'b1);

assign sel_tmp22_fu_869_p2 = (tmp28_fu_863_p2 & ap_reg_ppstg_tmp_16_reg_935_pp0_iter2);

assign sel_tmp2_fu_347_p2 = (QUAN_INC_reg_910 & sel_tmp1_fu_342_p2);

assign sel_tmp3_fu_352_p2 = (sel_tmp2_fu_347_p2 & tmp_34_fu_310_p3);

assign sel_tmp4_fu_544_p3 = ((sel_tmp3_reg_980[0:0] === 1'b1) ? p_Val2_4_reg_969 : sel_tmp_fu_538_p3);

assign sel_tmp5_fu_567_p2 = (sel_tmp12_demorgan_reg_985 ^ 1'b1);

assign sel_tmp60_demorgan_fu_230_p2 = (tmp_demorgan_fu_102_p2 | tmp_8_fu_142_p2);

assign sel_tmp62_demorgan_fu_847_p2 = (ap_reg_ppstg_sel_tmp60_demorgan_reg_947_pp0_iter2 | ap_reg_ppstg_tmp_16_reg_935_pp0_iter2);

assign sel_tmp6_fu_572_p2 = (tmp_7_reg_959 & sel_tmp5_fu_567_p2);

assign sel_tmp7_fu_550_p2 = (tmp_34_reg_964 ^ 1'b1);

assign sel_tmp8_fu_555_p2 = (sel_tmp2_reg_975 & sel_tmp7_fu_550_p2);

assign sel_tmp9_fu_560_p3 = ((sel_tmp8_fu_555_p2[0:0] === 1'b1) ? p_Val2_4_reg_969 : sel_tmp4_fu_544_p3);

assign sel_tmp_fu_538_p3 = ((ap_reg_ppstg_tmp_2_reg_923_pp0_iter1[0:0] === 1'b1) ? tmp_20_reg_953 : ap_const_lv10_0);

assign sign_assign_fu_749_p3 = ((sel_tmp16_fu_745_p2[0:0] === 1'b1) ? tmp_26_fu_717_p2 : sel_tmp15_fu_740_p2);

assign sign_assign_not_fu_806_p2 = (sign_assign_reg_1062 ^ 1'b1);

assign tmp28_fu_863_p2 = (brmerge_fu_816_p2 & sel_tmp21_fu_858_p2);

assign tmp6_fu_186_p3 = {{ap_const_lv11_601}, {QUAN_INC_fu_154_p2}};

assign tmp7_fu_438_p2 = (lD_fu_434_p1 & rev_fu_418_p2);

assign tmp8_fu_734_p2 = (newsignbit_fu_585_p3 & sel_tmp14_fu_723_p2);

assign tmp9_fu_811_p2 = (overflow_reg_1068 | sign_assign_not_fu_806_p2);

assign tmp_10_fu_108_p1 = p_Val2_2_fu_72_p1[62:0];

assign tmp_11_fu_281_p2 = (($signed(F2_reg_902) > $signed(12'b110110)) ? 1'b1 : 1'b0);

assign tmp_12_fu_286_p2 = ($signed(ap_const_lv12_FFF) + $signed(F2_reg_902));

assign tmp_13_fu_318_p1 = qb_fu_303_p3;

assign tmp_14_fu_336_p2 = (tmp_35_fu_328_p3 ^ 1'b1);

assign tmp_15_fu_194_p2 = (tmp6_fu_186_p3 + tmp_6_fu_120_p1);

assign tmp_16_fu_200_p2 = (($signed(tmp_15_fu_194_p2) > $signed(12'b1001)) ? 1'b1 : 1'b0);

assign tmp_17_fu_404_p2 = (($signed(pos1_fu_386_p2) < $signed(12'b110110)) ? 1'b1 : 1'b0);

assign tmp_18_fu_424_p1 = $unsigned(pos1_cast_fu_391_p1);

assign tmp_19_cast_fu_525_p1 = $signed(tmp_20_reg_953);

assign tmp_19_fu_428_p2 = $signed(p_Val2_s_fu_236_p3) >>> tmp_18_fu_424_p1;

assign tmp_1_fu_124_p3 = {{1'b1}, {loc_V_1_fu_86_p1}};

assign tmp_20_fu_244_p1 = p_Val2_s_fu_236_p3[9:0];

assign tmp_21_fu_458_p2 = (($signed(pos2_fu_395_p2) < $signed(12'b110110)) ? 1'b1 : 1'b0);

assign tmp_22_fu_464_p1 = $unsigned(pos2_cast_fu_400_p1);

assign tmp_23_cast_fu_291_p1 = tmp_12_fu_286_p2;

assign tmp_23_fu_263_p1 = tmp_5_fu_257_p2[9:0];

assign tmp_24_fu_486_p2 = ((Range2_V_1_fu_468_p2 == ap_const_lv54_0) ? 1'b1 : 1'b0);

assign tmp_24_not_fu_504_p2 = (tmp_21_fu_458_p2 ^ 1'b1);

assign tmp_25_fu_492_p2 = ((pos2_fu_395_p2 == ap_const_lv12_36) ? 1'b1 : 1'b0);

assign tmp_26_fu_717_p2 = (Range1_all_ones_2_i_55_fu_712_p2 ^ 1'b1);

assign tmp_27_fu_224_p2 = (sel_tmp18_fu_218_p2 | tmp_demorgan_fu_102_p2);

assign tmp_28_fu_774_p2 = (ap_reg_ppstg_isneg_reg_882_pp0_iter1 ^ 1'b1);

assign tmp_29_fu_534_p1 = tmp_3_fu_528_p2[9:0];

assign tmp_2_fu_174_p2 = ((loc_V_fu_76_p4 == ap_const_lv11_433) ? 1'b1 : 1'b0);

assign tmp_30_fu_835_p2 = (ap_reg_ppstg_tmp_27_reg_941_pp0_iter2 | underflow_fu_796_p2);

assign tmp_33_fu_295_p3 = p_Val2_s_fu_236_p3[tmp_23_cast_fu_291_p1];

assign tmp_34_fu_310_p3 = p_Val2_3_fu_274_p3[ap_const_lv32_9];

assign tmp_35_fu_328_p3 = p_Val2_4_fu_322_p2[ap_const_lv32_9];

assign tmp_37_fu_410_p3 = pos1_fu_386_p2[ap_const_lv32_B];

assign tmp_3_fu_528_p2 = tmp_19_cast_fu_525_p1 << F2_2_cast3_fu_522_p1;

assign tmp_40_fu_691_p3 = pos1_reg_997[ap_const_lv32_B];

assign tmp_4_fu_180_p2 = ((F2_2_fu_166_p3 < ap_const_lv12_36) ? 1'b1 : 1'b0);

assign tmp_5_fu_257_p2 = $signed(p_Val2_s_fu_236_p3) >>> tmp_9_fu_253_p1;

assign tmp_6_fu_120_p1 = loc_V_fu_76_p4;

assign tmp_7_fu_248_p2 = ((F2_2_reg_916 < ap_const_lv12_A) ? 1'b1 : 1'b0);

assign tmp_7_not_fu_362_p2 = (tmp_7_fu_248_p2 ^ 1'b1);

assign tmp_8_fu_142_p2 = ((tmp_10_fu_108_p1 == ap_const_lv63_0) ? 1'b1 : 1'b0);

assign tmp_9_fu_253_p1 = $unsigned(F2_2_cast_fu_241_p1);

assign tmp_demorgan_fu_102_p2 = (tmp_i_fu_90_p2 & tmp_i_54_fu_96_p2);

assign tmp_fu_374_p2 = (not_sel_tmp_fu_368_p2 & tmp_14_fu_336_p2);

assign tmp_i_54_fu_96_p2 = ((loc_V_1_fu_86_p1 != ap_const_lv52_0) ? 1'b1 : 1'b0);

assign tmp_i_fu_90_p2 = ((loc_V_fu_76_p4 == ap_const_lv11_7FF) ? 1'b1 : 1'b0);

assign tmp_s_fu_160_p2 = (ap_const_lv12_0 - F2_fu_148_p2);

assign underflow_fu_796_p2 = (sign_assign_reg_1062 & brmerge121_i_fu_791_p2);

always @ (posedge ap_clk) begin
    p_Result_s_reg_892[53:52] <= 2'b01;
end

endmodule //pynq_filters_operator_s
