// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module hlsStrm2Array (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        srcStrm_V_V_dout,
        srcStrm_V_V_empty_n,
        srcStrm_V_V_read,
        m_axi_dstPtr_V_AWVALID,
        m_axi_dstPtr_V_AWREADY,
        m_axi_dstPtr_V_AWADDR,
        m_axi_dstPtr_V_AWID,
        m_axi_dstPtr_V_AWLEN,
        m_axi_dstPtr_V_AWSIZE,
        m_axi_dstPtr_V_AWBURST,
        m_axi_dstPtr_V_AWLOCK,
        m_axi_dstPtr_V_AWCACHE,
        m_axi_dstPtr_V_AWPROT,
        m_axi_dstPtr_V_AWQOS,
        m_axi_dstPtr_V_AWREGION,
        m_axi_dstPtr_V_AWUSER,
        m_axi_dstPtr_V_WVALID,
        m_axi_dstPtr_V_WREADY,
        m_axi_dstPtr_V_WDATA,
        m_axi_dstPtr_V_WSTRB,
        m_axi_dstPtr_V_WLAST,
        m_axi_dstPtr_V_WID,
        m_axi_dstPtr_V_WUSER,
        m_axi_dstPtr_V_ARVALID,
        m_axi_dstPtr_V_ARREADY,
        m_axi_dstPtr_V_ARADDR,
        m_axi_dstPtr_V_ARID,
        m_axi_dstPtr_V_ARLEN,
        m_axi_dstPtr_V_ARSIZE,
        m_axi_dstPtr_V_ARBURST,
        m_axi_dstPtr_V_ARLOCK,
        m_axi_dstPtr_V_ARCACHE,
        m_axi_dstPtr_V_ARPROT,
        m_axi_dstPtr_V_ARQOS,
        m_axi_dstPtr_V_ARREGION,
        m_axi_dstPtr_V_ARUSER,
        m_axi_dstPtr_V_RVALID,
        m_axi_dstPtr_V_RREADY,
        m_axi_dstPtr_V_RDATA,
        m_axi_dstPtr_V_RLAST,
        m_axi_dstPtr_V_RID,
        m_axi_dstPtr_V_RUSER,
        m_axi_dstPtr_V_RRESP,
        m_axi_dstPtr_V_BVALID,
        m_axi_dstPtr_V_BREADY,
        m_axi_dstPtr_V_BRESP,
        m_axi_dstPtr_V_BID,
        m_axi_dstPtr_V_BUSER,
        dstPtr_V_offset_dout,
        dstPtr_V_offset_empty_n,
        dstPtr_V_offset_read,
        srcMat_rows_dout,
        srcMat_rows_empty_n,
        srcMat_rows_read,
        srcMat_cols_dout,
        srcMat_cols_empty_n,
        srcMat_cols_read
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_state3 = 10'd4;
parameter    ap_ST_fsm_state4 = 10'd8;
parameter    ap_ST_fsm_pp0_stage0 = 10'd16;
parameter    ap_ST_fsm_state8 = 10'd32;
parameter    ap_ST_fsm_state9 = 10'd64;
parameter    ap_ST_fsm_state10 = 10'd128;
parameter    ap_ST_fsm_state11 = 10'd256;
parameter    ap_ST_fsm_state12 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [7:0] srcStrm_V_V_dout;
input   srcStrm_V_V_empty_n;
output   srcStrm_V_V_read;
output   m_axi_dstPtr_V_AWVALID;
input   m_axi_dstPtr_V_AWREADY;
output  [31:0] m_axi_dstPtr_V_AWADDR;
output  [0:0] m_axi_dstPtr_V_AWID;
output  [31:0] m_axi_dstPtr_V_AWLEN;
output  [2:0] m_axi_dstPtr_V_AWSIZE;
output  [1:0] m_axi_dstPtr_V_AWBURST;
output  [1:0] m_axi_dstPtr_V_AWLOCK;
output  [3:0] m_axi_dstPtr_V_AWCACHE;
output  [2:0] m_axi_dstPtr_V_AWPROT;
output  [3:0] m_axi_dstPtr_V_AWQOS;
output  [3:0] m_axi_dstPtr_V_AWREGION;
output  [0:0] m_axi_dstPtr_V_AWUSER;
output   m_axi_dstPtr_V_WVALID;
input   m_axi_dstPtr_V_WREADY;
output  [7:0] m_axi_dstPtr_V_WDATA;
output  [0:0] m_axi_dstPtr_V_WSTRB;
output   m_axi_dstPtr_V_WLAST;
output  [0:0] m_axi_dstPtr_V_WID;
output  [0:0] m_axi_dstPtr_V_WUSER;
output   m_axi_dstPtr_V_ARVALID;
input   m_axi_dstPtr_V_ARREADY;
output  [31:0] m_axi_dstPtr_V_ARADDR;
output  [0:0] m_axi_dstPtr_V_ARID;
output  [31:0] m_axi_dstPtr_V_ARLEN;
output  [2:0] m_axi_dstPtr_V_ARSIZE;
output  [1:0] m_axi_dstPtr_V_ARBURST;
output  [1:0] m_axi_dstPtr_V_ARLOCK;
output  [3:0] m_axi_dstPtr_V_ARCACHE;
output  [2:0] m_axi_dstPtr_V_ARPROT;
output  [3:0] m_axi_dstPtr_V_ARQOS;
output  [3:0] m_axi_dstPtr_V_ARREGION;
output  [0:0] m_axi_dstPtr_V_ARUSER;
input   m_axi_dstPtr_V_RVALID;
output   m_axi_dstPtr_V_RREADY;
input  [7:0] m_axi_dstPtr_V_RDATA;
input   m_axi_dstPtr_V_RLAST;
input  [0:0] m_axi_dstPtr_V_RID;
input  [0:0] m_axi_dstPtr_V_RUSER;
input  [1:0] m_axi_dstPtr_V_RRESP;
input   m_axi_dstPtr_V_BVALID;
output   m_axi_dstPtr_V_BREADY;
input  [1:0] m_axi_dstPtr_V_BRESP;
input  [0:0] m_axi_dstPtr_V_BID;
input  [0:0] m_axi_dstPtr_V_BUSER;
input  [31:0] dstPtr_V_offset_dout;
input   dstPtr_V_offset_empty_n;
output   dstPtr_V_offset_read;
input  [31:0] srcMat_rows_dout;
input   srcMat_rows_empty_n;
output   srcMat_rows_read;
input  [31:0] srcMat_cols_dout;
input   srcMat_cols_empty_n;
output   srcMat_cols_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg srcStrm_V_V_read;
reg m_axi_dstPtr_V_AWVALID;
reg m_axi_dstPtr_V_WVALID;
reg m_axi_dstPtr_V_BREADY;
reg dstPtr_V_offset_read;
reg srcMat_rows_read;
reg srcMat_cols_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    srcStrm_V_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] tmp_10_i_i_i_reg_249;
reg    dstPtr_V_blk_n_AW;
wire    ap_CS_fsm_state4;
reg    dstPtr_V_blk_n_W;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] tmp_10_i_i_i_reg_249_pp0_iter1_reg;
reg    dstPtr_V_blk_n_B;
wire    ap_CS_fsm_state12;
reg    dstPtr_V_offset_blk_n;
reg    srcMat_rows_blk_n;
reg    srcMat_cols_blk_n;
reg   [28:0] i_i_i_i_reg_115;
reg   [31:0] dstPtr_V_addr_reg_212;
reg    ap_block_state1;
reg  signed [31:0] srcMat_rows_read_reg_218;
reg  signed [31:0] srcMat_cols_read_reg_223;
wire   [31:0] tmp_1_i_i_i_fu_136_p2;
reg   [31:0] tmp_1_i_i_i_reg_228;
wire    ap_CS_fsm_state2;
wire   [28:0] tmp_fu_140_p1;
reg   [28:0] tmp_reg_233;
reg   [0:0] tmp_6_reg_238;
wire   [29:0] loop_count_fu_186_p3;
reg   [29:0] loop_count_reg_243;
wire    ap_CS_fsm_state3;
wire   [0:0] tmp_10_i_i_i_fu_201_p2;
wire    ap_block_state5_pp0_stage0_iter0;
reg    ap_block_state6_pp0_stage0_iter1;
wire    ap_block_state7_pp0_stage0_iter2;
reg    ap_sig_ioackin_m_axi_dstPtr_V_WREADY;
reg    ap_block_state7_io;
reg    ap_block_pp0_stage0_11001;
wire   [28:0] i_fu_206_p2;
reg    ap_enable_reg_pp0_iter0;
reg   [7:0] tmp_V_reg_258;
reg    ap_sig_ioackin_m_axi_dstPtr_V_AWREADY;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state5;
wire  signed [63:0] tmp_i_fu_126_p1;
reg    ap_reg_ioackin_m_axi_dstPtr_V_AWREADY;
reg    ap_reg_ioackin_m_axi_dstPtr_V_WREADY;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] tmp_5_fu_155_p2;
wire   [31:0] p_neg_i_i_i_fu_160_p2;
wire   [28:0] tmp_4_i_fu_166_p4;
wire   [29:0] p_lshr_cast_i_i_i_fu_176_p1;
wire   [29:0] p_neg_t_i_i_i_fu_180_p2;
wire   [29:0] tmp_9_cast_i_i_i_fu_152_p1;
wire   [29:0] i_cast_i_i_i_fu_197_p1;
reg   [9:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 10'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_reg_ioackin_m_axi_dstPtr_V_AWREADY = 1'b0;
#0 ap_reg_ioackin_m_axi_dstPtr_V_WREADY = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((m_axi_dstPtr_V_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state5) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_sig_ioackin_m_axi_dstPtr_V_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state5)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state5);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((ap_sig_ioackin_m_axi_dstPtr_V_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_m_axi_dstPtr_V_AWREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            if ((ap_sig_ioackin_m_axi_dstPtr_V_AWREADY == 1'b1)) begin
                ap_reg_ioackin_m_axi_dstPtr_V_AWREADY <= 1'b0;
            end else if ((m_axi_dstPtr_V_AWREADY == 1'b1)) begin
                ap_reg_ioackin_m_axi_dstPtr_V_AWREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_m_axi_dstPtr_V_WREADY <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_10_i_i_i_reg_249_pp0_iter1_reg == 1'd1))) begin
            if ((1'b0 == ap_block_pp0_stage0_11001)) begin
                ap_reg_ioackin_m_axi_dstPtr_V_WREADY <= 1'b0;
            end else if (((1'b0 == ap_block_pp0_stage0_01001) & (m_axi_dstPtr_V_WREADY == 1'b1))) begin
                ap_reg_ioackin_m_axi_dstPtr_V_WREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_10_i_i_i_fu_201_p2 == 1'd1))) begin
        i_i_i_i_reg_115 <= i_fu_206_p2;
    end else if (((ap_sig_ioackin_m_axi_dstPtr_V_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        i_i_i_i_reg_115 <= 29'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((srcMat_rows_empty_n == 1'b0) | (dstPtr_V_offset_empty_n == 1'b0) | (ap_start == 1'b0) | (srcMat_cols_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        dstPtr_V_addr_reg_212 <= tmp_i_fu_126_p1;
        srcMat_cols_read_reg_223 <= srcMat_cols_dout;
        srcMat_rows_read_reg_218 <= srcMat_rows_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        loop_count_reg_243 <= loop_count_fu_186_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_10_i_i_i_reg_249 <= tmp_10_i_i_i_fu_201_p2;
        tmp_10_i_i_i_reg_249_pp0_iter1_reg <= tmp_10_i_i_i_reg_249;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_1_i_i_i_reg_228 <= tmp_1_i_i_i_fu_136_p2;
        tmp_6_reg_238 <= tmp_1_i_i_i_fu_136_p2[32'd28];
        tmp_reg_233 <= tmp_fu_140_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_10_i_i_i_reg_249 == 1'd1))) begin
        tmp_V_reg_258 <= srcStrm_V_V_dout;
    end
end

always @ (*) begin
    if ((tmp_10_i_i_i_fu_201_p2 == 1'd0)) begin
        ap_condition_pp0_exit_iter0_state5 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state5 = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_dstPtr_V_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_dstPtr_V_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_m_axi_dstPtr_V_AWREADY == 1'b0)) begin
        ap_sig_ioackin_m_axi_dstPtr_V_AWREADY = m_axi_dstPtr_V_AWREADY;
    end else begin
        ap_sig_ioackin_m_axi_dstPtr_V_AWREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_m_axi_dstPtr_V_WREADY == 1'b0)) begin
        ap_sig_ioackin_m_axi_dstPtr_V_WREADY = m_axi_dstPtr_V_WREADY;
    end else begin
        ap_sig_ioackin_m_axi_dstPtr_V_WREADY = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        dstPtr_V_blk_n_AW = m_axi_dstPtr_V_AWREADY;
    end else begin
        dstPtr_V_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        dstPtr_V_blk_n_B = m_axi_dstPtr_V_BVALID;
    end else begin
        dstPtr_V_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_10_i_i_i_reg_249_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        dstPtr_V_blk_n_W = m_axi_dstPtr_V_WREADY;
    end else begin
        dstPtr_V_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        dstPtr_V_offset_blk_n = dstPtr_V_offset_empty_n;
    end else begin
        dstPtr_V_offset_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((srcMat_rows_empty_n == 1'b0) | (dstPtr_V_offset_empty_n == 1'b0) | (ap_start == 1'b0) | (srcMat_cols_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        dstPtr_V_offset_read = 1'b1;
    end else begin
        dstPtr_V_offset_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_m_axi_dstPtr_V_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_dstPtr_V_AWVALID = 1'b1;
    end else begin
        m_axi_dstPtr_V_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_dstPtr_V_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        m_axi_dstPtr_V_BREADY = 1'b1;
    end else begin
        m_axi_dstPtr_V_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_m_axi_dstPtr_V_WREADY == 1'b0) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_10_i_i_i_reg_249_pp0_iter1_reg == 1'd1))) begin
        m_axi_dstPtr_V_WVALID = 1'b1;
    end else begin
        m_axi_dstPtr_V_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        srcMat_cols_blk_n = srcMat_cols_empty_n;
    end else begin
        srcMat_cols_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((srcMat_rows_empty_n == 1'b0) | (dstPtr_V_offset_empty_n == 1'b0) | (ap_start == 1'b0) | (srcMat_cols_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        srcMat_cols_read = 1'b1;
    end else begin
        srcMat_cols_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        srcMat_rows_blk_n = srcMat_rows_empty_n;
    end else begin
        srcMat_rows_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((srcMat_rows_empty_n == 1'b0) | (dstPtr_V_offset_empty_n == 1'b0) | (ap_start == 1'b0) | (srcMat_cols_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        srcMat_rows_read = 1'b1;
    end else begin
        srcMat_rows_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_10_i_i_i_reg_249 == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        srcStrm_V_V_blk_n = srcStrm_V_V_empty_n;
    end else begin
        srcStrm_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_10_i_i_i_reg_249 == 1'd1))) begin
        srcStrm_V_V_read = 1'b1;
    end else begin
        srcStrm_V_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((srcMat_rows_empty_n == 1'b0) | (dstPtr_V_offset_empty_n == 1'b0) | (ap_start == 1'b0) | (srcMat_cols_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((ap_sig_ioackin_m_axi_dstPtr_V_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((tmp_10_i_i_i_fu_201_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((tmp_10_i_i_i_fu_201_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((m_axi_dstPtr_V_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((srcStrm_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_10_i_i_i_reg_249 == 1'd1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((1'b1 == ap_block_state7_io) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((srcStrm_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_10_i_i_i_reg_249 == 1'd1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((1'b1 == ap_block_state7_io) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((srcStrm_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_10_i_i_i_reg_249 == 1'd1)));
end

always @ (*) begin
    ap_block_state1 = ((srcMat_rows_empty_n == 1'b0) | (dstPtr_V_offset_empty_n == 1'b0) | (ap_start == 1'b0) | (srcMat_cols_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state5_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_pp0_stage0_iter1 = ((srcStrm_V_V_empty_n == 1'b0) & (tmp_10_i_i_i_reg_249 == 1'd1));
end

always @ (*) begin
    ap_block_state7_io = ((ap_sig_ioackin_m_axi_dstPtr_V_WREADY == 1'b0) & (tmp_10_i_i_i_reg_249_pp0_iter1_reg == 1'd1));
end

assign ap_block_state7_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign i_cast_i_i_i_fu_197_p1 = i_i_i_i_reg_115;

assign i_fu_206_p2 = (i_i_i_i_reg_115 + 29'd1);

assign loop_count_fu_186_p3 = ((tmp_6_reg_238[0:0] === 1'b1) ? p_neg_t_i_i_i_fu_180_p2 : tmp_9_cast_i_i_i_fu_152_p1);

assign m_axi_dstPtr_V_ARADDR = 32'd0;

assign m_axi_dstPtr_V_ARBURST = 2'd0;

assign m_axi_dstPtr_V_ARCACHE = 4'd0;

assign m_axi_dstPtr_V_ARID = 1'd0;

assign m_axi_dstPtr_V_ARLEN = 32'd0;

assign m_axi_dstPtr_V_ARLOCK = 2'd0;

assign m_axi_dstPtr_V_ARPROT = 3'd0;

assign m_axi_dstPtr_V_ARQOS = 4'd0;

assign m_axi_dstPtr_V_ARREGION = 4'd0;

assign m_axi_dstPtr_V_ARSIZE = 3'd0;

assign m_axi_dstPtr_V_ARUSER = 1'd0;

assign m_axi_dstPtr_V_ARVALID = 1'b0;

assign m_axi_dstPtr_V_AWADDR = dstPtr_V_addr_reg_212;

assign m_axi_dstPtr_V_AWBURST = 2'd0;

assign m_axi_dstPtr_V_AWCACHE = 4'd0;

assign m_axi_dstPtr_V_AWID = 1'd0;

assign m_axi_dstPtr_V_AWLEN = loop_count_reg_243;

assign m_axi_dstPtr_V_AWLOCK = 2'd0;

assign m_axi_dstPtr_V_AWPROT = 3'd0;

assign m_axi_dstPtr_V_AWQOS = 4'd0;

assign m_axi_dstPtr_V_AWREGION = 4'd0;

assign m_axi_dstPtr_V_AWSIZE = 3'd0;

assign m_axi_dstPtr_V_AWUSER = 1'd0;

assign m_axi_dstPtr_V_RREADY = 1'b0;

assign m_axi_dstPtr_V_WDATA = tmp_V_reg_258;

assign m_axi_dstPtr_V_WID = 1'd0;

assign m_axi_dstPtr_V_WLAST = 1'b0;

assign m_axi_dstPtr_V_WSTRB = 1'd1;

assign m_axi_dstPtr_V_WUSER = 1'd0;

assign p_lshr_cast_i_i_i_fu_176_p1 = tmp_4_i_fu_166_p4;

assign p_neg_i_i_i_fu_160_p2 = (32'd0 - tmp_5_fu_155_p2);

assign p_neg_t_i_i_i_fu_180_p2 = (30'd0 - p_lshr_cast_i_i_i_fu_176_p1);

assign tmp_10_i_i_i_fu_201_p2 = (($signed(i_cast_i_i_i_fu_197_p1) < $signed(loop_count_reg_243)) ? 1'b1 : 1'b0);

assign tmp_1_i_i_i_fu_136_p2 = ($signed(srcMat_cols_read_reg_223) * $signed(srcMat_rows_read_reg_218));

assign tmp_4_i_fu_166_p4 = {{p_neg_i_i_i_fu_160_p2[31:3]}};

assign tmp_5_fu_155_p2 = tmp_1_i_i_i_reg_228 << 32'd3;

assign tmp_9_cast_i_i_i_fu_152_p1 = tmp_reg_233;

assign tmp_fu_140_p1 = tmp_1_i_i_i_fu_136_p2[28:0];

assign tmp_i_fu_126_p1 = $signed(dstPtr_V_offset_dout);

endmodule //hlsStrm2Array
