
00_SettingUpMinimumProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000015c  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000268  08000270  00001270  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000268  08000268  00001270  2**0
                  CONTENTS
  4 .ARM          00000000  08000268  08000268  00001270  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000268  08000270  00001270  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000268  08000268  00001268  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800026c  0800026c  0000126c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001270  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000270  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000270  0000201c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00001270  2**0
                  CONTENTS, READONLY
 12 .debug_info   000004ab  00000000  00000000  00001299  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000001a8  00000000  00000000  00001744  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000070  00000000  00000000  000018f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000046  00000000  00000000  00001960  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00010b96  00000000  00000000  000019a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000d96  00000000  00000000  0001253c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00057bd6  00000000  00000000  000132d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0006aea8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000000ac  00000000  00000000  0006aeec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008f  00000000  00000000  0006af98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000000 	.word	0x20000000
 8000128:	00000000 	.word	0x00000000
 800012c:	08000250 	.word	0x08000250

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000004 	.word	0x20000004
 8000148:	08000250 	.word	0x08000250

0800014c <main>:
 */

#include "main.h"

int main(void)
{
 800014c:	b480      	push	{r7}
 800014e:	af00      	add	r7, sp, #0


	while(1)
 8000150:	bf00      	nop
 8000152:	e7fd      	b.n	8000150 <main+0x4>

08000154 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000154:	b480      	push	{r7}
 8000156:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000158:	4b15      	ldr	r3, [pc, #84]	@ (80001b0 <SystemInit+0x5c>)
 800015a:	681b      	ldr	r3, [r3, #0]
 800015c:	4a14      	ldr	r2, [pc, #80]	@ (80001b0 <SystemInit+0x5c>)
 800015e:	f043 0301 	orr.w	r3, r3, #1
 8000162:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000164:	4b12      	ldr	r3, [pc, #72]	@ (80001b0 <SystemInit+0x5c>)
 8000166:	685a      	ldr	r2, [r3, #4]
 8000168:	4911      	ldr	r1, [pc, #68]	@ (80001b0 <SystemInit+0x5c>)
 800016a:	4b12      	ldr	r3, [pc, #72]	@ (80001b4 <SystemInit+0x60>)
 800016c:	4013      	ands	r3, r2
 800016e:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000170:	4b0f      	ldr	r3, [pc, #60]	@ (80001b0 <SystemInit+0x5c>)
 8000172:	681b      	ldr	r3, [r3, #0]
 8000174:	4a0e      	ldr	r2, [pc, #56]	@ (80001b0 <SystemInit+0x5c>)
 8000176:	f023 7384 	bic.w	r3, r3, #17301504	@ 0x1080000
 800017a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800017e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000180:	4b0b      	ldr	r3, [pc, #44]	@ (80001b0 <SystemInit+0x5c>)
 8000182:	681b      	ldr	r3, [r3, #0]
 8000184:	4a0a      	ldr	r2, [pc, #40]	@ (80001b0 <SystemInit+0x5c>)
 8000186:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800018a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800018c:	4b08      	ldr	r3, [pc, #32]	@ (80001b0 <SystemInit+0x5c>)
 800018e:	685b      	ldr	r3, [r3, #4]
 8000190:	4a07      	ldr	r2, [pc, #28]	@ (80001b0 <SystemInit+0x5c>)
 8000192:	f423 03fe 	bic.w	r3, r3, #8323072	@ 0x7f0000
 8000196:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8000198:	4b05      	ldr	r3, [pc, #20]	@ (80001b0 <SystemInit+0x5c>)
 800019a:	f44f 021f 	mov.w	r2, #10420224	@ 0x9f0000
 800019e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80001a0:	4b05      	ldr	r3, [pc, #20]	@ (80001b8 <SystemInit+0x64>)
 80001a2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80001a6:	609a      	str	r2, [r3, #8]
#endif 
}
 80001a8:	bf00      	nop
 80001aa:	46bd      	mov	sp, r7
 80001ac:	bc80      	pop	{r7}
 80001ae:	4770      	bx	lr
 80001b0:	40021000 	.word	0x40021000
 80001b4:	f8ff0000 	.word	0xf8ff0000
 80001b8:	e000ed00 	.word	0xe000ed00

080001bc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80001bc:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80001be:	e003      	b.n	80001c8 <LoopCopyDataInit>

080001c0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80001c0:	4b0b      	ldr	r3, [pc, #44]	@ (80001f0 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80001c2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80001c4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80001c6:	3104      	adds	r1, #4

080001c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80001c8:	480a      	ldr	r0, [pc, #40]	@ (80001f4 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80001ca:	4b0b      	ldr	r3, [pc, #44]	@ (80001f8 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80001cc:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80001ce:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80001d0:	d3f6      	bcc.n	80001c0 <CopyDataInit>
  ldr r2, =_sbss
 80001d2:	4a0a      	ldr	r2, [pc, #40]	@ (80001fc <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80001d4:	e002      	b.n	80001dc <LoopFillZerobss>

080001d6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80001d6:	2300      	movs	r3, #0
  str r3, [r2], #4
 80001d8:	f842 3b04 	str.w	r3, [r2], #4

080001dc <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80001dc:	4b08      	ldr	r3, [pc, #32]	@ (8000200 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80001de:	429a      	cmp	r2, r3
  bcc FillZerobss
 80001e0:	d3f9      	bcc.n	80001d6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80001e2:	f7ff ffb7 	bl	8000154 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80001e6:	f000 f80f 	bl	8000208 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80001ea:	f7ff ffaf 	bl	800014c <main>
  bx lr
 80001ee:	4770      	bx	lr
  ldr r3, =_sidata
 80001f0:	08000270 	.word	0x08000270
  ldr r0, =_sdata
 80001f4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80001f8:	20000000 	.word	0x20000000
  ldr r2, =_sbss
 80001fc:	20000000 	.word	0x20000000
  ldr r3, = _ebss
 8000200:	2000001c 	.word	0x2000001c

08000204 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000204:	e7fe      	b.n	8000204 <ADC1_2_IRQHandler>
	...

08000208 <__libc_init_array>:
 8000208:	b570      	push	{r4, r5, r6, lr}
 800020a:	2600      	movs	r6, #0
 800020c:	4d0c      	ldr	r5, [pc, #48]	@ (8000240 <__libc_init_array+0x38>)
 800020e:	4c0d      	ldr	r4, [pc, #52]	@ (8000244 <__libc_init_array+0x3c>)
 8000210:	1b64      	subs	r4, r4, r5
 8000212:	10a4      	asrs	r4, r4, #2
 8000214:	42a6      	cmp	r6, r4
 8000216:	d109      	bne.n	800022c <__libc_init_array+0x24>
 8000218:	f000 f81a 	bl	8000250 <_init>
 800021c:	2600      	movs	r6, #0
 800021e:	4d0a      	ldr	r5, [pc, #40]	@ (8000248 <__libc_init_array+0x40>)
 8000220:	4c0a      	ldr	r4, [pc, #40]	@ (800024c <__libc_init_array+0x44>)
 8000222:	1b64      	subs	r4, r4, r5
 8000224:	10a4      	asrs	r4, r4, #2
 8000226:	42a6      	cmp	r6, r4
 8000228:	d105      	bne.n	8000236 <__libc_init_array+0x2e>
 800022a:	bd70      	pop	{r4, r5, r6, pc}
 800022c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000230:	4798      	blx	r3
 8000232:	3601      	adds	r6, #1
 8000234:	e7ee      	b.n	8000214 <__libc_init_array+0xc>
 8000236:	f855 3b04 	ldr.w	r3, [r5], #4
 800023a:	4798      	blx	r3
 800023c:	3601      	adds	r6, #1
 800023e:	e7f2      	b.n	8000226 <__libc_init_array+0x1e>
 8000240:	08000268 	.word	0x08000268
 8000244:	08000268 	.word	0x08000268
 8000248:	08000268 	.word	0x08000268
 800024c:	0800026c 	.word	0x0800026c

08000250 <_init>:
 8000250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000252:	bf00      	nop
 8000254:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000256:	bc08      	pop	{r3}
 8000258:	469e      	mov	lr, r3
 800025a:	4770      	bx	lr

0800025c <_fini>:
 800025c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800025e:	bf00      	nop
 8000260:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000262:	bc08      	pop	{r3}
 8000264:	469e      	mov	lr, r3
 8000266:	4770      	bx	lr
