{
  "Header": {
    "Copyright": "Copyright (c) 2001 - 2023 Intel Corporation. All rights reserved.",
    "Info": "Performance Monitoring Events for 12th and 13th Generation Intel(R) Core(TM) Processor - V1.22",
    "DatePublished": "09/07/2023",
    "Version": "1.22",
    "Legend": ""
  },
  "Events": [
    {
      "Unit": "ARB",
      "EventCode": "0x80",
      "UMask": "0x02",
      "EventName": "UNC_ARB_REQ_TRK_OCCUPANCY.DRD",
      "BriefDescription": "Each cycle count number of 'valid' coherent Data Read entries . Such entry is defined as valid when it is allocated till deallocation. Doesn't include prefetches [This event is alias to UNC_ARB_TRK_OCCUPANCY.RD]",
      "PublicDescription": "Each cycle count number of 'valid' coherent Data Read entries . Such entry is defined as valid when it is allocated till deallocation. Doesn't include prefetches [This event is alias to UNC_ARB_TRK_OCCUPANCY.RD]",
      "Counter": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "ARB",
      "EventCode": "0x81",
      "UMask": "0x02",
      "EventName": "UNC_ARB_REQ_TRK_REQUEST.DRD",
      "BriefDescription": "Number of all coherent Data Read entries. Doesn't include prefetches [This event is alias to UNC_ARB_TRK_REQUESTS.RD]",
      "PublicDescription": "Number of all coherent Data Read entries. Doesn't include prefetches [This event is alias to UNC_ARB_TRK_REQUESTS.RD]",
      "Counter": "0,1",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "ARB",
      "EventCode": "0x85",
      "UMask": "0x01",
      "EventName": "UNC_ARB_IFA_OCCUPANCY.ALL",
      "BriefDescription": "This event is deprecated. Refer to new event UNC_ARB_DAT_OCCUPANCY.ALL",
      "PublicDescription": "This event is deprecated. Refer to new event UNC_ARB_DAT_OCCUPANCY.ALL",
      "Counter": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Deprecated": "1",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "ARB",
      "EventCode": "0x85",
      "UMask": "0x01",
      "EventName": "UNC_ARB_DAT_OCCUPANCY.ALL",
      "BriefDescription": "Each cycle counts number of any coherent request at memory controller that were issued by any core.",
      "PublicDescription": "Each cycle counts number of any coherent request at memory controller that were issued by any core.",
      "Counter": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "ARB",
      "EventCode": "0x81",
      "UMask": "0x02",
      "EventName": "UNC_ARB_DAT_REQUESTS.RD",
      "BriefDescription": "This event is deprecated. Refer to new event UNC_ARB_REQ_TRK_REQUEST.DRD",
      "PublicDescription": "This event is deprecated. Refer to new event UNC_ARB_REQ_TRK_REQUEST.DRD",
      "Counter": "0,1",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Deprecated": "1",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "ARB",
      "EventCode": "0x85",
      "UMask": "0x02",
      "EventName": "UNC_ARB_DAT_OCCUPANCY.RD",
      "BriefDescription": "Each cycle counts number of coherent reads pending on data return from memory controller that were issued by any core.",
      "PublicDescription": "Each cycle counts number of coherent reads pending on data return from memory controller that were issued by any core.",
      "Counter": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "ARB",
      "EventCode": "0x80",
      "UMask": "0x02",
      "EventName": "UNC_ARB_TRK_OCCUPANCY.RD",
      "BriefDescription": "Each cycle count number of 'valid' coherent Data Read entries . Such entry is defined as valid when it is allocated till deallocation. Doesn't include prefetches [This event is alias to UNC_ARB_REQ_TRK_OCCUPANCY.DRD]",
      "PublicDescription": "Each cycle count number of 'valid' coherent Data Read entries . Such entry is defined as valid when it is allocated till deallocation. Doesn't include prefetches [This event is alias to UNC_ARB_REQ_TRK_OCCUPANCY.DRD]",
      "Counter": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "ARB",
      "EventCode": "0x81",
      "UMask": "0x02",
      "EventName": "UNC_ARB_TRK_REQUESTS.RD",
      "BriefDescription": "Number of all coherent Data Read entries. Doesn't include prefetches [This event is alias to UNC_ARB_REQ_TRK_REQUEST.DRD]",
      "PublicDescription": "Number of all coherent Data Read entries. Doesn't include prefetches [This event is alias to UNC_ARB_REQ_TRK_REQUEST.DRD]",
      "Counter": "0,1",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    }
  ]
}